-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity softmax is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of softmax is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv15_200 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv18_400 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exp_table4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce0 : STD_LOGIC;
    signal exp_table4_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce1 : STD_LOGIC;
    signal exp_table4_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce2 : STD_LOGIC;
    signal exp_table4_q2 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce3 : STD_LOGIC;
    signal exp_table4_q3 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce4 : STD_LOGIC;
    signal exp_table4_q4 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce5 : STD_LOGIC;
    signal exp_table4_q5 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce6 : STD_LOGIC;
    signal exp_table4_q6 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce7 : STD_LOGIC;
    signal exp_table4_q7 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce8 : STD_LOGIC;
    signal exp_table4_q8 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce9 : STD_LOGIC;
    signal exp_table4_q9 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce10 : STD_LOGIC;
    signal exp_table4_q10 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_table4_ce11 : STD_LOGIC;
    signal exp_table4_q11 : STD_LOGIC_VECTOR (17 downto 0);
    signal invert_table5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table5_ce0 : STD_LOGIC;
    signal invert_table5_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal invert_table5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table5_ce1 : STD_LOGIC;
    signal invert_table5_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal invert_table5_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table5_ce2 : STD_LOGIC;
    signal invert_table5_q2 : STD_LOGIC_VECTOR (14 downto 0);
    signal invert_table5_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal invert_table5_ce3 : STD_LOGIC;
    signal invert_table5_q3 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_1_cast_fu_408_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_1_cast_reg_2498 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_111_reg_2503 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_0_2_cast_fu_504_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_2_cast_reg_2508 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_117_reg_2513 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_0_3_cast_fu_600_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_3_cast_reg_2518 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_123_reg_2523 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_cast_fu_692_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_cast_reg_2528 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_129_reg_2533 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_116_2_cast_fu_784_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_116_2_cast_reg_2538 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_135_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_116_3_cast_fu_876_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_116_3_cast_reg_2548 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_141_reg_2553 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_2_cast_fu_968_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_2_cast_reg_2558 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_147_reg_2563 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_2_1_cast_fu_1060_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_2_1_cast_reg_2568 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_153_reg_2573 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_2_3_cast_fu_1152_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_2_3_cast_reg_2578 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_159_reg_2583 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_3_cast_fu_1244_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_3_cast_reg_2588 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_165_reg_2593 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_3_1_cast_fu_1336_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_3_1_cast_reg_2598 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_171_reg_2603 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_3_2_cast_fu_1428_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_3_2_cast_reg_2608 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_177_reg_2613 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_table4_load_2_reg_2678 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_fu_1910_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_reg_2683 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_load_5_reg_2688 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp5_fu_1916_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp5_reg_2693 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_load_8_reg_2698 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp8_fu_1922_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp8_reg_2703 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_table4_load_9_reg_2708 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_fu_1928_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_reg_2713 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_184_fu_2056_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_184_reg_2718 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_185_reg_2723 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_190_fu_2152_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_190_reg_2728 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_191_reg_2733 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_196_fu_2248_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_196_reg_2738 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_197_reg_2743 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_202_fu_2344_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_202_reg_2748 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_203_reg_2753 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_92_0_1_fu_1476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_0_2_fu_1515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_0_3_fu_1554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_1_fu_1593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_1_2_fu_1632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_1_3_fu_1671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_2_fu_1710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_2_1_fu_1749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_2_3_fu_1788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_3_fu_1827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_3_1_fu_1866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_92_3_2_fu_1905_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_85_fu_2370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_1_fu_2387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_2_fu_2404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_3_fu_2421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_79_0_1_fu_322_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_80_0_1_fu_326_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_0_1_fu_330_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_s_fu_336_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_108_fu_358_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_0_1_fu_362_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_0_1_ca_fu_346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_0_1_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_0_1_fu_376_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_106_fu_350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_1_fu_382_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_0_1_fu_390_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_110_fu_398_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_1_fu_402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_0_2_fu_422_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_0_2_fu_426_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_66_fu_432_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_115_fu_454_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_0_2_fu_458_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_0_2_ca_fu_442_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_0_2_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_0_2_fu_472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_114_fu_446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_2_fu_478_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_0_2_fu_486_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_116_fu_494_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_2_fu_498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_0_3_fu_518_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_0_3_fu_522_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_69_fu_528_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_121_fu_550_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_0_3_fu_554_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_0_3_ca_fu_538_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_0_3_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_0_3_fu_568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_120_fu_542_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_3_fu_574_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_0_3_fu_582_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_122_fu_590_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_0_3_fu_594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_614_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_72_fu_620_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_127_fu_642_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_1_fu_646_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_1_cast_fu_630_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_1_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_1_fu_660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_126_fu_634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_666_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_1_fu_674_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_128_fu_682_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_s_fu_686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_fu_706_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_75_fu_712_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_133_fu_734_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_1_2_fu_738_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_1_2_ca_fu_722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_1_2_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_1_2_fu_752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_132_fu_726_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_2_fu_758_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_1_2_fu_766_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_134_fu_774_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_116_2_fu_778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_3_fu_798_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_76_fu_804_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_139_fu_826_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_1_3_fu_830_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_1_3_ca_fu_814_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_1_3_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_1_3_fu_844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_138_fu_818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_3_fu_850_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_1_3_fu_858_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_140_fu_866_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_116_3_fu_870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_890_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_78_fu_896_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_145_fu_918_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_2_fu_922_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_2_cast_fu_906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_2_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_2_fu_936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_144_fu_910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_fu_942_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_2_fu_950_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_146_fu_958_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_2_fu_962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_1_fu_982_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_79_fu_988_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_151_fu_1010_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_2_1_fu_1014_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_2_1_ca_fu_998_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_2_1_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_2_1_fu_1028_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_150_fu_1002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_1_fu_1034_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_2_1_fu_1042_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_152_fu_1050_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_2_1_fu_1054_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_3_fu_1074_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_80_fu_1080_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_157_fu_1102_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_2_3_fu_1106_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_2_3_ca_fu_1090_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_2_3_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_2_3_fu_1120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_156_fu_1094_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_3_fu_1126_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_2_3_fu_1134_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_158_fu_1142_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_2_3_fu_1146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_1166_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_81_fu_1172_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_163_fu_1194_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_3_fu_1198_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_3_cast_fu_1182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_3_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_3_fu_1212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_162_fu_1186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_fu_1218_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_3_fu_1226_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_164_fu_1234_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_3_fu_1238_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_1_fu_1258_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_82_fu_1264_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_169_fu_1286_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_3_1_fu_1290_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_3_1_ca_fu_1274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_3_1_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_3_1_fu_1304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_168_fu_1278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_1_50_fu_1310_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_3_1_fu_1318_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_170_fu_1326_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_3_1_fu_1330_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_2_fu_1350_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_83_fu_1356_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_175_fu_1378_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_84_3_2_fu_1382_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_82_3_2_ca_fu_1366_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_3_2_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_21_3_2_fu_1396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_174_fu_1370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_2_51_fu_1402_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_3_2_fu_1410_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_176_fu_1418_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_3_2_fu_1422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_3_0_1_fu_1442_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_113_fu_1452_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_1448_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_0_1_fu_1468_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_0_2_fu_1481_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_119_fu_1491_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp1_fu_1501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_1487_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_0_2_fu_1507_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_0_3_fu_1520_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_125_fu_1530_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp2_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_1526_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_0_3_fu_1546_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_1_fu_1559_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_131_fu_1569_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp3_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_fu_1565_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_1_fu_1585_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_1_2_fu_1598_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_137_fu_1608_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp4_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_fu_1604_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_1_2_fu_1624_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_1_3_fu_1637_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_143_fu_1647_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp5_fu_1657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_1643_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_1_3_fu_1663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_2_fu_1676_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_149_fu_1686_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp6_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_1682_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_2_fu_1702_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_2_1_fu_1715_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_155_fu_1725_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp7_fu_1735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_fu_1721_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_2_1_fu_1741_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_2_3_fu_1754_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_161_fu_1764_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp8_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_fu_1760_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_2_3_fu_1780_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_3_fu_1793_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_167_fu_1803_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp9_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_fu_1799_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_3_fu_1819_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_3_1_fu_1832_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_173_fu_1842_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp10_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_fu_1838_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_3_1_fu_1858_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_3_2_fu_1871_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_179_fu_1881_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp11_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_fu_1877_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_3_2_fu_1897_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp3_fu_1934_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_1944_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_fu_1954_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp12_fu_1964_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_63_0_3_fu_1939_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_84_fu_1974_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_181_fu_1996_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_fu_2000_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_cast_fu_1984_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_77_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_s_fu_2014_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_180_fu_1988_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_52_fu_2020_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_4_fu_2028_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_183_fu_2040_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_fu_2036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_2_53_fu_2048_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_63_1_3_fu_1949_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_86_fu_2070_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_187_fu_2092_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_81_1_fu_2096_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_1_cast_fu_2080_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_77_1_fu_2104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_19_1_fu_2110_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_186_fu_2084_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_1_fu_2116_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_4_1_fu_2124_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_189_fu_2136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_fu_2132_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_2_1_54_fu_2144_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_63_2_3_fu_1959_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_87_fu_2166_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_193_fu_2188_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_81_2_fu_2192_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_2_cast_fu_2176_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_77_2_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_19_2_fu_2206_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_192_fu_2180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_2_55_fu_2212_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_4_2_fu_2220_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_195_fu_2232_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_194_fu_2228_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_2_2_fu_2240_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_63_3_3_fu_1969_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_88_fu_2262_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_199_fu_2284_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_81_3_fu_2288_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_3_cast_fu_2272_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_77_3_fu_2296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_19_3_fu_2302_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_198_fu_2276_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_3_56_fu_2308_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_4_3_fu_2316_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_201_fu_2328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_200_fu_2324_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_2_3_57_fu_2336_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp12_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_res_index_1_fu_2363_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp13_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_res_index_1_1_fu_2380_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp14_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_res_index_1_2_fu_2397_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp15_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_res_index_1_3_fu_2414_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_0_V_write_assig_fu_2426_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal res_1_V_write_assig_fu_2438_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal res_2_V_write_assig_fu_2450_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal res_3_V_write_assig_fu_2462_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal res_0_V_write_assig_1_fu_2434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_1_V_write_assig_1_fu_2446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_2_V_write_assig_1_fu_2458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_3_V_write_assig_1_fu_2470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component softmax_exp_table4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (17 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component softmax_invert_taAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    exp_table4_U : component softmax_exp_table4
    generic map (
        DataWidth => 18,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_table4_address0,
        ce0 => exp_table4_ce0,
        q0 => exp_table4_q0,
        address1 => exp_table4_address1,
        ce1 => exp_table4_ce1,
        q1 => exp_table4_q1,
        address2 => exp_table4_address2,
        ce2 => exp_table4_ce2,
        q2 => exp_table4_q2,
        address3 => exp_table4_address3,
        ce3 => exp_table4_ce3,
        q3 => exp_table4_q3,
        address4 => exp_table4_address4,
        ce4 => exp_table4_ce4,
        q4 => exp_table4_q4,
        address5 => exp_table4_address5,
        ce5 => exp_table4_ce5,
        q5 => exp_table4_q5,
        address6 => exp_table4_address6,
        ce6 => exp_table4_ce6,
        q6 => exp_table4_q6,
        address7 => exp_table4_address7,
        ce7 => exp_table4_ce7,
        q7 => exp_table4_q7,
        address8 => exp_table4_address8,
        ce8 => exp_table4_ce8,
        q8 => exp_table4_q8,
        address9 => exp_table4_address9,
        ce9 => exp_table4_ce9,
        q9 => exp_table4_q9,
        address10 => exp_table4_address10,
        ce10 => exp_table4_ce10,
        q10 => exp_table4_q10,
        address11 => exp_table4_address11,
        ce11 => exp_table4_ce11,
        q11 => exp_table4_q11);

    invert_table5_U : component softmax_invert_taAem
    generic map (
        DataWidth => 15,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_table5_address0,
        ce0 => invert_table5_ce0,
        q0 => invert_table5_q0,
        address1 => invert_table5_address1,
        ce1 => invert_table5_ce1,
        q1 => invert_table5_q1,
        address2 => invert_table5_address2,
        ce2 => invert_table5_ce2,
        q2 => invert_table5_q2,
        address3 => invert_table5_address3,
        ce3 => invert_table5_ce3,
        q3 => invert_table5_q3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                exp_table4_load_2_reg_2678 <= exp_table4_q2;
                exp_table4_load_5_reg_2688 <= exp_table4_q5;
                exp_table4_load_8_reg_2698 <= exp_table4_q8;
                exp_table4_load_9_reg_2708 <= exp_table4_q9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                index_0_1_cast_reg_2498 <= index_0_1_cast_fu_408_p2;
                index_0_2_cast_reg_2508 <= index_0_2_cast_fu_504_p2;
                index_0_3_cast_reg_2518 <= index_0_3_cast_fu_600_p2;
                index_116_2_cast_reg_2538 <= index_116_2_cast_fu_784_p2;
                index_116_3_cast_reg_2548 <= index_116_3_cast_fu_876_p2;
                index_2_1_cast_reg_2568 <= index_2_1_cast_fu_1060_p2;
                index_2_3_cast_reg_2578 <= index_2_3_cast_fu_1152_p2;
                index_2_cast_reg_2558 <= index_2_cast_fu_968_p2;
                index_3_1_cast_reg_2598 <= index_3_1_cast_fu_1336_p2;
                index_3_2_cast_reg_2608 <= index_3_2_cast_fu_1428_p2;
                index_3_cast_reg_2588 <= index_3_cast_fu_1244_p2;
                index_cast_reg_2528 <= index_cast_fu_692_p2;
                tmp_111_reg_2503 <= index_0_1_fu_402_p2(15 downto 15);
                tmp_117_reg_2513 <= index_0_2_fu_498_p2(15 downto 15);
                tmp_123_reg_2523 <= index_0_3_fu_594_p2(15 downto 15);
                tmp_129_reg_2533 <= index_s_fu_686_p2(15 downto 15);
                tmp_135_reg_2543 <= index_116_2_fu_778_p2(15 downto 15);
                tmp_141_reg_2553 <= index_116_3_fu_870_p2(15 downto 15);
                tmp_147_reg_2563 <= index_2_fu_962_p2(15 downto 15);
                tmp_153_reg_2573 <= index_2_1_fu_1054_p2(15 downto 15);
                tmp_159_reg_2583 <= index_2_3_fu_1146_p2(15 downto 15);
                tmp_165_reg_2593 <= index_3_fu_1238_p2(15 downto 15);
                tmp_171_reg_2603 <= index_3_1_fu_1330_p2(15 downto 15);
                tmp_177_reg_2613 <= index_3_2_fu_1422_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp11_reg_2713 <= tmp11_fu_1928_p2;
                tmp2_reg_2683 <= tmp2_fu_1910_p2;
                tmp5_reg_2693 <= tmp5_fu_1916_p2;
                tmp8_reg_2703 <= tmp8_fu_1922_p2;
                tmp_184_reg_2718 <= tmp_184_fu_2056_p1;
                tmp_185_reg_2723 <= p_2_53_fu_2048_p3(11 downto 10);
                tmp_190_reg_2728 <= tmp_190_fu_2152_p1;
                tmp_191_reg_2733 <= p_2_1_54_fu_2144_p3(11 downto 10);
                tmp_196_reg_2738 <= tmp_196_fu_2248_p1;
                tmp_197_reg_2743 <= p_2_2_fu_2240_p3(11 downto 10);
                tmp_202_reg_2748 <= tmp_202_fu_2344_p1;
                tmp_203_reg_2753 <= p_2_3_57_fu_2336_p3(11 downto 10);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= res_0_V_write_assig_1_fu_2434_p1;
    ap_return_1 <= res_1_V_write_assig_1_fu_2446_p1;
    ap_return_2 <= res_2_V_write_assig_1_fu_2458_p1;
    ap_return_3 <= res_3_V_write_assig_1_fu_2470_p1;
    exp_res_index_1_1_fu_2380_p3 <= 
        ap_const_lv10_3FF when (icmp13_fu_2375_p2(0) = '1') else 
        tmp_190_reg_2728;
    exp_res_index_1_2_fu_2397_p3 <= 
        ap_const_lv10_3FF when (icmp14_fu_2392_p2(0) = '1') else 
        tmp_196_reg_2738;
    exp_res_index_1_3_fu_2414_p3 <= 
        ap_const_lv10_3FF when (icmp15_fu_2409_p2(0) = '1') else 
        tmp_202_reg_2748;
    exp_res_index_1_fu_2363_p3 <= 
        ap_const_lv10_3FF when (icmp12_fu_2358_p2(0) = '1') else 
        tmp_184_reg_2718;
    exp_table4_address0 <= tmp_92_0_1_fu_1476_p1(10 - 1 downto 0);
    exp_table4_address1 <= tmp_92_0_2_fu_1515_p1(10 - 1 downto 0);
    exp_table4_address10 <= tmp_92_3_1_fu_1866_p1(10 - 1 downto 0);
    exp_table4_address11 <= tmp_92_3_2_fu_1905_p1(10 - 1 downto 0);
    exp_table4_address2 <= tmp_92_0_3_fu_1554_p1(10 - 1 downto 0);
    exp_table4_address3 <= tmp_92_1_fu_1593_p1(10 - 1 downto 0);
    exp_table4_address4 <= tmp_92_1_2_fu_1632_p1(10 - 1 downto 0);
    exp_table4_address5 <= tmp_92_1_3_fu_1671_p1(10 - 1 downto 0);
    exp_table4_address6 <= tmp_92_2_fu_1710_p1(10 - 1 downto 0);
    exp_table4_address7 <= tmp_92_2_1_fu_1749_p1(10 - 1 downto 0);
    exp_table4_address8 <= tmp_92_2_3_fu_1788_p1(10 - 1 downto 0);
    exp_table4_address9 <= tmp_92_3_fu_1827_p1(10 - 1 downto 0);

    exp_table4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce0 <= ap_const_logic_1;
        else 
            exp_table4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce1 <= ap_const_logic_1;
        else 
            exp_table4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce10 <= ap_const_logic_1;
        else 
            exp_table4_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce11 <= ap_const_logic_1;
        else 
            exp_table4_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce2 <= ap_const_logic_1;
        else 
            exp_table4_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce3 <= ap_const_logic_1;
        else 
            exp_table4_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce4 <= ap_const_logic_1;
        else 
            exp_table4_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce5 <= ap_const_logic_1;
        else 
            exp_table4_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce6 <= ap_const_logic_1;
        else 
            exp_table4_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce7 <= ap_const_logic_1;
        else 
            exp_table4_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce8 <= ap_const_logic_1;
        else 
            exp_table4_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    exp_table4_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            exp_table4_ce9 <= ap_const_logic_1;
        else 
            exp_table4_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    icmp10_fu_1852_p2 <= "0" when (tmp_173_fu_1842_p4 = ap_const_lv5_0) else "1";
    icmp11_fu_1891_p2 <= "0" when (tmp_179_fu_1881_p4 = ap_const_lv5_0) else "1";
    icmp12_fu_2358_p2 <= "0" when (tmp_185_reg_2723 = ap_const_lv2_0) else "1";
    icmp13_fu_2375_p2 <= "0" when (tmp_191_reg_2733 = ap_const_lv2_0) else "1";
    icmp14_fu_2392_p2 <= "0" when (tmp_197_reg_2743 = ap_const_lv2_0) else "1";
    icmp15_fu_2409_p2 <= "0" when (tmp_203_reg_2753 = ap_const_lv2_0) else "1";
    icmp1_fu_1501_p2 <= "0" when (tmp_119_fu_1491_p4 = ap_const_lv5_0) else "1";
    icmp2_fu_1540_p2 <= "0" when (tmp_125_fu_1530_p4 = ap_const_lv5_0) else "1";
    icmp3_fu_1579_p2 <= "0" when (tmp_131_fu_1569_p4 = ap_const_lv5_0) else "1";
    icmp4_fu_1618_p2 <= "0" when (tmp_137_fu_1608_p4 = ap_const_lv5_0) else "1";
    icmp5_fu_1657_p2 <= "0" when (tmp_143_fu_1647_p4 = ap_const_lv5_0) else "1";
    icmp6_fu_1696_p2 <= "0" when (tmp_149_fu_1686_p4 = ap_const_lv5_0) else "1";
    icmp7_fu_1735_p2 <= "0" when (tmp_155_fu_1725_p4 = ap_const_lv5_0) else "1";
    icmp8_fu_1774_p2 <= "0" when (tmp_161_fu_1764_p4 = ap_const_lv5_0) else "1";
    icmp9_fu_1813_p2 <= "0" when (tmp_167_fu_1803_p4 = ap_const_lv5_0) else "1";
    icmp_fu_1462_p2 <= "0" when (tmp_113_fu_1452_p4 = ap_const_lv5_0) else "1";
    index_0_1_cast_fu_408_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_110_fu_398_p1));
    index_0_1_fu_402_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_0_1_fu_390_p3));
    index_0_2_cast_fu_504_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_116_fu_494_p1));
    index_0_2_fu_498_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_0_2_fu_486_p3));
    index_0_3_cast_fu_600_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_122_fu_590_p1));
    index_0_3_fu_594_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_0_3_fu_582_p3));
    index_116_2_cast_fu_784_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_134_fu_774_p1));
    index_116_2_fu_778_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_1_2_fu_766_p3));
    index_116_3_cast_fu_876_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_140_fu_866_p1));
    index_116_3_fu_870_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_1_3_fu_858_p3));
    index_1_0_1_fu_1468_p3 <= 
        ap_const_lv10_3FF when (icmp_fu_1462_p2(0) = '1') else 
        tmp_112_fu_1448_p1;
    index_1_0_2_fu_1507_p3 <= 
        ap_const_lv10_3FF when (icmp1_fu_1501_p2(0) = '1') else 
        tmp_118_fu_1487_p1;
    index_1_0_3_fu_1546_p3 <= 
        ap_const_lv10_3FF when (icmp2_fu_1540_p2(0) = '1') else 
        tmp_124_fu_1526_p1;
    index_1_1_2_fu_1624_p3 <= 
        ap_const_lv10_3FF when (icmp4_fu_1618_p2(0) = '1') else 
        tmp_136_fu_1604_p1;
    index_1_1_3_fu_1663_p3 <= 
        ap_const_lv10_3FF when (icmp5_fu_1657_p2(0) = '1') else 
        tmp_142_fu_1643_p1;
    index_1_1_fu_1585_p3 <= 
        ap_const_lv10_3FF when (icmp3_fu_1579_p2(0) = '1') else 
        tmp_130_fu_1565_p1;
    index_1_2_1_fu_1741_p3 <= 
        ap_const_lv10_3FF when (icmp7_fu_1735_p2(0) = '1') else 
        tmp_154_fu_1721_p1;
    index_1_2_3_fu_1780_p3 <= 
        ap_const_lv10_3FF when (icmp8_fu_1774_p2(0) = '1') else 
        tmp_160_fu_1760_p1;
    index_1_2_fu_1702_p3 <= 
        ap_const_lv10_3FF when (icmp6_fu_1696_p2(0) = '1') else 
        tmp_148_fu_1682_p1;
    index_1_3_1_fu_1858_p3 <= 
        ap_const_lv10_3FF when (icmp10_fu_1852_p2(0) = '1') else 
        tmp_172_fu_1838_p1;
    index_1_3_2_fu_1897_p3 <= 
        ap_const_lv10_3FF when (icmp11_fu_1891_p2(0) = '1') else 
        tmp_178_fu_1877_p1;
    index_1_3_fu_1819_p3 <= 
        ap_const_lv10_3FF when (icmp9_fu_1813_p2(0) = '1') else 
        tmp_166_fu_1799_p1;
    index_2_1_cast_fu_1060_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_152_fu_1050_p1));
    index_2_1_fu_1054_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_2_1_fu_1042_p3));
    index_2_3_cast_fu_1152_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_158_fu_1142_p1));
    index_2_3_fu_1146_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_2_3_fu_1134_p3));
    index_2_cast_fu_968_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_146_fu_958_p1));
    index_2_fu_962_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_2_fu_950_p3));
    index_3_1_cast_fu_1336_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_170_fu_1326_p1));
    index_3_1_fu_1330_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_3_1_fu_1318_p3));
    index_3_2_cast_fu_1428_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_176_fu_1418_p1));
    index_3_2_fu_1422_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_3_2_fu_1410_p3));
    index_3_cast_fu_1244_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_164_fu_1234_p1));
    index_3_fu_1238_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_3_fu_1226_p3));
    index_cast_fu_692_p2 <= std_logic_vector(unsigned(ap_const_lv15_200) + unsigned(tmp_128_fu_682_p1));
    index_s_fu_686_p2 <= std_logic_vector(unsigned(ap_const_lv16_200) + unsigned(p_5_1_fu_674_p3));
    invert_table5_address0 <= tmp_85_fu_2370_p1(10 - 1 downto 0);
    invert_table5_address1 <= tmp_86_1_fu_2387_p1(10 - 1 downto 0);
    invert_table5_address2 <= tmp_86_2_fu_2404_p1(10 - 1 downto 0);
    invert_table5_address3 <= tmp_86_3_fu_2421_p1(10 - 1 downto 0);

    invert_table5_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            invert_table5_ce0 <= ap_const_logic_1;
        else 
            invert_table5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    invert_table5_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            invert_table5_ce1 <= ap_const_logic_1;
        else 
            invert_table5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    invert_table5_ce2_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            invert_table5_ce2 <= ap_const_logic_1;
        else 
            invert_table5_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    invert_table5_ce3_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            invert_table5_ce3 <= ap_const_logic_1;
        else 
            invert_table5_ce3 <= ap_const_logic_0;
        end if; 
    end process;

    p_0_1_fu_382_p3 <= 
        p_Result_82_0_1_ca_fu_346_p1 when (tmp_89_0_1_fu_370_p2(0) = '1') else 
        ret_V_21_0_1_fu_376_p2;
    p_0_2_fu_478_p3 <= 
        p_Result_82_0_2_ca_fu_442_p1 when (tmp_89_0_2_fu_466_p2(0) = '1') else 
        ret_V_21_0_2_fu_472_p2;
    p_0_3_fu_574_p3 <= 
        p_Result_82_0_3_ca_fu_538_p1 when (tmp_89_0_3_fu_562_p2(0) = '1') else 
        ret_V_21_0_3_fu_568_p2;
    p_1_1_fu_2116_p3 <= 
        p_Result_1_cast_fu_2080_p1 when (tmp_77_1_fu_2104_p2(0) = '1') else 
        ret_V_19_1_fu_2110_p2;
    p_1_2_55_fu_2212_p3 <= 
        p_Result_2_cast_fu_2176_p1 when (tmp_77_2_fu_2200_p2(0) = '1') else 
        ret_V_19_2_fu_2206_p2;
    p_1_2_fu_758_p3 <= 
        p_Result_82_1_2_ca_fu_722_p1 when (tmp_89_1_2_fu_746_p2(0) = '1') else 
        ret_V_21_1_2_fu_752_p2;
    p_1_3_56_fu_2308_p3 <= 
        p_Result_3_cast_fu_2272_p1 when (tmp_77_3_fu_2296_p2(0) = '1') else 
        ret_V_19_3_fu_2302_p2;
    p_1_3_fu_850_p3 <= 
        p_Result_82_1_3_ca_fu_814_p1 when (tmp_89_1_3_fu_838_p2(0) = '1') else 
        ret_V_21_1_3_fu_844_p2;
    p_1_52_fu_2020_p3 <= 
        p_Result_cast_fu_1984_p1 when (tmp_77_fu_2008_p2(0) = '1') else 
        ret_V_s_fu_2014_p2;
    p_1_fu_666_p3 <= 
        p_Result_82_1_cast_fu_630_p1 when (tmp_89_1_fu_654_p2(0) = '1') else 
        ret_V_21_1_fu_660_p2;
    p_2_1_54_fu_2144_p3 <= 
        ap_const_lv12_0 when (tmp_189_fu_2136_p3(0) = '1') else 
        tmp_188_fu_2132_p1;
    p_2_1_fu_1034_p3 <= 
        p_Result_82_2_1_ca_fu_998_p1 when (tmp_89_2_1_fu_1022_p2(0) = '1') else 
        ret_V_21_2_1_fu_1028_p2;
    p_2_2_fu_2240_p3 <= 
        ap_const_lv12_0 when (tmp_195_fu_2232_p3(0) = '1') else 
        tmp_194_fu_2228_p1;
    p_2_3_57_fu_2336_p3 <= 
        ap_const_lv12_0 when (tmp_201_fu_2328_p3(0) = '1') else 
        tmp_200_fu_2324_p1;
    p_2_3_fu_1126_p3 <= 
        p_Result_82_2_3_ca_fu_1090_p1 when (tmp_89_2_3_fu_1114_p2(0) = '1') else 
        ret_V_21_2_3_fu_1120_p2;
    p_2_53_fu_2048_p3 <= 
        ap_const_lv12_0 when (tmp_183_fu_2040_p3(0) = '1') else 
        tmp_182_fu_2036_p1;
    p_2_fu_942_p3 <= 
        p_Result_82_2_cast_fu_906_p1 when (tmp_89_2_fu_930_p2(0) = '1') else 
        ret_V_21_2_fu_936_p2;
    p_3_0_1_fu_1442_p3 <= 
        ap_const_lv15_0 when (tmp_111_reg_2503(0) = '1') else 
        index_0_1_cast_reg_2498;
    p_3_0_2_fu_1481_p3 <= 
        ap_const_lv15_0 when (tmp_117_reg_2513(0) = '1') else 
        index_0_2_cast_reg_2508;
    p_3_0_3_fu_1520_p3 <= 
        ap_const_lv15_0 when (tmp_123_reg_2523(0) = '1') else 
        index_0_3_cast_reg_2518;
    p_3_1_2_fu_1598_p3 <= 
        ap_const_lv15_0 when (tmp_135_reg_2543(0) = '1') else 
        index_116_2_cast_reg_2538;
    p_3_1_3_fu_1637_p3 <= 
        ap_const_lv15_0 when (tmp_141_reg_2553(0) = '1') else 
        index_116_3_cast_reg_2548;
    p_3_1_50_fu_1310_p3 <= 
        p_Result_82_3_1_ca_fu_1274_p1 when (tmp_89_3_1_fu_1298_p2(0) = '1') else 
        ret_V_21_3_1_fu_1304_p2;
    p_3_1_fu_1559_p3 <= 
        ap_const_lv15_0 when (tmp_129_reg_2533(0) = '1') else 
        index_cast_reg_2528;
    p_3_2_1_fu_1715_p3 <= 
        ap_const_lv15_0 when (tmp_153_reg_2573(0) = '1') else 
        index_2_1_cast_reg_2568;
    p_3_2_3_fu_1754_p3 <= 
        ap_const_lv15_0 when (tmp_159_reg_2583(0) = '1') else 
        index_2_3_cast_reg_2578;
    p_3_2_51_fu_1402_p3 <= 
        p_Result_82_3_2_ca_fu_1366_p1 when (tmp_89_3_2_fu_1390_p2(0) = '1') else 
        ret_V_21_3_2_fu_1396_p2;
    p_3_2_fu_1676_p3 <= 
        ap_const_lv15_0 when (tmp_147_reg_2563(0) = '1') else 
        index_2_cast_reg_2558;
    p_3_3_1_fu_1832_p3 <= 
        ap_const_lv15_0 when (tmp_171_reg_2603(0) = '1') else 
        index_3_1_cast_reg_2598;
    p_3_3_2_fu_1871_p3 <= 
        ap_const_lv15_0 when (tmp_177_reg_2613(0) = '1') else 
        index_3_2_cast_reg_2608;
    p_3_3_fu_1793_p3 <= 
        ap_const_lv15_0 when (tmp_165_reg_2593(0) = '1') else 
        index_3_cast_reg_2588;
    p_3_fu_1218_p3 <= 
        p_Result_82_3_cast_fu_1182_p1 when (tmp_89_3_fu_1206_p2(0) = '1') else 
        ret_V_21_3_fu_1212_p2;
    p_4_1_fu_2124_p3 <= 
        p_1_1_fu_2116_p3 when (tmp_186_fu_2084_p3(0) = '1') else 
        p_Result_1_cast_fu_2080_p1;
    p_4_2_fu_2220_p3 <= 
        p_1_2_55_fu_2212_p3 when (tmp_192_fu_2180_p3(0) = '1') else 
        p_Result_2_cast_fu_2176_p1;
    p_4_3_fu_2316_p3 <= 
        p_1_3_56_fu_2308_p3 when (tmp_198_fu_2276_p3(0) = '1') else 
        p_Result_3_cast_fu_2272_p1;
    p_4_fu_2028_p3 <= 
        p_1_52_fu_2020_p3 when (tmp_180_fu_1988_p3(0) = '1') else 
        p_Result_cast_fu_1984_p1;
    p_5_0_1_fu_390_p3 <= 
        p_0_1_fu_382_p3 when (tmp_106_fu_350_p3(0) = '1') else 
        p_Result_82_0_1_ca_fu_346_p1;
    p_5_0_2_fu_486_p3 <= 
        p_0_2_fu_478_p3 when (tmp_114_fu_446_p3(0) = '1') else 
        p_Result_82_0_2_ca_fu_442_p1;
    p_5_0_3_fu_582_p3 <= 
        p_0_3_fu_574_p3 when (tmp_120_fu_542_p3(0) = '1') else 
        p_Result_82_0_3_ca_fu_538_p1;
    p_5_1_2_fu_766_p3 <= 
        p_1_2_fu_758_p3 when (tmp_132_fu_726_p3(0) = '1') else 
        p_Result_82_1_2_ca_fu_722_p1;
    p_5_1_3_fu_858_p3 <= 
        p_1_3_fu_850_p3 when (tmp_138_fu_818_p3(0) = '1') else 
        p_Result_82_1_3_ca_fu_814_p1;
    p_5_1_fu_674_p3 <= 
        p_1_fu_666_p3 when (tmp_126_fu_634_p3(0) = '1') else 
        p_Result_82_1_cast_fu_630_p1;
    p_5_2_1_fu_1042_p3 <= 
        p_2_1_fu_1034_p3 when (tmp_150_fu_1002_p3(0) = '1') else 
        p_Result_82_2_1_ca_fu_998_p1;
    p_5_2_3_fu_1134_p3 <= 
        p_2_3_fu_1126_p3 when (tmp_156_fu_1094_p3(0) = '1') else 
        p_Result_82_2_3_ca_fu_1090_p1;
    p_5_2_fu_950_p3 <= 
        p_2_fu_942_p3 when (tmp_144_fu_910_p3(0) = '1') else 
        p_Result_82_2_cast_fu_906_p1;
    p_5_3_1_fu_1318_p3 <= 
        p_3_1_50_fu_1310_p3 when (tmp_168_fu_1278_p3(0) = '1') else 
        p_Result_82_3_1_ca_fu_1274_p1;
    p_5_3_2_fu_1410_p3 <= 
        p_3_2_51_fu_1402_p3 when (tmp_174_fu_1370_p3(0) = '1') else 
        p_Result_82_3_2_ca_fu_1366_p1;
    p_5_3_fu_1226_p3 <= 
        p_3_fu_1218_p3 when (tmp_162_fu_1186_p3(0) = '1') else 
        p_Result_82_3_cast_fu_1182_p1;
        p_Result_1_cast_fu_2080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_86_fu_2070_p4),13));

        p_Result_2_cast_fu_2176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_87_fu_2166_p4),13));

        p_Result_3_cast_fu_2272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_88_fu_2262_p4),13));

    p_Result_4_fu_2000_p3 <= (tmp_181_fu_1996_p1 & ap_const_lv4_0);
    p_Result_81_1_fu_2096_p3 <= (tmp_187_fu_2092_p1 & ap_const_lv4_0);
    p_Result_81_2_fu_2192_p3 <= (tmp_193_fu_2188_p1 & ap_const_lv4_0);
    p_Result_81_3_fu_2288_p3 <= (tmp_199_fu_2284_p1 & ap_const_lv4_0);
        p_Result_82_0_1_ca_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_336_p4),16));

        p_Result_82_0_2_ca_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_66_fu_432_p4),16));

        p_Result_82_0_3_ca_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_69_fu_528_p4),16));

        p_Result_82_1_2_ca_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_75_fu_712_p4),16));

        p_Result_82_1_3_ca_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_76_fu_804_p4),16));

        p_Result_82_1_cast_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_72_fu_620_p4),16));

        p_Result_82_2_1_ca_fu_998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_79_fu_988_p4),16));

        p_Result_82_2_3_ca_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_80_fu_1080_p4),16));

        p_Result_82_2_cast_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_78_fu_896_p4),16));

        p_Result_82_3_1_ca_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_82_fu_1264_p4),16));

        p_Result_82_3_2_ca_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_83_fu_1356_p4),16));

        p_Result_82_3_cast_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_81_fu_1172_p4),16));

    p_Result_84_0_1_fu_362_p3 <= (tmp_108_fu_358_p1 & ap_const_lv6_0);
    p_Result_84_0_2_fu_458_p3 <= (tmp_115_fu_454_p1 & ap_const_lv6_0);
    p_Result_84_0_3_fu_554_p3 <= (tmp_121_fu_550_p1 & ap_const_lv6_0);
    p_Result_84_1_2_fu_738_p3 <= (tmp_133_fu_734_p1 & ap_const_lv6_0);
    p_Result_84_1_3_fu_830_p3 <= (tmp_139_fu_826_p1 & ap_const_lv6_0);
    p_Result_84_1_fu_646_p3 <= (tmp_127_fu_642_p1 & ap_const_lv6_0);
    p_Result_84_2_1_fu_1014_p3 <= (tmp_151_fu_1010_p1 & ap_const_lv6_0);
    p_Result_84_2_3_fu_1106_p3 <= (tmp_157_fu_1102_p1 & ap_const_lv6_0);
    p_Result_84_2_fu_922_p3 <= (tmp_145_fu_918_p1 & ap_const_lv6_0);
    p_Result_84_3_1_fu_1290_p3 <= (tmp_169_fu_1286_p1 & ap_const_lv6_0);
    p_Result_84_3_2_fu_1382_p3 <= (tmp_175_fu_1378_p1 & ap_const_lv6_0);
    p_Result_84_3_fu_1198_p3 <= (tmp_163_fu_1194_p1 & ap_const_lv6_0);
        p_Result_cast_fu_1984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_84_fu_1974_p4),13));

    p_Val2_63_0_3_fu_1939_p2 <= std_logic_vector(unsigned(tmp2_reg_2683) + unsigned(tmp3_fu_1934_p2));
    p_Val2_63_1_3_fu_1949_p2 <= std_logic_vector(unsigned(tmp5_reg_2693) + unsigned(tmp6_fu_1944_p2));
    p_Val2_63_2_3_fu_1959_p2 <= std_logic_vector(unsigned(tmp8_reg_2703) + unsigned(tmp9_fu_1954_p2));
    p_Val2_63_3_3_fu_1969_p2 <= std_logic_vector(unsigned(tmp11_reg_2713) + unsigned(tmp12_fu_1964_p2));
    r_V_0_1_fu_330_p2 <= std_logic_vector(signed(tmp_79_0_1_fu_322_p1) - signed(tmp_80_0_1_fu_326_p1));
    r_V_0_2_fu_426_p2 <= std_logic_vector(signed(tmp_79_0_2_fu_422_p1) - signed(tmp_80_0_1_fu_326_p1));
    r_V_0_3_fu_522_p2 <= std_logic_vector(signed(tmp_79_0_3_fu_518_p1) - signed(tmp_80_0_1_fu_326_p1));
    r_V_1_2_fu_706_p2 <= std_logic_vector(signed(tmp_79_0_2_fu_422_p1) - signed(tmp_79_0_1_fu_322_p1));
    r_V_1_3_fu_798_p2 <= std_logic_vector(signed(tmp_79_0_3_fu_518_p1) - signed(tmp_79_0_1_fu_322_p1));
    r_V_1_fu_614_p2 <= std_logic_vector(signed(tmp_80_0_1_fu_326_p1) - signed(tmp_79_0_1_fu_322_p1));
    r_V_2_1_fu_982_p2 <= std_logic_vector(signed(tmp_79_0_1_fu_322_p1) - signed(tmp_79_0_2_fu_422_p1));
    r_V_2_3_fu_1074_p2 <= std_logic_vector(signed(tmp_79_0_3_fu_518_p1) - signed(tmp_79_0_2_fu_422_p1));
    r_V_2_fu_890_p2 <= std_logic_vector(signed(tmp_80_0_1_fu_326_p1) - signed(tmp_79_0_2_fu_422_p1));
    r_V_3_1_fu_1258_p2 <= std_logic_vector(signed(tmp_79_0_1_fu_322_p1) - signed(tmp_79_0_3_fu_518_p1));
    r_V_3_2_fu_1350_p2 <= std_logic_vector(signed(tmp_79_0_2_fu_422_p1) - signed(tmp_79_0_3_fu_518_p1));
    r_V_3_fu_1166_p2 <= std_logic_vector(signed(tmp_80_0_1_fu_326_p1) - signed(tmp_79_0_3_fu_518_p1));
    res_0_V_write_assig_1_fu_2434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_0_V_write_assig_fu_2426_p3),32));
    res_0_V_write_assig_fu_2426_p3 <= (invert_table5_q0 & ap_const_lv14_0);
    res_1_V_write_assig_1_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_1_V_write_assig_fu_2438_p3),32));
    res_1_V_write_assig_fu_2438_p3 <= (invert_table5_q1 & ap_const_lv14_0);
    res_2_V_write_assig_1_fu_2458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_2_V_write_assig_fu_2450_p3),32));
    res_2_V_write_assig_fu_2450_p3 <= (invert_table5_q2 & ap_const_lv14_0);
    res_3_V_write_assig_1_fu_2470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_3_V_write_assig_fu_2462_p3),32));
    res_3_V_write_assig_fu_2462_p3 <= (invert_table5_q3 & ap_const_lv14_0);
    ret_V_19_1_fu_2110_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(p_Result_1_cast_fu_2080_p1));
    ret_V_19_2_fu_2206_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(p_Result_2_cast_fu_2176_p1));
    ret_V_19_3_fu_2302_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(p_Result_3_cast_fu_2272_p1));
    ret_V_21_0_1_fu_376_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_0_1_ca_fu_346_p1));
    ret_V_21_0_2_fu_472_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_0_2_ca_fu_442_p1));
    ret_V_21_0_3_fu_568_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_0_3_ca_fu_538_p1));
    ret_V_21_1_2_fu_752_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_1_2_ca_fu_722_p1));
    ret_V_21_1_3_fu_844_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_1_3_ca_fu_814_p1));
    ret_V_21_1_fu_660_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_1_cast_fu_630_p1));
    ret_V_21_2_1_fu_1028_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_2_1_ca_fu_998_p1));
    ret_V_21_2_3_fu_1120_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_2_3_ca_fu_1090_p1));
    ret_V_21_2_fu_936_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_2_cast_fu_906_p1));
    ret_V_21_3_1_fu_1304_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_3_1_ca_fu_1274_p1));
    ret_V_21_3_2_fu_1396_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_3_2_ca_fu_1366_p1));
    ret_V_21_3_fu_1212_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(p_Result_82_3_cast_fu_1182_p1));
    ret_V_s_fu_2014_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(p_Result_cast_fu_1984_p1));
    tmp11_fu_1928_p2 <= std_logic_vector(unsigned(exp_table4_q11) + unsigned(exp_table4_q10));
    tmp12_fu_1964_p2 <= std_logic_vector(unsigned(ap_const_lv18_400) + unsigned(exp_table4_load_9_reg_2708));
    tmp2_fu_1910_p2 <= std_logic_vector(unsigned(exp_table4_q0) + unsigned(exp_table4_q1));
    tmp3_fu_1934_p2 <= std_logic_vector(unsigned(ap_const_lv18_400) + unsigned(exp_table4_load_2_reg_2678));
    tmp5_fu_1916_p2 <= std_logic_vector(unsigned(exp_table4_q3) + unsigned(exp_table4_q4));
    tmp6_fu_1944_p2 <= std_logic_vector(unsigned(ap_const_lv18_400) + unsigned(exp_table4_load_5_reg_2688));
    tmp8_fu_1922_p2 <= std_logic_vector(unsigned(exp_table4_q6) + unsigned(exp_table4_q7));
    tmp9_fu_1954_p2 <= std_logic_vector(unsigned(ap_const_lv18_400) + unsigned(exp_table4_load_8_reg_2698));
    tmp_106_fu_350_p3 <= r_V_0_1_fu_330_p2(32 downto 32);
    tmp_108_fu_358_p1 <= r_V_0_1_fu_330_p2(18 - 1 downto 0);
    tmp_110_fu_398_p1 <= p_5_0_1_fu_390_p3(15 - 1 downto 0);
    tmp_112_fu_1448_p1 <= p_3_0_1_fu_1442_p3(10 - 1 downto 0);
    tmp_113_fu_1452_p4 <= p_3_0_1_fu_1442_p3(14 downto 10);
    tmp_114_fu_446_p3 <= r_V_0_2_fu_426_p2(32 downto 32);
    tmp_115_fu_454_p1 <= r_V_0_2_fu_426_p2(18 - 1 downto 0);
    tmp_116_fu_494_p1 <= p_5_0_2_fu_486_p3(15 - 1 downto 0);
    tmp_118_fu_1487_p1 <= p_3_0_2_fu_1481_p3(10 - 1 downto 0);
    tmp_119_fu_1491_p4 <= p_3_0_2_fu_1481_p3(14 downto 10);
    tmp_120_fu_542_p3 <= r_V_0_3_fu_522_p2(32 downto 32);
    tmp_121_fu_550_p1 <= r_V_0_3_fu_522_p2(18 - 1 downto 0);
    tmp_122_fu_590_p1 <= p_5_0_3_fu_582_p3(15 - 1 downto 0);
    tmp_124_fu_1526_p1 <= p_3_0_3_fu_1520_p3(10 - 1 downto 0);
    tmp_125_fu_1530_p4 <= p_3_0_3_fu_1520_p3(14 downto 10);
    tmp_126_fu_634_p3 <= r_V_1_fu_614_p2(32 downto 32);
    tmp_127_fu_642_p1 <= r_V_1_fu_614_p2(18 - 1 downto 0);
    tmp_128_fu_682_p1 <= p_5_1_fu_674_p3(15 - 1 downto 0);
    tmp_130_fu_1565_p1 <= p_3_1_fu_1559_p3(10 - 1 downto 0);
    tmp_131_fu_1569_p4 <= p_3_1_fu_1559_p3(14 downto 10);
    tmp_132_fu_726_p3 <= r_V_1_2_fu_706_p2(32 downto 32);
    tmp_133_fu_734_p1 <= r_V_1_2_fu_706_p2(18 - 1 downto 0);
    tmp_134_fu_774_p1 <= p_5_1_2_fu_766_p3(15 - 1 downto 0);
    tmp_136_fu_1604_p1 <= p_3_1_2_fu_1598_p3(10 - 1 downto 0);
    tmp_137_fu_1608_p4 <= p_3_1_2_fu_1598_p3(14 downto 10);
    tmp_138_fu_818_p3 <= r_V_1_3_fu_798_p2(32 downto 32);
    tmp_139_fu_826_p1 <= r_V_1_3_fu_798_p2(18 - 1 downto 0);
    tmp_140_fu_866_p1 <= p_5_1_3_fu_858_p3(15 - 1 downto 0);
    tmp_142_fu_1643_p1 <= p_3_1_3_fu_1637_p3(10 - 1 downto 0);
    tmp_143_fu_1647_p4 <= p_3_1_3_fu_1637_p3(14 downto 10);
    tmp_144_fu_910_p3 <= r_V_2_fu_890_p2(32 downto 32);
    tmp_145_fu_918_p1 <= r_V_2_fu_890_p2(18 - 1 downto 0);
    tmp_146_fu_958_p1 <= p_5_2_fu_950_p3(15 - 1 downto 0);
    tmp_148_fu_1682_p1 <= p_3_2_fu_1676_p3(10 - 1 downto 0);
    tmp_149_fu_1686_p4 <= p_3_2_fu_1676_p3(14 downto 10);
    tmp_150_fu_1002_p3 <= r_V_2_1_fu_982_p2(32 downto 32);
    tmp_151_fu_1010_p1 <= r_V_2_1_fu_982_p2(18 - 1 downto 0);
    tmp_152_fu_1050_p1 <= p_5_2_1_fu_1042_p3(15 - 1 downto 0);
    tmp_154_fu_1721_p1 <= p_3_2_1_fu_1715_p3(10 - 1 downto 0);
    tmp_155_fu_1725_p4 <= p_3_2_1_fu_1715_p3(14 downto 10);
    tmp_156_fu_1094_p3 <= r_V_2_3_fu_1074_p2(32 downto 32);
    tmp_157_fu_1102_p1 <= r_V_2_3_fu_1074_p2(18 - 1 downto 0);
    tmp_158_fu_1142_p1 <= p_5_2_3_fu_1134_p3(15 - 1 downto 0);
    tmp_160_fu_1760_p1 <= p_3_2_3_fu_1754_p3(10 - 1 downto 0);
    tmp_161_fu_1764_p4 <= p_3_2_3_fu_1754_p3(14 downto 10);
    tmp_162_fu_1186_p3 <= r_V_3_fu_1166_p2(32 downto 32);
    tmp_163_fu_1194_p1 <= r_V_3_fu_1166_p2(18 - 1 downto 0);
    tmp_164_fu_1234_p1 <= p_5_3_fu_1226_p3(15 - 1 downto 0);
    tmp_166_fu_1799_p1 <= p_3_3_fu_1793_p3(10 - 1 downto 0);
    tmp_167_fu_1803_p4 <= p_3_3_fu_1793_p3(14 downto 10);
    tmp_168_fu_1278_p3 <= r_V_3_1_fu_1258_p2(32 downto 32);
    tmp_169_fu_1286_p1 <= r_V_3_1_fu_1258_p2(18 - 1 downto 0);
    tmp_170_fu_1326_p1 <= p_5_3_1_fu_1318_p3(15 - 1 downto 0);
    tmp_172_fu_1838_p1 <= p_3_3_1_fu_1832_p3(10 - 1 downto 0);
    tmp_173_fu_1842_p4 <= p_3_3_1_fu_1832_p3(14 downto 10);
    tmp_174_fu_1370_p3 <= r_V_3_2_fu_1350_p2(32 downto 32);
    tmp_175_fu_1378_p1 <= r_V_3_2_fu_1350_p2(18 - 1 downto 0);
    tmp_176_fu_1418_p1 <= p_5_3_2_fu_1410_p3(15 - 1 downto 0);
    tmp_178_fu_1877_p1 <= p_3_3_2_fu_1871_p3(10 - 1 downto 0);
    tmp_179_fu_1881_p4 <= p_3_3_2_fu_1871_p3(14 downto 10);
    tmp_180_fu_1988_p3 <= p_Val2_63_0_3_fu_1939_p2(17 downto 17);
    tmp_181_fu_1996_p1 <= p_Val2_63_0_3_fu_1939_p2(6 - 1 downto 0);
    tmp_182_fu_2036_p1 <= p_4_fu_2028_p3(12 - 1 downto 0);
    tmp_183_fu_2040_p3 <= p_4_fu_2028_p3(12 downto 12);
    tmp_184_fu_2056_p1 <= p_2_53_fu_2048_p3(10 - 1 downto 0);
    tmp_186_fu_2084_p3 <= p_Val2_63_1_3_fu_1949_p2(17 downto 17);
    tmp_187_fu_2092_p1 <= p_Val2_63_1_3_fu_1949_p2(6 - 1 downto 0);
    tmp_188_fu_2132_p1 <= p_4_1_fu_2124_p3(12 - 1 downto 0);
    tmp_189_fu_2136_p3 <= p_4_1_fu_2124_p3(12 downto 12);
    tmp_190_fu_2152_p1 <= p_2_1_54_fu_2144_p3(10 - 1 downto 0);
    tmp_192_fu_2180_p3 <= p_Val2_63_2_3_fu_1959_p2(17 downto 17);
    tmp_193_fu_2188_p1 <= p_Val2_63_2_3_fu_1959_p2(6 - 1 downto 0);
    tmp_194_fu_2228_p1 <= p_4_2_fu_2220_p3(12 - 1 downto 0);
    tmp_195_fu_2232_p3 <= p_4_2_fu_2220_p3(12 downto 12);
    tmp_196_fu_2248_p1 <= p_2_2_fu_2240_p3(10 - 1 downto 0);
    tmp_198_fu_2276_p3 <= p_Val2_63_3_3_fu_1969_p2(17 downto 17);
    tmp_199_fu_2284_p1 <= p_Val2_63_3_3_fu_1969_p2(6 - 1 downto 0);
    tmp_200_fu_2324_p1 <= p_4_3_fu_2316_p3(12 - 1 downto 0);
    tmp_201_fu_2328_p3 <= p_4_3_fu_2316_p3(12 downto 12);
    tmp_202_fu_2344_p1 <= p_2_3_57_fu_2336_p3(10 - 1 downto 0);
    tmp_66_fu_432_p4 <= r_V_0_2_fu_426_p2(32 downto 18);
    tmp_69_fu_528_p4 <= r_V_0_3_fu_522_p2(32 downto 18);
    tmp_72_fu_620_p4 <= r_V_1_fu_614_p2(32 downto 18);
    tmp_75_fu_712_p4 <= r_V_1_2_fu_706_p2(32 downto 18);
    tmp_76_fu_804_p4 <= r_V_1_3_fu_798_p2(32 downto 18);
    tmp_77_1_fu_2104_p2 <= "1" when (p_Result_81_1_fu_2096_p3 = ap_const_lv10_0) else "0";
    tmp_77_2_fu_2200_p2 <= "1" when (p_Result_81_2_fu_2192_p3 = ap_const_lv10_0) else "0";
    tmp_77_3_fu_2296_p2 <= "1" when (p_Result_81_3_fu_2288_p3 = ap_const_lv10_0) else "0";
    tmp_77_fu_2008_p2 <= "1" when (p_Result_4_fu_2000_p3 = ap_const_lv10_0) else "0";
    tmp_78_fu_896_p4 <= r_V_2_fu_890_p2(32 downto 18);
        tmp_79_0_1_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_V_read),33));

        tmp_79_0_2_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read),33));

        tmp_79_0_3_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_V_read),33));

    tmp_79_fu_988_p4 <= r_V_2_1_fu_982_p2(32 downto 18);
        tmp_80_0_1_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_V_read),33));

    tmp_80_fu_1080_p4 <= r_V_2_3_fu_1074_p2(32 downto 18);
    tmp_81_fu_1172_p4 <= r_V_3_fu_1166_p2(32 downto 18);
    tmp_82_fu_1264_p4 <= r_V_3_1_fu_1258_p2(32 downto 18);
    tmp_83_fu_1356_p4 <= r_V_3_2_fu_1350_p2(32 downto 18);
    tmp_84_fu_1974_p4 <= p_Val2_63_0_3_fu_1939_p2(17 downto 6);
    tmp_85_fu_2370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_index_1_fu_2363_p3),64));
    tmp_86_1_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_index_1_1_fu_2380_p3),64));
    tmp_86_2_fu_2404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_index_1_2_fu_2397_p3),64));
    tmp_86_3_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_res_index_1_3_fu_2414_p3),64));
    tmp_86_fu_2070_p4 <= p_Val2_63_1_3_fu_1949_p2(17 downto 6);
    tmp_87_fu_2166_p4 <= p_Val2_63_2_3_fu_1959_p2(17 downto 6);
    tmp_88_fu_2262_p4 <= p_Val2_63_3_3_fu_1969_p2(17 downto 6);
    tmp_89_0_1_fu_370_p2 <= "1" when (p_Result_84_0_1_fu_362_p3 = ap_const_lv24_0) else "0";
    tmp_89_0_2_fu_466_p2 <= "1" when (p_Result_84_0_2_fu_458_p3 = ap_const_lv24_0) else "0";
    tmp_89_0_3_fu_562_p2 <= "1" when (p_Result_84_0_3_fu_554_p3 = ap_const_lv24_0) else "0";
    tmp_89_1_2_fu_746_p2 <= "1" when (p_Result_84_1_2_fu_738_p3 = ap_const_lv24_0) else "0";
    tmp_89_1_3_fu_838_p2 <= "1" when (p_Result_84_1_3_fu_830_p3 = ap_const_lv24_0) else "0";
    tmp_89_1_fu_654_p2 <= "1" when (p_Result_84_1_fu_646_p3 = ap_const_lv24_0) else "0";
    tmp_89_2_1_fu_1022_p2 <= "1" when (p_Result_84_2_1_fu_1014_p3 = ap_const_lv24_0) else "0";
    tmp_89_2_3_fu_1114_p2 <= "1" when (p_Result_84_2_3_fu_1106_p3 = ap_const_lv24_0) else "0";
    tmp_89_2_fu_930_p2 <= "1" when (p_Result_84_2_fu_922_p3 = ap_const_lv24_0) else "0";
    tmp_89_3_1_fu_1298_p2 <= "1" when (p_Result_84_3_1_fu_1290_p3 = ap_const_lv24_0) else "0";
    tmp_89_3_2_fu_1390_p2 <= "1" when (p_Result_84_3_2_fu_1382_p3 = ap_const_lv24_0) else "0";
    tmp_89_3_fu_1206_p2 <= "1" when (p_Result_84_3_fu_1198_p3 = ap_const_lv24_0) else "0";
    tmp_92_0_1_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_0_1_fu_1468_p3),64));
    tmp_92_0_2_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_0_2_fu_1507_p3),64));
    tmp_92_0_3_fu_1554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_0_3_fu_1546_p3),64));
    tmp_92_1_2_fu_1632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_1_2_fu_1624_p3),64));
    tmp_92_1_3_fu_1671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_1_3_fu_1663_p3),64));
    tmp_92_1_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_1_fu_1585_p3),64));
    tmp_92_2_1_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_2_1_fu_1741_p3),64));
    tmp_92_2_3_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_2_3_fu_1780_p3),64));
    tmp_92_2_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_2_fu_1702_p3),64));
    tmp_92_3_1_fu_1866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_3_1_fu_1858_p3),64));
    tmp_92_3_2_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_3_2_fu_1897_p3),64));
    tmp_92_3_fu_1827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_3_fu_1819_p3),64));
    tmp_s_fu_336_p4 <= r_V_0_1_fu_330_p2(32 downto 18);
end behav;
