#ifndef CSR_ADDR_H
#define CSR_ADDR_H

//RW
#define MMIO_CSR_STATUS_ADDR 0x18
#define MMIO_CSR_SRC_ADDR 0x020
#define MMIO_CSR_DST_ADDR 0x028
#define MMIO_CSR_NUM_LINES 0x030
//RO
#define MMIO_CSR_MEM_READ_IDX 0x038
#define MMIO_CSR_WRITE_REQ_CNT 0x040
#define MMIO_CSR_WRITE_RESP_CNT 0x048
#define MMIO_CSR_STATE 0x050
#define MMIO_CSR_CLK_CNT 0x058
#define MMIO_CSR_WRITE_FULL_CNT 0x060
#define MMIO_CSR_SOFT_RESET_CNT 0x068
//WO
#define MMIO_CSR_CTL 0x070
#define MMIO_CSR_WR_THRESHOLD 0x078
#define MMIO_CSR_SOFT_RST 0x080

#endif
