

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_6_x0'
================================================================
* Date:           Fri Sep 16 23:49:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       57|    33489|  0.190 us|  0.112 ms|   57|  33489|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_1         |       56|    33488|  14 ~ 8372|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_2        |       12|     8370|   2 ~ 1395|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_3      |     1296|     1296|        162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_4    |      160|      160|         10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_5  |        4|        4|          1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_7      |       96|       96|          6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_6_x0_loop_8    |        4|        4|          2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      168|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      238|     -|
|Register             |        -|      -|      298|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      458|      568|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln11484_fu_457_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_935_fu_329_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_936_fu_297_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_937_fu_429_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_938_fu_447_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_939_fu_358_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_940_fu_382_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_285_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln878_fu_393_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_988_fu_303_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_989_fu_323_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_990_fu_335_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_991_fu_441_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_992_fu_376_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_993_fu_467_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_291_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ret_fu_317_p2             |        or|   0|  0|   6|           6|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 168|          68|          53|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         14|    1|         14|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_199                                    |   9|          2|    3|          6|
    |c1_V_reg_210                                    |   9|          2|    3|          6|
    |c5_V_reg_263                                    |   9|          2|    5|         10|
    |c6_V_reg_274                                    |   9|          2|    2|          4|
    |c7_V_reg_221                                    |   9|          2|    4|          8|
    |c8_V_reg_232                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_3_6_x0168_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_243                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_254                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 238|         51|  198|        458|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_935_reg_513          |    4|   0|    4|          0|
    |add_ln691_936_reg_501          |    3|   0|    3|          0|
    |add_ln691_937_reg_577          |    5|   0|    5|          0|
    |add_ln691_938_reg_590          |    2|   0|    2|          0|
    |add_ln691_939_reg_531          |    5|   0|    5|          0|
    |add_ln691_reg_493              |    3|   0|    3|          0|
    |ap_CS_fsm                      |   13|   0|   13|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |c0_V_reg_199                   |    3|   0|    3|          0|
    |c1_V_reg_210                   |    3|   0|    3|          0|
    |c5_V_reg_263                   |    5|   0|    5|          0|
    |c6_V_reg_274                   |    2|   0|    2|          0|
    |c7_V_reg_221                   |    4|   0|    4|          0|
    |c8_V_reg_232                   |    5|   0|    5|          0|
    |data_split_V_addr_259_reg_526  |    2|   0|    2|          0|
    |icmp_ln890_989_reg_509         |    1|   0|    1|          0|
    |local_D_V_addr_reg_536         |    5|   0|    5|          0|
    |n_V_reg_243                    |    3|   0|    3|          0|
    |p_Val2_s_reg_254               |  128|   0|  128|          0|
    |shl_ln890_reg_582              |    4|   0|    5|          1|
    |tmp_354_reg_544                |   32|   0|   32|          0|
    |tmp_reg_521                    |    1|   0|    1|          0|
    |v2_V_1122_reg_572              |   32|   0|   32|          0|
    |v2_V_reg_567                   |   32|   0|   32|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  298|   0|  299|          1|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_6_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_3_x0200|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_3_x0200|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_3_x0200|       pointer|
|fifo_D_drain_PE_3_6_x0168_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_6_x0168|       pointer|
|fifo_D_drain_PE_3_6_x0168_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_6_x0168|       pointer|
|fifo_D_drain_PE_3_6_x0168_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_6_x0168|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_6_x0168, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_6_x0168, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11437]   --->   Operation 18 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:11446]   --->   Operation 19 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 20 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_split_V_addr_256 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 21 'getelementptr' 'data_split_V_addr_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_split_V_addr_257 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'data_split_V_addr_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_split_V_addr_258 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'data_split_V_addr_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln11440 = br void" [./dut.cpp:11440]   --->   Operation 24 'br' 'br_ln11440' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 25 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 26 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln11440 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:11440]   --->   Operation 29 'br' 'br_ln11440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln11440 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1000" [./dut.cpp:11440]   --->   Operation 30 'specloopname' 'specloopname_ln11440' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln11441 = br void" [./dut.cpp:11441]   --->   Operation 31 'br' 'br_ln11441' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln11492 = ret" [./dut.cpp:11492]   --->   Operation 32 'ret' 'ret_ln11492' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split17, i3 %add_ln691_936, void %.loopexit376"   --->   Operation 33 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln691_936 = add i3 %c1_V, i3 1"   --->   Operation 34 'add' 'add_ln691_936' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.49ns)   --->   "%icmp_ln890_988 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 35 'icmp' 'icmp_ln890_988' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11441 = br i1 %icmp_ln890_988, void %.split15, void" [./dut.cpp:11441]   --->   Operation 37 'br' 'br_ln11441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2057"   --->   Operation 38 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_988)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_989)   --->   "%ret_176 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 39 'bitconcatenate' 'ret_176' <Predicate = (!icmp_ln890_988)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_989)   --->   "%ret = or i6 %ret_176, i6 6"   --->   Operation 40 'or' 'ret' <Predicate = (!icmp_ln890_988)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_989 = icmp_ult  i6 %ret, i6 42"   --->   Operation 41 'icmp' 'icmp_ln890_989' <Predicate = (!icmp_ln890_988)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln11442 = br i1 %icmp_ln890_989, void %.loopexit376, void %.preheader3.preheader" [./dut.cpp:11442]   --->   Operation 42 'br' 'br_ln11442' <Predicate = (!icmp_ln890_988)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 43 'br' 'br_ln890' <Predicate = (!icmp_ln890_988 & icmp_ln890_989)> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln890_988)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_935, void, i4 0, void %.preheader3.preheader"   --->   Operation 45 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln691_935 = add i4 %c7_V, i4 1"   --->   Operation 46 'add' 'add_ln691_935' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.65ns)   --->   "%icmp_ln890_990 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 47 'icmp' 'icmp_ln890_990' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln11448 = br i1 %icmp_ln890_990, void %.split9, void %.preheader.preheader" [./dut.cpp:11448]   --->   Operation 49 'br' 'br_ln11448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln11448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1001" [./dut.cpp:11448]   --->   Operation 50 'specloopname' 'specloopname_ln11448' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 53 'zext' 'idxprom' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_split_V_addr_259 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 54 'getelementptr' 'data_split_V_addr_259' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln11450 = br void" [./dut.cpp:11450]   --->   Operation 55 'br' 'br_ln11450' <Predicate = (!icmp_ln890_990)> <Delay = 0.38>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 56 'br' 'br_ln890' <Predicate = (icmp_ln890_990)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_939, void, i5 0, void %.split9"   --->   Operation 57 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.70ns)   --->   "%add_ln691_939 = add i5 %c8_V, i5 1"   --->   Operation 58 'add' 'add_ln691_939' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:11458]   --->   Operation 59 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln11458 = zext i6 %tmp_s" [./dut.cpp:11458]   --->   Operation 60 'zext' 'zext_ln11458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11458" [./dut.cpp:11458]   --->   Operation 61 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.63ns)   --->   "%icmp_ln890_992 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 62 'icmp' 'icmp_ln890_992' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln11450 = br i1 %icmp_ln890_992, void %.split7, void" [./dut.cpp:11450]   --->   Operation 64 'br' 'br_ln11450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11458]   --->   Operation 65 'load' 'out_data_V' <Predicate = (!icmp_ln890_992)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln890_992)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln11450 = specloopname void @_ssdm_op_SpecLoopName, void @empty_422" [./dut.cpp:11450]   --->   Operation 67 'specloopname' 'specloopname_ln11450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.21ns)   --->   "%tmp_354 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_6_x0168" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'read' 'tmp_354' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 69 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11458]   --->   Operation 69 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln11459 = br void" [./dut.cpp:11459]   --->   Operation 70 'br' 'br_ln11459' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_940, void %.split, i3 0, void %.split7"   --->   Operation 71 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split7"   --->   Operation 72 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.57ns)   --->   "%add_ln691_940 = add i3 %n_V, i3 1"   --->   Operation 73 'add' 'add_ln691_940' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 74 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 75 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln11459 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:11459]   --->   Operation 77 'br' 'br_ln11459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1015"   --->   Operation 78 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 79 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%data_split_V_addr_260 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11460]   --->   Operation 80 'getelementptr' 'data_split_V_addr_260' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln11460 = store i32 %trunc_ln674, i2 %data_split_V_addr_260" [./dut.cpp:11460]   --->   Operation 81 'store' 'store_ln11460' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 82 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 83 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.69ns)   --->   "%store_ln11468 = store i32 %tmp_354, i2 %data_split_V_addr_259" [./dut.cpp:11468]   --->   Operation 85 'store' 'store_ln11468' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 86 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_258"   --->   Operation 86 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 87 [2/2] (0.69ns)   --->   "%v2_V_1122 = load i2 %data_split_V_addr_257"   --->   Operation 87 'load' 'v2_V_1122' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 88 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_258"   --->   Operation 88 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%v2_V_1122 = load i2 %data_split_V_addr_257"   --->   Operation 89 'load' 'v2_V_1122' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [2/2] (0.69ns)   --->   "%v2_V_1123 = load i2 %data_split_V_addr_256"   --->   Operation 90 'load' 'v2_V_1123' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 91 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 91 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 92 [1/2] (0.69ns)   --->   "%v2_V_1123 = load i2 %data_split_V_addr_256"   --->   Operation 92 'load' 'v2_V_1123' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 93 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 93 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1123, i32 %v2_V_1122, i32 %v2_V"   --->   Operation 94 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.73ns)   --->   "%store_ln11470 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11470]   --->   Operation 95 'store' 'store_ln11470' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.70>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_937, void, i5 0, void %.preheader.preheader"   --->   Operation 97 'phi' 'c5_V' <Predicate = (icmp_ln890_989)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_937 = add i5 %c5_V, i5 1"   --->   Operation 98 'add' 'add_ln691_937' <Predicate = (icmp_ln890_989)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 99 'shl' 'shl_ln890' <Predicate = (icmp_ln890_989)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.63ns)   --->   "%icmp_ln890_991 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 100 'icmp' 'icmp_ln890_991' <Predicate = (icmp_ln890_989)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_989)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln11477 = br i1 %icmp_ln890_991, void %.split13, void %.loopexit376.loopexit" [./dut.cpp:11477]   --->   Operation 102 'br' 'br_ln11477' <Predicate = (icmp_ln890_989)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln11477 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2056" [./dut.cpp:11477]   --->   Operation 103 'specloopname' 'specloopname_ln11477' <Predicate = (icmp_ln890_989 & !icmp_ln890_991)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln11479 = br void" [./dut.cpp:11479]   --->   Operation 104 'br' 'br_ln11479' <Predicate = (icmp_ln890_989 & !icmp_ln890_991)> <Delay = 0.38>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit376"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln890_989 & icmp_ln890_991)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln890_991) | (!icmp_ln890_989)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.43>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_938, void %.split11, i2 0, void %.split13"   --->   Operation 107 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.43ns)   --->   "%add_ln691_938 = add i2 %c6_V, i2 1"   --->   Operation 108 'add' 'add_ln691_938' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln11484 = zext i2 %c6_V" [./dut.cpp:11484]   --->   Operation 109 'zext' 'zext_ln11484' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln11484 = add i5 %shl_ln890, i5 %zext_ln11484" [./dut.cpp:11484]   --->   Operation 110 'add' 'add_ln11484' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln11484_1 = zext i5 %add_ln11484" [./dut.cpp:11484]   --->   Operation 111 'zext' 'zext_ln11484_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%local_D_V_addr_52 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11484_1" [./dut.cpp:11484]   --->   Operation 112 'getelementptr' 'local_D_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.34ns)   --->   "%icmp_ln890_993 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 113 'icmp' 'icmp_ln890_993' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln11479 = br i1 %icmp_ln890_993, void %.split11, void" [./dut.cpp:11479]   --->   Operation 115 'br' 'br_ln11479' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_52" [./dut.cpp:11484]   --->   Operation 116 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_993)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln890_993)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.94>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln11479 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2055" [./dut.cpp:11479]   --->   Operation 118 'specloopname' 'specloopname_ln11479' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_52" [./dut.cpp:11484]   --->   Operation 119 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_3_x0200, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_6_3_x0200]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_6_x0168]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
local_D_V             (alloca           ) [ 00111111111111]
data_split_V          (alloca           ) [ 00111111111111]
data_split_V_addr     (getelementptr    ) [ 00111111111111]
data_split_V_addr_256 (getelementptr    ) [ 00111111111111]
data_split_V_addr_257 (getelementptr    ) [ 00111111111111]
data_split_V_addr_258 (getelementptr    ) [ 00111111111111]
br_ln11440            (br               ) [ 01111111111111]
c0_V                  (phi              ) [ 00100000000000]
add_ln691             (add              ) [ 01111111111111]
icmp_ln890            (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11440            (br               ) [ 00000000000000]
specloopname_ln11440  (specloopname     ) [ 00000000000000]
br_ln11441            (br               ) [ 00111111111111]
ret_ln11492           (ret              ) [ 00000000000000]
c1_V                  (phi              ) [ 00010000000000]
add_ln691_936         (add              ) [ 00111111111111]
icmp_ln890_988        (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11441            (br               ) [ 00000000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000000]
ret_176               (bitconcatenate   ) [ 00000000000000]
ret                   (or               ) [ 00000000000000]
icmp_ln890_989        (icmp             ) [ 00111111111111]
br_ln11442            (br               ) [ 00000000000000]
br_ln890              (br               ) [ 00111111111111]
br_ln0                (br               ) [ 01111111111111]
c7_V                  (phi              ) [ 00001000000000]
add_ln691_935         (add              ) [ 00111111111111]
icmp_ln890_990        (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11448            (br               ) [ 00000000000000]
specloopname_ln11448  (specloopname     ) [ 00000000000000]
empty                 (trunc            ) [ 00000000000000]
tmp                   (bitselect        ) [ 00000111111000]
idxprom               (zext             ) [ 00000000000000]
data_split_V_addr_259 (getelementptr    ) [ 00000111111000]
br_ln11450            (br               ) [ 00111111111111]
br_ln890              (br               ) [ 00111111111111]
c8_V                  (phi              ) [ 00000100000000]
add_ln691_939         (add              ) [ 00111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
zext_ln11458          (zext             ) [ 00000000000000]
local_D_V_addr        (getelementptr    ) [ 00000011111000]
icmp_ln890_992        (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11450            (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
specloopname_ln11450  (specloopname     ) [ 00000000000000]
tmp_354               (read             ) [ 00000001000000]
out_data_V            (load             ) [ 00111111111111]
br_ln11459            (br               ) [ 00111111111111]
n_V                   (phi              ) [ 00000001000000]
p_Val2_s              (phi              ) [ 00000001000000]
add_ln691_940         (add              ) [ 00111111111111]
zext_ln878            (zext             ) [ 00000000000000]
icmp_ln878            (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11459            (br               ) [ 00000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000]
trunc_ln674           (trunc            ) [ 00000000000000]
data_split_V_addr_260 (getelementptr    ) [ 00000000000000]
store_ln11460         (store            ) [ 00000000000000]
r                     (partselect       ) [ 00000000000000]
zext_ln1497           (zext             ) [ 00111111111111]
br_ln0                (br               ) [ 00111111111111]
store_ln11468         (store            ) [ 00000000000000]
v2_V                  (load             ) [ 00000000001000]
v2_V_1122             (load             ) [ 00000000001000]
v2_V_1123             (load             ) [ 00000000000000]
v1_V                  (load             ) [ 00000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000]
store_ln11470         (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
c5_V                  (phi              ) [ 00000000000100]
add_ln691_937         (add              ) [ 00111111111111]
shl_ln890             (shl              ) [ 00000000000011]
icmp_ln890_991        (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11477            (br               ) [ 00000000000000]
specloopname_ln11477  (specloopname     ) [ 00000000000000]
br_ln11479            (br               ) [ 00111111111111]
br_ln0                (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
c6_V                  (phi              ) [ 00000000000010]
add_ln691_938         (add              ) [ 00111111111111]
zext_ln11484          (zext             ) [ 00000000000000]
add_ln11484           (add              ) [ 00000000000000]
zext_ln11484_1        (zext             ) [ 00000000000000]
local_D_V_addr_52     (getelementptr    ) [ 00000000000001]
icmp_ln890_993        (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln11479            (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
specloopname_ln11479  (specloopname     ) [ 00000000000000]
local_D_V_load        (load             ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0200">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_3_x0200"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_6_x0168">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_6_x0168"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_722"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1307"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1000"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2057"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1001"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_422"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1015"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2056"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2055"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="local_D_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_split_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_354_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_354/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln174_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="128" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="125" class="1004" name="data_split_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="data_split_V_addr_256_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_256/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="data_split_V_addr_257_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_257/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="data_split_V_addr_258_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_258/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_split_V_addr_259_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_259/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="local_D_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="6" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="128" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln11470/10 local_D_V_load/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_split_V_addr_260_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_260/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="7"/>
<pin id="187" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
<pin id="190" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11460/7 store_ln11468/7 v2_V/8 v2_V_1122/8 v2_V_1123/9 v1_V/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="local_D_V_addr_52_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_52/12 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c0_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c0_V_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="c1_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="1"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="c1_V_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="c7_V_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="c7_V_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="c8_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="c8_V_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="n_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="n_V_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_Val2_s_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="256" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Val2_s_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="96" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="128" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="c5_V_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="c5_V_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/11 "/>
</bind>
</comp>

<comp id="274" class="1005" name="c6_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="c6_V_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln691_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln890_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln691_936_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_936/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln890_988_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_988/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ret_176_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_176/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="ret_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln890_989_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_989/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln691_935_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_935/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln890_990_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_990/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="idxprom_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln691_939_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_939/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln11458_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11458/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln890_992_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_992/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln691_940_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_940/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln878_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln878_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln674_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="128" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="r_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="96" slack="0"/>
<pin id="406" dir="0" index="1" bw="128" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1497_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="96" slack="0"/>
<pin id="416" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Result_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="128" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="0" index="3" bw="32" slack="1"/>
<pin id="423" dir="0" index="4" bw="32" slack="1"/>
<pin id="424" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln691_937_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_937/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln890_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln890_991_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_991/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln691_938_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_938/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln11484_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11484/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln11484_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11484/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln11484_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11484_1/12 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln890_993_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_993/12 "/>
</bind>
</comp>

<comp id="473" class="1005" name="data_split_V_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="8"/>
<pin id="475" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="data_split_V_addr_256_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="8"/>
<pin id="480" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_256 "/>
</bind>
</comp>

<comp id="483" class="1005" name="data_split_V_addr_257_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="7"/>
<pin id="485" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_257 "/>
</bind>
</comp>

<comp id="488" class="1005" name="data_split_V_addr_258_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="7"/>
<pin id="490" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_258 "/>
</bind>
</comp>

<comp id="493" class="1005" name="add_ln691_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln691_936_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_936 "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln890_989_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_989 "/>
</bind>
</comp>

<comp id="513" class="1005" name="add_ln691_935_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_935 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="526" class="1005" name="data_split_V_addr_259_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="3"/>
<pin id="528" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_259 "/>
</bind>
</comp>

<comp id="531" class="1005" name="add_ln691_939_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_939 "/>
</bind>
</comp>

<comp id="536" class="1005" name="local_D_V_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="1"/>
<pin id="538" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_354_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_354 "/>
</bind>
</comp>

<comp id="549" class="1005" name="out_data_V_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="128" slack="1"/>
<pin id="551" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln691_940_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_940 "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln1497_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="0"/>
<pin id="564" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="567" class="1005" name="v2_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="v2_V_1122_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1122 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln691_937_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_937 "/>
</bind>
</comp>

<comp id="582" class="1005" name="shl_ln890_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="1"/>
<pin id="584" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln691_938_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_938 "/>
</bind>
</comp>

<comp id="595" class="1005" name="local_D_V_addr_52_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="1"/>
<pin id="597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_52 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="80" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="102" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="108" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="108" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="108" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="108" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="169" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="94" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="203" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="203" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="214" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="214" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="214" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="225" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="225" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="225" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="225" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="341" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="362"><net_src comp="236" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="236" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="380"><net_src comp="236" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="74" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="247" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="247" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="397"><net_src comp="247" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="257" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="257" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="86" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="88" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="181" pin="7"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="181" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="418" pin="5"/><net_sink comp="169" pin=1"/></net>

<net id="433"><net_src comp="267" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="267" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="267" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="278" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="96" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="278" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="471"><net_src comp="278" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="98" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="125" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="481"><net_src comp="133" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="486"><net_src comp="141" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="491"><net_src comp="149" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="496"><net_src comp="285" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="504"><net_src comp="297" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="512"><net_src comp="323" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="329" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="524"><net_src comp="345" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="529"><net_src comp="157" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="534"><net_src comp="358" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="539"><net_src comp="163" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="547"><net_src comp="112" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="552"><net_src comp="169" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="557"><net_src comp="382" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="565"><net_src comp="414" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="570"><net_src comp="181" pin="7"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="575"><net_src comp="181" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="580"><net_src comp="429" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="585"><net_src comp="435" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="593"><net_src comp="447" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="598"><net_src comp="191" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_6_3_x0200 | {13 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_6_x0 : fifo_D_drain_PE_3_6_x0168 | {6 }
  - Chain level:
	State 1
		data_split_V_addr : 1
		data_split_V_addr_256 : 1
		data_split_V_addr_257 : 1
		data_split_V_addr_258 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln11440 : 2
	State 3
		add_ln691_936 : 1
		icmp_ln890_988 : 1
		br_ln11441 : 2
		ret_176 : 1
		ret : 2
		icmp_ln890_989 : 2
		br_ln11442 : 3
	State 4
		add_ln691_935 : 1
		icmp_ln890_990 : 1
		br_ln11448 : 2
		empty : 1
		tmp : 1
		idxprom : 2
		data_split_V_addr_259 : 3
	State 5
		add_ln691_939 : 1
		tmp_s : 1
		zext_ln11458 : 2
		local_D_V_addr : 3
		icmp_ln890_992 : 1
		br_ln11450 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_940 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln11459 : 2
		trunc_ln674 : 1
		data_split_V_addr_260 : 2
		store_ln11460 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
		p_Result_s : 1
		store_ln11470 : 2
	State 11
		add_ln691_937 : 1
		shl_ln890 : 1
		icmp_ln890_991 : 1
		br_ln11477 : 2
	State 12
		add_ln691_938 : 1
		zext_ln11484 : 1
		add_ln11484 : 2
		zext_ln11484_1 : 3
		local_D_V_addr_52 : 4
		icmp_ln890_993 : 1
		br_ln11479 : 2
		local_D_V_load : 5
	State 13
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln691_fu_285     |    0    |    10   |
|          |   add_ln691_936_fu_297   |    0    |    10   |
|          |   add_ln691_935_fu_329   |    0    |    12   |
|    add   |   add_ln691_939_fu_358   |    0    |    12   |
|          |   add_ln691_940_fu_382   |    0    |    10   |
|          |   add_ln691_937_fu_429   |    0    |    12   |
|          |   add_ln691_938_fu_447   |    0    |    9    |
|          |    add_ln11484_fu_457    |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_291    |    0    |    8    |
|          |   icmp_ln890_988_fu_303  |    0    |    8    |
|          |   icmp_ln890_989_fu_323  |    0    |    10   |
|   icmp   |   icmp_ln890_990_fu_335  |    0    |    9    |
|          |   icmp_ln890_992_fu_376  |    0    |    9    |
|          |     icmp_ln878_fu_393    |    0    |    8    |
|          |   icmp_ln890_991_fu_441  |    0    |    9    |
|          |   icmp_ln890_993_fu_467  |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_354_read_fu_112   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_118 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      ret_176_fu_309      |    0    |    0    |
|bitconcatenate|       tmp_s_fu_364       |    0    |    0    |
|          |     p_Result_s_fu_418    |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |        ret_fu_317        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       empty_fu_341       |    0    |    0    |
|          |    trunc_ln674_fu_399    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_345        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      idxprom_fu_353      |    0    |    0    |
|          |    zext_ln11458_fu_371   |    0    |    0    |
|   zext   |     zext_ln878_fu_388    |    0    |    0    |
|          |    zext_ln1497_fu_414    |    0    |    0    |
|          |    zext_ln11484_fu_453   |    0    |    0    |
|          |   zext_ln11484_1_fu_462  |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|         r_fu_404         |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln890_fu_435     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   156   |
|----------|--------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   160  |   162  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_935_reg_513    |    4   |
|    add_ln691_936_reg_501    |    3   |
|    add_ln691_937_reg_577    |    5   |
|    add_ln691_938_reg_590    |    2   |
|    add_ln691_939_reg_531    |    5   |
|    add_ln691_940_reg_554    |    3   |
|      add_ln691_reg_493      |    3   |
|         c0_V_reg_199        |    3   |
|         c1_V_reg_210        |    3   |
|         c5_V_reg_263        |    5   |
|         c6_V_reg_274        |    2   |
|         c7_V_reg_221        |    4   |
|         c8_V_reg_232        |    5   |
|data_split_V_addr_256_reg_478|    2   |
|data_split_V_addr_257_reg_483|    2   |
|data_split_V_addr_258_reg_488|    2   |
|data_split_V_addr_259_reg_526|    2   |
|  data_split_V_addr_reg_473  |    2   |
|    icmp_ln890_989_reg_509   |    1   |
|  local_D_V_addr_52_reg_595  |    5   |
|    local_D_V_addr_reg_536   |    5   |
|         n_V_reg_243         |    3   |
|      out_data_V_reg_549     |   128  |
|       p_Val2_s_reg_254      |   128  |
|      shl_ln890_reg_582      |    5   |
|       tmp_354_reg_544       |   32   |
|         tmp_reg_521         |    1   |
|      v2_V_1122_reg_572      |   32   |
|         v2_V_reg_567        |   32   |
|     zext_ln1497_reg_562     |   128  |
+-----------------------------+--------+
|            Total            |   557  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_181 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_181 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_181 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   || 1.67943 ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   156  |
|   Memory  |    0   |    -   |   160  |   162  |
|Multiplexer|    -   |    1   |    -   |   58   |
|  Register |    -   |    -   |   557  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   717  |   376  |
+-----------+--------+--------+--------+--------+
