
hpvdt_speedcadance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dc4  08000130  08000130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022f4  08005ef8  08005ef8  00006ef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081ec  080081ec  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081ec  080081ec  000091ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081f4  080081f4  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081f4  080081f4  000091f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081f8  080081f8  000091f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080081fc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e4  200001d4  080083d0  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007b8  080083d0  0000a7b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007904  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ed  00000000  00000000  00011b01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  000133f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000647  00000000  00000000  00013c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018005  00000000  00000000  0001428f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b00a  00000000  00000000  0002c294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084f6a  00000000  00000000  0003729e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bc208  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032f0  00000000  00000000  000bc24c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b1  00000000  00000000  000bf53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	200001d4 	.word	0x200001d4
 800014c:	00000000 	.word	0x00000000
 8000150:	08005edc 	.word	0x08005edc

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	200001d8 	.word	0x200001d8
 800016c:	08005edc 	.word	0x08005edc

08000170 <strlen>:
 8000170:	4603      	mov	r3, r0
 8000172:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000176:	2a00      	cmp	r2, #0
 8000178:	d1fb      	bne.n	8000172 <strlen+0x2>
 800017a:	1a18      	subs	r0, r3, r0
 800017c:	3801      	subs	r0, #1
 800017e:	4770      	bx	lr

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	@ 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	3c01      	subs	r4, #1
 80002bc:	bf28      	it	cs
 80002be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002c2:	d2e9      	bcs.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800046a:	bf08      	it	eq
 800046c:	4770      	bxeq	lr
 800046e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000472:	bf04      	itt	eq
 8000474:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e71c      	b.n	80002c4 <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_ul2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f04f 0500 	mov.w	r5, #0
 800049a:	e00a      	b.n	80004b2 <__aeabi_l2d+0x16>

0800049c <__aeabi_l2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004aa:	d502      	bpl.n	80004b2 <__aeabi_l2d+0x16>
 80004ac:	4240      	negs	r0, r0
 80004ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004be:	f43f aed8 	beq.w	8000272 <__adddf3+0xe6>
 80004c2:	f04f 0203 	mov.w	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e2:	fa20 f002 	lsr.w	r0, r0, r2
 80004e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ea:	ea40 000e 	orr.w	r0, r0, lr
 80004ee:	fa21 f102 	lsr.w	r1, r1, r2
 80004f2:	4414      	add	r4, r2
 80004f4:	e6bd      	b.n	8000272 <__adddf3+0xe6>
 80004f6:	bf00      	nop

080004f8 <__aeabi_dmul>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000502:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000506:	bf1d      	ittte	ne
 8000508:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800050c:	ea94 0f0c 	teqne	r4, ip
 8000510:	ea95 0f0c 	teqne	r5, ip
 8000514:	f000 f8de 	bleq	80006d4 <__aeabi_dmul+0x1dc>
 8000518:	442c      	add	r4, r5
 800051a:	ea81 0603 	eor.w	r6, r1, r3
 800051e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000522:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000526:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052a:	bf18      	it	ne
 800052c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000530:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000534:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000538:	d038      	beq.n	80005ac <__aeabi_dmul+0xb4>
 800053a:	fba0 ce02 	umull	ip, lr, r0, r2
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000546:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800054a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800054e:	f04f 0600 	mov.w	r6, #0
 8000552:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000556:	f09c 0f00 	teq	ip, #0
 800055a:	bf18      	it	ne
 800055c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000560:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000564:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000568:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800056c:	d204      	bcs.n	8000578 <__aeabi_dmul+0x80>
 800056e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000572:	416d      	adcs	r5, r5
 8000574:	eb46 0606 	adc.w	r6, r6, r6
 8000578:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800057c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000580:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000584:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000588:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800058c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000590:	bf88      	it	hi
 8000592:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000596:	d81e      	bhi.n	80005d6 <__aeabi_dmul+0xde>
 8000598:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005b0:	ea46 0101 	orr.w	r1, r6, r1
 80005b4:	ea40 0002 	orr.w	r0, r0, r2
 80005b8:	ea81 0103 	eor.w	r1, r1, r3
 80005bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c0:	bfc2      	ittt	gt
 80005c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ca:	bd70      	popgt	{r4, r5, r6, pc}
 80005cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d0:	f04f 0e00 	mov.w	lr, #0
 80005d4:	3c01      	subs	r4, #1
 80005d6:	f300 80ab 	bgt.w	8000730 <__aeabi_dmul+0x238>
 80005da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005de:	bfde      	ittt	le
 80005e0:	2000      	movle	r0, #0
 80005e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005e6:	bd70      	pople	{r4, r5, r6, pc}
 80005e8:	f1c4 0400 	rsb	r4, r4, #0
 80005ec:	3c20      	subs	r4, #32
 80005ee:	da35      	bge.n	800065c <__aeabi_dmul+0x164>
 80005f0:	340c      	adds	r4, #12
 80005f2:	dc1b      	bgt.n	800062c <__aeabi_dmul+0x134>
 80005f4:	f104 0414 	add.w	r4, r4, #20
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000600:	fa20 f004 	lsr.w	r0, r0, r4
 8000604:	fa01 f205 	lsl.w	r2, r1, r5
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000610:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	fa21 f604 	lsr.w	r6, r1, r4
 800061c:	eb42 0106 	adc.w	r1, r2, r6
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 040c 	rsb	r4, r4, #12
 8000630:	f1c4 0520 	rsb	r5, r4, #32
 8000634:	fa00 f304 	lsl.w	r3, r0, r4
 8000638:	fa20 f005 	lsr.w	r0, r0, r5
 800063c:	fa01 f204 	lsl.w	r2, r1, r4
 8000640:	ea40 0002 	orr.w	r0, r0, r2
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800064c:	f141 0100 	adc.w	r1, r1, #0
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f1c4 0520 	rsb	r5, r4, #32
 8000660:	fa00 f205 	lsl.w	r2, r0, r5
 8000664:	ea4e 0e02 	orr.w	lr, lr, r2
 8000668:	fa20 f304 	lsr.w	r3, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea43 0302 	orr.w	r3, r3, r2
 8000674:	fa21 f004 	lsr.w	r0, r1, r4
 8000678:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800067c:	fa21 f204 	lsr.w	r2, r1, r4
 8000680:	ea20 0002 	bic.w	r0, r0, r2
 8000684:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f094 0f00 	teq	r4, #0
 8000698:	d10f      	bne.n	80006ba <__aeabi_dmul+0x1c2>
 800069a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800069e:	0040      	lsls	r0, r0, #1
 80006a0:	eb41 0101 	adc.w	r1, r1, r1
 80006a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3c01      	subeq	r4, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1a6>
 80006ae:	ea41 0106 	orr.w	r1, r1, r6
 80006b2:	f095 0f00 	teq	r5, #0
 80006b6:	bf18      	it	ne
 80006b8:	4770      	bxne	lr
 80006ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006be:	0052      	lsls	r2, r2, #1
 80006c0:	eb43 0303 	adc.w	r3, r3, r3
 80006c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006c8:	bf08      	it	eq
 80006ca:	3d01      	subeq	r5, #1
 80006cc:	d0f7      	beq.n	80006be <__aeabi_dmul+0x1c6>
 80006ce:	ea43 0306 	orr.w	r3, r3, r6
 80006d2:	4770      	bx	lr
 80006d4:	ea94 0f0c 	teq	r4, ip
 80006d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006dc:	bf18      	it	ne
 80006de:	ea95 0f0c 	teqne	r5, ip
 80006e2:	d00c      	beq.n	80006fe <__aeabi_dmul+0x206>
 80006e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e8:	bf18      	it	ne
 80006ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ee:	d1d1      	bne.n	8000694 <__aeabi_dmul+0x19c>
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	f04f 0000 	mov.w	r0, #0
 80006fc:	bd70      	pop	{r4, r5, r6, pc}
 80006fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000702:	bf06      	itte	eq
 8000704:	4610      	moveq	r0, r2
 8000706:	4619      	moveq	r1, r3
 8000708:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800070c:	d019      	beq.n	8000742 <__aeabi_dmul+0x24a>
 800070e:	ea94 0f0c 	teq	r4, ip
 8000712:	d102      	bne.n	800071a <__aeabi_dmul+0x222>
 8000714:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000718:	d113      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800071a:	ea95 0f0c 	teq	r5, ip
 800071e:	d105      	bne.n	800072c <__aeabi_dmul+0x234>
 8000720:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000724:	bf1c      	itt	ne
 8000726:	4610      	movne	r0, r2
 8000728:	4619      	movne	r1, r3
 800072a:	d10a      	bne.n	8000742 <__aeabi_dmul+0x24a>
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000738:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800073c:	f04f 0000 	mov.w	r0, #0
 8000740:	bd70      	pop	{r4, r5, r6, pc}
 8000742:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000746:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800074a:	bd70      	pop	{r4, r5, r6, pc}

0800074c <__aeabi_ddiv>:
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000752:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000756:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075a:	bf1d      	ittte	ne
 800075c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000760:	ea94 0f0c 	teqne	r4, ip
 8000764:	ea95 0f0c 	teqne	r5, ip
 8000768:	f000 f8a7 	bleq	80008ba <__aeabi_ddiv+0x16e>
 800076c:	eba4 0405 	sub.w	r4, r4, r5
 8000770:	ea81 0e03 	eor.w	lr, r1, r3
 8000774:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000778:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800077c:	f000 8088 	beq.w	8000890 <__aeabi_ddiv+0x144>
 8000780:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000784:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000788:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800078c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000790:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000794:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000798:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800079c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007a4:	429d      	cmp	r5, r3
 80007a6:	bf08      	it	eq
 80007a8:	4296      	cmpeq	r6, r2
 80007aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007b2:	d202      	bcs.n	80007ba <__aeabi_ddiv+0x6e>
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	1ab6      	subs	r6, r6, r2
 80007bc:	eb65 0503 	sbc.w	r5, r5, r3
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f8:	085b      	lsrs	r3, r3, #1
 80007fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000802:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000806:	bf22      	ittt	cs
 8000808:	1ab6      	subcs	r6, r6, r2
 800080a:	4675      	movcs	r5, lr
 800080c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000828:	ea55 0e06 	orrs.w	lr, r5, r6
 800082c:	d018      	beq.n	8000860 <__aeabi_ddiv+0x114>
 800082e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000832:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000836:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800083e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000842:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000846:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084a:	d1c0      	bne.n	80007ce <__aeabi_ddiv+0x82>
 800084c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000850:	d10b      	bne.n	800086a <__aeabi_ddiv+0x11e>
 8000852:	ea41 0100 	orr.w	r1, r1, r0
 8000856:	f04f 0000 	mov.w	r0, #0
 800085a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800085e:	e7b6      	b.n	80007ce <__aeabi_ddiv+0x82>
 8000860:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000864:	bf04      	itt	eq
 8000866:	4301      	orreq	r1, r0
 8000868:	2000      	moveq	r0, #0
 800086a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800086e:	bf88      	it	hi
 8000870:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000874:	f63f aeaf 	bhi.w	80005d6 <__aeabi_dmul+0xde>
 8000878:	ebb5 0c03 	subs.w	ip, r5, r3
 800087c:	bf04      	itt	eq
 800087e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000882:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000886:	f150 0000 	adcs.w	r0, r0, #0
 800088a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000894:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000898:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800089c:	bfc2      	ittt	gt
 800089e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008a6:	bd70      	popgt	{r4, r5, r6, pc}
 80008a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008ac:	f04f 0e00 	mov.w	lr, #0
 80008b0:	3c01      	subs	r4, #1
 80008b2:	e690      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008b4:	ea45 0e06 	orr.w	lr, r5, r6
 80008b8:	e68d      	b.n	80005d6 <__aeabi_dmul+0xde>
 80008ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008be:	ea94 0f0c 	teq	r4, ip
 80008c2:	bf08      	it	eq
 80008c4:	ea95 0f0c 	teqeq	r5, ip
 80008c8:	f43f af3b 	beq.w	8000742 <__aeabi_dmul+0x24a>
 80008cc:	ea94 0f0c 	teq	r4, ip
 80008d0:	d10a      	bne.n	80008e8 <__aeabi_ddiv+0x19c>
 80008d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008d6:	f47f af34 	bne.w	8000742 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	f47f af25 	bne.w	800072c <__aeabi_dmul+0x234>
 80008e2:	4610      	mov	r0, r2
 80008e4:	4619      	mov	r1, r3
 80008e6:	e72c      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008e8:	ea95 0f0c 	teq	r5, ip
 80008ec:	d106      	bne.n	80008fc <__aeabi_ddiv+0x1b0>
 80008ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f2:	f43f aefd 	beq.w	80006f0 <__aeabi_dmul+0x1f8>
 80008f6:	4610      	mov	r0, r2
 80008f8:	4619      	mov	r1, r3
 80008fa:	e722      	b.n	8000742 <__aeabi_dmul+0x24a>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	f47f aec5 	bne.w	8000694 <__aeabi_dmul+0x19c>
 800090a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800090e:	f47f af0d 	bne.w	800072c <__aeabi_dmul+0x234>
 8000912:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000916:	f47f aeeb 	bne.w	80006f0 <__aeabi_dmul+0x1f8>
 800091a:	e712      	b.n	8000742 <__aeabi_dmul+0x24a>

0800091c <__gedf2>:
 800091c:	f04f 3cff 	mov.w	ip, #4294967295
 8000920:	e006      	b.n	8000930 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__ledf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	e002      	b.n	8000930 <__cmpdf2+0x4>
 800092a:	bf00      	nop

0800092c <__cmpdf2>:
 800092c:	f04f 0c01 	mov.w	ip, #1
 8000930:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000934:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000938:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800093c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000946:	d01b      	beq.n	8000980 <__cmpdf2+0x54>
 8000948:	b001      	add	sp, #4
 800094a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800094e:	bf0c      	ite	eq
 8000950:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000954:	ea91 0f03 	teqne	r1, r3
 8000958:	bf02      	ittt	eq
 800095a:	ea90 0f02 	teqeq	r0, r2
 800095e:	2000      	moveq	r0, #0
 8000960:	4770      	bxeq	lr
 8000962:	f110 0f00 	cmn.w	r0, #0
 8000966:	ea91 0f03 	teq	r1, r3
 800096a:	bf58      	it	pl
 800096c:	4299      	cmppl	r1, r3
 800096e:	bf08      	it	eq
 8000970:	4290      	cmpeq	r0, r2
 8000972:	bf2c      	ite	cs
 8000974:	17d8      	asrcs	r0, r3, #31
 8000976:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097a:	f040 0001 	orr.w	r0, r0, #1
 800097e:	4770      	bx	lr
 8000980:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000988:	d102      	bne.n	8000990 <__cmpdf2+0x64>
 800098a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800098e:	d107      	bne.n	80009a0 <__cmpdf2+0x74>
 8000990:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d1d6      	bne.n	8000948 <__cmpdf2+0x1c>
 800099a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800099e:	d0d3      	beq.n	8000948 <__cmpdf2+0x1c>
 80009a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop

080009a8 <__aeabi_cdrcmple>:
 80009a8:	4684      	mov	ip, r0
 80009aa:	4610      	mov	r0, r2
 80009ac:	4662      	mov	r2, ip
 80009ae:	468c      	mov	ip, r1
 80009b0:	4619      	mov	r1, r3
 80009b2:	4663      	mov	r3, ip
 80009b4:	e000      	b.n	80009b8 <__aeabi_cdcmpeq>
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdcmpeq>:
 80009b8:	b501      	push	{r0, lr}
 80009ba:	f7ff ffb7 	bl	800092c <__cmpdf2>
 80009be:	2800      	cmp	r0, #0
 80009c0:	bf48      	it	mi
 80009c2:	f110 0f00 	cmnmi.w	r0, #0
 80009c6:	bd01      	pop	{r0, pc}

080009c8 <__aeabi_dcmpeq>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff fff4 	bl	80009b8 <__aeabi_cdcmpeq>
 80009d0:	bf0c      	ite	eq
 80009d2:	2001      	moveq	r0, #1
 80009d4:	2000      	movne	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmplt>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffea 	bl	80009b8 <__aeabi_cdcmpeq>
 80009e4:	bf34      	ite	cc
 80009e6:	2001      	movcc	r0, #1
 80009e8:	2000      	movcs	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmple>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffe0 	bl	80009b8 <__aeabi_cdcmpeq>
 80009f8:	bf94      	ite	ls
 80009fa:	2001      	movls	r0, #1
 80009fc:	2000      	movhi	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpge>:
 8000a04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a08:	f7ff ffce 	bl	80009a8 <__aeabi_cdrcmple>
 8000a0c:	bf94      	ite	ls
 8000a0e:	2001      	movls	r0, #1
 8000a10:	2000      	movhi	r0, #0
 8000a12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a16:	bf00      	nop

08000a18 <__aeabi_dcmpgt>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff ffc4 	bl	80009a8 <__aeabi_cdrcmple>
 8000a20:	bf34      	ite	cc
 8000a22:	2001      	movcc	r0, #1
 8000a24:	2000      	movcs	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmpun>:
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	d102      	bne.n	8000a3c <__aeabi_dcmpun+0x10>
 8000a36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3a:	d10a      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x20>
 8000a46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4a:	d102      	bne.n	8000a52 <__aeabi_dcmpun+0x26>
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	f04f 0001 	mov.w	r0, #1
 8000a56:	4770      	bx	lr

08000a58 <__aeabi_d2iz>:
 8000a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a60:	d215      	bcs.n	8000a8e <__aeabi_d2iz+0x36>
 8000a62:	d511      	bpl.n	8000a88 <__aeabi_d2iz+0x30>
 8000a64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a6c:	d912      	bls.n	8000a94 <__aeabi_d2iz+0x3c>
 8000a6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	bf18      	it	ne
 8000a84:	4240      	negne	r0, r0
 8000a86:	4770      	bx	lr
 8000a88:	f04f 0000 	mov.w	r0, #0
 8000a8c:	4770      	bx	lr
 8000a8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a92:	d105      	bne.n	8000aa0 <__aeabi_d2iz+0x48>
 8000a94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	bf08      	it	eq
 8000a9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_frsub>:
 8000aa8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aac:	e002      	b.n	8000ab4 <__addsf3>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_fsub>:
 8000ab0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ab4 <__addsf3>:
 8000ab4:	0042      	lsls	r2, r0, #1
 8000ab6:	bf1f      	itttt	ne
 8000ab8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000abc:	ea92 0f03 	teqne	r2, r3
 8000ac0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ac4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ac8:	d06a      	beq.n	8000ba0 <__addsf3+0xec>
 8000aca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ace:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ad2:	bfc1      	itttt	gt
 8000ad4:	18d2      	addgt	r2, r2, r3
 8000ad6:	4041      	eorgt	r1, r0
 8000ad8:	4048      	eorgt	r0, r1
 8000ada:	4041      	eorgt	r1, r0
 8000adc:	bfb8      	it	lt
 8000ade:	425b      	neglt	r3, r3
 8000ae0:	2b19      	cmp	r3, #25
 8000ae2:	bf88      	it	hi
 8000ae4:	4770      	bxhi	lr
 8000ae6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000afa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000afe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4249      	negne	r1, r1
 8000b06:	ea92 0f03 	teq	r2, r3
 8000b0a:	d03f      	beq.n	8000b8c <__addsf3+0xd8>
 8000b0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b10:	fa41 fc03 	asr.w	ip, r1, r3
 8000b14:	eb10 000c 	adds.w	r0, r0, ip
 8000b18:	f1c3 0320 	rsb	r3, r3, #32
 8000b1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b24:	d502      	bpl.n	8000b2c <__addsf3+0x78>
 8000b26:	4249      	negs	r1, r1
 8000b28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b30:	d313      	bcc.n	8000b5a <__addsf3+0xa6>
 8000b32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b36:	d306      	bcc.n	8000b46 <__addsf3+0x92>
 8000b38:	0840      	lsrs	r0, r0, #1
 8000b3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b3e:	f102 0201 	add.w	r2, r2, #1
 8000b42:	2afe      	cmp	r2, #254	@ 0xfe
 8000b44:	d251      	bcs.n	8000bea <__addsf3+0x136>
 8000b46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b4e:	bf08      	it	eq
 8000b50:	f020 0001 	biceq.w	r0, r0, #1
 8000b54:	ea40 0003 	orr.w	r0, r0, r3
 8000b58:	4770      	bx	lr
 8000b5a:	0049      	lsls	r1, r1, #1
 8000b5c:	eb40 0000 	adc.w	r0, r0, r0
 8000b60:	3a01      	subs	r2, #1
 8000b62:	bf28      	it	cs
 8000b64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b68:	d2ed      	bcs.n	8000b46 <__addsf3+0x92>
 8000b6a:	fab0 fc80 	clz	ip, r0
 8000b6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b72:	ebb2 020c 	subs.w	r2, r2, ip
 8000b76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b7a:	bfaa      	itet	ge
 8000b7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b80:	4252      	neglt	r2, r2
 8000b82:	4318      	orrge	r0, r3
 8000b84:	bfbc      	itt	lt
 8000b86:	40d0      	lsrlt	r0, r2
 8000b88:	4318      	orrlt	r0, r3
 8000b8a:	4770      	bx	lr
 8000b8c:	f092 0f00 	teq	r2, #0
 8000b90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b94:	bf06      	itte	eq
 8000b96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b9a:	3201      	addeq	r2, #1
 8000b9c:	3b01      	subne	r3, #1
 8000b9e:	e7b5      	b.n	8000b0c <__addsf3+0x58>
 8000ba0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ba4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba8:	bf18      	it	ne
 8000baa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bae:	d021      	beq.n	8000bf4 <__addsf3+0x140>
 8000bb0:	ea92 0f03 	teq	r2, r3
 8000bb4:	d004      	beq.n	8000bc0 <__addsf3+0x10c>
 8000bb6:	f092 0f00 	teq	r2, #0
 8000bba:	bf08      	it	eq
 8000bbc:	4608      	moveq	r0, r1
 8000bbe:	4770      	bx	lr
 8000bc0:	ea90 0f01 	teq	r0, r1
 8000bc4:	bf1c      	itt	ne
 8000bc6:	2000      	movne	r0, #0
 8000bc8:	4770      	bxne	lr
 8000bca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bce:	d104      	bne.n	8000bda <__addsf3+0x126>
 8000bd0:	0040      	lsls	r0, r0, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bd8:	4770      	bx	lr
 8000bda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bde:	bf3c      	itt	cc
 8000be0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000be4:	4770      	bxcc	lr
 8000be6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf2:	4770      	bx	lr
 8000bf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bf8:	bf16      	itet	ne
 8000bfa:	4608      	movne	r0, r1
 8000bfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c00:	4601      	movne	r1, r0
 8000c02:	0242      	lsls	r2, r0, #9
 8000c04:	bf06      	itte	eq
 8000c06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c0a:	ea90 0f01 	teqeq	r0, r1
 8000c0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c12:	4770      	bx	lr

08000c14 <__aeabi_ui2f>:
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	e004      	b.n	8000c24 <__aeabi_i2f+0x8>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_i2f>:
 8000c1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c20:	bf48      	it	mi
 8000c22:	4240      	negmi	r0, r0
 8000c24:	ea5f 0c00 	movs.w	ip, r0
 8000c28:	bf08      	it	eq
 8000c2a:	4770      	bxeq	lr
 8000c2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c30:	4601      	mov	r1, r0
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	e01c      	b.n	8000c72 <__aeabi_l2f+0x2a>

08000c38 <__aeabi_ul2f>:
 8000c38:	ea50 0201 	orrs.w	r2, r0, r1
 8000c3c:	bf08      	it	eq
 8000c3e:	4770      	bxeq	lr
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	e00a      	b.n	8000c5c <__aeabi_l2f+0x14>
 8000c46:	bf00      	nop

08000c48 <__aeabi_l2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c54:	d502      	bpl.n	8000c5c <__aeabi_l2f+0x14>
 8000c56:	4240      	negs	r0, r0
 8000c58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c5c:	ea5f 0c01 	movs.w	ip, r1
 8000c60:	bf02      	ittt	eq
 8000c62:	4684      	moveq	ip, r0
 8000c64:	4601      	moveq	r1, r0
 8000c66:	2000      	moveq	r0, #0
 8000c68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c6c:	bf08      	it	eq
 8000c6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c76:	fabc f28c 	clz	r2, ip
 8000c7a:	3a08      	subs	r2, #8
 8000c7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c80:	db10      	blt.n	8000ca4 <__aeabi_l2f+0x5c>
 8000c82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c86:	4463      	add	r3, ip
 8000c88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c94:	fa20 f202 	lsr.w	r2, r0, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ca2:	4770      	bx	lr
 8000ca4:	f102 0220 	add.w	r2, r2, #32
 8000ca8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_fmul>:
 8000cc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ccc:	bf1e      	ittt	ne
 8000cce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cd2:	ea92 0f0c 	teqne	r2, ip
 8000cd6:	ea93 0f0c 	teqne	r3, ip
 8000cda:	d06f      	beq.n	8000dbc <__aeabi_fmul+0xf8>
 8000cdc:	441a      	add	r2, r3
 8000cde:	ea80 0c01 	eor.w	ip, r0, r1
 8000ce2:	0240      	lsls	r0, r0, #9
 8000ce4:	bf18      	it	ne
 8000ce6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cea:	d01e      	beq.n	8000d2a <__aeabi_fmul+0x66>
 8000cec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cf0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cf4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cf8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cfc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d00:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d04:	bf3e      	ittt	cc
 8000d06:	0049      	lslcc	r1, r1, #1
 8000d08:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d0c:	005b      	lslcc	r3, r3, #1
 8000d0e:	ea40 0001 	orr.w	r0, r0, r1
 8000d12:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d16:	2afd      	cmp	r2, #253	@ 0xfd
 8000d18:	d81d      	bhi.n	8000d56 <__aeabi_fmul+0x92>
 8000d1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d22:	bf08      	it	eq
 8000d24:	f020 0001 	biceq.w	r0, r0, #1
 8000d28:	4770      	bx	lr
 8000d2a:	f090 0f00 	teq	r0, #0
 8000d2e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d32:	bf08      	it	eq
 8000d34:	0249      	lsleq	r1, r1, #9
 8000d36:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d3a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d3e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d40:	bfc2      	ittt	gt
 8000d42:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d46:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d4a:	4770      	bxgt	lr
 8000d4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d50:	f04f 0300 	mov.w	r3, #0
 8000d54:	3a01      	subs	r2, #1
 8000d56:	dc5d      	bgt.n	8000e14 <__aeabi_fmul+0x150>
 8000d58:	f112 0f19 	cmn.w	r2, #25
 8000d5c:	bfdc      	itt	le
 8000d5e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d62:	4770      	bxle	lr
 8000d64:	f1c2 0200 	rsb	r2, r2, #0
 8000d68:	0041      	lsls	r1, r0, #1
 8000d6a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d6e:	f1c2 0220 	rsb	r2, r2, #32
 8000d72:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d76:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d7a:	f140 0000 	adc.w	r0, r0, #0
 8000d7e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d82:	bf08      	it	eq
 8000d84:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d88:	4770      	bx	lr
 8000d8a:	f092 0f00 	teq	r2, #0
 8000d8e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d92:	bf02      	ittt	eq
 8000d94:	0040      	lsleq	r0, r0, #1
 8000d96:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d9a:	3a01      	subeq	r2, #1
 8000d9c:	d0f9      	beq.n	8000d92 <__aeabi_fmul+0xce>
 8000d9e:	ea40 000c 	orr.w	r0, r0, ip
 8000da2:	f093 0f00 	teq	r3, #0
 8000da6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000daa:	bf02      	ittt	eq
 8000dac:	0049      	lsleq	r1, r1, #1
 8000dae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000db2:	3b01      	subeq	r3, #1
 8000db4:	d0f9      	beq.n	8000daa <__aeabi_fmul+0xe6>
 8000db6:	ea41 010c 	orr.w	r1, r1, ip
 8000dba:	e78f      	b.n	8000cdc <__aeabi_fmul+0x18>
 8000dbc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dc0:	ea92 0f0c 	teq	r2, ip
 8000dc4:	bf18      	it	ne
 8000dc6:	ea93 0f0c 	teqne	r3, ip
 8000dca:	d00a      	beq.n	8000de2 <__aeabi_fmul+0x11e>
 8000dcc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dd0:	bf18      	it	ne
 8000dd2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dd6:	d1d8      	bne.n	8000d8a <__aeabi_fmul+0xc6>
 8000dd8:	ea80 0001 	eor.w	r0, r0, r1
 8000ddc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	bf17      	itett	ne
 8000de8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dec:	4608      	moveq	r0, r1
 8000dee:	f091 0f00 	teqne	r1, #0
 8000df2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000df6:	d014      	beq.n	8000e22 <__aeabi_fmul+0x15e>
 8000df8:	ea92 0f0c 	teq	r2, ip
 8000dfc:	d101      	bne.n	8000e02 <__aeabi_fmul+0x13e>
 8000dfe:	0242      	lsls	r2, r0, #9
 8000e00:	d10f      	bne.n	8000e22 <__aeabi_fmul+0x15e>
 8000e02:	ea93 0f0c 	teq	r3, ip
 8000e06:	d103      	bne.n	8000e10 <__aeabi_fmul+0x14c>
 8000e08:	024b      	lsls	r3, r1, #9
 8000e0a:	bf18      	it	ne
 8000e0c:	4608      	movne	r0, r1
 8000e0e:	d108      	bne.n	8000e22 <__aeabi_fmul+0x15e>
 8000e10:	ea80 0001 	eor.w	r0, r0, r1
 8000e14:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e20:	4770      	bx	lr
 8000e22:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e26:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e2a:	4770      	bx	lr

08000e2c <__aeabi_fdiv>:
 8000e2c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e30:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e34:	bf1e      	ittt	ne
 8000e36:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e3a:	ea92 0f0c 	teqne	r2, ip
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d069      	beq.n	8000f18 <__aeabi_fdiv+0xec>
 8000e44:	eba2 0203 	sub.w	r2, r2, r3
 8000e48:	ea80 0c01 	eor.w	ip, r0, r1
 8000e4c:	0249      	lsls	r1, r1, #9
 8000e4e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e52:	d037      	beq.n	8000ec4 <__aeabi_fdiv+0x98>
 8000e54:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e58:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e5c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e60:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e64:	428b      	cmp	r3, r1
 8000e66:	bf38      	it	cc
 8000e68:	005b      	lslcc	r3, r3, #1
 8000e6a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e6e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e72:	428b      	cmp	r3, r1
 8000e74:	bf24      	itt	cs
 8000e76:	1a5b      	subcs	r3, r3, r1
 8000e78:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e7c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e80:	bf24      	itt	cs
 8000e82:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e86:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e8a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e8e:	bf24      	itt	cs
 8000e90:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e94:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e98:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e9c:	bf24      	itt	cs
 8000e9e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ea2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ea6:	011b      	lsls	r3, r3, #4
 8000ea8:	bf18      	it	ne
 8000eaa:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eae:	d1e0      	bne.n	8000e72 <__aeabi_fdiv+0x46>
 8000eb0:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb2:	f63f af50 	bhi.w	8000d56 <__aeabi_fmul+0x92>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ec8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ecc:	327f      	adds	r2, #127	@ 0x7f
 8000ece:	bfc2      	ittt	gt
 8000ed0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ed4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ed8:	4770      	bxgt	lr
 8000eda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ede:	f04f 0300 	mov.w	r3, #0
 8000ee2:	3a01      	subs	r2, #1
 8000ee4:	e737      	b.n	8000d56 <__aeabi_fmul+0x92>
 8000ee6:	f092 0f00 	teq	r2, #0
 8000eea:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000eee:	bf02      	ittt	eq
 8000ef0:	0040      	lsleq	r0, r0, #1
 8000ef2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ef6:	3a01      	subeq	r2, #1
 8000ef8:	d0f9      	beq.n	8000eee <__aeabi_fdiv+0xc2>
 8000efa:	ea40 000c 	orr.w	r0, r0, ip
 8000efe:	f093 0f00 	teq	r3, #0
 8000f02:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f06:	bf02      	ittt	eq
 8000f08:	0049      	lsleq	r1, r1, #1
 8000f0a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f0e:	3b01      	subeq	r3, #1
 8000f10:	d0f9      	beq.n	8000f06 <__aeabi_fdiv+0xda>
 8000f12:	ea41 010c 	orr.w	r1, r1, ip
 8000f16:	e795      	b.n	8000e44 <__aeabi_fdiv+0x18>
 8000f18:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f1c:	ea92 0f0c 	teq	r2, ip
 8000f20:	d108      	bne.n	8000f34 <__aeabi_fdiv+0x108>
 8000f22:	0242      	lsls	r2, r0, #9
 8000f24:	f47f af7d 	bne.w	8000e22 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	f47f af70 	bne.w	8000e10 <__aeabi_fmul+0x14c>
 8000f30:	4608      	mov	r0, r1
 8000f32:	e776      	b.n	8000e22 <__aeabi_fmul+0x15e>
 8000f34:	ea93 0f0c 	teq	r3, ip
 8000f38:	d104      	bne.n	8000f44 <__aeabi_fdiv+0x118>
 8000f3a:	024b      	lsls	r3, r1, #9
 8000f3c:	f43f af4c 	beq.w	8000dd8 <__aeabi_fmul+0x114>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e76e      	b.n	8000e22 <__aeabi_fmul+0x15e>
 8000f44:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f48:	bf18      	it	ne
 8000f4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f4e:	d1ca      	bne.n	8000ee6 <__aeabi_fdiv+0xba>
 8000f50:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f54:	f47f af5c 	bne.w	8000e10 <__aeabi_fmul+0x14c>
 8000f58:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f5c:	f47f af3c 	bne.w	8000dd8 <__aeabi_fmul+0x114>
 8000f60:	e75f      	b.n	8000e22 <__aeabi_fmul+0x15e>
 8000f62:	bf00      	nop

08000f64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b09d      	sub	sp, #116	@ 0x74
 8000f68:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6a:	f000 fd97 	bl	8001a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f6e:	f000 f903 	bl	8001178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f72:	f000 f96b 	bl	800124c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f76:	f000 f93b 	bl	80011f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

#ifdef SPEED_SENSING
  uint32_t magnet_count = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	643b      	str	r3, [r7, #64]	@ 0x40
  GPIO_PinState last_hall_state = GPIO_PIN_SET;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	#define AVG_SIZE 5
#define WHEEL_RADIUS_MM 325.5f	   // Set your wheel radius in millimeters here
#define PI 3.14159265f
  	uint32_t time_diffs[AVG_SIZE] = {0};
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  	float speed_kmh = 0.0f;
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t avg_index = 0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint32_t last_time = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	65bb      	str	r3, [r7, #88]	@ 0x58
  uint32_t last_display_time = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	657b      	str	r3, [r7, #84]	@ 0x54
  float filtered_rpm = 0.0f;
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	653b      	str	r3, [r7, #80]	@ 0x50
  uint8_t samples_collected = 0; // Ensures we don't average zeros at the start
 8000fae:	2300      	movs	r3, #0
 8000fb0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  ssd1306_Init();
 8000fb4:	f000 fb60 	bl	8001678 <ssd1306_Init>
  ssd1306_SetCursor(5,5);
 8000fb8:	2105      	movs	r1, #5
 8000fba:	2005      	movs	r0, #5
 8000fbc:	f000 fd24 	bl	8001a08 <ssd1306_SetCursor>
  ssd1306_WriteString("SPEED ", Font_16x24, White);
 8000fc0:	4b63      	ldr	r3, [pc, #396]	@ (8001150 <main+0x1ec>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	9200      	str	r2, [sp, #0]
 8000fc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fc8:	4862      	ldr	r0, [pc, #392]	@ (8001154 <main+0x1f0>)
 8000fca:	f000 fcf7 	bl	80019bc <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000fce:	f000 fbd5 	bl	800177c <ssd1306_UpdateScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
#ifdef SPEED_SENSING
	  uint32_t now = HAL_GetTick();
 8000fd2:	f000 fdbb 	bl	8001b4c <HAL_GetTick>
 8000fd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	        GPIO_PinState current_hall_state = HAL_GPIO_ReadPin(HALLEFFECT_GPIO_Port, HALLEFFECT_Pin);
 8000fd8:	2102      	movs	r1, #2
 8000fda:	485f      	ldr	r0, [pc, #380]	@ (8001158 <main+0x1f4>)
 8000fdc:	f001 f84c 	bl	8002078 <HAL_GPIO_ReadPin>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

	        // 1. EDGE DETECTION (Instantaneous)
	        // Detects the moment the magnet arrives (Falling Edge)
	        if (current_hall_state == GPIO_PIN_RESET && last_hall_state == GPIO_PIN_SET)
 8000fe6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d161      	bne.n	80010b2 <main+0x14e>
 8000fee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d15d      	bne.n	80010b2 <main+0x14e>
	        {
	            if (last_time != 0)
 8000ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d053      	beq.n	80010a4 <main+0x140>
	            {
	                uint32_t diff = now - last_time;
 8000ffc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000ffe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	637b      	str	r3, [r7, #52]	@ 0x34

	                // Debounce: Ignore pulses faster than 3000 RPM (20ms gap) to filter noise
	                if (diff > 20)
 8001004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001006:	2b14      	cmp	r3, #20
 8001008:	d94c      	bls.n	80010a4 <main+0x140>
	                {
	                    // Store timing gap in the circular buffer
	                    time_diffs[avg_index] = diff;
 800100a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	3368      	adds	r3, #104	@ 0x68
 8001012:	443b      	add	r3, r7
 8001014:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001016:	f843 2c4c 	str.w	r2, [r3, #-76]
	                    avg_index = (avg_index + 1) % AVG_SIZE;
 800101a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800101e:	1c5a      	adds	r2, r3, #1
 8001020:	4b4e      	ldr	r3, [pc, #312]	@ (800115c <main+0x1f8>)
 8001022:	fb83 1302 	smull	r1, r3, r3, r2
 8001026:	1059      	asrs	r1, r3, #1
 8001028:	17d3      	asrs	r3, r2, #31
 800102a:	1ac9      	subs	r1, r1, r3
 800102c:	460b      	mov	r3, r1
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	1ad1      	subs	r1, r2, r3
 8001034:	460b      	mov	r3, r1
 8001036:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	                    // Track how many samples we have for the initial startup
	                    if (samples_collected < AVG_SIZE) samples_collected++;
 800103a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800103e:	2b04      	cmp	r3, #4
 8001040:	d804      	bhi.n	800104c <main+0xe8>
 8001042:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001046:	3301      	adds	r3, #1
 8001048:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	                    // Calculate the moving average of the time gaps
	                    uint32_t sum = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	64bb      	str	r3, [r7, #72]	@ 0x48
	                    for(int i = 0; i < samples_collected; i++) {
 8001050:	2300      	movs	r3, #0
 8001052:	647b      	str	r3, [r7, #68]	@ 0x44
 8001054:	e00b      	b.n	800106e <main+0x10a>
	                        sum += time_diffs[i];
 8001056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	3368      	adds	r3, #104	@ 0x68
 800105c:	443b      	add	r3, r7
 800105e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8001062:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001064:	4413      	add	r3, r2
 8001066:	64bb      	str	r3, [r7, #72]	@ 0x48
	                    for(int i = 0; i < samples_collected; i++) {
 8001068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800106a:	3301      	adds	r3, #1
 800106c:	647b      	str	r3, [r7, #68]	@ 0x44
 800106e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001072:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001074:	429a      	cmp	r2, r3
 8001076:	dbee      	blt.n	8001056 <main+0xf2>
	                    }

	                    float avg_diff = (float)sum / (float)samples_collected;
 8001078:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800107a:	f7ff fdcb 	bl	8000c14 <__aeabi_ui2f>
 800107e:	4604      	mov	r4, r0
 8001080:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fdc5 	bl	8000c14 <__aeabi_ui2f>
 800108a:	4603      	mov	r3, r0
 800108c:	4619      	mov	r1, r3
 800108e:	4620      	mov	r0, r4
 8001090:	f7ff fecc 	bl	8000e2c <__aeabi_fdiv>
 8001094:	4603      	mov	r3, r0
 8001096:	633b      	str	r3, [r7, #48]	@ 0x30

	                    // Calculate RPM from the averaged time gap
	                    filtered_rpm = 60000.0f / avg_diff;
 8001098:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800109a:	4831      	ldr	r0, [pc, #196]	@ (8001160 <main+0x1fc>)
 800109c:	f7ff fec6 	bl	8000e2c <__aeabi_fdiv>
 80010a0:	4603      	mov	r3, r0
 80010a2:	653b      	str	r3, [r7, #80]	@ 0x50
	                }
	            }
	            last_time = now;
 80010a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a6:	65bb      	str	r3, [r7, #88]	@ 0x58

	            // Visual feedback on the onboard LED
	            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2110      	movs	r1, #16
 80010ac:	482a      	ldr	r0, [pc, #168]	@ (8001158 <main+0x1f4>)
 80010ae:	f000 fffa 	bl	80020a6 <HAL_GPIO_WritePin>
	        }

	        // Turn off feedback LED when magnet leaves
	        if (current_hall_state == GPIO_PIN_SET)
 80010b2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d104      	bne.n	80010c4 <main+0x160>
	        {
	            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2110      	movs	r1, #16
 80010be:	4826      	ldr	r0, [pc, #152]	@ (8001158 <main+0x1f4>)
 80010c0:	f000 fff1 	bl	80020a6 <HAL_GPIO_WritePin>
	        }

	        // Update state for next loop iteration
	        last_hall_state = current_hall_state;
 80010c4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80010c8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	        // 2. TIMED DISPLAY & CALCULATIONS (Every 300ms)
	        // This prevents the slow I2C display from making us miss magnet pulses
	        if (now - last_display_time >= 300)
 80010cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010d6:	f4ff af7c 	bcc.w	8000fd2 <main+0x6e>
	        {
	            last_display_time = now;
 80010da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010dc:	657b      	str	r3, [r7, #84]	@ 0x54

	            // Timeout: If no magnet seen for 2.5 seconds, the wheel has stopped
	            if (now - last_time > 2500) {
 80010de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d909      	bls.n	8001100 <main+0x19c>
	                filtered_rpm = 0.0f;
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	653b      	str	r3, [r7, #80]	@ 0x50
	                speed_kmh = 0.0f;
 80010f2:	f04f 0300 	mov.w	r3, #0
 80010f6:	663b      	str	r3, [r7, #96]	@ 0x60
	                samples_collected = 0; // Reset average buffer
 80010f8:	2300      	movs	r3, #0
 80010fa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80010fe:	e00f      	b.n	8001120 <main+0x1bc>
	            }
	            else {
	                // Convert RPM to km/h using the radius
	                // Formula: (RPM * 2 * PI * R * 60) / 1,000,000
	                speed_kmh = (filtered_rpm * (2.0f * PI * WHEEL_RADIUS_MM) * 60.0f) / 1000000.0f;
 8001100:	4918      	ldr	r1, [pc, #96]	@ (8001164 <main+0x200>)
 8001102:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001104:	f7ff fdde 	bl	8000cc4 <__aeabi_fmul>
 8001108:	4603      	mov	r3, r0
 800110a:	4917      	ldr	r1, [pc, #92]	@ (8001168 <main+0x204>)
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fdd9 	bl	8000cc4 <__aeabi_fmul>
 8001112:	4603      	mov	r3, r0
 8001114:	4915      	ldr	r1, [pc, #84]	@ (800116c <main+0x208>)
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fe88 	bl	8000e2c <__aeabi_fdiv>
 800111c:	4603      	mov	r3, r0
 800111e:	663b      	str	r3, [r7, #96]	@ 0x60
//	            ssd1306_SetCursor(5, 34);
//	            sprintf(buffer, "%.1f RPM  ", filtered_rpm);
//	            ssd1306_WriteString(buffer, Font_7x10, White);

	            // Row 2: Display Speed
	            ssd1306_SetCursor(5, 31);
 8001120:	211f      	movs	r1, #31
 8001122:	2005      	movs	r0, #5
 8001124:	f000 fc70 	bl	8001a08 <ssd1306_SetCursor>
	            sprintf(buffer, "%.2f km/h  ", speed_kmh);
 8001128:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800112a:	f7ff f98d 	bl	8000448 <__aeabi_f2d>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4638      	mov	r0, r7
 8001134:	490e      	ldr	r1, [pc, #56]	@ (8001170 <main+0x20c>)
 8001136:	f002 fd93 	bl	8003c60 <siprintf>
	            ssd1306_WriteString(buffer, Font_11x18, White);
 800113a:	4b0e      	ldr	r3, [pc, #56]	@ (8001174 <main+0x210>)
 800113c:	4638      	mov	r0, r7
 800113e:	2201      	movs	r2, #1
 8001140:	9200      	str	r2, [sp, #0]
 8001142:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001144:	f000 fc3a 	bl	80019bc <ssd1306_WriteString>

	            // Push data to the screen
	            ssd1306_UpdateScreen();
 8001148:	f000 fb18 	bl	800177c <ssd1306_UpdateScreen>
  {
 800114c:	e741      	b.n	8000fd2 <main+0x6e>
 800114e:	bf00      	nop
 8001150:	08007e5c 	.word	0x08007e5c
 8001154:	08005ef8 	.word	0x08005ef8
 8001158:	40010800 	.word	0x40010800
 800115c:	66666667 	.word	0x66666667
 8001160:	476a6000 	.word	0x476a6000
 8001164:	44ffa5a9 	.word	0x44ffa5a9
 8001168:	42700000 	.word	0x42700000
 800116c:	49742400 	.word	0x49742400
 8001170:	08005f00 	.word	0x08005f00
 8001174:	08007e50 	.word	0x08007e50

08001178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b090      	sub	sp, #64	@ 0x40
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0318 	add.w	r3, r7, #24
 8001182:	2228      	movs	r2, #40	@ 0x28
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f002 fdcf 	bl	8003d2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	1d3b      	adds	r3, r7, #4
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800119a:	2302      	movs	r3, #2
 800119c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800119e:	2301      	movs	r3, #1
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a2:	2310      	movs	r3, #16
 80011a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011aa:	f107 0318 	add.w	r3, r7, #24
 80011ae:	4618      	mov	r0, r3
 80011b0:	f001 fc3e 	bl	8002a30 <HAL_RCC_OscConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011ba:	f000 f891 	bl	80012e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011be:	230f      	movs	r3, #15
 80011c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f001 feac 	bl	8002f34 <HAL_RCC_ClockConfig>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011e2:	f000 f87d 	bl	80012e0 <Error_Handler>
  }
}
 80011e6:	bf00      	nop
 80011e8:	3740      	adds	r7, #64	@ 0x40
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
	...

080011f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011f4:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <MX_I2C1_Init+0x50>)
 80011f6:	4a13      	ldr	r2, [pc, #76]	@ (8001244 <MX_I2C1_Init+0x54>)
 80011f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <MX_I2C1_Init+0x50>)
 80011fc:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <MX_I2C1_Init+0x58>)
 80011fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001206:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <MX_I2C1_Init+0x50>)
 800120e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001212:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001214:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001220:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001228:	2200      	movs	r2, #0
 800122a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800122c:	4804      	ldr	r0, [pc, #16]	@ (8001240 <MX_I2C1_Init+0x50>)
 800122e:	f000 ff53 	bl	80020d8 <HAL_I2C_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001238:	f000 f852 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200001f0 	.word	0x200001f0
 8001244:	40005400 	.word	0x40005400
 8001248:	000186a0 	.word	0x000186a0

0800124c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001252:	f107 0308 	add.w	r3, r7, #8
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	4b1d      	ldr	r3, [pc, #116]	@ (80012d8 <MX_GPIO_Init+0x8c>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	4a1c      	ldr	r2, [pc, #112]	@ (80012d8 <MX_GPIO_Init+0x8c>)
 8001266:	f043 0304 	orr.w	r3, r3, #4
 800126a:	6193      	str	r3, [r2, #24]
 800126c:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <MX_GPIO_Init+0x8c>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001278:	4b17      	ldr	r3, [pc, #92]	@ (80012d8 <MX_GPIO_Init+0x8c>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	4a16      	ldr	r2, [pc, #88]	@ (80012d8 <MX_GPIO_Init+0x8c>)
 800127e:	f043 0308 	orr.w	r3, r3, #8
 8001282:	6193      	str	r3, [r2, #24]
 8001284:	4b14      	ldr	r3, [pc, #80]	@ (80012d8 <MX_GPIO_Init+0x8c>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f003 0308 	and.w	r3, r3, #8
 800128c:	603b      	str	r3, [r7, #0]
 800128e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	2110      	movs	r1, #16
 8001294:	4811      	ldr	r0, [pc, #68]	@ (80012dc <MX_GPIO_Init+0x90>)
 8001296:	f000 ff06 	bl	80020a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : HALLEFFECT_Pin */
  GPIO_InitStruct.Pin = HALLEFFECT_Pin;
 800129a:	2302      	movs	r3, #2
 800129c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(HALLEFFECT_GPIO_Port, &GPIO_InitStruct);
 80012a6:	f107 0308 	add.w	r3, r7, #8
 80012aa:	4619      	mov	r1, r3
 80012ac:	480b      	ldr	r0, [pc, #44]	@ (80012dc <MX_GPIO_Init+0x90>)
 80012ae:	f000 fd5f 	bl	8001d70 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012b2:	2310      	movs	r3, #16
 80012b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b6:	2301      	movs	r3, #1
 80012b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012be:	2302      	movs	r3, #2
 80012c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012c2:	f107 0308 	add.w	r3, r7, #8
 80012c6:	4619      	mov	r1, r3
 80012c8:	4804      	ldr	r0, [pc, #16]	@ (80012dc <MX_GPIO_Init+0x90>)
 80012ca:	f000 fd51 	bl	8001d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012ce:	bf00      	nop
 80012d0:	3718      	adds	r7, #24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40021000 	.word	0x40021000
 80012dc:	40010800 	.word	0x40010800

080012e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
}
 80012e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <Error_Handler+0x8>

080012ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <HAL_MspInit+0x5c>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	4a14      	ldr	r2, [pc, #80]	@ (8001348 <HAL_MspInit+0x5c>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6193      	str	r3, [r2, #24]
 80012fe:	4b12      	ldr	r3, [pc, #72]	@ (8001348 <HAL_MspInit+0x5c>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	4b0f      	ldr	r3, [pc, #60]	@ (8001348 <HAL_MspInit+0x5c>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	4a0e      	ldr	r2, [pc, #56]	@ (8001348 <HAL_MspInit+0x5c>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001314:	61d3      	str	r3, [r2, #28]
 8001316:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <HAL_MspInit+0x5c>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001322:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <HAL_MspInit+0x60>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	4a04      	ldr	r2, [pc, #16]	@ (800134c <HAL_MspInit+0x60>)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133e:	bf00      	nop
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	40021000 	.word	0x40021000
 800134c:	40010000 	.word	0x40010000

08001350 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0310 	add.w	r3, r7, #16
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a15      	ldr	r2, [pc, #84]	@ (80013c0 <HAL_I2C_MspInit+0x70>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d123      	bne.n	80013b8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_I2C_MspInit+0x74>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	4a13      	ldr	r2, [pc, #76]	@ (80013c4 <HAL_I2C_MspInit+0x74>)
 8001376:	f043 0308 	orr.w	r3, r3, #8
 800137a:	6193      	str	r3, [r2, #24]
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <HAL_I2C_MspInit+0x74>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f003 0308 	and.w	r3, r3, #8
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8001388:	23c0      	movs	r3, #192	@ 0xc0
 800138a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800138c:	2312      	movs	r3, #18
 800138e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001390:	2303      	movs	r3, #3
 8001392:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001394:	f107 0310 	add.w	r3, r7, #16
 8001398:	4619      	mov	r1, r3
 800139a:	480b      	ldr	r0, [pc, #44]	@ (80013c8 <HAL_I2C_MspInit+0x78>)
 800139c:	f000 fce8 	bl	8001d70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <HAL_I2C_MspInit+0x74>)
 80013a2:	69db      	ldr	r3, [r3, #28]
 80013a4:	4a07      	ldr	r2, [pc, #28]	@ (80013c4 <HAL_I2C_MspInit+0x74>)
 80013a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013aa:	61d3      	str	r3, [r2, #28]
 80013ac:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <HAL_I2C_MspInit+0x74>)
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80013b8:	bf00      	nop
 80013ba:	3720      	adds	r7, #32
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40005400 	.word	0x40005400
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40010c00 	.word	0x40010c00

080013cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <NMI_Handler+0x4>

080013d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <HardFault_Handler+0x4>

080013dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <MemManage_Handler+0x4>

080013e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <BusFault_Handler+0x4>

080013ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <UsageFault_Handler+0x4>

080013f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800141c:	f000 fb84 	bl	8001b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001420:	bf00      	nop
 8001422:	bd80      	pop	{r7, pc}

08001424 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  return 1;
 8001428:	2301      	movs	r3, #1
}
 800142a:	4618      	mov	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr

08001432 <_kill>:

int _kill(int pid, int sig)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
 800143a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800143c:	f002 fcc8 	bl	8003dd0 <__errno>
 8001440:	4603      	mov	r3, r0
 8001442:	2216      	movs	r2, #22
 8001444:	601a      	str	r2, [r3, #0]
  return -1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144a:	4618      	mov	r0, r3
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <_exit>:

void _exit (int status)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800145a:	f04f 31ff 	mov.w	r1, #4294967295
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff ffe7 	bl	8001432 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <_exit+0x12>

08001468 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	e00a      	b.n	8001490 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800147a:	f3af 8000 	nop.w
 800147e:	4601      	mov	r1, r0
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	60ba      	str	r2, [r7, #8]
 8001486:	b2ca      	uxtb	r2, r1
 8001488:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	3301      	adds	r3, #1
 800148e:	617b      	str	r3, [r7, #20]
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	429a      	cmp	r2, r3
 8001496:	dbf0      	blt.n	800147a <_read+0x12>
  }

  return len;
 8001498:	687b      	ldr	r3, [r7, #4]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3718      	adds	r7, #24
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b086      	sub	sp, #24
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	e009      	b.n	80014c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	1c5a      	adds	r2, r3, #1
 80014b8:	60ba      	str	r2, [r7, #8]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	3301      	adds	r3, #1
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	697a      	ldr	r2, [r7, #20]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	dbf1      	blt.n	80014b4 <_write+0x12>
  }
  return len;
 80014d0:	687b      	ldr	r3, [r7, #4]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <_close>:

int _close(int file)
{
 80014da:	b480      	push	{r7}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001500:	605a      	str	r2, [r3, #4]
  return 0;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr

0800150e <_isatty>:

int _isatty(int file)
{
 800150e:	b480      	push	{r7}
 8001510:	b083      	sub	sp, #12
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001516:	2301      	movs	r3, #1
}
 8001518:	4618      	mov	r0, r3
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr

08001522 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001522:	b480      	push	{r7}
 8001524:	b085      	sub	sp, #20
 8001526:	af00      	add	r7, sp, #0
 8001528:	60f8      	str	r0, [r7, #12]
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	bc80      	pop	{r7}
 8001538:	4770      	bx	lr
	...

0800153c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001544:	4a14      	ldr	r2, [pc, #80]	@ (8001598 <_sbrk+0x5c>)
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <_sbrk+0x60>)
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001550:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <_sbrk+0x64>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d102      	bne.n	800155e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001558:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <_sbrk+0x64>)
 800155a:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <_sbrk+0x68>)
 800155c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800155e:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	429a      	cmp	r2, r3
 800156a:	d207      	bcs.n	800157c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800156c:	f002 fc30 	bl	8003dd0 <__errno>
 8001570:	4603      	mov	r3, r0
 8001572:	220c      	movs	r2, #12
 8001574:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001576:	f04f 33ff 	mov.w	r3, #4294967295
 800157a:	e009      	b.n	8001590 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800157c:	4b08      	ldr	r3, [pc, #32]	@ (80015a0 <_sbrk+0x64>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <_sbrk+0x64>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4413      	add	r3, r2
 800158a:	4a05      	ldr	r2, [pc, #20]	@ (80015a0 <_sbrk+0x64>)
 800158c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800158e:	68fb      	ldr	r3, [r7, #12]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20005000 	.word	0x20005000
 800159c:	00000400 	.word	0x00000400
 80015a0:	20000244 	.word	0x20000244
 80015a4:	200007b8 	.word	0x200007b8

080015a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr

080015b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015b4:	480d      	ldr	r0, [pc, #52]	@ (80015ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015b8:	f7ff fff6 	bl	80015a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015bc:	480c      	ldr	r0, [pc, #48]	@ (80015f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80015be:	490d      	ldr	r1, [pc, #52]	@ (80015f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015c0:	4a0d      	ldr	r2, [pc, #52]	@ (80015f8 <LoopForever+0xe>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015c4:	e002      	b.n	80015cc <LoopCopyDataInit>

080015c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ca:	3304      	adds	r3, #4

080015cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d0:	d3f9      	bcc.n	80015c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015d2:	4a0a      	ldr	r2, [pc, #40]	@ (80015fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80015d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001600 <LoopForever+0x16>)
  movs r3, #0
 80015d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d8:	e001      	b.n	80015de <LoopFillZerobss>

080015da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015dc:	3204      	adds	r2, #4

080015de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e0:	d3fb      	bcc.n	80015da <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80015e2:	f002 fbfb 	bl	8003ddc <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80015e6:	f7ff fcbd 	bl	8000f64 <main>

080015ea <LoopForever>:

LoopForever:
  b LoopForever
 80015ea:	e7fe      	b.n	80015ea <LoopForever>
  ldr   r0, =_estack
 80015ec:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80015f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80015f8:	080081fc 	.word	0x080081fc
  ldr r2, =_sbss
 80015fc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001600:	200007b8 	.word	0x200007b8

08001604 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001604:	e7fe      	b.n	8001604 <ADC1_2_IRQHandler>

08001606 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800160a:	bf00      	nop
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
	...

08001614 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af04      	add	r7, sp, #16
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	1dfb      	adds	r3, r7, #7
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2301      	movs	r3, #1
 800162e:	2200      	movs	r2, #0
 8001630:	2178      	movs	r1, #120	@ 0x78
 8001632:	4803      	ldr	r0, [pc, #12]	@ (8001640 <ssd1306_WriteCommand+0x2c>)
 8001634:	f000 fe94 	bl	8002360 <HAL_I2C_Mem_Write>
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	200001f0 	.word	0x200001f0

08001644 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af04      	add	r7, sp, #16
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	b29b      	uxth	r3, r3
 8001652:	f04f 32ff 	mov.w	r2, #4294967295
 8001656:	9202      	str	r2, [sp, #8]
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2301      	movs	r3, #1
 8001660:	2240      	movs	r2, #64	@ 0x40
 8001662:	2178      	movs	r1, #120	@ 0x78
 8001664:	4803      	ldr	r0, [pc, #12]	@ (8001674 <ssd1306_WriteData+0x30>)
 8001666:	f000 fe7b 	bl	8002360 <HAL_I2C_Mem_Write>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	200001f0 	.word	0x200001f0

08001678 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800167c:	f7ff ffc3 	bl	8001606 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001680:	2064      	movs	r0, #100	@ 0x64
 8001682:	f000 fa6d 	bl	8001b60 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001686:	2000      	movs	r0, #0
 8001688:	f000 f9ea 	bl	8001a60 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800168c:	2020      	movs	r0, #32
 800168e:	f7ff ffc1 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff ffbe 	bl	8001614 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001698:	20b0      	movs	r0, #176	@ 0xb0
 800169a:	f7ff ffbb 	bl	8001614 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800169e:	20c8      	movs	r0, #200	@ 0xc8
 80016a0:	f7ff ffb8 	bl	8001614 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80016a4:	2000      	movs	r0, #0
 80016a6:	f7ff ffb5 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80016aa:	2010      	movs	r0, #16
 80016ac:	f7ff ffb2 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80016b0:	2040      	movs	r0, #64	@ 0x40
 80016b2:	f7ff ffaf 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80016b6:	20ff      	movs	r0, #255	@ 0xff
 80016b8:	f000 f9be 	bl	8001a38 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80016bc:	20a1      	movs	r0, #161	@ 0xa1
 80016be:	f7ff ffa9 	bl	8001614 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80016c2:	20a6      	movs	r0, #166	@ 0xa6
 80016c4:	f7ff ffa6 	bl	8001614 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80016c8:	20a8      	movs	r0, #168	@ 0xa8
 80016ca:	f7ff ffa3 	bl	8001614 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80016ce:	203f      	movs	r0, #63	@ 0x3f
 80016d0:	f7ff ffa0 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80016d4:	20a4      	movs	r0, #164	@ 0xa4
 80016d6:	f7ff ff9d 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80016da:	20d3      	movs	r0, #211	@ 0xd3
 80016dc:	f7ff ff9a 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ff97 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80016e6:	20d5      	movs	r0, #213	@ 0xd5
 80016e8:	f7ff ff94 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80016ec:	20f0      	movs	r0, #240	@ 0xf0
 80016ee:	f7ff ff91 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80016f2:	20d9      	movs	r0, #217	@ 0xd9
 80016f4:	f7ff ff8e 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80016f8:	2022      	movs	r0, #34	@ 0x22
 80016fa:	f7ff ff8b 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80016fe:	20da      	movs	r0, #218	@ 0xda
 8001700:	f7ff ff88 	bl	8001614 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001704:	2012      	movs	r0, #18
 8001706:	f7ff ff85 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800170a:	20db      	movs	r0, #219	@ 0xdb
 800170c:	f7ff ff82 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001710:	2020      	movs	r0, #32
 8001712:	f7ff ff7f 	bl	8001614 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001716:	208d      	movs	r0, #141	@ 0x8d
 8001718:	f7ff ff7c 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800171c:	2014      	movs	r0, #20
 800171e:	f7ff ff79 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001722:	2001      	movs	r0, #1
 8001724:	f000 f99c 	bl	8001a60 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001728:	2000      	movs	r0, #0
 800172a:	f000 f80f 	bl	800174c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800172e:	f000 f825 	bl	800177c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001732:	4b05      	ldr	r3, [pc, #20]	@ (8001748 <ssd1306_Init+0xd0>)
 8001734:	2200      	movs	r2, #0
 8001736:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001738:	4b03      	ldr	r3, [pc, #12]	@ (8001748 <ssd1306_Init+0xd0>)
 800173a:	2200      	movs	r2, #0
 800173c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800173e:	4b02      	ldr	r3, [pc, #8]	@ (8001748 <ssd1306_Init+0xd0>)
 8001740:	2201      	movs	r2, #1
 8001742:	711a      	strb	r2, [r3, #4]
}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000660 	.word	0x20000660

0800174c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d101      	bne.n	8001760 <ssd1306_Fill+0x14>
 800175c:	2300      	movs	r3, #0
 800175e:	e000      	b.n	8001762 <ssd1306_Fill+0x16>
 8001760:	23ff      	movs	r3, #255	@ 0xff
 8001762:	f44f 6283 	mov.w	r2, #1048	@ 0x418
 8001766:	4619      	mov	r1, r3
 8001768:	4803      	ldr	r0, [pc, #12]	@ (8001778 <ssd1306_Fill+0x2c>)
 800176a:	f002 fade 	bl	8003d2a <memset>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000248 	.word	0x20000248

0800177c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001782:	2300      	movs	r3, #0
 8001784:	71fb      	strb	r3, [r7, #7]
 8001786:	e01a      	b.n	80017be <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	3b50      	subs	r3, #80	@ 0x50
 800178c:	b2db      	uxtb	r3, r3
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff ff40 	bl	8001614 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff ff3d 	bl	8001614 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800179a:	2010      	movs	r0, #16
 800179c:	f7ff ff3a 	bl	8001614 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80017a0:	79fa      	ldrb	r2, [r7, #7]
 80017a2:	4613      	mov	r3, r2
 80017a4:	019b      	lsls	r3, r3, #6
 80017a6:	4413      	add	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4413      	add	r3, r2
 80017ac:	4a08      	ldr	r2, [pc, #32]	@ (80017d0 <ssd1306_UpdateScreen+0x54>)
 80017ae:	4413      	add	r3, r2
 80017b0:	2183      	movs	r1, #131	@ 0x83
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff ff46 	bl	8001644 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	3301      	adds	r3, #1
 80017bc:	71fb      	strb	r3, [r7, #7]
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	2b07      	cmp	r3, #7
 80017c2:	d9e1      	bls.n	8001788 <ssd1306_UpdateScreen+0xc>
    }
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000248 	.word	0x20000248

080017d4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80017d4:	b490      	push	{r4, r7}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	460b      	mov	r3, r1
 80017e0:	71bb      	strb	r3, [r7, #6]
 80017e2:	4613      	mov	r3, r2
 80017e4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b82      	cmp	r3, #130	@ 0x82
 80017ea:	d84d      	bhi.n	8001888 <ssd1306_DrawPixel+0xb4>
 80017ec:	79bb      	ldrb	r3, [r7, #6]
 80017ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80017f0:	d84a      	bhi.n	8001888 <ssd1306_DrawPixel+0xb4>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80017f2:	797b      	ldrb	r3, [r7, #5]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d122      	bne.n	800183e <ssd1306_DrawPixel+0x6a>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017f8:	79f9      	ldrb	r1, [r7, #7]
 80017fa:	79bb      	ldrb	r3, [r7, #6]
 80017fc:	08db      	lsrs	r3, r3, #3
 80017fe:	b2d8      	uxtb	r0, r3
 8001800:	4602      	mov	r2, r0
 8001802:	4613      	mov	r3, r2
 8001804:	019b      	lsls	r3, r3, #6
 8001806:	4413      	add	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	440b      	add	r3, r1
 800180e:	4a21      	ldr	r2, [pc, #132]	@ (8001894 <ssd1306_DrawPixel+0xc0>)
 8001810:	5cd3      	ldrb	r3, [r2, r3]
 8001812:	b25a      	sxtb	r2, r3
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	2101      	movs	r1, #1
 800181c:	fa01 f303 	lsl.w	r3, r1, r3
 8001820:	b25b      	sxtb	r3, r3
 8001822:	4313      	orrs	r3, r2
 8001824:	b25c      	sxtb	r4, r3
 8001826:	79f9      	ldrb	r1, [r7, #7]
 8001828:	4602      	mov	r2, r0
 800182a:	4613      	mov	r3, r2
 800182c:	019b      	lsls	r3, r3, #6
 800182e:	4413      	add	r3, r2
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4413      	add	r3, r2
 8001834:	440b      	add	r3, r1
 8001836:	b2e1      	uxtb	r1, r4
 8001838:	4a16      	ldr	r2, [pc, #88]	@ (8001894 <ssd1306_DrawPixel+0xc0>)
 800183a:	54d1      	strb	r1, [r2, r3]
 800183c:	e025      	b.n	800188a <ssd1306_DrawPixel+0xb6>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800183e:	79f9      	ldrb	r1, [r7, #7]
 8001840:	79bb      	ldrb	r3, [r7, #6]
 8001842:	08db      	lsrs	r3, r3, #3
 8001844:	b2d8      	uxtb	r0, r3
 8001846:	4602      	mov	r2, r0
 8001848:	4613      	mov	r3, r2
 800184a:	019b      	lsls	r3, r3, #6
 800184c:	4413      	add	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4413      	add	r3, r2
 8001852:	440b      	add	r3, r1
 8001854:	4a0f      	ldr	r2, [pc, #60]	@ (8001894 <ssd1306_DrawPixel+0xc0>)
 8001856:	5cd3      	ldrb	r3, [r2, r3]
 8001858:	b25a      	sxtb	r2, r3
 800185a:	79bb      	ldrb	r3, [r7, #6]
 800185c:	f003 0307 	and.w	r3, r3, #7
 8001860:	2101      	movs	r1, #1
 8001862:	fa01 f303 	lsl.w	r3, r1, r3
 8001866:	b25b      	sxtb	r3, r3
 8001868:	43db      	mvns	r3, r3
 800186a:	b25b      	sxtb	r3, r3
 800186c:	4013      	ands	r3, r2
 800186e:	b25c      	sxtb	r4, r3
 8001870:	79f9      	ldrb	r1, [r7, #7]
 8001872:	4602      	mov	r2, r0
 8001874:	4613      	mov	r3, r2
 8001876:	019b      	lsls	r3, r3, #6
 8001878:	4413      	add	r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	4413      	add	r3, r2
 800187e:	440b      	add	r3, r1
 8001880:	b2e1      	uxtb	r1, r4
 8001882:	4a04      	ldr	r2, [pc, #16]	@ (8001894 <ssd1306_DrawPixel+0xc0>)
 8001884:	54d1      	strb	r1, [r2, r3]
 8001886:	e000      	b.n	800188a <ssd1306_DrawPixel+0xb6>
        return;
 8001888:	bf00      	nop
    }
}
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bc90      	pop	{r4, r7}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	20000248 	.word	0x20000248

08001898 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001898:	b590      	push	{r4, r7, lr}
 800189a:	b089      	sub	sp, #36	@ 0x24
 800189c:	af00      	add	r7, sp, #0
 800189e:	4604      	mov	r4, r0
 80018a0:	4638      	mov	r0, r7
 80018a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80018a6:	4623      	mov	r3, r4
 80018a8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	2b1f      	cmp	r3, #31
 80018ae:	d902      	bls.n	80018b6 <ssd1306_WriteChar+0x1e>
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	2b7e      	cmp	r3, #126	@ 0x7e
 80018b4:	d901      	bls.n	80018ba <ssd1306_WriteChar+0x22>
        return 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	e079      	b.n	80019ae <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <ssd1306_WriteChar+0x34>
 80018c0:	68ba      	ldr	r2, [r7, #8]
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	3b20      	subs	r3, #32
 80018c6:	4413      	add	r3, r2
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	e000      	b.n	80018ce <ssd1306_WriteChar+0x36>
 80018cc:	783b      	ldrb	r3, [r7, #0]
 80018ce:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018d0:	4b39      	ldr	r3, [pc, #228]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	7dfb      	ldrb	r3, [r7, #23]
 80018d8:	4413      	add	r3, r2
 80018da:	2b83      	cmp	r3, #131	@ 0x83
 80018dc:	dc06      	bgt.n	80018ec <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80018de:	4b36      	ldr	r3, [pc, #216]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 80018e0:	885b      	ldrh	r3, [r3, #2]
 80018e2:	461a      	mov	r2, r3
 80018e4:	787b      	ldrb	r3, [r7, #1]
 80018e6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018e8:	2b40      	cmp	r3, #64	@ 0x40
 80018ea:	dd01      	ble.n	80018f0 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	e05e      	b.n	80019ae <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]
 80018f4:	e04d      	b.n	8001992 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
 80018fa:	3b20      	subs	r3, #32
 80018fc:	7879      	ldrb	r1, [r7, #1]
 80018fe:	fb01 f303 	mul.w	r3, r1, r3
 8001902:	4619      	mov	r1, r3
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	440b      	add	r3, r1
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	4413      	add	r3, r2
 800190c:	881b      	ldrh	r3, [r3, #0]
 800190e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001910:	2300      	movs	r3, #0
 8001912:	61bb      	str	r3, [r7, #24]
 8001914:	e036      	b.n	8001984 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	fa02 f303 	lsl.w	r3, r2, r3
 800191e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d013      	beq.n	800194e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001926:	4b24      	ldr	r3, [pc, #144]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	4413      	add	r3, r2
 8001932:	b2d8      	uxtb	r0, r3
 8001934:	4b20      	ldr	r3, [pc, #128]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	b2da      	uxtb	r2, r3
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4413      	add	r3, r2
 8001940:	b2db      	uxtb	r3, r3
 8001942:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001946:	4619      	mov	r1, r3
 8001948:	f7ff ff44 	bl	80017d4 <ssd1306_DrawPixel>
 800194c:	e017      	b.n	800197e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800194e:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	b2db      	uxtb	r3, r3
 8001958:	4413      	add	r3, r2
 800195a:	b2d8      	uxtb	r0, r3
 800195c:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 800195e:	885b      	ldrh	r3, [r3, #2]
 8001960:	b2da      	uxtb	r2, r3
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	4413      	add	r3, r2
 8001968:	b2d9      	uxtb	r1, r3
 800196a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800196e:	2b00      	cmp	r3, #0
 8001970:	bf0c      	ite	eq
 8001972:	2301      	moveq	r3, #1
 8001974:	2300      	movne	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	461a      	mov	r2, r3
 800197a:	f7ff ff2b 	bl	80017d4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	3301      	adds	r3, #1
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	7dfb      	ldrb	r3, [r7, #23]
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	429a      	cmp	r2, r3
 800198a:	d3c4      	bcc.n	8001916 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	3301      	adds	r3, #1
 8001990:	61fb      	str	r3, [r7, #28]
 8001992:	787b      	ldrb	r3, [r7, #1]
 8001994:	461a      	mov	r2, r3
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	4293      	cmp	r3, r2
 800199a:	d3ac      	bcc.n	80018f6 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 800199e:	881a      	ldrh	r2, [r3, #0]
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	4413      	add	r3, r2
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <ssd1306_WriteChar+0x120>)
 80019aa:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3724      	adds	r7, #36	@ 0x24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd90      	pop	{r4, r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000660 	.word	0x20000660

080019bc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	4638      	mov	r0, r7
 80019c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019ca:	e013      	b.n	80019f4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	7818      	ldrb	r0, [r3, #0]
 80019d0:	7e3b      	ldrb	r3, [r7, #24]
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	463b      	mov	r3, r7
 80019d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d8:	f7ff ff5e 	bl	8001898 <ssd1306_WriteChar>
 80019dc:	4603      	mov	r3, r0
 80019de:	461a      	mov	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d002      	beq.n	80019ee <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	e008      	b.n	8001a00 <ssd1306_WriteString+0x44>
        }
        str++;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	3301      	adds	r3, #1
 80019f2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d1e7      	bne.n	80019cc <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	781b      	ldrb	r3, [r3, #0]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	460a      	mov	r2, r1
 8001a12:	71fb      	strb	r3, [r7, #7]
 8001a14:	4613      	mov	r3, r2
 8001a16:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	4b05      	ldr	r3, [pc, #20]	@ (8001a34 <ssd1306_SetCursor+0x2c>)
 8001a1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a20:	79bb      	ldrb	r3, [r7, #6]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b03      	ldr	r3, [pc, #12]	@ (8001a34 <ssd1306_SetCursor+0x2c>)
 8001a26:	805a      	strh	r2, [r3, #2]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000660 	.word	0x20000660

08001a38 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001a42:	2381      	movs	r3, #129	@ 0x81
 8001a44:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fde3 	bl	8001614 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fddf 	bl	8001614 <ssd1306_WriteCommand>
}
 8001a56:	bf00      	nop
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d005      	beq.n	8001a7c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001a70:	23af      	movs	r3, #175	@ 0xaf
 8001a72:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <ssd1306_SetDisplayOn+0x38>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	715a      	strb	r2, [r3, #5]
 8001a7a:	e004      	b.n	8001a86 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001a7c:	23ae      	movs	r3, #174	@ 0xae
 8001a7e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001a80:	4b05      	ldr	r3, [pc, #20]	@ (8001a98 <ssd1306_SetDisplayOn+0x38>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001a86:	7bfb      	ldrb	r3, [r7, #15]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff fdc3 	bl	8001614 <ssd1306_WriteCommand>
}
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000660 	.word	0x20000660

08001a9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <HAL_Init+0x28>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a07      	ldr	r2, [pc, #28]	@ (8001ac4 <HAL_Init+0x28>)
 8001aa6:	f043 0310 	orr.w	r3, r3, #16
 8001aaa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f000 f92b 	bl	8001d08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ab2:	200f      	movs	r0, #15
 8001ab4:	f000 f808 	bl	8001ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab8:	f7ff fc18 	bl	80012ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40022000 	.word	0x40022000

08001ac8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ad0:	4b12      	ldr	r3, [pc, #72]	@ (8001b1c <HAL_InitTick+0x54>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <HAL_InitTick+0x58>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 f935 	bl	8001d56 <HAL_SYSTICK_Config>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e00e      	b.n	8001b14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b0f      	cmp	r3, #15
 8001afa:	d80a      	bhi.n	8001b12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001afc:	2200      	movs	r2, #0
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	f04f 30ff 	mov.w	r0, #4294967295
 8001b04:	f000 f90b 	bl	8001d1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b08:	4a06      	ldr	r2, [pc, #24]	@ (8001b24 <HAL_InitTick+0x5c>)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e000      	b.n	8001b14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	20000008 	.word	0x20000008
 8001b24:	20000004 	.word	0x20000004

08001b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b2c:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <HAL_IncTick+0x1c>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	461a      	mov	r2, r3
 8001b32:	4b05      	ldr	r3, [pc, #20]	@ (8001b48 <HAL_IncTick+0x20>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4413      	add	r3, r2
 8001b38:	4a03      	ldr	r2, [pc, #12]	@ (8001b48 <HAL_IncTick+0x20>)
 8001b3a:	6013      	str	r3, [r2, #0]
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	20000008 	.word	0x20000008
 8001b48:	20000668 	.word	0x20000668

08001b4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b50:	4b02      	ldr	r3, [pc, #8]	@ (8001b5c <HAL_GetTick+0x10>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	20000668 	.word	0x20000668

08001b60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b68:	f7ff fff0 	bl	8001b4c <HAL_GetTick>
 8001b6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b78:	d005      	beq.n	8001b86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_Delay+0x44>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4413      	add	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b86:	bf00      	nop
 8001b88:	f7ff ffe0 	bl	8001b4c <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d8f7      	bhi.n	8001b88 <HAL_Delay+0x28>
  {
  }
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3710      	adds	r7, #16
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000008 	.word	0x20000008

08001ba8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bda:	4a04      	ldr	r2, [pc, #16]	@ (8001bec <__NVIC_SetPriorityGrouping+0x44>)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	60d3      	str	r3, [r2, #12]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf4:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <__NVIC_GetPriorityGrouping+0x18>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	0a1b      	lsrs	r3, r3, #8
 8001bfa:	f003 0307 	and.w	r3, r3, #7
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	e000ed00 	.word	0xe000ed00

08001c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	6039      	str	r1, [r7, #0]
 8001c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	db0a      	blt.n	8001c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	490c      	ldr	r1, [pc, #48]	@ (8001c58 <__NVIC_SetPriority+0x4c>)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	0112      	lsls	r2, r2, #4
 8001c2c:	b2d2      	uxtb	r2, r2
 8001c2e:	440b      	add	r3, r1
 8001c30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c34:	e00a      	b.n	8001c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	b2da      	uxtb	r2, r3
 8001c3a:	4908      	ldr	r1, [pc, #32]	@ (8001c5c <__NVIC_SetPriority+0x50>)
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	3b04      	subs	r3, #4
 8001c44:	0112      	lsls	r2, r2, #4
 8001c46:	b2d2      	uxtb	r2, r2
 8001c48:	440b      	add	r3, r1
 8001c4a:	761a      	strb	r2, [r3, #24]
}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	e000e100 	.word	0xe000e100
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b089      	sub	sp, #36	@ 0x24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f1c3 0307 	rsb	r3, r3, #7
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	bf28      	it	cs
 8001c7e:	2304      	movcs	r3, #4
 8001c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	3304      	adds	r3, #4
 8001c86:	2b06      	cmp	r3, #6
 8001c88:	d902      	bls.n	8001c90 <NVIC_EncodePriority+0x30>
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	3b03      	subs	r3, #3
 8001c8e:	e000      	b.n	8001c92 <NVIC_EncodePriority+0x32>
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	f04f 32ff 	mov.w	r2, #4294967295
 8001c98:	69bb      	ldr	r3, [r7, #24]
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43da      	mvns	r2, r3
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	401a      	ands	r2, r3
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ca8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb2:	43d9      	mvns	r1, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb8:	4313      	orrs	r3, r2
         );
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3724      	adds	r7, #36	@ 0x24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr

08001cc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cd4:	d301      	bcc.n	8001cda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e00f      	b.n	8001cfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <SysTick_Config+0x40>)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ce2:	210f      	movs	r1, #15
 8001ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce8:	f7ff ff90 	bl	8001c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cec:	4b05      	ldr	r3, [pc, #20]	@ (8001d04 <SysTick_Config+0x40>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cf2:	4b04      	ldr	r3, [pc, #16]	@ (8001d04 <SysTick_Config+0x40>)
 8001cf4:	2207      	movs	r2, #7
 8001cf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	e000e010 	.word	0xe000e010

08001d08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff ff49 	bl	8001ba8 <__NVIC_SetPriorityGrouping>
}
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b086      	sub	sp, #24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	4603      	mov	r3, r0
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
 8001d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d30:	f7ff ff5e 	bl	8001bf0 <__NVIC_GetPriorityGrouping>
 8001d34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	68b9      	ldr	r1, [r7, #8]
 8001d3a:	6978      	ldr	r0, [r7, #20]
 8001d3c:	f7ff ff90 	bl	8001c60 <NVIC_EncodePriority>
 8001d40:	4602      	mov	r2, r0
 8001d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d46:	4611      	mov	r1, r2
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff ff5f 	bl	8001c0c <__NVIC_SetPriority>
}
 8001d4e:	bf00      	nop
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff ffb0 	bl	8001cc4 <SysTick_Config>
 8001d64:	4603      	mov	r3, r0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b08b      	sub	sp, #44	@ 0x2c
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d82:	e169      	b.n	8002058 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d84:	2201      	movs	r2, #1
 8001d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	69fa      	ldr	r2, [r7, #28]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	f040 8158 	bne.w	8002052 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	4a9a      	ldr	r2, [pc, #616]	@ (8002010 <HAL_GPIO_Init+0x2a0>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d05e      	beq.n	8001e6a <HAL_GPIO_Init+0xfa>
 8001dac:	4a98      	ldr	r2, [pc, #608]	@ (8002010 <HAL_GPIO_Init+0x2a0>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d875      	bhi.n	8001e9e <HAL_GPIO_Init+0x12e>
 8001db2:	4a98      	ldr	r2, [pc, #608]	@ (8002014 <HAL_GPIO_Init+0x2a4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d058      	beq.n	8001e6a <HAL_GPIO_Init+0xfa>
 8001db8:	4a96      	ldr	r2, [pc, #600]	@ (8002014 <HAL_GPIO_Init+0x2a4>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d86f      	bhi.n	8001e9e <HAL_GPIO_Init+0x12e>
 8001dbe:	4a96      	ldr	r2, [pc, #600]	@ (8002018 <HAL_GPIO_Init+0x2a8>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d052      	beq.n	8001e6a <HAL_GPIO_Init+0xfa>
 8001dc4:	4a94      	ldr	r2, [pc, #592]	@ (8002018 <HAL_GPIO_Init+0x2a8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d869      	bhi.n	8001e9e <HAL_GPIO_Init+0x12e>
 8001dca:	4a94      	ldr	r2, [pc, #592]	@ (800201c <HAL_GPIO_Init+0x2ac>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d04c      	beq.n	8001e6a <HAL_GPIO_Init+0xfa>
 8001dd0:	4a92      	ldr	r2, [pc, #584]	@ (800201c <HAL_GPIO_Init+0x2ac>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d863      	bhi.n	8001e9e <HAL_GPIO_Init+0x12e>
 8001dd6:	4a92      	ldr	r2, [pc, #584]	@ (8002020 <HAL_GPIO_Init+0x2b0>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d046      	beq.n	8001e6a <HAL_GPIO_Init+0xfa>
 8001ddc:	4a90      	ldr	r2, [pc, #576]	@ (8002020 <HAL_GPIO_Init+0x2b0>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d85d      	bhi.n	8001e9e <HAL_GPIO_Init+0x12e>
 8001de2:	2b12      	cmp	r3, #18
 8001de4:	d82a      	bhi.n	8001e3c <HAL_GPIO_Init+0xcc>
 8001de6:	2b12      	cmp	r3, #18
 8001de8:	d859      	bhi.n	8001e9e <HAL_GPIO_Init+0x12e>
 8001dea:	a201      	add	r2, pc, #4	@ (adr r2, 8001df0 <HAL_GPIO_Init+0x80>)
 8001dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df0:	08001e6b 	.word	0x08001e6b
 8001df4:	08001e45 	.word	0x08001e45
 8001df8:	08001e57 	.word	0x08001e57
 8001dfc:	08001e99 	.word	0x08001e99
 8001e00:	08001e9f 	.word	0x08001e9f
 8001e04:	08001e9f 	.word	0x08001e9f
 8001e08:	08001e9f 	.word	0x08001e9f
 8001e0c:	08001e9f 	.word	0x08001e9f
 8001e10:	08001e9f 	.word	0x08001e9f
 8001e14:	08001e9f 	.word	0x08001e9f
 8001e18:	08001e9f 	.word	0x08001e9f
 8001e1c:	08001e9f 	.word	0x08001e9f
 8001e20:	08001e9f 	.word	0x08001e9f
 8001e24:	08001e9f 	.word	0x08001e9f
 8001e28:	08001e9f 	.word	0x08001e9f
 8001e2c:	08001e9f 	.word	0x08001e9f
 8001e30:	08001e9f 	.word	0x08001e9f
 8001e34:	08001e4d 	.word	0x08001e4d
 8001e38:	08001e61 	.word	0x08001e61
 8001e3c:	4a79      	ldr	r2, [pc, #484]	@ (8002024 <HAL_GPIO_Init+0x2b4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d013      	beq.n	8001e6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e42:	e02c      	b.n	8001e9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	623b      	str	r3, [r7, #32]
          break;
 8001e4a:	e029      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	3304      	adds	r3, #4
 8001e52:	623b      	str	r3, [r7, #32]
          break;
 8001e54:	e024      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	3308      	adds	r3, #8
 8001e5c:	623b      	str	r3, [r7, #32]
          break;
 8001e5e:	e01f      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	330c      	adds	r3, #12
 8001e66:	623b      	str	r3, [r7, #32]
          break;
 8001e68:	e01a      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d102      	bne.n	8001e78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e72:	2304      	movs	r3, #4
 8001e74:	623b      	str	r3, [r7, #32]
          break;
 8001e76:	e013      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d105      	bne.n	8001e8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e80:	2308      	movs	r3, #8
 8001e82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69fa      	ldr	r2, [r7, #28]
 8001e88:	611a      	str	r2, [r3, #16]
          break;
 8001e8a:	e009      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e8c:	2308      	movs	r3, #8
 8001e8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69fa      	ldr	r2, [r7, #28]
 8001e94:	615a      	str	r2, [r3, #20]
          break;
 8001e96:	e003      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	623b      	str	r3, [r7, #32]
          break;
 8001e9c:	e000      	b.n	8001ea0 <HAL_GPIO_Init+0x130>
          break;
 8001e9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	2bff      	cmp	r3, #255	@ 0xff
 8001ea4:	d801      	bhi.n	8001eaa <HAL_GPIO_Init+0x13a>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	e001      	b.n	8001eae <HAL_GPIO_Init+0x13e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3304      	adds	r3, #4
 8001eae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	2bff      	cmp	r3, #255	@ 0xff
 8001eb4:	d802      	bhi.n	8001ebc <HAL_GPIO_Init+0x14c>
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	e002      	b.n	8001ec2 <HAL_GPIO_Init+0x152>
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebe:	3b08      	subs	r3, #8
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	210f      	movs	r1, #15
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	6a39      	ldr	r1, [r7, #32]
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	431a      	orrs	r2, r3
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 80b1 	beq.w	8002052 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ef0:	4b4d      	ldr	r3, [pc, #308]	@ (8002028 <HAL_GPIO_Init+0x2b8>)
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	4a4c      	ldr	r2, [pc, #304]	@ (8002028 <HAL_GPIO_Init+0x2b8>)
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	6193      	str	r3, [r2, #24]
 8001efc:	4b4a      	ldr	r3, [pc, #296]	@ (8002028 <HAL_GPIO_Init+0x2b8>)
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f08:	4a48      	ldr	r2, [pc, #288]	@ (800202c <HAL_GPIO_Init+0x2bc>)
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0c:	089b      	lsrs	r3, r3, #2
 8001f0e:	3302      	adds	r3, #2
 8001f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f18:	f003 0303 	and.w	r3, r3, #3
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	220f      	movs	r2, #15
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	43db      	mvns	r3, r3
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a40      	ldr	r2, [pc, #256]	@ (8002030 <HAL_GPIO_Init+0x2c0>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d013      	beq.n	8001f5c <HAL_GPIO_Init+0x1ec>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a3f      	ldr	r2, [pc, #252]	@ (8002034 <HAL_GPIO_Init+0x2c4>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d00d      	beq.n	8001f58 <HAL_GPIO_Init+0x1e8>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a3e      	ldr	r2, [pc, #248]	@ (8002038 <HAL_GPIO_Init+0x2c8>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d007      	beq.n	8001f54 <HAL_GPIO_Init+0x1e4>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a3d      	ldr	r2, [pc, #244]	@ (800203c <HAL_GPIO_Init+0x2cc>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d101      	bne.n	8001f50 <HAL_GPIO_Init+0x1e0>
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e006      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f50:	2304      	movs	r3, #4
 8001f52:	e004      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e002      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <HAL_GPIO_Init+0x1ee>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f60:	f002 0203 	and.w	r2, r2, #3
 8001f64:	0092      	lsls	r2, r2, #2
 8001f66:	4093      	lsls	r3, r2
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f6e:	492f      	ldr	r1, [pc, #188]	@ (800202c <HAL_GPIO_Init+0x2bc>)
 8001f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f72:	089b      	lsrs	r3, r3, #2
 8001f74:	3302      	adds	r3, #2
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d006      	beq.n	8001f96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f88:	4b2d      	ldr	r3, [pc, #180]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	492c      	ldr	r1, [pc, #176]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	608b      	str	r3, [r1, #8]
 8001f94:	e006      	b.n	8001fa4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f96:	4b2a      	ldr	r3, [pc, #168]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	4928      	ldr	r1, [pc, #160]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d006      	beq.n	8001fbe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fb0:	4b23      	ldr	r3, [pc, #140]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	4922      	ldr	r1, [pc, #136]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	60cb      	str	r3, [r1, #12]
 8001fbc:	e006      	b.n	8001fcc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fbe:	4b20      	ldr	r3, [pc, #128]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	491e      	ldr	r1, [pc, #120]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d006      	beq.n	8001fe6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fd8:	4b19      	ldr	r3, [pc, #100]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fda:	685a      	ldr	r2, [r3, #4]
 8001fdc:	4918      	ldr	r1, [pc, #96]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	604b      	str	r3, [r1, #4]
 8001fe4:	e006      	b.n	8001ff4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fe6:	4b16      	ldr	r3, [pc, #88]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	43db      	mvns	r3, r3
 8001fee:	4914      	ldr	r1, [pc, #80]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d021      	beq.n	8002044 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002000:	4b0f      	ldr	r3, [pc, #60]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	490e      	ldr	r1, [pc, #56]	@ (8002040 <HAL_GPIO_Init+0x2d0>)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	600b      	str	r3, [r1, #0]
 800200c:	e021      	b.n	8002052 <HAL_GPIO_Init+0x2e2>
 800200e:	bf00      	nop
 8002010:	10320000 	.word	0x10320000
 8002014:	10310000 	.word	0x10310000
 8002018:	10220000 	.word	0x10220000
 800201c:	10210000 	.word	0x10210000
 8002020:	10120000 	.word	0x10120000
 8002024:	10110000 	.word	0x10110000
 8002028:	40021000 	.word	0x40021000
 800202c:	40010000 	.word	0x40010000
 8002030:	40010800 	.word	0x40010800
 8002034:	40010c00 	.word	0x40010c00
 8002038:	40011000 	.word	0x40011000
 800203c:	40011400 	.word	0x40011400
 8002040:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002044:	4b0b      	ldr	r3, [pc, #44]	@ (8002074 <HAL_GPIO_Init+0x304>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	43db      	mvns	r3, r3
 800204c:	4909      	ldr	r1, [pc, #36]	@ (8002074 <HAL_GPIO_Init+0x304>)
 800204e:	4013      	ands	r3, r2
 8002050:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	3301      	adds	r3, #1
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205e:	fa22 f303 	lsr.w	r3, r2, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	f47f ae8e 	bne.w	8001d84 <HAL_GPIO_Init+0x14>
  }
}
 8002068:	bf00      	nop
 800206a:	bf00      	nop
 800206c:	372c      	adds	r7, #44	@ 0x2c
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr
 8002074:	40010400 	.word	0x40010400

08002078 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	887b      	ldrh	r3, [r7, #2]
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
 8002094:	e001      	b.n	800209a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	807b      	strh	r3, [r7, #2]
 80020b2:	4613      	mov	r3, r2
 80020b4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020b6:	787b      	ldrb	r3, [r7, #1]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d003      	beq.n	80020c4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020bc:	887a      	ldrh	r2, [r7, #2]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020c2:	e003      	b.n	80020cc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020c4:	887b      	ldrh	r3, [r7, #2]
 80020c6:	041a      	lsls	r2, r3, #16
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	611a      	str	r2, [r3, #16]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
	...

080020d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e12b      	b.n	8002342 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d106      	bne.n	8002104 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff f926 	bl	8001350 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2224      	movs	r2, #36	@ 0x24
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0201 	bic.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800212a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800213a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800213c:	f001 f842 	bl	80031c4 <HAL_RCC_GetPCLK1Freq>
 8002140:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4a81      	ldr	r2, [pc, #516]	@ (800234c <HAL_I2C_Init+0x274>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d807      	bhi.n	800215c <HAL_I2C_Init+0x84>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4a80      	ldr	r2, [pc, #512]	@ (8002350 <HAL_I2C_Init+0x278>)
 8002150:	4293      	cmp	r3, r2
 8002152:	bf94      	ite	ls
 8002154:	2301      	movls	r3, #1
 8002156:	2300      	movhi	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	e006      	b.n	800216a <HAL_I2C_Init+0x92>
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4a7d      	ldr	r2, [pc, #500]	@ (8002354 <HAL_I2C_Init+0x27c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	bf94      	ite	ls
 8002164:	2301      	movls	r3, #1
 8002166:	2300      	movhi	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e0e7      	b.n	8002342 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4a78      	ldr	r2, [pc, #480]	@ (8002358 <HAL_I2C_Init+0x280>)
 8002176:	fba2 2303 	umull	r2, r3, r2, r3
 800217a:	0c9b      	lsrs	r3, r3, #18
 800217c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	430a      	orrs	r2, r1
 8002190:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	4a6a      	ldr	r2, [pc, #424]	@ (800234c <HAL_I2C_Init+0x274>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d802      	bhi.n	80021ac <HAL_I2C_Init+0xd4>
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	3301      	adds	r3, #1
 80021aa:	e009      	b.n	80021c0 <HAL_I2C_Init+0xe8>
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80021b2:	fb02 f303 	mul.w	r3, r2, r3
 80021b6:	4a69      	ldr	r2, [pc, #420]	@ (800235c <HAL_I2C_Init+0x284>)
 80021b8:	fba2 2303 	umull	r2, r3, r2, r3
 80021bc:	099b      	lsrs	r3, r3, #6
 80021be:	3301      	adds	r3, #1
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6812      	ldr	r2, [r2, #0]
 80021c4:	430b      	orrs	r3, r1
 80021c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	495c      	ldr	r1, [pc, #368]	@ (800234c <HAL_I2C_Init+0x274>)
 80021dc:	428b      	cmp	r3, r1
 80021de:	d819      	bhi.n	8002214 <HAL_I2C_Init+0x13c>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1e59      	subs	r1, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80021ee:	1c59      	adds	r1, r3, #1
 80021f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021f4:	400b      	ands	r3, r1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00a      	beq.n	8002210 <HAL_I2C_Init+0x138>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	1e59      	subs	r1, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	fbb1 f3f3 	udiv	r3, r1, r3
 8002208:	3301      	adds	r3, #1
 800220a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800220e:	e051      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 8002210:	2304      	movs	r3, #4
 8002212:	e04f      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d111      	bne.n	8002240 <HAL_I2C_Init+0x168>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	1e58      	subs	r0, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	460b      	mov	r3, r1
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	440b      	add	r3, r1
 800222a:	fbb0 f3f3 	udiv	r3, r0, r3
 800222e:	3301      	adds	r3, #1
 8002230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002234:	2b00      	cmp	r3, #0
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	e012      	b.n	8002266 <HAL_I2C_Init+0x18e>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	1e58      	subs	r0, r3, #1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6859      	ldr	r1, [r3, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	0099      	lsls	r1, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	fbb0 f3f3 	udiv	r3, r0, r3
 8002256:	3301      	adds	r3, #1
 8002258:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf0c      	ite	eq
 8002260:	2301      	moveq	r3, #1
 8002262:	2300      	movne	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_I2C_Init+0x196>
 800226a:	2301      	movs	r3, #1
 800226c:	e022      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10e      	bne.n	8002294 <HAL_I2C_Init+0x1bc>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1e58      	subs	r0, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6859      	ldr	r1, [r3, #4]
 800227e:	460b      	mov	r3, r1
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	440b      	add	r3, r1
 8002284:	fbb0 f3f3 	udiv	r3, r0, r3
 8002288:	3301      	adds	r3, #1
 800228a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002292:	e00f      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1e58      	subs	r0, r3, #1
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6859      	ldr	r1, [r3, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	0099      	lsls	r1, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022aa:	3301      	adds	r3, #1
 80022ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	6809      	ldr	r1, [r1, #0]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69da      	ldr	r2, [r3, #28]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	6911      	ldr	r1, [r2, #16]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	68d2      	ldr	r2, [r2, #12]
 80022ee:	4311      	orrs	r1, r2
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	430b      	orrs	r3, r1
 80022f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695a      	ldr	r2, [r3, #20]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	431a      	orrs	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2220      	movs	r2, #32
 800232e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	000186a0 	.word	0x000186a0
 8002350:	001e847f 	.word	0x001e847f
 8002354:	003d08ff 	.word	0x003d08ff
 8002358:	431bde83 	.word	0x431bde83
 800235c:	10624dd3 	.word	0x10624dd3

08002360 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b088      	sub	sp, #32
 8002364:	af02      	add	r7, sp, #8
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	4608      	mov	r0, r1
 800236a:	4611      	mov	r1, r2
 800236c:	461a      	mov	r2, r3
 800236e:	4603      	mov	r3, r0
 8002370:	817b      	strh	r3, [r7, #10]
 8002372:	460b      	mov	r3, r1
 8002374:	813b      	strh	r3, [r7, #8]
 8002376:	4613      	mov	r3, r2
 8002378:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800237a:	f7ff fbe7 	bl	8001b4c <HAL_GetTick>
 800237e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b20      	cmp	r3, #32
 800238a:	f040 80d9 	bne.w	8002540 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	2319      	movs	r3, #25
 8002394:	2201      	movs	r2, #1
 8002396:	496d      	ldr	r1, [pc, #436]	@ (800254c <HAL_I2C_Mem_Write+0x1ec>)
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f000 f971 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80023a4:	2302      	movs	r3, #2
 80023a6:	e0cc      	b.n	8002542 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d101      	bne.n	80023b6 <HAL_I2C_Mem_Write+0x56>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e0c5      	b.n	8002542 <HAL_I2C_Mem_Write+0x1e2>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d007      	beq.n	80023dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f042 0201 	orr.w	r2, r2, #1
 80023da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2221      	movs	r2, #33	@ 0x21
 80023f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2240      	movs	r2, #64	@ 0x40
 80023f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6a3a      	ldr	r2, [r7, #32]
 8002406:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800240c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002412:	b29a      	uxth	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	4a4d      	ldr	r2, [pc, #308]	@ (8002550 <HAL_I2C_Mem_Write+0x1f0>)
 800241c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800241e:	88f8      	ldrh	r0, [r7, #6]
 8002420:	893a      	ldrh	r2, [r7, #8]
 8002422:	8979      	ldrh	r1, [r7, #10]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	4603      	mov	r3, r0
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f000 f890 	bl	8002554 <I2C_RequestMemoryWrite>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d052      	beq.n	80024e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e081      	b.n	8002542 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800243e:	697a      	ldr	r2, [r7, #20]
 8002440:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f000 fa36 	bl	80028b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00d      	beq.n	800246a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002452:	2b04      	cmp	r3, #4
 8002454:	d107      	bne.n	8002466 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002464:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e06b      	b.n	8002542 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	781a      	ldrb	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247a:	1c5a      	adds	r2, r3, #1
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002484:	3b01      	subs	r3, #1
 8002486:	b29a      	uxth	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002490:	b29b      	uxth	r3, r3
 8002492:	3b01      	subs	r3, #1
 8002494:	b29a      	uxth	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d11b      	bne.n	80024e0 <HAL_I2C_Mem_Write+0x180>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d017      	beq.n	80024e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024b4:	781a      	ldrb	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c0:	1c5a      	adds	r2, r3, #1
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024ca:	3b01      	subs	r3, #1
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	3b01      	subs	r3, #1
 80024da:	b29a      	uxth	r2, r3
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1aa      	bne.n	800243e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024e8:	697a      	ldr	r2, [r7, #20]
 80024ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 fa29 	bl	8002944 <I2C_WaitOnBTFFlagUntilTimeout>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d107      	bne.n	8002510 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800250e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e016      	b.n	8002542 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002522:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2220      	movs	r2, #32
 8002528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800253c:	2300      	movs	r3, #0
 800253e:	e000      	b.n	8002542 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002540:	2302      	movs	r3, #2
  }
}
 8002542:	4618      	mov	r0, r3
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	00100002 	.word	0x00100002
 8002550:	ffff0000 	.word	0xffff0000

08002554 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b088      	sub	sp, #32
 8002558:	af02      	add	r7, sp, #8
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	4608      	mov	r0, r1
 800255e:	4611      	mov	r1, r2
 8002560:	461a      	mov	r2, r3
 8002562:	4603      	mov	r3, r0
 8002564:	817b      	strh	r3, [r7, #10]
 8002566:	460b      	mov	r3, r1
 8002568:	813b      	strh	r3, [r7, #8]
 800256a:	4613      	mov	r3, r2
 800256c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800257c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	6a3b      	ldr	r3, [r7, #32]
 8002584:	2200      	movs	r2, #0
 8002586:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800258a:	68f8      	ldr	r0, [r7, #12]
 800258c:	f000 f878 	bl	8002680 <I2C_WaitOnFlagUntilTimeout>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00d      	beq.n	80025b2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025a4:	d103      	bne.n	80025ae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e05f      	b.n	8002672 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025b2:	897b      	ldrh	r3, [r7, #10]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	461a      	mov	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80025c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	6a3a      	ldr	r2, [r7, #32]
 80025c6:	492d      	ldr	r1, [pc, #180]	@ (800267c <I2C_RequestMemoryWrite+0x128>)
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f000 f8d3 	bl	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e04c      	b.n	8002672 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025f0:	6a39      	ldr	r1, [r7, #32]
 80025f2:	68f8      	ldr	r0, [r7, #12]
 80025f4:	f000 f95e 	bl	80028b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00d      	beq.n	800261a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002602:	2b04      	cmp	r3, #4
 8002604:	d107      	bne.n	8002616 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002614:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e02b      	b.n	8002672 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d105      	bne.n	800262c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002620:	893b      	ldrh	r3, [r7, #8]
 8002622:	b2da      	uxtb	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	611a      	str	r2, [r3, #16]
 800262a:	e021      	b.n	8002670 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800262c:	893b      	ldrh	r3, [r7, #8]
 800262e:	0a1b      	lsrs	r3, r3, #8
 8002630:	b29b      	uxth	r3, r3
 8002632:	b2da      	uxtb	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800263a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800263c:	6a39      	ldr	r1, [r7, #32]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 f938 	bl	80028b4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00d      	beq.n	8002666 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	2b04      	cmp	r3, #4
 8002650:	d107      	bne.n	8002662 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002660:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e005      	b.n	8002672 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002666:	893b      	ldrh	r3, [r7, #8]
 8002668:	b2da      	uxtb	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3718      	adds	r7, #24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	00010002 	.word	0x00010002

08002680 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	4613      	mov	r3, r2
 800268e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002690:	e048      	b.n	8002724 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002698:	d044      	beq.n	8002724 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800269a:	f7ff fa57 	bl	8001b4c <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d302      	bcc.n	80026b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d139      	bne.n	8002724 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	0c1b      	lsrs	r3, r3, #16
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d10d      	bne.n	80026d6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	43da      	mvns	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	4013      	ands	r3, r2
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	bf0c      	ite	eq
 80026cc:	2301      	moveq	r3, #1
 80026ce:	2300      	movne	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	461a      	mov	r2, r3
 80026d4:	e00c      	b.n	80026f0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	43da      	mvns	r2, r3
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	4013      	ands	r3, r2
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	bf0c      	ite	eq
 80026e8:	2301      	moveq	r3, #1
 80026ea:	2300      	movne	r3, #0
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	461a      	mov	r2, r3
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d116      	bne.n	8002724 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	f043 0220 	orr.w	r2, r3, #32
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e023      	b.n	800276c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	0c1b      	lsrs	r3, r3, #16
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b01      	cmp	r3, #1
 800272c:	d10d      	bne.n	800274a <I2C_WaitOnFlagUntilTimeout+0xca>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	43da      	mvns	r2, r3
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	4013      	ands	r3, r2
 800273a:	b29b      	uxth	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	461a      	mov	r2, r3
 8002748:	e00c      	b.n	8002764 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	43da      	mvns	r2, r3
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	4013      	ands	r3, r2
 8002756:	b29b      	uxth	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf0c      	ite	eq
 800275c:	2301      	moveq	r3, #1
 800275e:	2300      	movne	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	461a      	mov	r2, r3
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	429a      	cmp	r2, r3
 8002768:	d093      	beq.n	8002692 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
 8002780:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002782:	e071      	b.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800278e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002792:	d123      	bne.n	80027dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027a2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2220      	movs	r2, #32
 80027b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c8:	f043 0204 	orr.w	r2, r3, #4
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e067      	b.n	80028ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e2:	d041      	beq.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e4:	f7ff f9b2 	bl	8001b4c <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d302      	bcc.n	80027fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d136      	bne.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	0c1b      	lsrs	r3, r3, #16
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b01      	cmp	r3, #1
 8002802:	d10c      	bne.n	800281e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	43da      	mvns	r2, r3
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	4013      	ands	r3, r2
 8002810:	b29b      	uxth	r3, r3
 8002812:	2b00      	cmp	r3, #0
 8002814:	bf14      	ite	ne
 8002816:	2301      	movne	r3, #1
 8002818:	2300      	moveq	r3, #0
 800281a:	b2db      	uxtb	r3, r3
 800281c:	e00b      	b.n	8002836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	43da      	mvns	r2, r3
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	4013      	ands	r3, r2
 800282a:	b29b      	uxth	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	bf14      	ite	ne
 8002830:	2301      	movne	r3, #1
 8002832:	2300      	moveq	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d016      	beq.n	8002868 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2200      	movs	r2, #0
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	f043 0220 	orr.w	r2, r3, #32
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e021      	b.n	80028ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	0c1b      	lsrs	r3, r3, #16
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b01      	cmp	r3, #1
 8002870:	d10c      	bne.n	800288c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	43da      	mvns	r2, r3
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	4013      	ands	r3, r2
 800287e:	b29b      	uxth	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	bf14      	ite	ne
 8002884:	2301      	movne	r3, #1
 8002886:	2300      	moveq	r3, #0
 8002888:	b2db      	uxtb	r3, r3
 800288a:	e00b      	b.n	80028a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	43da      	mvns	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	4013      	ands	r3, r2
 8002898:	b29b      	uxth	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	bf14      	ite	ne
 800289e:	2301      	movne	r3, #1
 80028a0:	2300      	moveq	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f47f af6d 	bne.w	8002784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028c0:	e034      	b.n	800292c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f000 f886 	bl	80029d4 <I2C_IsAcknowledgeFailed>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e034      	b.n	800293c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d028      	beq.n	800292c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028da:	f7ff f937 	bl	8001b4c <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	68ba      	ldr	r2, [r7, #8]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d302      	bcc.n	80028f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d11d      	bne.n	800292c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028fa:	2b80      	cmp	r3, #128	@ 0x80
 80028fc:	d016      	beq.n	800292c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2220      	movs	r2, #32
 8002908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	f043 0220 	orr.w	r2, r3, #32
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e007      	b.n	800293c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	695b      	ldr	r3, [r3, #20]
 8002932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002936:	2b80      	cmp	r3, #128	@ 0x80
 8002938:	d1c3      	bne.n	80028c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002950:	e034      	b.n	80029bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 f83e 	bl	80029d4 <I2C_IsAcknowledgeFailed>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e034      	b.n	80029cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002968:	d028      	beq.n	80029bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800296a:	f7ff f8ef 	bl	8001b4c <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	429a      	cmp	r2, r3
 8002978:	d302      	bcc.n	8002980 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d11d      	bne.n	80029bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	f003 0304 	and.w	r3, r3, #4
 800298a:	2b04      	cmp	r3, #4
 800298c:	d016      	beq.n	80029bc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2220      	movs	r2, #32
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a8:	f043 0220 	orr.w	r2, r3, #32
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e007      	b.n	80029cc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f003 0304 	and.w	r3, r3, #4
 80029c6:	2b04      	cmp	r3, #4
 80029c8:	d1c3      	bne.n	8002952 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029ca:	2300      	movs	r3, #0
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029ea:	d11b      	bne.n	8002a24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80029f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a10:	f043 0204 	orr.w	r2, r3, #4
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e272      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 8087 	beq.w	8002b5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a50:	4b92      	ldr	r3, [pc, #584]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d00c      	beq.n	8002a76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a5c:	4b8f      	ldr	r3, [pc, #572]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d112      	bne.n	8002a8e <HAL_RCC_OscConfig+0x5e>
 8002a68:	4b8c      	ldr	r3, [pc, #560]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a74:	d10b      	bne.n	8002a8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a76:	4b89      	ldr	r3, [pc, #548]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d06c      	beq.n	8002b5c <HAL_RCC_OscConfig+0x12c>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d168      	bne.n	8002b5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e24c      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a96:	d106      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x76>
 8002a98:	4b80      	ldr	r3, [pc, #512]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a7f      	ldr	r2, [pc, #508]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002a9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	e02e      	b.n	8002b04 <HAL_RCC_OscConfig+0xd4>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10c      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x98>
 8002aae:	4b7b      	ldr	r3, [pc, #492]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a7a      	ldr	r2, [pc, #488]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	4b78      	ldr	r3, [pc, #480]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a77      	ldr	r2, [pc, #476]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ac0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	e01d      	b.n	8002b04 <HAL_RCC_OscConfig+0xd4>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ad0:	d10c      	bne.n	8002aec <HAL_RCC_OscConfig+0xbc>
 8002ad2:	4b72      	ldr	r3, [pc, #456]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a71      	ldr	r2, [pc, #452]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	4b6f      	ldr	r3, [pc, #444]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a6e      	ldr	r2, [pc, #440]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ae8:	6013      	str	r3, [r2, #0]
 8002aea:	e00b      	b.n	8002b04 <HAL_RCC_OscConfig+0xd4>
 8002aec:	4b6b      	ldr	r3, [pc, #428]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a6a      	ldr	r2, [pc, #424]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002af2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002af6:	6013      	str	r3, [r2, #0]
 8002af8:	4b68      	ldr	r3, [pc, #416]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a67      	ldr	r2, [pc, #412]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002afe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d013      	beq.n	8002b34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0c:	f7ff f81e 	bl	8001b4c <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b14:	f7ff f81a 	bl	8001b4c <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b64      	cmp	r3, #100	@ 0x64
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e200      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b26:	4b5d      	ldr	r3, [pc, #372]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0f0      	beq.n	8002b14 <HAL_RCC_OscConfig+0xe4>
 8002b32:	e014      	b.n	8002b5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b34:	f7ff f80a 	bl	8001b4c <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b3c:	f7ff f806 	bl	8001b4c <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b64      	cmp	r3, #100	@ 0x64
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e1ec      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b4e:	4b53      	ldr	r3, [pc, #332]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f0      	bne.n	8002b3c <HAL_RCC_OscConfig+0x10c>
 8002b5a:	e000      	b.n	8002b5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d063      	beq.n	8002c32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b6a:	4b4c      	ldr	r3, [pc, #304]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b76:	4b49      	ldr	r3, [pc, #292]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 030c 	and.w	r3, r3, #12
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	d11c      	bne.n	8002bbc <HAL_RCC_OscConfig+0x18c>
 8002b82:	4b46      	ldr	r3, [pc, #280]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d116      	bne.n	8002bbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b8e:	4b43      	ldr	r3, [pc, #268]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d005      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x176>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d001      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e1c0      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4939      	ldr	r1, [pc, #228]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bba:	e03a      	b.n	8002c32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d020      	beq.n	8002c06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bc4:	4b36      	ldr	r3, [pc, #216]	@ (8002ca0 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bca:	f7fe ffbf 	bl	8001b4c <HAL_GetTick>
 8002bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd2:	f7fe ffbb 	bl	8001b4c <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e1a1      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be4:	4b2d      	ldr	r3, [pc, #180]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d0f0      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	4927      	ldr	r1, [pc, #156]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	600b      	str	r3, [r1, #0]
 8002c04:	e015      	b.n	8002c32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c06:	4b26      	ldr	r3, [pc, #152]	@ (8002ca0 <HAL_RCC_OscConfig+0x270>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0c:	f7fe ff9e 	bl	8001b4c <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c14:	f7fe ff9a 	bl	8001b4c <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e180      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c26:	4b1d      	ldr	r3, [pc, #116]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0308 	and.w	r3, r3, #8
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d03a      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d019      	beq.n	8002c7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c46:	4b17      	ldr	r3, [pc, #92]	@ (8002ca4 <HAL_RCC_OscConfig+0x274>)
 8002c48:	2201      	movs	r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c4c:	f7fe ff7e 	bl	8001b4c <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c54:	f7fe ff7a 	bl	8001b4c <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e160      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <HAL_RCC_OscConfig+0x26c>)
 8002c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c72:	2001      	movs	r0, #1
 8002c74:	f000 faba 	bl	80031ec <RCC_Delay>
 8002c78:	e01c      	b.n	8002cb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <HAL_RCC_OscConfig+0x274>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c80:	f7fe ff64 	bl	8001b4c <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c86:	e00f      	b.n	8002ca8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c88:	f7fe ff60 	bl	8001b4c <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d908      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e146      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
 8002c9a:	bf00      	nop
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	42420000 	.word	0x42420000
 8002ca4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ca8:	4b92      	ldr	r3, [pc, #584]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cac:	f003 0302 	and.w	r3, r3, #2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1e9      	bne.n	8002c88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f000 80a6 	beq.w	8002e0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cc6:	4b8b      	ldr	r3, [pc, #556]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10d      	bne.n	8002cee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd2:	4b88      	ldr	r3, [pc, #544]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	4a87      	ldr	r2, [pc, #540]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cdc:	61d3      	str	r3, [r2, #28]
 8002cde:	4b85      	ldr	r3, [pc, #532]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce6:	60bb      	str	r3, [r7, #8]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cea:	2301      	movs	r3, #1
 8002cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cee:	4b82      	ldr	r3, [pc, #520]	@ (8002ef8 <HAL_RCC_OscConfig+0x4c8>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d118      	bne.n	8002d2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cfa:	4b7f      	ldr	r3, [pc, #508]	@ (8002ef8 <HAL_RCC_OscConfig+0x4c8>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7e      	ldr	r2, [pc, #504]	@ (8002ef8 <HAL_RCC_OscConfig+0x4c8>)
 8002d00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d06:	f7fe ff21 	bl	8001b4c <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d0e:	f7fe ff1d 	bl	8001b4c <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b64      	cmp	r3, #100	@ 0x64
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e103      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d20:	4b75      	ldr	r3, [pc, #468]	@ (8002ef8 <HAL_RCC_OscConfig+0x4c8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0f0      	beq.n	8002d0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d106      	bne.n	8002d42 <HAL_RCC_OscConfig+0x312>
 8002d34:	4b6f      	ldr	r3, [pc, #444]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d36:	6a1b      	ldr	r3, [r3, #32]
 8002d38:	4a6e      	ldr	r2, [pc, #440]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6213      	str	r3, [r2, #32]
 8002d40:	e02d      	b.n	8002d9e <HAL_RCC_OscConfig+0x36e>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10c      	bne.n	8002d64 <HAL_RCC_OscConfig+0x334>
 8002d4a:	4b6a      	ldr	r3, [pc, #424]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	4a69      	ldr	r2, [pc, #420]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	6213      	str	r3, [r2, #32]
 8002d56:	4b67      	ldr	r3, [pc, #412]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	4a66      	ldr	r2, [pc, #408]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d5c:	f023 0304 	bic.w	r3, r3, #4
 8002d60:	6213      	str	r3, [r2, #32]
 8002d62:	e01c      	b.n	8002d9e <HAL_RCC_OscConfig+0x36e>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	2b05      	cmp	r3, #5
 8002d6a:	d10c      	bne.n	8002d86 <HAL_RCC_OscConfig+0x356>
 8002d6c:	4b61      	ldr	r3, [pc, #388]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	4a60      	ldr	r2, [pc, #384]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d72:	f043 0304 	orr.w	r3, r3, #4
 8002d76:	6213      	str	r3, [r2, #32]
 8002d78:	4b5e      	ldr	r3, [pc, #376]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	4a5d      	ldr	r2, [pc, #372]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d7e:	f043 0301 	orr.w	r3, r3, #1
 8002d82:	6213      	str	r3, [r2, #32]
 8002d84:	e00b      	b.n	8002d9e <HAL_RCC_OscConfig+0x36e>
 8002d86:	4b5b      	ldr	r3, [pc, #364]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4a5a      	ldr	r2, [pc, #360]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6213      	str	r3, [r2, #32]
 8002d92:	4b58      	ldr	r3, [pc, #352]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	4a57      	ldr	r2, [pc, #348]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002d98:	f023 0304 	bic.w	r3, r3, #4
 8002d9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d015      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da6:	f7fe fed1 	bl	8001b4c <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	f7fe fecd 	bl	8001b4c <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0b1      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0ee      	beq.n	8002dae <HAL_RCC_OscConfig+0x37e>
 8002dd0:	e014      	b.n	8002dfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dd2:	f7fe febb 	bl	8001b4c <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd8:	e00a      	b.n	8002df0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dda:	f7fe feb7 	bl	8001b4c <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e09b      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df0:	4b40      	ldr	r3, [pc, #256]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1ee      	bne.n	8002dda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dfc:	7dfb      	ldrb	r3, [r7, #23]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d105      	bne.n	8002e0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e02:	4b3c      	ldr	r3, [pc, #240]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	4a3b      	ldr	r2, [pc, #236]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 8087 	beq.w	8002f26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e18:	4b36      	ldr	r3, [pc, #216]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 030c 	and.w	r3, r3, #12
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d061      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69db      	ldr	r3, [r3, #28]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d146      	bne.n	8002eba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2c:	4b33      	ldr	r3, [pc, #204]	@ (8002efc <HAL_RCC_OscConfig+0x4cc>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e32:	f7fe fe8b 	bl	8001b4c <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3a:	f7fe fe87 	bl	8001b4c <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e06d      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4c:	4b29      	ldr	r3, [pc, #164]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f0      	bne.n	8002e3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e60:	d108      	bne.n	8002e74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e62:	4b24      	ldr	r3, [pc, #144]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	4921      	ldr	r1, [pc, #132]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e74:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a19      	ldr	r1, [r3, #32]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e84:	430b      	orrs	r3, r1
 8002e86:	491b      	ldr	r1, [pc, #108]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002efc <HAL_RCC_OscConfig+0x4cc>)
 8002e8e:	2201      	movs	r2, #1
 8002e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e92:	f7fe fe5b 	bl	8001b4c <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9a:	f7fe fe57 	bl	8001b4c <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e03d      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002eac:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0f0      	beq.n	8002e9a <HAL_RCC_OscConfig+0x46a>
 8002eb8:	e035      	b.n	8002f26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eba:	4b10      	ldr	r3, [pc, #64]	@ (8002efc <HAL_RCC_OscConfig+0x4cc>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec0:	f7fe fe44 	bl	8001b4c <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec8:	f7fe fe40 	bl	8001b4c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e026      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x498>
 8002ee6:	e01e      	b.n	8002f26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d107      	bne.n	8002f00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e019      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f00:	4b0b      	ldr	r3, [pc, #44]	@ (8002f30 <HAL_RCC_OscConfig+0x500>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a1b      	ldr	r3, [r3, #32]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d106      	bne.n	8002f22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d001      	beq.n	8002f26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3718      	adds	r7, #24
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40021000 	.word	0x40021000

08002f34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e0d0      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f48:	4b6a      	ldr	r3, [pc, #424]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d910      	bls.n	8002f78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f56:	4b67      	ldr	r3, [pc, #412]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 0207 	bic.w	r2, r3, #7
 8002f5e:	4965      	ldr	r1, [pc, #404]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f66:	4b63      	ldr	r3, [pc, #396]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d001      	beq.n	8002f78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e0b8      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d020      	beq.n	8002fc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f90:	4b59      	ldr	r3, [pc, #356]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4a58      	ldr	r2, [pc, #352]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fa8:	4b53      	ldr	r3, [pc, #332]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4a52      	ldr	r2, [pc, #328]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002fb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb4:	4b50      	ldr	r3, [pc, #320]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	494d      	ldr	r1, [pc, #308]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d040      	beq.n	8003054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d107      	bne.n	8002fea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fda:	4b47      	ldr	r3, [pc, #284]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d115      	bne.n	8003012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e07f      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d107      	bne.n	8003002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ff2:	4b41      	ldr	r3, [pc, #260]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d109      	bne.n	8003012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e073      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003002:	4b3d      	ldr	r3, [pc, #244]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e06b      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003012:	4b39      	ldr	r3, [pc, #228]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f023 0203 	bic.w	r2, r3, #3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	4936      	ldr	r1, [pc, #216]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003020:	4313      	orrs	r3, r2
 8003022:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003024:	f7fe fd92 	bl	8001b4c <HAL_GetTick>
 8003028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302a:	e00a      	b.n	8003042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800302c:	f7fe fd8e 	bl	8001b4c <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303a:	4293      	cmp	r3, r2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e053      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003042:	4b2d      	ldr	r3, [pc, #180]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 020c 	and.w	r2, r3, #12
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	429a      	cmp	r2, r3
 8003052:	d1eb      	bne.n	800302c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003054:	4b27      	ldr	r3, [pc, #156]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0307 	and.w	r3, r3, #7
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d210      	bcs.n	8003084 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003062:	4b24      	ldr	r3, [pc, #144]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f023 0207 	bic.w	r2, r3, #7
 800306a:	4922      	ldr	r1, [pc, #136]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	4313      	orrs	r3, r2
 8003070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003072:	4b20      	ldr	r3, [pc, #128]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	429a      	cmp	r2, r3
 800307e:	d001      	beq.n	8003084 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e032      	b.n	80030ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0304 	and.w	r3, r3, #4
 800308c:	2b00      	cmp	r3, #0
 800308e:	d008      	beq.n	80030a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003090:	4b19      	ldr	r3, [pc, #100]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	4916      	ldr	r1, [pc, #88]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d009      	beq.n	80030c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030ae:	4b12      	ldr	r3, [pc, #72]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	490e      	ldr	r1, [pc, #56]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030c2:	f000 f821 	bl	8003108 <HAL_RCC_GetSysClockFreq>
 80030c6:	4602      	mov	r2, r0
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c4>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	091b      	lsrs	r3, r3, #4
 80030ce:	f003 030f 	and.w	r3, r3, #15
 80030d2:	490a      	ldr	r1, [pc, #40]	@ (80030fc <HAL_RCC_ClockConfig+0x1c8>)
 80030d4:	5ccb      	ldrb	r3, [r1, r3]
 80030d6:	fa22 f303 	lsr.w	r3, r2, r3
 80030da:	4a09      	ldr	r2, [pc, #36]	@ (8003100 <HAL_RCC_ClockConfig+0x1cc>)
 80030dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030de:	4b09      	ldr	r3, [pc, #36]	@ (8003104 <HAL_RCC_ClockConfig+0x1d0>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe fcf0 	bl	8001ac8 <HAL_InitTick>

  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40022000 	.word	0x40022000
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08005f0c 	.word	0x08005f0c
 8003100:	20000000 	.word	0x20000000
 8003104:	20000004 	.word	0x20000004

08003108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003108:	b480      	push	{r7}
 800310a:	b087      	sub	sp, #28
 800310c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800310e:	2300      	movs	r3, #0
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	2300      	movs	r3, #0
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
 800311a:	2300      	movs	r3, #0
 800311c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003122:	4b1e      	ldr	r3, [pc, #120]	@ (800319c <HAL_RCC_GetSysClockFreq+0x94>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f003 030c 	and.w	r3, r3, #12
 800312e:	2b04      	cmp	r3, #4
 8003130:	d002      	beq.n	8003138 <HAL_RCC_GetSysClockFreq+0x30>
 8003132:	2b08      	cmp	r3, #8
 8003134:	d003      	beq.n	800313e <HAL_RCC_GetSysClockFreq+0x36>
 8003136:	e027      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003138:	4b19      	ldr	r3, [pc, #100]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800313a:	613b      	str	r3, [r7, #16]
      break;
 800313c:	e027      	b.n	800318e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	0c9b      	lsrs	r3, r3, #18
 8003142:	f003 030f 	and.w	r3, r3, #15
 8003146:	4a17      	ldr	r2, [pc, #92]	@ (80031a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003148:	5cd3      	ldrb	r3, [r2, r3]
 800314a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d010      	beq.n	8003178 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003156:	4b11      	ldr	r3, [pc, #68]	@ (800319c <HAL_RCC_GetSysClockFreq+0x94>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	0c5b      	lsrs	r3, r3, #17
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	4a11      	ldr	r2, [pc, #68]	@ (80031a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003162:	5cd3      	ldrb	r3, [r2, r3]
 8003164:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a0d      	ldr	r2, [pc, #52]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800316a:	fb03 f202 	mul.w	r2, r3, r2
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	fbb2 f3f3 	udiv	r3, r2, r3
 8003174:	617b      	str	r3, [r7, #20]
 8003176:	e004      	b.n	8003182 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a0c      	ldr	r2, [pc, #48]	@ (80031ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800317c:	fb02 f303 	mul.w	r3, r2, r3
 8003180:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	613b      	str	r3, [r7, #16]
      break;
 8003186:	e002      	b.n	800318e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003188:	4b05      	ldr	r3, [pc, #20]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800318a:	613b      	str	r3, [r7, #16]
      break;
 800318c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800318e:	693b      	ldr	r3, [r7, #16]
}
 8003190:	4618      	mov	r0, r3
 8003192:	371c      	adds	r7, #28
 8003194:	46bd      	mov	sp, r7
 8003196:	bc80      	pop	{r7}
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40021000 	.word	0x40021000
 80031a0:	007a1200 	.word	0x007a1200
 80031a4:	08007e68 	.word	0x08007e68
 80031a8:	08007e78 	.word	0x08007e78
 80031ac:	003d0900 	.word	0x003d0900

080031b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031b4:	4b02      	ldr	r3, [pc, #8]	@ (80031c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80031b6:	681b      	ldr	r3, [r3, #0]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	20000000 	.word	0x20000000

080031c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031c8:	f7ff fff2 	bl	80031b0 <HAL_RCC_GetHCLKFreq>
 80031cc:	4602      	mov	r2, r0
 80031ce:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	0a1b      	lsrs	r3, r3, #8
 80031d4:	f003 0307 	and.w	r3, r3, #7
 80031d8:	4903      	ldr	r1, [pc, #12]	@ (80031e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031da:	5ccb      	ldrb	r3, [r1, r3]
 80031dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40021000 	.word	0x40021000
 80031e8:	08005f1c 	.word	0x08005f1c

080031ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003220 <RCC_Delay+0x34>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a0a      	ldr	r2, [pc, #40]	@ (8003224 <RCC_Delay+0x38>)
 80031fa:	fba2 2303 	umull	r2, r3, r2, r3
 80031fe:	0a5b      	lsrs	r3, r3, #9
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	fb02 f303 	mul.w	r3, r2, r3
 8003206:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003208:	bf00      	nop
  }
  while (Delay --);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1e5a      	subs	r2, r3, #1
 800320e:	60fa      	str	r2, [r7, #12]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1f9      	bne.n	8003208 <RCC_Delay+0x1c>
}
 8003214:	bf00      	nop
 8003216:	bf00      	nop
 8003218:	3714      	adds	r7, #20
 800321a:	46bd      	mov	sp, r7
 800321c:	bc80      	pop	{r7}
 800321e:	4770      	bx	lr
 8003220:	20000000 	.word	0x20000000
 8003224:	10624dd3 	.word	0x10624dd3

08003228 <__cvt>:
 8003228:	2b00      	cmp	r3, #0
 800322a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800322e:	461d      	mov	r5, r3
 8003230:	bfbb      	ittet	lt
 8003232:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003236:	461d      	movlt	r5, r3
 8003238:	2300      	movge	r3, #0
 800323a:	232d      	movlt	r3, #45	@ 0x2d
 800323c:	b088      	sub	sp, #32
 800323e:	4614      	mov	r4, r2
 8003240:	bfb8      	it	lt
 8003242:	4614      	movlt	r4, r2
 8003244:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003246:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003248:	7013      	strb	r3, [r2, #0]
 800324a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800324c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003250:	f023 0820 	bic.w	r8, r3, #32
 8003254:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003258:	d005      	beq.n	8003266 <__cvt+0x3e>
 800325a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800325e:	d100      	bne.n	8003262 <__cvt+0x3a>
 8003260:	3601      	adds	r6, #1
 8003262:	2302      	movs	r3, #2
 8003264:	e000      	b.n	8003268 <__cvt+0x40>
 8003266:	2303      	movs	r3, #3
 8003268:	aa07      	add	r2, sp, #28
 800326a:	9204      	str	r2, [sp, #16]
 800326c:	aa06      	add	r2, sp, #24
 800326e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003272:	e9cd 3600 	strd	r3, r6, [sp]
 8003276:	4622      	mov	r2, r4
 8003278:	462b      	mov	r3, r5
 800327a:	f000 fe7d 	bl	8003f78 <_dtoa_r>
 800327e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003282:	4607      	mov	r7, r0
 8003284:	d119      	bne.n	80032ba <__cvt+0x92>
 8003286:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003288:	07db      	lsls	r3, r3, #31
 800328a:	d50e      	bpl.n	80032aa <__cvt+0x82>
 800328c:	eb00 0906 	add.w	r9, r0, r6
 8003290:	2200      	movs	r2, #0
 8003292:	2300      	movs	r3, #0
 8003294:	4620      	mov	r0, r4
 8003296:	4629      	mov	r1, r5
 8003298:	f7fd fb96 	bl	80009c8 <__aeabi_dcmpeq>
 800329c:	b108      	cbz	r0, 80032a2 <__cvt+0x7a>
 800329e:	f8cd 901c 	str.w	r9, [sp, #28]
 80032a2:	2230      	movs	r2, #48	@ 0x30
 80032a4:	9b07      	ldr	r3, [sp, #28]
 80032a6:	454b      	cmp	r3, r9
 80032a8:	d31e      	bcc.n	80032e8 <__cvt+0xc0>
 80032aa:	4638      	mov	r0, r7
 80032ac:	9b07      	ldr	r3, [sp, #28]
 80032ae:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80032b0:	1bdb      	subs	r3, r3, r7
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	b008      	add	sp, #32
 80032b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032ba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80032be:	eb00 0906 	add.w	r9, r0, r6
 80032c2:	d1e5      	bne.n	8003290 <__cvt+0x68>
 80032c4:	7803      	ldrb	r3, [r0, #0]
 80032c6:	2b30      	cmp	r3, #48	@ 0x30
 80032c8:	d10a      	bne.n	80032e0 <__cvt+0xb8>
 80032ca:	2200      	movs	r2, #0
 80032cc:	2300      	movs	r3, #0
 80032ce:	4620      	mov	r0, r4
 80032d0:	4629      	mov	r1, r5
 80032d2:	f7fd fb79 	bl	80009c8 <__aeabi_dcmpeq>
 80032d6:	b918      	cbnz	r0, 80032e0 <__cvt+0xb8>
 80032d8:	f1c6 0601 	rsb	r6, r6, #1
 80032dc:	f8ca 6000 	str.w	r6, [sl]
 80032e0:	f8da 3000 	ldr.w	r3, [sl]
 80032e4:	4499      	add	r9, r3
 80032e6:	e7d3      	b.n	8003290 <__cvt+0x68>
 80032e8:	1c59      	adds	r1, r3, #1
 80032ea:	9107      	str	r1, [sp, #28]
 80032ec:	701a      	strb	r2, [r3, #0]
 80032ee:	e7d9      	b.n	80032a4 <__cvt+0x7c>

080032f0 <__exponent>:
 80032f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032f2:	2900      	cmp	r1, #0
 80032f4:	bfb6      	itet	lt
 80032f6:	232d      	movlt	r3, #45	@ 0x2d
 80032f8:	232b      	movge	r3, #43	@ 0x2b
 80032fa:	4249      	neglt	r1, r1
 80032fc:	2909      	cmp	r1, #9
 80032fe:	7002      	strb	r2, [r0, #0]
 8003300:	7043      	strb	r3, [r0, #1]
 8003302:	dd29      	ble.n	8003358 <__exponent+0x68>
 8003304:	f10d 0307 	add.w	r3, sp, #7
 8003308:	461d      	mov	r5, r3
 800330a:	270a      	movs	r7, #10
 800330c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003310:	461a      	mov	r2, r3
 8003312:	fb07 1416 	mls	r4, r7, r6, r1
 8003316:	3430      	adds	r4, #48	@ 0x30
 8003318:	f802 4c01 	strb.w	r4, [r2, #-1]
 800331c:	460c      	mov	r4, r1
 800331e:	2c63      	cmp	r4, #99	@ 0x63
 8003320:	4631      	mov	r1, r6
 8003322:	f103 33ff 	add.w	r3, r3, #4294967295
 8003326:	dcf1      	bgt.n	800330c <__exponent+0x1c>
 8003328:	3130      	adds	r1, #48	@ 0x30
 800332a:	1e94      	subs	r4, r2, #2
 800332c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003330:	4623      	mov	r3, r4
 8003332:	1c41      	adds	r1, r0, #1
 8003334:	42ab      	cmp	r3, r5
 8003336:	d30a      	bcc.n	800334e <__exponent+0x5e>
 8003338:	f10d 0309 	add.w	r3, sp, #9
 800333c:	1a9b      	subs	r3, r3, r2
 800333e:	42ac      	cmp	r4, r5
 8003340:	bf88      	it	hi
 8003342:	2300      	movhi	r3, #0
 8003344:	3302      	adds	r3, #2
 8003346:	4403      	add	r3, r0
 8003348:	1a18      	subs	r0, r3, r0
 800334a:	b003      	add	sp, #12
 800334c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800334e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003352:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003356:	e7ed      	b.n	8003334 <__exponent+0x44>
 8003358:	2330      	movs	r3, #48	@ 0x30
 800335a:	3130      	adds	r1, #48	@ 0x30
 800335c:	7083      	strb	r3, [r0, #2]
 800335e:	70c1      	strb	r1, [r0, #3]
 8003360:	1d03      	adds	r3, r0, #4
 8003362:	e7f1      	b.n	8003348 <__exponent+0x58>

08003364 <_printf_float>:
 8003364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003368:	b091      	sub	sp, #68	@ 0x44
 800336a:	460c      	mov	r4, r1
 800336c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003370:	4616      	mov	r6, r2
 8003372:	461f      	mov	r7, r3
 8003374:	4605      	mov	r5, r0
 8003376:	f000 fce1 	bl	8003d3c <_localeconv_r>
 800337a:	6803      	ldr	r3, [r0, #0]
 800337c:	4618      	mov	r0, r3
 800337e:	9308      	str	r3, [sp, #32]
 8003380:	f7fc fef6 	bl	8000170 <strlen>
 8003384:	2300      	movs	r3, #0
 8003386:	930e      	str	r3, [sp, #56]	@ 0x38
 8003388:	f8d8 3000 	ldr.w	r3, [r8]
 800338c:	9009      	str	r0, [sp, #36]	@ 0x24
 800338e:	3307      	adds	r3, #7
 8003390:	f023 0307 	bic.w	r3, r3, #7
 8003394:	f103 0208 	add.w	r2, r3, #8
 8003398:	f894 a018 	ldrb.w	sl, [r4, #24]
 800339c:	f8d4 b000 	ldr.w	fp, [r4]
 80033a0:	f8c8 2000 	str.w	r2, [r8]
 80033a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80033a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80033ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80033ae:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80033b2:	f04f 32ff 	mov.w	r2, #4294967295
 80033b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80033ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80033be:	4b9c      	ldr	r3, [pc, #624]	@ (8003630 <_printf_float+0x2cc>)
 80033c0:	f7fd fb34 	bl	8000a2c <__aeabi_dcmpun>
 80033c4:	bb70      	cbnz	r0, 8003424 <_printf_float+0xc0>
 80033c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80033ca:	f04f 32ff 	mov.w	r2, #4294967295
 80033ce:	4b98      	ldr	r3, [pc, #608]	@ (8003630 <_printf_float+0x2cc>)
 80033d0:	f7fd fb0e 	bl	80009f0 <__aeabi_dcmple>
 80033d4:	bb30      	cbnz	r0, 8003424 <_printf_float+0xc0>
 80033d6:	2200      	movs	r2, #0
 80033d8:	2300      	movs	r3, #0
 80033da:	4640      	mov	r0, r8
 80033dc:	4649      	mov	r1, r9
 80033de:	f7fd fafd 	bl	80009dc <__aeabi_dcmplt>
 80033e2:	b110      	cbz	r0, 80033ea <_printf_float+0x86>
 80033e4:	232d      	movs	r3, #45	@ 0x2d
 80033e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033ea:	4a92      	ldr	r2, [pc, #584]	@ (8003634 <_printf_float+0x2d0>)
 80033ec:	4b92      	ldr	r3, [pc, #584]	@ (8003638 <_printf_float+0x2d4>)
 80033ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80033f2:	bf8c      	ite	hi
 80033f4:	4690      	movhi	r8, r2
 80033f6:	4698      	movls	r8, r3
 80033f8:	2303      	movs	r3, #3
 80033fa:	f04f 0900 	mov.w	r9, #0
 80033fe:	6123      	str	r3, [r4, #16]
 8003400:	f02b 0304 	bic.w	r3, fp, #4
 8003404:	6023      	str	r3, [r4, #0]
 8003406:	4633      	mov	r3, r6
 8003408:	4621      	mov	r1, r4
 800340a:	4628      	mov	r0, r5
 800340c:	9700      	str	r7, [sp, #0]
 800340e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003410:	f000 f9d4 	bl	80037bc <_printf_common>
 8003414:	3001      	adds	r0, #1
 8003416:	f040 8090 	bne.w	800353a <_printf_float+0x1d6>
 800341a:	f04f 30ff 	mov.w	r0, #4294967295
 800341e:	b011      	add	sp, #68	@ 0x44
 8003420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003424:	4642      	mov	r2, r8
 8003426:	464b      	mov	r3, r9
 8003428:	4640      	mov	r0, r8
 800342a:	4649      	mov	r1, r9
 800342c:	f7fd fafe 	bl	8000a2c <__aeabi_dcmpun>
 8003430:	b148      	cbz	r0, 8003446 <_printf_float+0xe2>
 8003432:	464b      	mov	r3, r9
 8003434:	2b00      	cmp	r3, #0
 8003436:	bfb8      	it	lt
 8003438:	232d      	movlt	r3, #45	@ 0x2d
 800343a:	4a80      	ldr	r2, [pc, #512]	@ (800363c <_printf_float+0x2d8>)
 800343c:	bfb8      	it	lt
 800343e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003442:	4b7f      	ldr	r3, [pc, #508]	@ (8003640 <_printf_float+0x2dc>)
 8003444:	e7d3      	b.n	80033ee <_printf_float+0x8a>
 8003446:	6863      	ldr	r3, [r4, #4]
 8003448:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	d13f      	bne.n	80034d0 <_printf_float+0x16c>
 8003450:	2306      	movs	r3, #6
 8003452:	6063      	str	r3, [r4, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800345a:	6023      	str	r3, [r4, #0]
 800345c:	9206      	str	r2, [sp, #24]
 800345e:	aa0e      	add	r2, sp, #56	@ 0x38
 8003460:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003464:	aa0d      	add	r2, sp, #52	@ 0x34
 8003466:	9203      	str	r2, [sp, #12]
 8003468:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800346c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003470:	6863      	ldr	r3, [r4, #4]
 8003472:	4642      	mov	r2, r8
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	4628      	mov	r0, r5
 8003478:	464b      	mov	r3, r9
 800347a:	910a      	str	r1, [sp, #40]	@ 0x28
 800347c:	f7ff fed4 	bl	8003228 <__cvt>
 8003480:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003482:	4680      	mov	r8, r0
 8003484:	2947      	cmp	r1, #71	@ 0x47
 8003486:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003488:	d128      	bne.n	80034dc <_printf_float+0x178>
 800348a:	1cc8      	adds	r0, r1, #3
 800348c:	db02      	blt.n	8003494 <_printf_float+0x130>
 800348e:	6863      	ldr	r3, [r4, #4]
 8003490:	4299      	cmp	r1, r3
 8003492:	dd40      	ble.n	8003516 <_printf_float+0x1b2>
 8003494:	f1aa 0a02 	sub.w	sl, sl, #2
 8003498:	fa5f fa8a 	uxtb.w	sl, sl
 800349c:	4652      	mov	r2, sl
 800349e:	3901      	subs	r1, #1
 80034a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80034a4:	910d      	str	r1, [sp, #52]	@ 0x34
 80034a6:	f7ff ff23 	bl	80032f0 <__exponent>
 80034aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80034ac:	4681      	mov	r9, r0
 80034ae:	1813      	adds	r3, r2, r0
 80034b0:	2a01      	cmp	r2, #1
 80034b2:	6123      	str	r3, [r4, #16]
 80034b4:	dc02      	bgt.n	80034bc <_printf_float+0x158>
 80034b6:	6822      	ldr	r2, [r4, #0]
 80034b8:	07d2      	lsls	r2, r2, #31
 80034ba:	d501      	bpl.n	80034c0 <_printf_float+0x15c>
 80034bc:	3301      	adds	r3, #1
 80034be:	6123      	str	r3, [r4, #16]
 80034c0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d09e      	beq.n	8003406 <_printf_float+0xa2>
 80034c8:	232d      	movs	r3, #45	@ 0x2d
 80034ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034ce:	e79a      	b.n	8003406 <_printf_float+0xa2>
 80034d0:	2947      	cmp	r1, #71	@ 0x47
 80034d2:	d1bf      	bne.n	8003454 <_printf_float+0xf0>
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d1bd      	bne.n	8003454 <_printf_float+0xf0>
 80034d8:	2301      	movs	r3, #1
 80034da:	e7ba      	b.n	8003452 <_printf_float+0xee>
 80034dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80034e0:	d9dc      	bls.n	800349c <_printf_float+0x138>
 80034e2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80034e6:	d118      	bne.n	800351a <_printf_float+0x1b6>
 80034e8:	2900      	cmp	r1, #0
 80034ea:	6863      	ldr	r3, [r4, #4]
 80034ec:	dd0b      	ble.n	8003506 <_printf_float+0x1a2>
 80034ee:	6121      	str	r1, [r4, #16]
 80034f0:	b913      	cbnz	r3, 80034f8 <_printf_float+0x194>
 80034f2:	6822      	ldr	r2, [r4, #0]
 80034f4:	07d0      	lsls	r0, r2, #31
 80034f6:	d502      	bpl.n	80034fe <_printf_float+0x19a>
 80034f8:	3301      	adds	r3, #1
 80034fa:	440b      	add	r3, r1
 80034fc:	6123      	str	r3, [r4, #16]
 80034fe:	f04f 0900 	mov.w	r9, #0
 8003502:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003504:	e7dc      	b.n	80034c0 <_printf_float+0x15c>
 8003506:	b913      	cbnz	r3, 800350e <_printf_float+0x1aa>
 8003508:	6822      	ldr	r2, [r4, #0]
 800350a:	07d2      	lsls	r2, r2, #31
 800350c:	d501      	bpl.n	8003512 <_printf_float+0x1ae>
 800350e:	3302      	adds	r3, #2
 8003510:	e7f4      	b.n	80034fc <_printf_float+0x198>
 8003512:	2301      	movs	r3, #1
 8003514:	e7f2      	b.n	80034fc <_printf_float+0x198>
 8003516:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800351a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800351c:	4299      	cmp	r1, r3
 800351e:	db05      	blt.n	800352c <_printf_float+0x1c8>
 8003520:	6823      	ldr	r3, [r4, #0]
 8003522:	6121      	str	r1, [r4, #16]
 8003524:	07d8      	lsls	r0, r3, #31
 8003526:	d5ea      	bpl.n	80034fe <_printf_float+0x19a>
 8003528:	1c4b      	adds	r3, r1, #1
 800352a:	e7e7      	b.n	80034fc <_printf_float+0x198>
 800352c:	2900      	cmp	r1, #0
 800352e:	bfcc      	ite	gt
 8003530:	2201      	movgt	r2, #1
 8003532:	f1c1 0202 	rsble	r2, r1, #2
 8003536:	4413      	add	r3, r2
 8003538:	e7e0      	b.n	80034fc <_printf_float+0x198>
 800353a:	6823      	ldr	r3, [r4, #0]
 800353c:	055a      	lsls	r2, r3, #21
 800353e:	d407      	bmi.n	8003550 <_printf_float+0x1ec>
 8003540:	6923      	ldr	r3, [r4, #16]
 8003542:	4642      	mov	r2, r8
 8003544:	4631      	mov	r1, r6
 8003546:	4628      	mov	r0, r5
 8003548:	47b8      	blx	r7
 800354a:	3001      	adds	r0, #1
 800354c:	d12b      	bne.n	80035a6 <_printf_float+0x242>
 800354e:	e764      	b.n	800341a <_printf_float+0xb6>
 8003550:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003554:	f240 80dc 	bls.w	8003710 <_printf_float+0x3ac>
 8003558:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800355c:	2200      	movs	r2, #0
 800355e:	2300      	movs	r3, #0
 8003560:	f7fd fa32 	bl	80009c8 <__aeabi_dcmpeq>
 8003564:	2800      	cmp	r0, #0
 8003566:	d033      	beq.n	80035d0 <_printf_float+0x26c>
 8003568:	2301      	movs	r3, #1
 800356a:	4631      	mov	r1, r6
 800356c:	4628      	mov	r0, r5
 800356e:	4a35      	ldr	r2, [pc, #212]	@ (8003644 <_printf_float+0x2e0>)
 8003570:	47b8      	blx	r7
 8003572:	3001      	adds	r0, #1
 8003574:	f43f af51 	beq.w	800341a <_printf_float+0xb6>
 8003578:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800357c:	4543      	cmp	r3, r8
 800357e:	db02      	blt.n	8003586 <_printf_float+0x222>
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	07d8      	lsls	r0, r3, #31
 8003584:	d50f      	bpl.n	80035a6 <_printf_float+0x242>
 8003586:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800358a:	4631      	mov	r1, r6
 800358c:	4628      	mov	r0, r5
 800358e:	47b8      	blx	r7
 8003590:	3001      	adds	r0, #1
 8003592:	f43f af42 	beq.w	800341a <_printf_float+0xb6>
 8003596:	f04f 0900 	mov.w	r9, #0
 800359a:	f108 38ff 	add.w	r8, r8, #4294967295
 800359e:	f104 0a1a 	add.w	sl, r4, #26
 80035a2:	45c8      	cmp	r8, r9
 80035a4:	dc09      	bgt.n	80035ba <_printf_float+0x256>
 80035a6:	6823      	ldr	r3, [r4, #0]
 80035a8:	079b      	lsls	r3, r3, #30
 80035aa:	f100 8102 	bmi.w	80037b2 <_printf_float+0x44e>
 80035ae:	68e0      	ldr	r0, [r4, #12]
 80035b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80035b2:	4298      	cmp	r0, r3
 80035b4:	bfb8      	it	lt
 80035b6:	4618      	movlt	r0, r3
 80035b8:	e731      	b.n	800341e <_printf_float+0xba>
 80035ba:	2301      	movs	r3, #1
 80035bc:	4652      	mov	r2, sl
 80035be:	4631      	mov	r1, r6
 80035c0:	4628      	mov	r0, r5
 80035c2:	47b8      	blx	r7
 80035c4:	3001      	adds	r0, #1
 80035c6:	f43f af28 	beq.w	800341a <_printf_float+0xb6>
 80035ca:	f109 0901 	add.w	r9, r9, #1
 80035ce:	e7e8      	b.n	80035a2 <_printf_float+0x23e>
 80035d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	dc38      	bgt.n	8003648 <_printf_float+0x2e4>
 80035d6:	2301      	movs	r3, #1
 80035d8:	4631      	mov	r1, r6
 80035da:	4628      	mov	r0, r5
 80035dc:	4a19      	ldr	r2, [pc, #100]	@ (8003644 <_printf_float+0x2e0>)
 80035de:	47b8      	blx	r7
 80035e0:	3001      	adds	r0, #1
 80035e2:	f43f af1a 	beq.w	800341a <_printf_float+0xb6>
 80035e6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80035ea:	ea59 0303 	orrs.w	r3, r9, r3
 80035ee:	d102      	bne.n	80035f6 <_printf_float+0x292>
 80035f0:	6823      	ldr	r3, [r4, #0]
 80035f2:	07d9      	lsls	r1, r3, #31
 80035f4:	d5d7      	bpl.n	80035a6 <_printf_float+0x242>
 80035f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80035fa:	4631      	mov	r1, r6
 80035fc:	4628      	mov	r0, r5
 80035fe:	47b8      	blx	r7
 8003600:	3001      	adds	r0, #1
 8003602:	f43f af0a 	beq.w	800341a <_printf_float+0xb6>
 8003606:	f04f 0a00 	mov.w	sl, #0
 800360a:	f104 0b1a 	add.w	fp, r4, #26
 800360e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003610:	425b      	negs	r3, r3
 8003612:	4553      	cmp	r3, sl
 8003614:	dc01      	bgt.n	800361a <_printf_float+0x2b6>
 8003616:	464b      	mov	r3, r9
 8003618:	e793      	b.n	8003542 <_printf_float+0x1de>
 800361a:	2301      	movs	r3, #1
 800361c:	465a      	mov	r2, fp
 800361e:	4631      	mov	r1, r6
 8003620:	4628      	mov	r0, r5
 8003622:	47b8      	blx	r7
 8003624:	3001      	adds	r0, #1
 8003626:	f43f aef8 	beq.w	800341a <_printf_float+0xb6>
 800362a:	f10a 0a01 	add.w	sl, sl, #1
 800362e:	e7ee      	b.n	800360e <_printf_float+0x2aa>
 8003630:	7fefffff 	.word	0x7fefffff
 8003634:	08007e7e 	.word	0x08007e7e
 8003638:	08007e7a 	.word	0x08007e7a
 800363c:	08007e86 	.word	0x08007e86
 8003640:	08007e82 	.word	0x08007e82
 8003644:	08007e8a 	.word	0x08007e8a
 8003648:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800364a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800364e:	4553      	cmp	r3, sl
 8003650:	bfa8      	it	ge
 8003652:	4653      	movge	r3, sl
 8003654:	2b00      	cmp	r3, #0
 8003656:	4699      	mov	r9, r3
 8003658:	dc36      	bgt.n	80036c8 <_printf_float+0x364>
 800365a:	f04f 0b00 	mov.w	fp, #0
 800365e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003662:	f104 021a 	add.w	r2, r4, #26
 8003666:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003668:	930a      	str	r3, [sp, #40]	@ 0x28
 800366a:	eba3 0309 	sub.w	r3, r3, r9
 800366e:	455b      	cmp	r3, fp
 8003670:	dc31      	bgt.n	80036d6 <_printf_float+0x372>
 8003672:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003674:	459a      	cmp	sl, r3
 8003676:	dc3a      	bgt.n	80036ee <_printf_float+0x38a>
 8003678:	6823      	ldr	r3, [r4, #0]
 800367a:	07da      	lsls	r2, r3, #31
 800367c:	d437      	bmi.n	80036ee <_printf_float+0x38a>
 800367e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003680:	ebaa 0903 	sub.w	r9, sl, r3
 8003684:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003686:	ebaa 0303 	sub.w	r3, sl, r3
 800368a:	4599      	cmp	r9, r3
 800368c:	bfa8      	it	ge
 800368e:	4699      	movge	r9, r3
 8003690:	f1b9 0f00 	cmp.w	r9, #0
 8003694:	dc33      	bgt.n	80036fe <_printf_float+0x39a>
 8003696:	f04f 0800 	mov.w	r8, #0
 800369a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800369e:	f104 0b1a 	add.w	fp, r4, #26
 80036a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80036a4:	ebaa 0303 	sub.w	r3, sl, r3
 80036a8:	eba3 0309 	sub.w	r3, r3, r9
 80036ac:	4543      	cmp	r3, r8
 80036ae:	f77f af7a 	ble.w	80035a6 <_printf_float+0x242>
 80036b2:	2301      	movs	r3, #1
 80036b4:	465a      	mov	r2, fp
 80036b6:	4631      	mov	r1, r6
 80036b8:	4628      	mov	r0, r5
 80036ba:	47b8      	blx	r7
 80036bc:	3001      	adds	r0, #1
 80036be:	f43f aeac 	beq.w	800341a <_printf_float+0xb6>
 80036c2:	f108 0801 	add.w	r8, r8, #1
 80036c6:	e7ec      	b.n	80036a2 <_printf_float+0x33e>
 80036c8:	4642      	mov	r2, r8
 80036ca:	4631      	mov	r1, r6
 80036cc:	4628      	mov	r0, r5
 80036ce:	47b8      	blx	r7
 80036d0:	3001      	adds	r0, #1
 80036d2:	d1c2      	bne.n	800365a <_printf_float+0x2f6>
 80036d4:	e6a1      	b.n	800341a <_printf_float+0xb6>
 80036d6:	2301      	movs	r3, #1
 80036d8:	4631      	mov	r1, r6
 80036da:	4628      	mov	r0, r5
 80036dc:	920a      	str	r2, [sp, #40]	@ 0x28
 80036de:	47b8      	blx	r7
 80036e0:	3001      	adds	r0, #1
 80036e2:	f43f ae9a 	beq.w	800341a <_printf_float+0xb6>
 80036e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036e8:	f10b 0b01 	add.w	fp, fp, #1
 80036ec:	e7bb      	b.n	8003666 <_printf_float+0x302>
 80036ee:	4631      	mov	r1, r6
 80036f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036f4:	4628      	mov	r0, r5
 80036f6:	47b8      	blx	r7
 80036f8:	3001      	adds	r0, #1
 80036fa:	d1c0      	bne.n	800367e <_printf_float+0x31a>
 80036fc:	e68d      	b.n	800341a <_printf_float+0xb6>
 80036fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003700:	464b      	mov	r3, r9
 8003702:	4631      	mov	r1, r6
 8003704:	4628      	mov	r0, r5
 8003706:	4442      	add	r2, r8
 8003708:	47b8      	blx	r7
 800370a:	3001      	adds	r0, #1
 800370c:	d1c3      	bne.n	8003696 <_printf_float+0x332>
 800370e:	e684      	b.n	800341a <_printf_float+0xb6>
 8003710:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003714:	f1ba 0f01 	cmp.w	sl, #1
 8003718:	dc01      	bgt.n	800371e <_printf_float+0x3ba>
 800371a:	07db      	lsls	r3, r3, #31
 800371c:	d536      	bpl.n	800378c <_printf_float+0x428>
 800371e:	2301      	movs	r3, #1
 8003720:	4642      	mov	r2, r8
 8003722:	4631      	mov	r1, r6
 8003724:	4628      	mov	r0, r5
 8003726:	47b8      	blx	r7
 8003728:	3001      	adds	r0, #1
 800372a:	f43f ae76 	beq.w	800341a <_printf_float+0xb6>
 800372e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003732:	4631      	mov	r1, r6
 8003734:	4628      	mov	r0, r5
 8003736:	47b8      	blx	r7
 8003738:	3001      	adds	r0, #1
 800373a:	f43f ae6e 	beq.w	800341a <_printf_float+0xb6>
 800373e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003742:	2200      	movs	r2, #0
 8003744:	2300      	movs	r3, #0
 8003746:	f10a 3aff 	add.w	sl, sl, #4294967295
 800374a:	f7fd f93d 	bl	80009c8 <__aeabi_dcmpeq>
 800374e:	b9c0      	cbnz	r0, 8003782 <_printf_float+0x41e>
 8003750:	4653      	mov	r3, sl
 8003752:	f108 0201 	add.w	r2, r8, #1
 8003756:	4631      	mov	r1, r6
 8003758:	4628      	mov	r0, r5
 800375a:	47b8      	blx	r7
 800375c:	3001      	adds	r0, #1
 800375e:	d10c      	bne.n	800377a <_printf_float+0x416>
 8003760:	e65b      	b.n	800341a <_printf_float+0xb6>
 8003762:	2301      	movs	r3, #1
 8003764:	465a      	mov	r2, fp
 8003766:	4631      	mov	r1, r6
 8003768:	4628      	mov	r0, r5
 800376a:	47b8      	blx	r7
 800376c:	3001      	adds	r0, #1
 800376e:	f43f ae54 	beq.w	800341a <_printf_float+0xb6>
 8003772:	f108 0801 	add.w	r8, r8, #1
 8003776:	45d0      	cmp	r8, sl
 8003778:	dbf3      	blt.n	8003762 <_printf_float+0x3fe>
 800377a:	464b      	mov	r3, r9
 800377c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003780:	e6e0      	b.n	8003544 <_printf_float+0x1e0>
 8003782:	f04f 0800 	mov.w	r8, #0
 8003786:	f104 0b1a 	add.w	fp, r4, #26
 800378a:	e7f4      	b.n	8003776 <_printf_float+0x412>
 800378c:	2301      	movs	r3, #1
 800378e:	4642      	mov	r2, r8
 8003790:	e7e1      	b.n	8003756 <_printf_float+0x3f2>
 8003792:	2301      	movs	r3, #1
 8003794:	464a      	mov	r2, r9
 8003796:	4631      	mov	r1, r6
 8003798:	4628      	mov	r0, r5
 800379a:	47b8      	blx	r7
 800379c:	3001      	adds	r0, #1
 800379e:	f43f ae3c 	beq.w	800341a <_printf_float+0xb6>
 80037a2:	f108 0801 	add.w	r8, r8, #1
 80037a6:	68e3      	ldr	r3, [r4, #12]
 80037a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80037aa:	1a5b      	subs	r3, r3, r1
 80037ac:	4543      	cmp	r3, r8
 80037ae:	dcf0      	bgt.n	8003792 <_printf_float+0x42e>
 80037b0:	e6fd      	b.n	80035ae <_printf_float+0x24a>
 80037b2:	f04f 0800 	mov.w	r8, #0
 80037b6:	f104 0919 	add.w	r9, r4, #25
 80037ba:	e7f4      	b.n	80037a6 <_printf_float+0x442>

080037bc <_printf_common>:
 80037bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037c0:	4616      	mov	r6, r2
 80037c2:	4698      	mov	r8, r3
 80037c4:	688a      	ldr	r2, [r1, #8]
 80037c6:	690b      	ldr	r3, [r1, #16]
 80037c8:	4607      	mov	r7, r0
 80037ca:	4293      	cmp	r3, r2
 80037cc:	bfb8      	it	lt
 80037ce:	4613      	movlt	r3, r2
 80037d0:	6033      	str	r3, [r6, #0]
 80037d2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037d6:	460c      	mov	r4, r1
 80037d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037dc:	b10a      	cbz	r2, 80037e2 <_printf_common+0x26>
 80037de:	3301      	adds	r3, #1
 80037e0:	6033      	str	r3, [r6, #0]
 80037e2:	6823      	ldr	r3, [r4, #0]
 80037e4:	0699      	lsls	r1, r3, #26
 80037e6:	bf42      	ittt	mi
 80037e8:	6833      	ldrmi	r3, [r6, #0]
 80037ea:	3302      	addmi	r3, #2
 80037ec:	6033      	strmi	r3, [r6, #0]
 80037ee:	6825      	ldr	r5, [r4, #0]
 80037f0:	f015 0506 	ands.w	r5, r5, #6
 80037f4:	d106      	bne.n	8003804 <_printf_common+0x48>
 80037f6:	f104 0a19 	add.w	sl, r4, #25
 80037fa:	68e3      	ldr	r3, [r4, #12]
 80037fc:	6832      	ldr	r2, [r6, #0]
 80037fe:	1a9b      	subs	r3, r3, r2
 8003800:	42ab      	cmp	r3, r5
 8003802:	dc2b      	bgt.n	800385c <_printf_common+0xa0>
 8003804:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003808:	6822      	ldr	r2, [r4, #0]
 800380a:	3b00      	subs	r3, #0
 800380c:	bf18      	it	ne
 800380e:	2301      	movne	r3, #1
 8003810:	0692      	lsls	r2, r2, #26
 8003812:	d430      	bmi.n	8003876 <_printf_common+0xba>
 8003814:	4641      	mov	r1, r8
 8003816:	4638      	mov	r0, r7
 8003818:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800381c:	47c8      	blx	r9
 800381e:	3001      	adds	r0, #1
 8003820:	d023      	beq.n	800386a <_printf_common+0xae>
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	6922      	ldr	r2, [r4, #16]
 8003826:	f003 0306 	and.w	r3, r3, #6
 800382a:	2b04      	cmp	r3, #4
 800382c:	bf14      	ite	ne
 800382e:	2500      	movne	r5, #0
 8003830:	6833      	ldreq	r3, [r6, #0]
 8003832:	f04f 0600 	mov.w	r6, #0
 8003836:	bf08      	it	eq
 8003838:	68e5      	ldreq	r5, [r4, #12]
 800383a:	f104 041a 	add.w	r4, r4, #26
 800383e:	bf08      	it	eq
 8003840:	1aed      	subeq	r5, r5, r3
 8003842:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003846:	bf08      	it	eq
 8003848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800384c:	4293      	cmp	r3, r2
 800384e:	bfc4      	itt	gt
 8003850:	1a9b      	subgt	r3, r3, r2
 8003852:	18ed      	addgt	r5, r5, r3
 8003854:	42b5      	cmp	r5, r6
 8003856:	d11a      	bne.n	800388e <_printf_common+0xd2>
 8003858:	2000      	movs	r0, #0
 800385a:	e008      	b.n	800386e <_printf_common+0xb2>
 800385c:	2301      	movs	r3, #1
 800385e:	4652      	mov	r2, sl
 8003860:	4641      	mov	r1, r8
 8003862:	4638      	mov	r0, r7
 8003864:	47c8      	blx	r9
 8003866:	3001      	adds	r0, #1
 8003868:	d103      	bne.n	8003872 <_printf_common+0xb6>
 800386a:	f04f 30ff 	mov.w	r0, #4294967295
 800386e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003872:	3501      	adds	r5, #1
 8003874:	e7c1      	b.n	80037fa <_printf_common+0x3e>
 8003876:	2030      	movs	r0, #48	@ 0x30
 8003878:	18e1      	adds	r1, r4, r3
 800387a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003884:	4422      	add	r2, r4
 8003886:	3302      	adds	r3, #2
 8003888:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800388c:	e7c2      	b.n	8003814 <_printf_common+0x58>
 800388e:	2301      	movs	r3, #1
 8003890:	4622      	mov	r2, r4
 8003892:	4641      	mov	r1, r8
 8003894:	4638      	mov	r0, r7
 8003896:	47c8      	blx	r9
 8003898:	3001      	adds	r0, #1
 800389a:	d0e6      	beq.n	800386a <_printf_common+0xae>
 800389c:	3601      	adds	r6, #1
 800389e:	e7d9      	b.n	8003854 <_printf_common+0x98>

080038a0 <_printf_i>:
 80038a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038a4:	7e0f      	ldrb	r7, [r1, #24]
 80038a6:	4691      	mov	r9, r2
 80038a8:	2f78      	cmp	r7, #120	@ 0x78
 80038aa:	4680      	mov	r8, r0
 80038ac:	460c      	mov	r4, r1
 80038ae:	469a      	mov	sl, r3
 80038b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038b6:	d807      	bhi.n	80038c8 <_printf_i+0x28>
 80038b8:	2f62      	cmp	r7, #98	@ 0x62
 80038ba:	d80a      	bhi.n	80038d2 <_printf_i+0x32>
 80038bc:	2f00      	cmp	r7, #0
 80038be:	f000 80d1 	beq.w	8003a64 <_printf_i+0x1c4>
 80038c2:	2f58      	cmp	r7, #88	@ 0x58
 80038c4:	f000 80b8 	beq.w	8003a38 <_printf_i+0x198>
 80038c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038d0:	e03a      	b.n	8003948 <_printf_i+0xa8>
 80038d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038d6:	2b15      	cmp	r3, #21
 80038d8:	d8f6      	bhi.n	80038c8 <_printf_i+0x28>
 80038da:	a101      	add	r1, pc, #4	@ (adr r1, 80038e0 <_printf_i+0x40>)
 80038dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038e0:	08003939 	.word	0x08003939
 80038e4:	0800394d 	.word	0x0800394d
 80038e8:	080038c9 	.word	0x080038c9
 80038ec:	080038c9 	.word	0x080038c9
 80038f0:	080038c9 	.word	0x080038c9
 80038f4:	080038c9 	.word	0x080038c9
 80038f8:	0800394d 	.word	0x0800394d
 80038fc:	080038c9 	.word	0x080038c9
 8003900:	080038c9 	.word	0x080038c9
 8003904:	080038c9 	.word	0x080038c9
 8003908:	080038c9 	.word	0x080038c9
 800390c:	08003a4b 	.word	0x08003a4b
 8003910:	08003977 	.word	0x08003977
 8003914:	08003a05 	.word	0x08003a05
 8003918:	080038c9 	.word	0x080038c9
 800391c:	080038c9 	.word	0x080038c9
 8003920:	08003a6d 	.word	0x08003a6d
 8003924:	080038c9 	.word	0x080038c9
 8003928:	08003977 	.word	0x08003977
 800392c:	080038c9 	.word	0x080038c9
 8003930:	080038c9 	.word	0x080038c9
 8003934:	08003a0d 	.word	0x08003a0d
 8003938:	6833      	ldr	r3, [r6, #0]
 800393a:	1d1a      	adds	r2, r3, #4
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6032      	str	r2, [r6, #0]
 8003940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003944:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003948:	2301      	movs	r3, #1
 800394a:	e09c      	b.n	8003a86 <_printf_i+0x1e6>
 800394c:	6833      	ldr	r3, [r6, #0]
 800394e:	6820      	ldr	r0, [r4, #0]
 8003950:	1d19      	adds	r1, r3, #4
 8003952:	6031      	str	r1, [r6, #0]
 8003954:	0606      	lsls	r6, r0, #24
 8003956:	d501      	bpl.n	800395c <_printf_i+0xbc>
 8003958:	681d      	ldr	r5, [r3, #0]
 800395a:	e003      	b.n	8003964 <_printf_i+0xc4>
 800395c:	0645      	lsls	r5, r0, #25
 800395e:	d5fb      	bpl.n	8003958 <_printf_i+0xb8>
 8003960:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003964:	2d00      	cmp	r5, #0
 8003966:	da03      	bge.n	8003970 <_printf_i+0xd0>
 8003968:	232d      	movs	r3, #45	@ 0x2d
 800396a:	426d      	negs	r5, r5
 800396c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003970:	230a      	movs	r3, #10
 8003972:	4858      	ldr	r0, [pc, #352]	@ (8003ad4 <_printf_i+0x234>)
 8003974:	e011      	b.n	800399a <_printf_i+0xfa>
 8003976:	6821      	ldr	r1, [r4, #0]
 8003978:	6833      	ldr	r3, [r6, #0]
 800397a:	0608      	lsls	r0, r1, #24
 800397c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003980:	d402      	bmi.n	8003988 <_printf_i+0xe8>
 8003982:	0649      	lsls	r1, r1, #25
 8003984:	bf48      	it	mi
 8003986:	b2ad      	uxthmi	r5, r5
 8003988:	2f6f      	cmp	r7, #111	@ 0x6f
 800398a:	6033      	str	r3, [r6, #0]
 800398c:	bf14      	ite	ne
 800398e:	230a      	movne	r3, #10
 8003990:	2308      	moveq	r3, #8
 8003992:	4850      	ldr	r0, [pc, #320]	@ (8003ad4 <_printf_i+0x234>)
 8003994:	2100      	movs	r1, #0
 8003996:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800399a:	6866      	ldr	r6, [r4, #4]
 800399c:	2e00      	cmp	r6, #0
 800399e:	60a6      	str	r6, [r4, #8]
 80039a0:	db05      	blt.n	80039ae <_printf_i+0x10e>
 80039a2:	6821      	ldr	r1, [r4, #0]
 80039a4:	432e      	orrs	r6, r5
 80039a6:	f021 0104 	bic.w	r1, r1, #4
 80039aa:	6021      	str	r1, [r4, #0]
 80039ac:	d04b      	beq.n	8003a46 <_printf_i+0x1a6>
 80039ae:	4616      	mov	r6, r2
 80039b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80039b4:	fb03 5711 	mls	r7, r3, r1, r5
 80039b8:	5dc7      	ldrb	r7, [r0, r7]
 80039ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039be:	462f      	mov	r7, r5
 80039c0:	42bb      	cmp	r3, r7
 80039c2:	460d      	mov	r5, r1
 80039c4:	d9f4      	bls.n	80039b0 <_printf_i+0x110>
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d10b      	bne.n	80039e2 <_printf_i+0x142>
 80039ca:	6823      	ldr	r3, [r4, #0]
 80039cc:	07df      	lsls	r7, r3, #31
 80039ce:	d508      	bpl.n	80039e2 <_printf_i+0x142>
 80039d0:	6923      	ldr	r3, [r4, #16]
 80039d2:	6861      	ldr	r1, [r4, #4]
 80039d4:	4299      	cmp	r1, r3
 80039d6:	bfde      	ittt	le
 80039d8:	2330      	movle	r3, #48	@ 0x30
 80039da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039e2:	1b92      	subs	r2, r2, r6
 80039e4:	6122      	str	r2, [r4, #16]
 80039e6:	464b      	mov	r3, r9
 80039e8:	4621      	mov	r1, r4
 80039ea:	4640      	mov	r0, r8
 80039ec:	f8cd a000 	str.w	sl, [sp]
 80039f0:	aa03      	add	r2, sp, #12
 80039f2:	f7ff fee3 	bl	80037bc <_printf_common>
 80039f6:	3001      	adds	r0, #1
 80039f8:	d14a      	bne.n	8003a90 <_printf_i+0x1f0>
 80039fa:	f04f 30ff 	mov.w	r0, #4294967295
 80039fe:	b004      	add	sp, #16
 8003a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a04:	6823      	ldr	r3, [r4, #0]
 8003a06:	f043 0320 	orr.w	r3, r3, #32
 8003a0a:	6023      	str	r3, [r4, #0]
 8003a0c:	2778      	movs	r7, #120	@ 0x78
 8003a0e:	4832      	ldr	r0, [pc, #200]	@ (8003ad8 <_printf_i+0x238>)
 8003a10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	6831      	ldr	r1, [r6, #0]
 8003a18:	061f      	lsls	r7, r3, #24
 8003a1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a1e:	d402      	bmi.n	8003a26 <_printf_i+0x186>
 8003a20:	065f      	lsls	r7, r3, #25
 8003a22:	bf48      	it	mi
 8003a24:	b2ad      	uxthmi	r5, r5
 8003a26:	6031      	str	r1, [r6, #0]
 8003a28:	07d9      	lsls	r1, r3, #31
 8003a2a:	bf44      	itt	mi
 8003a2c:	f043 0320 	orrmi.w	r3, r3, #32
 8003a30:	6023      	strmi	r3, [r4, #0]
 8003a32:	b11d      	cbz	r5, 8003a3c <_printf_i+0x19c>
 8003a34:	2310      	movs	r3, #16
 8003a36:	e7ad      	b.n	8003994 <_printf_i+0xf4>
 8003a38:	4826      	ldr	r0, [pc, #152]	@ (8003ad4 <_printf_i+0x234>)
 8003a3a:	e7e9      	b.n	8003a10 <_printf_i+0x170>
 8003a3c:	6823      	ldr	r3, [r4, #0]
 8003a3e:	f023 0320 	bic.w	r3, r3, #32
 8003a42:	6023      	str	r3, [r4, #0]
 8003a44:	e7f6      	b.n	8003a34 <_printf_i+0x194>
 8003a46:	4616      	mov	r6, r2
 8003a48:	e7bd      	b.n	80039c6 <_printf_i+0x126>
 8003a4a:	6833      	ldr	r3, [r6, #0]
 8003a4c:	6825      	ldr	r5, [r4, #0]
 8003a4e:	1d18      	adds	r0, r3, #4
 8003a50:	6961      	ldr	r1, [r4, #20]
 8003a52:	6030      	str	r0, [r6, #0]
 8003a54:	062e      	lsls	r6, r5, #24
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	d501      	bpl.n	8003a5e <_printf_i+0x1be>
 8003a5a:	6019      	str	r1, [r3, #0]
 8003a5c:	e002      	b.n	8003a64 <_printf_i+0x1c4>
 8003a5e:	0668      	lsls	r0, r5, #25
 8003a60:	d5fb      	bpl.n	8003a5a <_printf_i+0x1ba>
 8003a62:	8019      	strh	r1, [r3, #0]
 8003a64:	2300      	movs	r3, #0
 8003a66:	4616      	mov	r6, r2
 8003a68:	6123      	str	r3, [r4, #16]
 8003a6a:	e7bc      	b.n	80039e6 <_printf_i+0x146>
 8003a6c:	6833      	ldr	r3, [r6, #0]
 8003a6e:	2100      	movs	r1, #0
 8003a70:	1d1a      	adds	r2, r3, #4
 8003a72:	6032      	str	r2, [r6, #0]
 8003a74:	681e      	ldr	r6, [r3, #0]
 8003a76:	6862      	ldr	r2, [r4, #4]
 8003a78:	4630      	mov	r0, r6
 8003a7a:	f000 f9d6 	bl	8003e2a <memchr>
 8003a7e:	b108      	cbz	r0, 8003a84 <_printf_i+0x1e4>
 8003a80:	1b80      	subs	r0, r0, r6
 8003a82:	6060      	str	r0, [r4, #4]
 8003a84:	6863      	ldr	r3, [r4, #4]
 8003a86:	6123      	str	r3, [r4, #16]
 8003a88:	2300      	movs	r3, #0
 8003a8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a8e:	e7aa      	b.n	80039e6 <_printf_i+0x146>
 8003a90:	4632      	mov	r2, r6
 8003a92:	4649      	mov	r1, r9
 8003a94:	4640      	mov	r0, r8
 8003a96:	6923      	ldr	r3, [r4, #16]
 8003a98:	47d0      	blx	sl
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	d0ad      	beq.n	80039fa <_printf_i+0x15a>
 8003a9e:	6823      	ldr	r3, [r4, #0]
 8003aa0:	079b      	lsls	r3, r3, #30
 8003aa2:	d413      	bmi.n	8003acc <_printf_i+0x22c>
 8003aa4:	68e0      	ldr	r0, [r4, #12]
 8003aa6:	9b03      	ldr	r3, [sp, #12]
 8003aa8:	4298      	cmp	r0, r3
 8003aaa:	bfb8      	it	lt
 8003aac:	4618      	movlt	r0, r3
 8003aae:	e7a6      	b.n	80039fe <_printf_i+0x15e>
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	4632      	mov	r2, r6
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	4640      	mov	r0, r8
 8003ab8:	47d0      	blx	sl
 8003aba:	3001      	adds	r0, #1
 8003abc:	d09d      	beq.n	80039fa <_printf_i+0x15a>
 8003abe:	3501      	adds	r5, #1
 8003ac0:	68e3      	ldr	r3, [r4, #12]
 8003ac2:	9903      	ldr	r1, [sp, #12]
 8003ac4:	1a5b      	subs	r3, r3, r1
 8003ac6:	42ab      	cmp	r3, r5
 8003ac8:	dcf2      	bgt.n	8003ab0 <_printf_i+0x210>
 8003aca:	e7eb      	b.n	8003aa4 <_printf_i+0x204>
 8003acc:	2500      	movs	r5, #0
 8003ace:	f104 0619 	add.w	r6, r4, #25
 8003ad2:	e7f5      	b.n	8003ac0 <_printf_i+0x220>
 8003ad4:	08007e8c 	.word	0x08007e8c
 8003ad8:	08007e9d 	.word	0x08007e9d

08003adc <std>:
 8003adc:	2300      	movs	r3, #0
 8003ade:	b510      	push	{r4, lr}
 8003ae0:	4604      	mov	r4, r0
 8003ae2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ae6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003aea:	6083      	str	r3, [r0, #8]
 8003aec:	8181      	strh	r1, [r0, #12]
 8003aee:	6643      	str	r3, [r0, #100]	@ 0x64
 8003af0:	81c2      	strh	r2, [r0, #14]
 8003af2:	6183      	str	r3, [r0, #24]
 8003af4:	4619      	mov	r1, r3
 8003af6:	2208      	movs	r2, #8
 8003af8:	305c      	adds	r0, #92	@ 0x5c
 8003afa:	f000 f916 	bl	8003d2a <memset>
 8003afe:	4b0d      	ldr	r3, [pc, #52]	@ (8003b34 <std+0x58>)
 8003b00:	6224      	str	r4, [r4, #32]
 8003b02:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b04:	4b0c      	ldr	r3, [pc, #48]	@ (8003b38 <std+0x5c>)
 8003b06:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003b08:	4b0c      	ldr	r3, [pc, #48]	@ (8003b3c <std+0x60>)
 8003b0a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b40 <std+0x64>)
 8003b0e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003b10:	4b0c      	ldr	r3, [pc, #48]	@ (8003b44 <std+0x68>)
 8003b12:	429c      	cmp	r4, r3
 8003b14:	d006      	beq.n	8003b24 <std+0x48>
 8003b16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003b1a:	4294      	cmp	r4, r2
 8003b1c:	d002      	beq.n	8003b24 <std+0x48>
 8003b1e:	33d0      	adds	r3, #208	@ 0xd0
 8003b20:	429c      	cmp	r4, r3
 8003b22:	d105      	bne.n	8003b30 <std+0x54>
 8003b24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b2c:	f000 b97a 	b.w	8003e24 <__retarget_lock_init_recursive>
 8003b30:	bd10      	pop	{r4, pc}
 8003b32:	bf00      	nop
 8003b34:	08003ca5 	.word	0x08003ca5
 8003b38:	08003cc7 	.word	0x08003cc7
 8003b3c:	08003cff 	.word	0x08003cff
 8003b40:	08003d23 	.word	0x08003d23
 8003b44:	2000066c 	.word	0x2000066c

08003b48 <stdio_exit_handler>:
 8003b48:	4a02      	ldr	r2, [pc, #8]	@ (8003b54 <stdio_exit_handler+0xc>)
 8003b4a:	4903      	ldr	r1, [pc, #12]	@ (8003b58 <stdio_exit_handler+0x10>)
 8003b4c:	4803      	ldr	r0, [pc, #12]	@ (8003b5c <stdio_exit_handler+0x14>)
 8003b4e:	f000 b869 	b.w	8003c24 <_fwalk_sglue>
 8003b52:	bf00      	nop
 8003b54:	2000000c 	.word	0x2000000c
 8003b58:	080057c1 	.word	0x080057c1
 8003b5c:	2000001c 	.word	0x2000001c

08003b60 <cleanup_stdio>:
 8003b60:	6841      	ldr	r1, [r0, #4]
 8003b62:	4b0c      	ldr	r3, [pc, #48]	@ (8003b94 <cleanup_stdio+0x34>)
 8003b64:	b510      	push	{r4, lr}
 8003b66:	4299      	cmp	r1, r3
 8003b68:	4604      	mov	r4, r0
 8003b6a:	d001      	beq.n	8003b70 <cleanup_stdio+0x10>
 8003b6c:	f001 fe28 	bl	80057c0 <_fflush_r>
 8003b70:	68a1      	ldr	r1, [r4, #8]
 8003b72:	4b09      	ldr	r3, [pc, #36]	@ (8003b98 <cleanup_stdio+0x38>)
 8003b74:	4299      	cmp	r1, r3
 8003b76:	d002      	beq.n	8003b7e <cleanup_stdio+0x1e>
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f001 fe21 	bl	80057c0 <_fflush_r>
 8003b7e:	68e1      	ldr	r1, [r4, #12]
 8003b80:	4b06      	ldr	r3, [pc, #24]	@ (8003b9c <cleanup_stdio+0x3c>)
 8003b82:	4299      	cmp	r1, r3
 8003b84:	d004      	beq.n	8003b90 <cleanup_stdio+0x30>
 8003b86:	4620      	mov	r0, r4
 8003b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b8c:	f001 be18 	b.w	80057c0 <_fflush_r>
 8003b90:	bd10      	pop	{r4, pc}
 8003b92:	bf00      	nop
 8003b94:	2000066c 	.word	0x2000066c
 8003b98:	200006d4 	.word	0x200006d4
 8003b9c:	2000073c 	.word	0x2000073c

08003ba0 <global_stdio_init.part.0>:
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <global_stdio_init.part.0+0x30>)
 8003ba4:	4c0b      	ldr	r4, [pc, #44]	@ (8003bd4 <global_stdio_init.part.0+0x34>)
 8003ba6:	4a0c      	ldr	r2, [pc, #48]	@ (8003bd8 <global_stdio_init.part.0+0x38>)
 8003ba8:	4620      	mov	r0, r4
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	2104      	movs	r1, #4
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f7ff ff94 	bl	8003adc <std>
 8003bb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003bb8:	2201      	movs	r2, #1
 8003bba:	2109      	movs	r1, #9
 8003bbc:	f7ff ff8e 	bl	8003adc <std>
 8003bc0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bca:	2112      	movs	r1, #18
 8003bcc:	f7ff bf86 	b.w	8003adc <std>
 8003bd0:	200007a4 	.word	0x200007a4
 8003bd4:	2000066c 	.word	0x2000066c
 8003bd8:	08003b49 	.word	0x08003b49

08003bdc <__sfp_lock_acquire>:
 8003bdc:	4801      	ldr	r0, [pc, #4]	@ (8003be4 <__sfp_lock_acquire+0x8>)
 8003bde:	f000 b922 	b.w	8003e26 <__retarget_lock_acquire_recursive>
 8003be2:	bf00      	nop
 8003be4:	200007ad 	.word	0x200007ad

08003be8 <__sfp_lock_release>:
 8003be8:	4801      	ldr	r0, [pc, #4]	@ (8003bf0 <__sfp_lock_release+0x8>)
 8003bea:	f000 b91d 	b.w	8003e28 <__retarget_lock_release_recursive>
 8003bee:	bf00      	nop
 8003bf0:	200007ad 	.word	0x200007ad

08003bf4 <__sinit>:
 8003bf4:	b510      	push	{r4, lr}
 8003bf6:	4604      	mov	r4, r0
 8003bf8:	f7ff fff0 	bl	8003bdc <__sfp_lock_acquire>
 8003bfc:	6a23      	ldr	r3, [r4, #32]
 8003bfe:	b11b      	cbz	r3, 8003c08 <__sinit+0x14>
 8003c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c04:	f7ff bff0 	b.w	8003be8 <__sfp_lock_release>
 8003c08:	4b04      	ldr	r3, [pc, #16]	@ (8003c1c <__sinit+0x28>)
 8003c0a:	6223      	str	r3, [r4, #32]
 8003c0c:	4b04      	ldr	r3, [pc, #16]	@ (8003c20 <__sinit+0x2c>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1f5      	bne.n	8003c00 <__sinit+0xc>
 8003c14:	f7ff ffc4 	bl	8003ba0 <global_stdio_init.part.0>
 8003c18:	e7f2      	b.n	8003c00 <__sinit+0xc>
 8003c1a:	bf00      	nop
 8003c1c:	08003b61 	.word	0x08003b61
 8003c20:	200007a4 	.word	0x200007a4

08003c24 <_fwalk_sglue>:
 8003c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c28:	4607      	mov	r7, r0
 8003c2a:	4688      	mov	r8, r1
 8003c2c:	4614      	mov	r4, r2
 8003c2e:	2600      	movs	r6, #0
 8003c30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c34:	f1b9 0901 	subs.w	r9, r9, #1
 8003c38:	d505      	bpl.n	8003c46 <_fwalk_sglue+0x22>
 8003c3a:	6824      	ldr	r4, [r4, #0]
 8003c3c:	2c00      	cmp	r4, #0
 8003c3e:	d1f7      	bne.n	8003c30 <_fwalk_sglue+0xc>
 8003c40:	4630      	mov	r0, r6
 8003c42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c46:	89ab      	ldrh	r3, [r5, #12]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d907      	bls.n	8003c5c <_fwalk_sglue+0x38>
 8003c4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c50:	3301      	adds	r3, #1
 8003c52:	d003      	beq.n	8003c5c <_fwalk_sglue+0x38>
 8003c54:	4629      	mov	r1, r5
 8003c56:	4638      	mov	r0, r7
 8003c58:	47c0      	blx	r8
 8003c5a:	4306      	orrs	r6, r0
 8003c5c:	3568      	adds	r5, #104	@ 0x68
 8003c5e:	e7e9      	b.n	8003c34 <_fwalk_sglue+0x10>

08003c60 <siprintf>:
 8003c60:	b40e      	push	{r1, r2, r3}
 8003c62:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c66:	b510      	push	{r4, lr}
 8003c68:	2400      	movs	r4, #0
 8003c6a:	b09d      	sub	sp, #116	@ 0x74
 8003c6c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c6e:	9002      	str	r0, [sp, #8]
 8003c70:	9006      	str	r0, [sp, #24]
 8003c72:	9107      	str	r1, [sp, #28]
 8003c74:	9104      	str	r1, [sp, #16]
 8003c76:	4809      	ldr	r0, [pc, #36]	@ (8003c9c <siprintf+0x3c>)
 8003c78:	4909      	ldr	r1, [pc, #36]	@ (8003ca0 <siprintf+0x40>)
 8003c7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c7e:	9105      	str	r1, [sp, #20]
 8003c80:	6800      	ldr	r0, [r0, #0]
 8003c82:	a902      	add	r1, sp, #8
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c88:	f001 fc1e 	bl	80054c8 <_svfiprintf_r>
 8003c8c:	9b02      	ldr	r3, [sp, #8]
 8003c8e:	701c      	strb	r4, [r3, #0]
 8003c90:	b01d      	add	sp, #116	@ 0x74
 8003c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c96:	b003      	add	sp, #12
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20000018 	.word	0x20000018
 8003ca0:	ffff0208 	.word	0xffff0208

08003ca4 <__sread>:
 8003ca4:	b510      	push	{r4, lr}
 8003ca6:	460c      	mov	r4, r1
 8003ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cac:	f000 f86c 	bl	8003d88 <_read_r>
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	bfab      	itete	ge
 8003cb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8003cb8:	181b      	addge	r3, r3, r0
 8003cba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003cbe:	bfac      	ite	ge
 8003cc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003cc2:	81a3      	strhlt	r3, [r4, #12]
 8003cc4:	bd10      	pop	{r4, pc}

08003cc6 <__swrite>:
 8003cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cca:	461f      	mov	r7, r3
 8003ccc:	898b      	ldrh	r3, [r1, #12]
 8003cce:	4605      	mov	r5, r0
 8003cd0:	05db      	lsls	r3, r3, #23
 8003cd2:	460c      	mov	r4, r1
 8003cd4:	4616      	mov	r6, r2
 8003cd6:	d505      	bpl.n	8003ce4 <__swrite+0x1e>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ce0:	f000 f840 	bl	8003d64 <_lseek_r>
 8003ce4:	89a3      	ldrh	r3, [r4, #12]
 8003ce6:	4632      	mov	r2, r6
 8003ce8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cec:	81a3      	strh	r3, [r4, #12]
 8003cee:	4628      	mov	r0, r5
 8003cf0:	463b      	mov	r3, r7
 8003cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cfa:	f000 b857 	b.w	8003dac <_write_r>

08003cfe <__sseek>:
 8003cfe:	b510      	push	{r4, lr}
 8003d00:	460c      	mov	r4, r1
 8003d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d06:	f000 f82d 	bl	8003d64 <_lseek_r>
 8003d0a:	1c43      	adds	r3, r0, #1
 8003d0c:	89a3      	ldrh	r3, [r4, #12]
 8003d0e:	bf15      	itete	ne
 8003d10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003d12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003d16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003d1a:	81a3      	strheq	r3, [r4, #12]
 8003d1c:	bf18      	it	ne
 8003d1e:	81a3      	strhne	r3, [r4, #12]
 8003d20:	bd10      	pop	{r4, pc}

08003d22 <__sclose>:
 8003d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d26:	f000 b80d 	b.w	8003d44 <_close_r>

08003d2a <memset>:
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4402      	add	r2, r0
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d100      	bne.n	8003d34 <memset+0xa>
 8003d32:	4770      	bx	lr
 8003d34:	f803 1b01 	strb.w	r1, [r3], #1
 8003d38:	e7f9      	b.n	8003d2e <memset+0x4>
	...

08003d3c <_localeconv_r>:
 8003d3c:	4800      	ldr	r0, [pc, #0]	@ (8003d40 <_localeconv_r+0x4>)
 8003d3e:	4770      	bx	lr
 8003d40:	20000158 	.word	0x20000158

08003d44 <_close_r>:
 8003d44:	b538      	push	{r3, r4, r5, lr}
 8003d46:	2300      	movs	r3, #0
 8003d48:	4d05      	ldr	r5, [pc, #20]	@ (8003d60 <_close_r+0x1c>)
 8003d4a:	4604      	mov	r4, r0
 8003d4c:	4608      	mov	r0, r1
 8003d4e:	602b      	str	r3, [r5, #0]
 8003d50:	f7fd fbc3 	bl	80014da <_close>
 8003d54:	1c43      	adds	r3, r0, #1
 8003d56:	d102      	bne.n	8003d5e <_close_r+0x1a>
 8003d58:	682b      	ldr	r3, [r5, #0]
 8003d5a:	b103      	cbz	r3, 8003d5e <_close_r+0x1a>
 8003d5c:	6023      	str	r3, [r4, #0]
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}
 8003d60:	200007a8 	.word	0x200007a8

08003d64 <_lseek_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4604      	mov	r4, r0
 8003d68:	4608      	mov	r0, r1
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	4d05      	ldr	r5, [pc, #20]	@ (8003d84 <_lseek_r+0x20>)
 8003d70:	602a      	str	r2, [r5, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	f7fd fbd5 	bl	8001522 <_lseek>
 8003d78:	1c43      	adds	r3, r0, #1
 8003d7a:	d102      	bne.n	8003d82 <_lseek_r+0x1e>
 8003d7c:	682b      	ldr	r3, [r5, #0]
 8003d7e:	b103      	cbz	r3, 8003d82 <_lseek_r+0x1e>
 8003d80:	6023      	str	r3, [r4, #0]
 8003d82:	bd38      	pop	{r3, r4, r5, pc}
 8003d84:	200007a8 	.word	0x200007a8

08003d88 <_read_r>:
 8003d88:	b538      	push	{r3, r4, r5, lr}
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	4608      	mov	r0, r1
 8003d8e:	4611      	mov	r1, r2
 8003d90:	2200      	movs	r2, #0
 8003d92:	4d05      	ldr	r5, [pc, #20]	@ (8003da8 <_read_r+0x20>)
 8003d94:	602a      	str	r2, [r5, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	f7fd fb66 	bl	8001468 <_read>
 8003d9c:	1c43      	adds	r3, r0, #1
 8003d9e:	d102      	bne.n	8003da6 <_read_r+0x1e>
 8003da0:	682b      	ldr	r3, [r5, #0]
 8003da2:	b103      	cbz	r3, 8003da6 <_read_r+0x1e>
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	bd38      	pop	{r3, r4, r5, pc}
 8003da8:	200007a8 	.word	0x200007a8

08003dac <_write_r>:
 8003dac:	b538      	push	{r3, r4, r5, lr}
 8003dae:	4604      	mov	r4, r0
 8003db0:	4608      	mov	r0, r1
 8003db2:	4611      	mov	r1, r2
 8003db4:	2200      	movs	r2, #0
 8003db6:	4d05      	ldr	r5, [pc, #20]	@ (8003dcc <_write_r+0x20>)
 8003db8:	602a      	str	r2, [r5, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	f7fd fb71 	bl	80014a2 <_write>
 8003dc0:	1c43      	adds	r3, r0, #1
 8003dc2:	d102      	bne.n	8003dca <_write_r+0x1e>
 8003dc4:	682b      	ldr	r3, [r5, #0]
 8003dc6:	b103      	cbz	r3, 8003dca <_write_r+0x1e>
 8003dc8:	6023      	str	r3, [r4, #0]
 8003dca:	bd38      	pop	{r3, r4, r5, pc}
 8003dcc:	200007a8 	.word	0x200007a8

08003dd0 <__errno>:
 8003dd0:	4b01      	ldr	r3, [pc, #4]	@ (8003dd8 <__errno+0x8>)
 8003dd2:	6818      	ldr	r0, [r3, #0]
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	20000018 	.word	0x20000018

08003ddc <__libc_init_array>:
 8003ddc:	b570      	push	{r4, r5, r6, lr}
 8003dde:	2600      	movs	r6, #0
 8003de0:	4d0c      	ldr	r5, [pc, #48]	@ (8003e14 <__libc_init_array+0x38>)
 8003de2:	4c0d      	ldr	r4, [pc, #52]	@ (8003e18 <__libc_init_array+0x3c>)
 8003de4:	1b64      	subs	r4, r4, r5
 8003de6:	10a4      	asrs	r4, r4, #2
 8003de8:	42a6      	cmp	r6, r4
 8003dea:	d109      	bne.n	8003e00 <__libc_init_array+0x24>
 8003dec:	f002 f876 	bl	8005edc <_init>
 8003df0:	2600      	movs	r6, #0
 8003df2:	4d0a      	ldr	r5, [pc, #40]	@ (8003e1c <__libc_init_array+0x40>)
 8003df4:	4c0a      	ldr	r4, [pc, #40]	@ (8003e20 <__libc_init_array+0x44>)
 8003df6:	1b64      	subs	r4, r4, r5
 8003df8:	10a4      	asrs	r4, r4, #2
 8003dfa:	42a6      	cmp	r6, r4
 8003dfc:	d105      	bne.n	8003e0a <__libc_init_array+0x2e>
 8003dfe:	bd70      	pop	{r4, r5, r6, pc}
 8003e00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e04:	4798      	blx	r3
 8003e06:	3601      	adds	r6, #1
 8003e08:	e7ee      	b.n	8003de8 <__libc_init_array+0xc>
 8003e0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e0e:	4798      	blx	r3
 8003e10:	3601      	adds	r6, #1
 8003e12:	e7f2      	b.n	8003dfa <__libc_init_array+0x1e>
 8003e14:	080081f4 	.word	0x080081f4
 8003e18:	080081f4 	.word	0x080081f4
 8003e1c:	080081f4 	.word	0x080081f4
 8003e20:	080081f8 	.word	0x080081f8

08003e24 <__retarget_lock_init_recursive>:
 8003e24:	4770      	bx	lr

08003e26 <__retarget_lock_acquire_recursive>:
 8003e26:	4770      	bx	lr

08003e28 <__retarget_lock_release_recursive>:
 8003e28:	4770      	bx	lr

08003e2a <memchr>:
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	b510      	push	{r4, lr}
 8003e2e:	b2c9      	uxtb	r1, r1
 8003e30:	4402      	add	r2, r0
 8003e32:	4293      	cmp	r3, r2
 8003e34:	4618      	mov	r0, r3
 8003e36:	d101      	bne.n	8003e3c <memchr+0x12>
 8003e38:	2000      	movs	r0, #0
 8003e3a:	e003      	b.n	8003e44 <memchr+0x1a>
 8003e3c:	7804      	ldrb	r4, [r0, #0]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	428c      	cmp	r4, r1
 8003e42:	d1f6      	bne.n	8003e32 <memchr+0x8>
 8003e44:	bd10      	pop	{r4, pc}

08003e46 <memcpy>:
 8003e46:	440a      	add	r2, r1
 8003e48:	4291      	cmp	r1, r2
 8003e4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e4e:	d100      	bne.n	8003e52 <memcpy+0xc>
 8003e50:	4770      	bx	lr
 8003e52:	b510      	push	{r4, lr}
 8003e54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e58:	4291      	cmp	r1, r2
 8003e5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e5e:	d1f9      	bne.n	8003e54 <memcpy+0xe>
 8003e60:	bd10      	pop	{r4, pc}

08003e62 <quorem>:
 8003e62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e66:	6903      	ldr	r3, [r0, #16]
 8003e68:	690c      	ldr	r4, [r1, #16]
 8003e6a:	4607      	mov	r7, r0
 8003e6c:	42a3      	cmp	r3, r4
 8003e6e:	db7e      	blt.n	8003f6e <quorem+0x10c>
 8003e70:	3c01      	subs	r4, #1
 8003e72:	00a3      	lsls	r3, r4, #2
 8003e74:	f100 0514 	add.w	r5, r0, #20
 8003e78:	f101 0814 	add.w	r8, r1, #20
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e82:	9301      	str	r3, [sp, #4]
 8003e84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e98:	d32e      	bcc.n	8003ef8 <quorem+0x96>
 8003e9a:	f04f 0a00 	mov.w	sl, #0
 8003e9e:	46c4      	mov	ip, r8
 8003ea0:	46ae      	mov	lr, r5
 8003ea2:	46d3      	mov	fp, sl
 8003ea4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003ea8:	b298      	uxth	r0, r3
 8003eaa:	fb06 a000 	mla	r0, r6, r0, sl
 8003eae:	0c1b      	lsrs	r3, r3, #16
 8003eb0:	0c02      	lsrs	r2, r0, #16
 8003eb2:	fb06 2303 	mla	r3, r6, r3, r2
 8003eb6:	f8de 2000 	ldr.w	r2, [lr]
 8003eba:	b280      	uxth	r0, r0
 8003ebc:	b292      	uxth	r2, r2
 8003ebe:	1a12      	subs	r2, r2, r0
 8003ec0:	445a      	add	r2, fp
 8003ec2:	f8de 0000 	ldr.w	r0, [lr]
 8003ec6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003ed0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003ed4:	b292      	uxth	r2, r2
 8003ed6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003eda:	45e1      	cmp	r9, ip
 8003edc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003ee0:	f84e 2b04 	str.w	r2, [lr], #4
 8003ee4:	d2de      	bcs.n	8003ea4 <quorem+0x42>
 8003ee6:	9b00      	ldr	r3, [sp, #0]
 8003ee8:	58eb      	ldr	r3, [r5, r3]
 8003eea:	b92b      	cbnz	r3, 8003ef8 <quorem+0x96>
 8003eec:	9b01      	ldr	r3, [sp, #4]
 8003eee:	3b04      	subs	r3, #4
 8003ef0:	429d      	cmp	r5, r3
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	d32f      	bcc.n	8003f56 <quorem+0xf4>
 8003ef6:	613c      	str	r4, [r7, #16]
 8003ef8:	4638      	mov	r0, r7
 8003efa:	f001 f981 	bl	8005200 <__mcmp>
 8003efe:	2800      	cmp	r0, #0
 8003f00:	db25      	blt.n	8003f4e <quorem+0xec>
 8003f02:	4629      	mov	r1, r5
 8003f04:	2000      	movs	r0, #0
 8003f06:	f858 2b04 	ldr.w	r2, [r8], #4
 8003f0a:	f8d1 c000 	ldr.w	ip, [r1]
 8003f0e:	fa1f fe82 	uxth.w	lr, r2
 8003f12:	fa1f f38c 	uxth.w	r3, ip
 8003f16:	eba3 030e 	sub.w	r3, r3, lr
 8003f1a:	4403      	add	r3, r0
 8003f1c:	0c12      	lsrs	r2, r2, #16
 8003f1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003f22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f2c:	45c1      	cmp	r9, r8
 8003f2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003f32:	f841 3b04 	str.w	r3, [r1], #4
 8003f36:	d2e6      	bcs.n	8003f06 <quorem+0xa4>
 8003f38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f40:	b922      	cbnz	r2, 8003f4c <quorem+0xea>
 8003f42:	3b04      	subs	r3, #4
 8003f44:	429d      	cmp	r5, r3
 8003f46:	461a      	mov	r2, r3
 8003f48:	d30b      	bcc.n	8003f62 <quorem+0x100>
 8003f4a:	613c      	str	r4, [r7, #16]
 8003f4c:	3601      	adds	r6, #1
 8003f4e:	4630      	mov	r0, r6
 8003f50:	b003      	add	sp, #12
 8003f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f56:	6812      	ldr	r2, [r2, #0]
 8003f58:	3b04      	subs	r3, #4
 8003f5a:	2a00      	cmp	r2, #0
 8003f5c:	d1cb      	bne.n	8003ef6 <quorem+0x94>
 8003f5e:	3c01      	subs	r4, #1
 8003f60:	e7c6      	b.n	8003ef0 <quorem+0x8e>
 8003f62:	6812      	ldr	r2, [r2, #0]
 8003f64:	3b04      	subs	r3, #4
 8003f66:	2a00      	cmp	r2, #0
 8003f68:	d1ef      	bne.n	8003f4a <quorem+0xe8>
 8003f6a:	3c01      	subs	r4, #1
 8003f6c:	e7ea      	b.n	8003f44 <quorem+0xe2>
 8003f6e:	2000      	movs	r0, #0
 8003f70:	e7ee      	b.n	8003f50 <quorem+0xee>
 8003f72:	0000      	movs	r0, r0
 8003f74:	0000      	movs	r0, r0
	...

08003f78 <_dtoa_r>:
 8003f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7c:	4614      	mov	r4, r2
 8003f7e:	461d      	mov	r5, r3
 8003f80:	69c7      	ldr	r7, [r0, #28]
 8003f82:	b097      	sub	sp, #92	@ 0x5c
 8003f84:	4681      	mov	r9, r0
 8003f86:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003f8a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003f8c:	b97f      	cbnz	r7, 8003fae <_dtoa_r+0x36>
 8003f8e:	2010      	movs	r0, #16
 8003f90:	f000 fe0e 	bl	8004bb0 <malloc>
 8003f94:	4602      	mov	r2, r0
 8003f96:	f8c9 001c 	str.w	r0, [r9, #28]
 8003f9a:	b920      	cbnz	r0, 8003fa6 <_dtoa_r+0x2e>
 8003f9c:	21ef      	movs	r1, #239	@ 0xef
 8003f9e:	4bac      	ldr	r3, [pc, #688]	@ (8004250 <_dtoa_r+0x2d8>)
 8003fa0:	48ac      	ldr	r0, [pc, #688]	@ (8004254 <_dtoa_r+0x2dc>)
 8003fa2:	f001 fc5f 	bl	8005864 <__assert_func>
 8003fa6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003faa:	6007      	str	r7, [r0, #0]
 8003fac:	60c7      	str	r7, [r0, #12]
 8003fae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003fb2:	6819      	ldr	r1, [r3, #0]
 8003fb4:	b159      	cbz	r1, 8003fce <_dtoa_r+0x56>
 8003fb6:	685a      	ldr	r2, [r3, #4]
 8003fb8:	2301      	movs	r3, #1
 8003fba:	4093      	lsls	r3, r2
 8003fbc:	604a      	str	r2, [r1, #4]
 8003fbe:	608b      	str	r3, [r1, #8]
 8003fc0:	4648      	mov	r0, r9
 8003fc2:	f000 feeb 	bl	8004d9c <_Bfree>
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	1e2b      	subs	r3, r5, #0
 8003fd0:	bfaf      	iteee	ge
 8003fd2:	2300      	movge	r3, #0
 8003fd4:	2201      	movlt	r2, #1
 8003fd6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003fda:	9307      	strlt	r3, [sp, #28]
 8003fdc:	bfa8      	it	ge
 8003fde:	6033      	strge	r3, [r6, #0]
 8003fe0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003fe4:	4b9c      	ldr	r3, [pc, #624]	@ (8004258 <_dtoa_r+0x2e0>)
 8003fe6:	bfb8      	it	lt
 8003fe8:	6032      	strlt	r2, [r6, #0]
 8003fea:	ea33 0308 	bics.w	r3, r3, r8
 8003fee:	d112      	bne.n	8004016 <_dtoa_r+0x9e>
 8003ff0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003ff4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003ffc:	4323      	orrs	r3, r4
 8003ffe:	f000 855e 	beq.w	8004abe <_dtoa_r+0xb46>
 8004002:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004004:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800425c <_dtoa_r+0x2e4>
 8004008:	2b00      	cmp	r3, #0
 800400a:	f000 8560 	beq.w	8004ace <_dtoa_r+0xb56>
 800400e:	f10a 0303 	add.w	r3, sl, #3
 8004012:	f000 bd5a 	b.w	8004aca <_dtoa_r+0xb52>
 8004016:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800401a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800401e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004022:	2200      	movs	r2, #0
 8004024:	2300      	movs	r3, #0
 8004026:	f7fc fccf 	bl	80009c8 <__aeabi_dcmpeq>
 800402a:	4607      	mov	r7, r0
 800402c:	b158      	cbz	r0, 8004046 <_dtoa_r+0xce>
 800402e:	2301      	movs	r3, #1
 8004030:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004036:	b113      	cbz	r3, 800403e <_dtoa_r+0xc6>
 8004038:	4b89      	ldr	r3, [pc, #548]	@ (8004260 <_dtoa_r+0x2e8>)
 800403a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8004264 <_dtoa_r+0x2ec>
 8004042:	f000 bd44 	b.w	8004ace <_dtoa_r+0xb56>
 8004046:	ab14      	add	r3, sp, #80	@ 0x50
 8004048:	9301      	str	r3, [sp, #4]
 800404a:	ab15      	add	r3, sp, #84	@ 0x54
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	4648      	mov	r0, r9
 8004050:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004054:	f001 f984 	bl	8005360 <__d2b>
 8004058:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800405c:	9003      	str	r0, [sp, #12]
 800405e:	2e00      	cmp	r6, #0
 8004060:	d078      	beq.n	8004154 <_dtoa_r+0x1dc>
 8004062:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004066:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004068:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800406c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004070:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004074:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004078:	9712      	str	r7, [sp, #72]	@ 0x48
 800407a:	4619      	mov	r1, r3
 800407c:	2200      	movs	r2, #0
 800407e:	4b7a      	ldr	r3, [pc, #488]	@ (8004268 <_dtoa_r+0x2f0>)
 8004080:	f7fc f882 	bl	8000188 <__aeabi_dsub>
 8004084:	a36c      	add	r3, pc, #432	@ (adr r3, 8004238 <_dtoa_r+0x2c0>)
 8004086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408a:	f7fc fa35 	bl	80004f8 <__aeabi_dmul>
 800408e:	a36c      	add	r3, pc, #432	@ (adr r3, 8004240 <_dtoa_r+0x2c8>)
 8004090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004094:	f7fc f87a 	bl	800018c <__adddf3>
 8004098:	4604      	mov	r4, r0
 800409a:	4630      	mov	r0, r6
 800409c:	460d      	mov	r5, r1
 800409e:	f7fc f9c1 	bl	8000424 <__aeabi_i2d>
 80040a2:	a369      	add	r3, pc, #420	@ (adr r3, 8004248 <_dtoa_r+0x2d0>)
 80040a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a8:	f7fc fa26 	bl	80004f8 <__aeabi_dmul>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4620      	mov	r0, r4
 80040b2:	4629      	mov	r1, r5
 80040b4:	f7fc f86a 	bl	800018c <__adddf3>
 80040b8:	4604      	mov	r4, r0
 80040ba:	460d      	mov	r5, r1
 80040bc:	f7fc fccc 	bl	8000a58 <__aeabi_d2iz>
 80040c0:	2200      	movs	r2, #0
 80040c2:	4607      	mov	r7, r0
 80040c4:	2300      	movs	r3, #0
 80040c6:	4620      	mov	r0, r4
 80040c8:	4629      	mov	r1, r5
 80040ca:	f7fc fc87 	bl	80009dc <__aeabi_dcmplt>
 80040ce:	b140      	cbz	r0, 80040e2 <_dtoa_r+0x16a>
 80040d0:	4638      	mov	r0, r7
 80040d2:	f7fc f9a7 	bl	8000424 <__aeabi_i2d>
 80040d6:	4622      	mov	r2, r4
 80040d8:	462b      	mov	r3, r5
 80040da:	f7fc fc75 	bl	80009c8 <__aeabi_dcmpeq>
 80040de:	b900      	cbnz	r0, 80040e2 <_dtoa_r+0x16a>
 80040e0:	3f01      	subs	r7, #1
 80040e2:	2f16      	cmp	r7, #22
 80040e4:	d854      	bhi.n	8004190 <_dtoa_r+0x218>
 80040e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040ea:	4b60      	ldr	r3, [pc, #384]	@ (800426c <_dtoa_r+0x2f4>)
 80040ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80040f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f4:	f7fc fc72 	bl	80009dc <__aeabi_dcmplt>
 80040f8:	2800      	cmp	r0, #0
 80040fa:	d04b      	beq.n	8004194 <_dtoa_r+0x21c>
 80040fc:	2300      	movs	r3, #0
 80040fe:	3f01      	subs	r7, #1
 8004100:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004102:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004104:	1b9b      	subs	r3, r3, r6
 8004106:	1e5a      	subs	r2, r3, #1
 8004108:	bf49      	itett	mi
 800410a:	f1c3 0301 	rsbmi	r3, r3, #1
 800410e:	2300      	movpl	r3, #0
 8004110:	9304      	strmi	r3, [sp, #16]
 8004112:	2300      	movmi	r3, #0
 8004114:	9209      	str	r2, [sp, #36]	@ 0x24
 8004116:	bf54      	ite	pl
 8004118:	9304      	strpl	r3, [sp, #16]
 800411a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800411c:	2f00      	cmp	r7, #0
 800411e:	db3b      	blt.n	8004198 <_dtoa_r+0x220>
 8004120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004122:	970e      	str	r7, [sp, #56]	@ 0x38
 8004124:	443b      	add	r3, r7
 8004126:	9309      	str	r3, [sp, #36]	@ 0x24
 8004128:	2300      	movs	r3, #0
 800412a:	930a      	str	r3, [sp, #40]	@ 0x28
 800412c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800412e:	2b09      	cmp	r3, #9
 8004130:	d865      	bhi.n	80041fe <_dtoa_r+0x286>
 8004132:	2b05      	cmp	r3, #5
 8004134:	bfc4      	itt	gt
 8004136:	3b04      	subgt	r3, #4
 8004138:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800413a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800413c:	bfc8      	it	gt
 800413e:	2400      	movgt	r4, #0
 8004140:	f1a3 0302 	sub.w	r3, r3, #2
 8004144:	bfd8      	it	le
 8004146:	2401      	movle	r4, #1
 8004148:	2b03      	cmp	r3, #3
 800414a:	d864      	bhi.n	8004216 <_dtoa_r+0x29e>
 800414c:	e8df f003 	tbb	[pc, r3]
 8004150:	2c385553 	.word	0x2c385553
 8004154:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004158:	441e      	add	r6, r3
 800415a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800415e:	2b20      	cmp	r3, #32
 8004160:	bfc1      	itttt	gt
 8004162:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004166:	fa08 f803 	lslgt.w	r8, r8, r3
 800416a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800416e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004172:	bfd6      	itet	le
 8004174:	f1c3 0320 	rsble	r3, r3, #32
 8004178:	ea48 0003 	orrgt.w	r0, r8, r3
 800417c:	fa04 f003 	lslle.w	r0, r4, r3
 8004180:	f7fc f940 	bl	8000404 <__aeabi_ui2d>
 8004184:	2201      	movs	r2, #1
 8004186:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800418a:	3e01      	subs	r6, #1
 800418c:	9212      	str	r2, [sp, #72]	@ 0x48
 800418e:	e774      	b.n	800407a <_dtoa_r+0x102>
 8004190:	2301      	movs	r3, #1
 8004192:	e7b5      	b.n	8004100 <_dtoa_r+0x188>
 8004194:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004196:	e7b4      	b.n	8004102 <_dtoa_r+0x18a>
 8004198:	9b04      	ldr	r3, [sp, #16]
 800419a:	1bdb      	subs	r3, r3, r7
 800419c:	9304      	str	r3, [sp, #16]
 800419e:	427b      	negs	r3, r7
 80041a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80041a2:	2300      	movs	r3, #0
 80041a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80041a6:	e7c1      	b.n	800412c <_dtoa_r+0x1b4>
 80041a8:	2301      	movs	r3, #1
 80041aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80041ae:	eb07 0b03 	add.w	fp, r7, r3
 80041b2:	f10b 0301 	add.w	r3, fp, #1
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	9308      	str	r3, [sp, #32]
 80041ba:	bfb8      	it	lt
 80041bc:	2301      	movlt	r3, #1
 80041be:	e006      	b.n	80041ce <_dtoa_r+0x256>
 80041c0:	2301      	movs	r3, #1
 80041c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	dd28      	ble.n	800421c <_dtoa_r+0x2a4>
 80041ca:	469b      	mov	fp, r3
 80041cc:	9308      	str	r3, [sp, #32]
 80041ce:	2100      	movs	r1, #0
 80041d0:	2204      	movs	r2, #4
 80041d2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80041d6:	f102 0514 	add.w	r5, r2, #20
 80041da:	429d      	cmp	r5, r3
 80041dc:	d926      	bls.n	800422c <_dtoa_r+0x2b4>
 80041de:	6041      	str	r1, [r0, #4]
 80041e0:	4648      	mov	r0, r9
 80041e2:	f000 fd9b 	bl	8004d1c <_Balloc>
 80041e6:	4682      	mov	sl, r0
 80041e8:	2800      	cmp	r0, #0
 80041ea:	d143      	bne.n	8004274 <_dtoa_r+0x2fc>
 80041ec:	4602      	mov	r2, r0
 80041ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80041f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004270 <_dtoa_r+0x2f8>)
 80041f4:	e6d4      	b.n	8003fa0 <_dtoa_r+0x28>
 80041f6:	2300      	movs	r3, #0
 80041f8:	e7e3      	b.n	80041c2 <_dtoa_r+0x24a>
 80041fa:	2300      	movs	r3, #0
 80041fc:	e7d5      	b.n	80041aa <_dtoa_r+0x232>
 80041fe:	2401      	movs	r4, #1
 8004200:	2300      	movs	r3, #0
 8004202:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004204:	9320      	str	r3, [sp, #128]	@ 0x80
 8004206:	f04f 3bff 	mov.w	fp, #4294967295
 800420a:	2200      	movs	r2, #0
 800420c:	2312      	movs	r3, #18
 800420e:	f8cd b020 	str.w	fp, [sp, #32]
 8004212:	9221      	str	r2, [sp, #132]	@ 0x84
 8004214:	e7db      	b.n	80041ce <_dtoa_r+0x256>
 8004216:	2301      	movs	r3, #1
 8004218:	930b      	str	r3, [sp, #44]	@ 0x2c
 800421a:	e7f4      	b.n	8004206 <_dtoa_r+0x28e>
 800421c:	f04f 0b01 	mov.w	fp, #1
 8004220:	465b      	mov	r3, fp
 8004222:	f8cd b020 	str.w	fp, [sp, #32]
 8004226:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800422a:	e7d0      	b.n	80041ce <_dtoa_r+0x256>
 800422c:	3101      	adds	r1, #1
 800422e:	0052      	lsls	r2, r2, #1
 8004230:	e7d1      	b.n	80041d6 <_dtoa_r+0x25e>
 8004232:	bf00      	nop
 8004234:	f3af 8000 	nop.w
 8004238:	636f4361 	.word	0x636f4361
 800423c:	3fd287a7 	.word	0x3fd287a7
 8004240:	8b60c8b3 	.word	0x8b60c8b3
 8004244:	3fc68a28 	.word	0x3fc68a28
 8004248:	509f79fb 	.word	0x509f79fb
 800424c:	3fd34413 	.word	0x3fd34413
 8004250:	08007ebb 	.word	0x08007ebb
 8004254:	08007ed2 	.word	0x08007ed2
 8004258:	7ff00000 	.word	0x7ff00000
 800425c:	08007eb7 	.word	0x08007eb7
 8004260:	08007e8b 	.word	0x08007e8b
 8004264:	08007e8a 	.word	0x08007e8a
 8004268:	3ff80000 	.word	0x3ff80000
 800426c:	08008020 	.word	0x08008020
 8004270:	08007f2a 	.word	0x08007f2a
 8004274:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004278:	6018      	str	r0, [r3, #0]
 800427a:	9b08      	ldr	r3, [sp, #32]
 800427c:	2b0e      	cmp	r3, #14
 800427e:	f200 80a1 	bhi.w	80043c4 <_dtoa_r+0x44c>
 8004282:	2c00      	cmp	r4, #0
 8004284:	f000 809e 	beq.w	80043c4 <_dtoa_r+0x44c>
 8004288:	2f00      	cmp	r7, #0
 800428a:	dd33      	ble.n	80042f4 <_dtoa_r+0x37c>
 800428c:	4b9c      	ldr	r3, [pc, #624]	@ (8004500 <_dtoa_r+0x588>)
 800428e:	f007 020f 	and.w	r2, r7, #15
 8004292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004296:	05f8      	lsls	r0, r7, #23
 8004298:	e9d3 3400 	ldrd	r3, r4, [r3]
 800429c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80042a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80042a4:	d516      	bpl.n	80042d4 <_dtoa_r+0x35c>
 80042a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80042aa:	4b96      	ldr	r3, [pc, #600]	@ (8004504 <_dtoa_r+0x58c>)
 80042ac:	2603      	movs	r6, #3
 80042ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80042b2:	f7fc fa4b 	bl	800074c <__aeabi_ddiv>
 80042b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042ba:	f004 040f 	and.w	r4, r4, #15
 80042be:	4d91      	ldr	r5, [pc, #580]	@ (8004504 <_dtoa_r+0x58c>)
 80042c0:	b954      	cbnz	r4, 80042d8 <_dtoa_r+0x360>
 80042c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80042c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042ca:	f7fc fa3f 	bl	800074c <__aeabi_ddiv>
 80042ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042d2:	e028      	b.n	8004326 <_dtoa_r+0x3ae>
 80042d4:	2602      	movs	r6, #2
 80042d6:	e7f2      	b.n	80042be <_dtoa_r+0x346>
 80042d8:	07e1      	lsls	r1, r4, #31
 80042da:	d508      	bpl.n	80042ee <_dtoa_r+0x376>
 80042dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80042e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042e4:	f7fc f908 	bl	80004f8 <__aeabi_dmul>
 80042e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80042ec:	3601      	adds	r6, #1
 80042ee:	1064      	asrs	r4, r4, #1
 80042f0:	3508      	adds	r5, #8
 80042f2:	e7e5      	b.n	80042c0 <_dtoa_r+0x348>
 80042f4:	f000 80af 	beq.w	8004456 <_dtoa_r+0x4de>
 80042f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80042fc:	427c      	negs	r4, r7
 80042fe:	4b80      	ldr	r3, [pc, #512]	@ (8004500 <_dtoa_r+0x588>)
 8004300:	f004 020f 	and.w	r2, r4, #15
 8004304:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430c:	f7fc f8f4 	bl	80004f8 <__aeabi_dmul>
 8004310:	2602      	movs	r6, #2
 8004312:	2300      	movs	r3, #0
 8004314:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004318:	4d7a      	ldr	r5, [pc, #488]	@ (8004504 <_dtoa_r+0x58c>)
 800431a:	1124      	asrs	r4, r4, #4
 800431c:	2c00      	cmp	r4, #0
 800431e:	f040 808f 	bne.w	8004440 <_dtoa_r+0x4c8>
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1d3      	bne.n	80042ce <_dtoa_r+0x356>
 8004326:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800432a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 8094 	beq.w	800445a <_dtoa_r+0x4e2>
 8004332:	2200      	movs	r2, #0
 8004334:	4620      	mov	r0, r4
 8004336:	4629      	mov	r1, r5
 8004338:	4b73      	ldr	r3, [pc, #460]	@ (8004508 <_dtoa_r+0x590>)
 800433a:	f7fc fb4f 	bl	80009dc <__aeabi_dcmplt>
 800433e:	2800      	cmp	r0, #0
 8004340:	f000 808b 	beq.w	800445a <_dtoa_r+0x4e2>
 8004344:	9b08      	ldr	r3, [sp, #32]
 8004346:	2b00      	cmp	r3, #0
 8004348:	f000 8087 	beq.w	800445a <_dtoa_r+0x4e2>
 800434c:	f1bb 0f00 	cmp.w	fp, #0
 8004350:	dd34      	ble.n	80043bc <_dtoa_r+0x444>
 8004352:	4620      	mov	r0, r4
 8004354:	2200      	movs	r2, #0
 8004356:	4629      	mov	r1, r5
 8004358:	4b6c      	ldr	r3, [pc, #432]	@ (800450c <_dtoa_r+0x594>)
 800435a:	f7fc f8cd 	bl	80004f8 <__aeabi_dmul>
 800435e:	465c      	mov	r4, fp
 8004360:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004364:	f107 38ff 	add.w	r8, r7, #4294967295
 8004368:	3601      	adds	r6, #1
 800436a:	4630      	mov	r0, r6
 800436c:	f7fc f85a 	bl	8000424 <__aeabi_i2d>
 8004370:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004374:	f7fc f8c0 	bl	80004f8 <__aeabi_dmul>
 8004378:	2200      	movs	r2, #0
 800437a:	4b65      	ldr	r3, [pc, #404]	@ (8004510 <_dtoa_r+0x598>)
 800437c:	f7fb ff06 	bl	800018c <__adddf3>
 8004380:	4605      	mov	r5, r0
 8004382:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004386:	2c00      	cmp	r4, #0
 8004388:	d16a      	bne.n	8004460 <_dtoa_r+0x4e8>
 800438a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800438e:	2200      	movs	r2, #0
 8004390:	4b60      	ldr	r3, [pc, #384]	@ (8004514 <_dtoa_r+0x59c>)
 8004392:	f7fb fef9 	bl	8000188 <__aeabi_dsub>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800439e:	462a      	mov	r2, r5
 80043a0:	4633      	mov	r3, r6
 80043a2:	f7fc fb39 	bl	8000a18 <__aeabi_dcmpgt>
 80043a6:	2800      	cmp	r0, #0
 80043a8:	f040 8298 	bne.w	80048dc <_dtoa_r+0x964>
 80043ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80043b0:	462a      	mov	r2, r5
 80043b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80043b6:	f7fc fb11 	bl	80009dc <__aeabi_dcmplt>
 80043ba:	bb38      	cbnz	r0, 800440c <_dtoa_r+0x494>
 80043bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80043c0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80043c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f2c0 8157 	blt.w	800467a <_dtoa_r+0x702>
 80043cc:	2f0e      	cmp	r7, #14
 80043ce:	f300 8154 	bgt.w	800467a <_dtoa_r+0x702>
 80043d2:	4b4b      	ldr	r3, [pc, #300]	@ (8004500 <_dtoa_r+0x588>)
 80043d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80043d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80043dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80043e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f280 80e5 	bge.w	80045b2 <_dtoa_r+0x63a>
 80043e8:	9b08      	ldr	r3, [sp, #32]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f300 80e1 	bgt.w	80045b2 <_dtoa_r+0x63a>
 80043f0:	d10c      	bne.n	800440c <_dtoa_r+0x494>
 80043f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80043f6:	2200      	movs	r2, #0
 80043f8:	4b46      	ldr	r3, [pc, #280]	@ (8004514 <_dtoa_r+0x59c>)
 80043fa:	f7fc f87d 	bl	80004f8 <__aeabi_dmul>
 80043fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004402:	f7fc faff 	bl	8000a04 <__aeabi_dcmpge>
 8004406:	2800      	cmp	r0, #0
 8004408:	f000 8266 	beq.w	80048d8 <_dtoa_r+0x960>
 800440c:	2400      	movs	r4, #0
 800440e:	4625      	mov	r5, r4
 8004410:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004412:	4656      	mov	r6, sl
 8004414:	ea6f 0803 	mvn.w	r8, r3
 8004418:	2700      	movs	r7, #0
 800441a:	4621      	mov	r1, r4
 800441c:	4648      	mov	r0, r9
 800441e:	f000 fcbd 	bl	8004d9c <_Bfree>
 8004422:	2d00      	cmp	r5, #0
 8004424:	f000 80bd 	beq.w	80045a2 <_dtoa_r+0x62a>
 8004428:	b12f      	cbz	r7, 8004436 <_dtoa_r+0x4be>
 800442a:	42af      	cmp	r7, r5
 800442c:	d003      	beq.n	8004436 <_dtoa_r+0x4be>
 800442e:	4639      	mov	r1, r7
 8004430:	4648      	mov	r0, r9
 8004432:	f000 fcb3 	bl	8004d9c <_Bfree>
 8004436:	4629      	mov	r1, r5
 8004438:	4648      	mov	r0, r9
 800443a:	f000 fcaf 	bl	8004d9c <_Bfree>
 800443e:	e0b0      	b.n	80045a2 <_dtoa_r+0x62a>
 8004440:	07e2      	lsls	r2, r4, #31
 8004442:	d505      	bpl.n	8004450 <_dtoa_r+0x4d8>
 8004444:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004448:	f7fc f856 	bl	80004f8 <__aeabi_dmul>
 800444c:	2301      	movs	r3, #1
 800444e:	3601      	adds	r6, #1
 8004450:	1064      	asrs	r4, r4, #1
 8004452:	3508      	adds	r5, #8
 8004454:	e762      	b.n	800431c <_dtoa_r+0x3a4>
 8004456:	2602      	movs	r6, #2
 8004458:	e765      	b.n	8004326 <_dtoa_r+0x3ae>
 800445a:	46b8      	mov	r8, r7
 800445c:	9c08      	ldr	r4, [sp, #32]
 800445e:	e784      	b.n	800436a <_dtoa_r+0x3f2>
 8004460:	4b27      	ldr	r3, [pc, #156]	@ (8004500 <_dtoa_r+0x588>)
 8004462:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004464:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004468:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800446c:	4454      	add	r4, sl
 800446e:	2900      	cmp	r1, #0
 8004470:	d054      	beq.n	800451c <_dtoa_r+0x5a4>
 8004472:	2000      	movs	r0, #0
 8004474:	4928      	ldr	r1, [pc, #160]	@ (8004518 <_dtoa_r+0x5a0>)
 8004476:	f7fc f969 	bl	800074c <__aeabi_ddiv>
 800447a:	4633      	mov	r3, r6
 800447c:	462a      	mov	r2, r5
 800447e:	f7fb fe83 	bl	8000188 <__aeabi_dsub>
 8004482:	4656      	mov	r6, sl
 8004484:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004488:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800448c:	f7fc fae4 	bl	8000a58 <__aeabi_d2iz>
 8004490:	4605      	mov	r5, r0
 8004492:	f7fb ffc7 	bl	8000424 <__aeabi_i2d>
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800449e:	f7fb fe73 	bl	8000188 <__aeabi_dsub>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	3530      	adds	r5, #48	@ 0x30
 80044a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80044ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80044b0:	f806 5b01 	strb.w	r5, [r6], #1
 80044b4:	f7fc fa92 	bl	80009dc <__aeabi_dcmplt>
 80044b8:	2800      	cmp	r0, #0
 80044ba:	d172      	bne.n	80045a2 <_dtoa_r+0x62a>
 80044bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80044c0:	2000      	movs	r0, #0
 80044c2:	4911      	ldr	r1, [pc, #68]	@ (8004508 <_dtoa_r+0x590>)
 80044c4:	f7fb fe60 	bl	8000188 <__aeabi_dsub>
 80044c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80044cc:	f7fc fa86 	bl	80009dc <__aeabi_dcmplt>
 80044d0:	2800      	cmp	r0, #0
 80044d2:	f040 80b4 	bne.w	800463e <_dtoa_r+0x6c6>
 80044d6:	42a6      	cmp	r6, r4
 80044d8:	f43f af70 	beq.w	80043bc <_dtoa_r+0x444>
 80044dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80044e0:	2200      	movs	r2, #0
 80044e2:	4b0a      	ldr	r3, [pc, #40]	@ (800450c <_dtoa_r+0x594>)
 80044e4:	f7fc f808 	bl	80004f8 <__aeabi_dmul>
 80044e8:	2200      	movs	r2, #0
 80044ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044f2:	4b06      	ldr	r3, [pc, #24]	@ (800450c <_dtoa_r+0x594>)
 80044f4:	f7fc f800 	bl	80004f8 <__aeabi_dmul>
 80044f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80044fc:	e7c4      	b.n	8004488 <_dtoa_r+0x510>
 80044fe:	bf00      	nop
 8004500:	08008020 	.word	0x08008020
 8004504:	08007ff8 	.word	0x08007ff8
 8004508:	3ff00000 	.word	0x3ff00000
 800450c:	40240000 	.word	0x40240000
 8004510:	401c0000 	.word	0x401c0000
 8004514:	40140000 	.word	0x40140000
 8004518:	3fe00000 	.word	0x3fe00000
 800451c:	4631      	mov	r1, r6
 800451e:	4628      	mov	r0, r5
 8004520:	f7fb ffea 	bl	80004f8 <__aeabi_dmul>
 8004524:	4656      	mov	r6, sl
 8004526:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800452a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800452c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004530:	f7fc fa92 	bl	8000a58 <__aeabi_d2iz>
 8004534:	4605      	mov	r5, r0
 8004536:	f7fb ff75 	bl	8000424 <__aeabi_i2d>
 800453a:	4602      	mov	r2, r0
 800453c:	460b      	mov	r3, r1
 800453e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004542:	f7fb fe21 	bl	8000188 <__aeabi_dsub>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	3530      	adds	r5, #48	@ 0x30
 800454c:	f806 5b01 	strb.w	r5, [r6], #1
 8004550:	42a6      	cmp	r6, r4
 8004552:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004556:	f04f 0200 	mov.w	r2, #0
 800455a:	d124      	bne.n	80045a6 <_dtoa_r+0x62e>
 800455c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004560:	4bae      	ldr	r3, [pc, #696]	@ (800481c <_dtoa_r+0x8a4>)
 8004562:	f7fb fe13 	bl	800018c <__adddf3>
 8004566:	4602      	mov	r2, r0
 8004568:	460b      	mov	r3, r1
 800456a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800456e:	f7fc fa53 	bl	8000a18 <__aeabi_dcmpgt>
 8004572:	2800      	cmp	r0, #0
 8004574:	d163      	bne.n	800463e <_dtoa_r+0x6c6>
 8004576:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800457a:	2000      	movs	r0, #0
 800457c:	49a7      	ldr	r1, [pc, #668]	@ (800481c <_dtoa_r+0x8a4>)
 800457e:	f7fb fe03 	bl	8000188 <__aeabi_dsub>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800458a:	f7fc fa27 	bl	80009dc <__aeabi_dcmplt>
 800458e:	2800      	cmp	r0, #0
 8004590:	f43f af14 	beq.w	80043bc <_dtoa_r+0x444>
 8004594:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004596:	1e73      	subs	r3, r6, #1
 8004598:	9313      	str	r3, [sp, #76]	@ 0x4c
 800459a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800459e:	2b30      	cmp	r3, #48	@ 0x30
 80045a0:	d0f8      	beq.n	8004594 <_dtoa_r+0x61c>
 80045a2:	4647      	mov	r7, r8
 80045a4:	e03b      	b.n	800461e <_dtoa_r+0x6a6>
 80045a6:	4b9e      	ldr	r3, [pc, #632]	@ (8004820 <_dtoa_r+0x8a8>)
 80045a8:	f7fb ffa6 	bl	80004f8 <__aeabi_dmul>
 80045ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80045b0:	e7bc      	b.n	800452c <_dtoa_r+0x5b4>
 80045b2:	4656      	mov	r6, sl
 80045b4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80045b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045bc:	4620      	mov	r0, r4
 80045be:	4629      	mov	r1, r5
 80045c0:	f7fc f8c4 	bl	800074c <__aeabi_ddiv>
 80045c4:	f7fc fa48 	bl	8000a58 <__aeabi_d2iz>
 80045c8:	4680      	mov	r8, r0
 80045ca:	f7fb ff2b 	bl	8000424 <__aeabi_i2d>
 80045ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045d2:	f7fb ff91 	bl	80004f8 <__aeabi_dmul>
 80045d6:	4602      	mov	r2, r0
 80045d8:	460b      	mov	r3, r1
 80045da:	4620      	mov	r0, r4
 80045dc:	4629      	mov	r1, r5
 80045de:	f7fb fdd3 	bl	8000188 <__aeabi_dsub>
 80045e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80045e6:	9d08      	ldr	r5, [sp, #32]
 80045e8:	f806 4b01 	strb.w	r4, [r6], #1
 80045ec:	eba6 040a 	sub.w	r4, r6, sl
 80045f0:	42a5      	cmp	r5, r4
 80045f2:	4602      	mov	r2, r0
 80045f4:	460b      	mov	r3, r1
 80045f6:	d133      	bne.n	8004660 <_dtoa_r+0x6e8>
 80045f8:	f7fb fdc8 	bl	800018c <__adddf3>
 80045fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004600:	4604      	mov	r4, r0
 8004602:	460d      	mov	r5, r1
 8004604:	f7fc fa08 	bl	8000a18 <__aeabi_dcmpgt>
 8004608:	b9c0      	cbnz	r0, 800463c <_dtoa_r+0x6c4>
 800460a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800460e:	4620      	mov	r0, r4
 8004610:	4629      	mov	r1, r5
 8004612:	f7fc f9d9 	bl	80009c8 <__aeabi_dcmpeq>
 8004616:	b110      	cbz	r0, 800461e <_dtoa_r+0x6a6>
 8004618:	f018 0f01 	tst.w	r8, #1
 800461c:	d10e      	bne.n	800463c <_dtoa_r+0x6c4>
 800461e:	4648      	mov	r0, r9
 8004620:	9903      	ldr	r1, [sp, #12]
 8004622:	f000 fbbb 	bl	8004d9c <_Bfree>
 8004626:	2300      	movs	r3, #0
 8004628:	7033      	strb	r3, [r6, #0]
 800462a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800462c:	3701      	adds	r7, #1
 800462e:	601f      	str	r7, [r3, #0]
 8004630:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 824b 	beq.w	8004ace <_dtoa_r+0xb56>
 8004638:	601e      	str	r6, [r3, #0]
 800463a:	e248      	b.n	8004ace <_dtoa_r+0xb56>
 800463c:	46b8      	mov	r8, r7
 800463e:	4633      	mov	r3, r6
 8004640:	461e      	mov	r6, r3
 8004642:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004646:	2a39      	cmp	r2, #57	@ 0x39
 8004648:	d106      	bne.n	8004658 <_dtoa_r+0x6e0>
 800464a:	459a      	cmp	sl, r3
 800464c:	d1f8      	bne.n	8004640 <_dtoa_r+0x6c8>
 800464e:	2230      	movs	r2, #48	@ 0x30
 8004650:	f108 0801 	add.w	r8, r8, #1
 8004654:	f88a 2000 	strb.w	r2, [sl]
 8004658:	781a      	ldrb	r2, [r3, #0]
 800465a:	3201      	adds	r2, #1
 800465c:	701a      	strb	r2, [r3, #0]
 800465e:	e7a0      	b.n	80045a2 <_dtoa_r+0x62a>
 8004660:	2200      	movs	r2, #0
 8004662:	4b6f      	ldr	r3, [pc, #444]	@ (8004820 <_dtoa_r+0x8a8>)
 8004664:	f7fb ff48 	bl	80004f8 <__aeabi_dmul>
 8004668:	2200      	movs	r2, #0
 800466a:	2300      	movs	r3, #0
 800466c:	4604      	mov	r4, r0
 800466e:	460d      	mov	r5, r1
 8004670:	f7fc f9aa 	bl	80009c8 <__aeabi_dcmpeq>
 8004674:	2800      	cmp	r0, #0
 8004676:	d09f      	beq.n	80045b8 <_dtoa_r+0x640>
 8004678:	e7d1      	b.n	800461e <_dtoa_r+0x6a6>
 800467a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800467c:	2a00      	cmp	r2, #0
 800467e:	f000 80ea 	beq.w	8004856 <_dtoa_r+0x8de>
 8004682:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004684:	2a01      	cmp	r2, #1
 8004686:	f300 80cd 	bgt.w	8004824 <_dtoa_r+0x8ac>
 800468a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800468c:	2a00      	cmp	r2, #0
 800468e:	f000 80c1 	beq.w	8004814 <_dtoa_r+0x89c>
 8004692:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004696:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004698:	9e04      	ldr	r6, [sp, #16]
 800469a:	9a04      	ldr	r2, [sp, #16]
 800469c:	2101      	movs	r1, #1
 800469e:	441a      	add	r2, r3
 80046a0:	9204      	str	r2, [sp, #16]
 80046a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046a4:	4648      	mov	r0, r9
 80046a6:	441a      	add	r2, r3
 80046a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80046aa:	f000 fc2b 	bl	8004f04 <__i2b>
 80046ae:	4605      	mov	r5, r0
 80046b0:	b166      	cbz	r6, 80046cc <_dtoa_r+0x754>
 80046b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	dd09      	ble.n	80046cc <_dtoa_r+0x754>
 80046b8:	42b3      	cmp	r3, r6
 80046ba:	bfa8      	it	ge
 80046bc:	4633      	movge	r3, r6
 80046be:	9a04      	ldr	r2, [sp, #16]
 80046c0:	1af6      	subs	r6, r6, r3
 80046c2:	1ad2      	subs	r2, r2, r3
 80046c4:	9204      	str	r2, [sp, #16]
 80046c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80046cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046ce:	b30b      	cbz	r3, 8004714 <_dtoa_r+0x79c>
 80046d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 80c6 	beq.w	8004864 <_dtoa_r+0x8ec>
 80046d8:	2c00      	cmp	r4, #0
 80046da:	f000 80c0 	beq.w	800485e <_dtoa_r+0x8e6>
 80046de:	4629      	mov	r1, r5
 80046e0:	4622      	mov	r2, r4
 80046e2:	4648      	mov	r0, r9
 80046e4:	f000 fcc6 	bl	8005074 <__pow5mult>
 80046e8:	9a03      	ldr	r2, [sp, #12]
 80046ea:	4601      	mov	r1, r0
 80046ec:	4605      	mov	r5, r0
 80046ee:	4648      	mov	r0, r9
 80046f0:	f000 fc1e 	bl	8004f30 <__multiply>
 80046f4:	9903      	ldr	r1, [sp, #12]
 80046f6:	4680      	mov	r8, r0
 80046f8:	4648      	mov	r0, r9
 80046fa:	f000 fb4f 	bl	8004d9c <_Bfree>
 80046fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004700:	1b1b      	subs	r3, r3, r4
 8004702:	930a      	str	r3, [sp, #40]	@ 0x28
 8004704:	f000 80b1 	beq.w	800486a <_dtoa_r+0x8f2>
 8004708:	4641      	mov	r1, r8
 800470a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800470c:	4648      	mov	r0, r9
 800470e:	f000 fcb1 	bl	8005074 <__pow5mult>
 8004712:	9003      	str	r0, [sp, #12]
 8004714:	2101      	movs	r1, #1
 8004716:	4648      	mov	r0, r9
 8004718:	f000 fbf4 	bl	8004f04 <__i2b>
 800471c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800471e:	4604      	mov	r4, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 81d8 	beq.w	8004ad6 <_dtoa_r+0xb5e>
 8004726:	461a      	mov	r2, r3
 8004728:	4601      	mov	r1, r0
 800472a:	4648      	mov	r0, r9
 800472c:	f000 fca2 	bl	8005074 <__pow5mult>
 8004730:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004732:	4604      	mov	r4, r0
 8004734:	2b01      	cmp	r3, #1
 8004736:	f300 809f 	bgt.w	8004878 <_dtoa_r+0x900>
 800473a:	9b06      	ldr	r3, [sp, #24]
 800473c:	2b00      	cmp	r3, #0
 800473e:	f040 8097 	bne.w	8004870 <_dtoa_r+0x8f8>
 8004742:	9b07      	ldr	r3, [sp, #28]
 8004744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004748:	2b00      	cmp	r3, #0
 800474a:	f040 8093 	bne.w	8004874 <_dtoa_r+0x8fc>
 800474e:	9b07      	ldr	r3, [sp, #28]
 8004750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004754:	0d1b      	lsrs	r3, r3, #20
 8004756:	051b      	lsls	r3, r3, #20
 8004758:	b133      	cbz	r3, 8004768 <_dtoa_r+0x7f0>
 800475a:	9b04      	ldr	r3, [sp, #16]
 800475c:	3301      	adds	r3, #1
 800475e:	9304      	str	r3, [sp, #16]
 8004760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004762:	3301      	adds	r3, #1
 8004764:	9309      	str	r3, [sp, #36]	@ 0x24
 8004766:	2301      	movs	r3, #1
 8004768:	930a      	str	r3, [sp, #40]	@ 0x28
 800476a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800476c:	2b00      	cmp	r3, #0
 800476e:	f000 81b8 	beq.w	8004ae2 <_dtoa_r+0xb6a>
 8004772:	6923      	ldr	r3, [r4, #16]
 8004774:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004778:	6918      	ldr	r0, [r3, #16]
 800477a:	f000 fb77 	bl	8004e6c <__hi0bits>
 800477e:	f1c0 0020 	rsb	r0, r0, #32
 8004782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004784:	4418      	add	r0, r3
 8004786:	f010 001f 	ands.w	r0, r0, #31
 800478a:	f000 8082 	beq.w	8004892 <_dtoa_r+0x91a>
 800478e:	f1c0 0320 	rsb	r3, r0, #32
 8004792:	2b04      	cmp	r3, #4
 8004794:	dd73      	ble.n	800487e <_dtoa_r+0x906>
 8004796:	9b04      	ldr	r3, [sp, #16]
 8004798:	f1c0 001c 	rsb	r0, r0, #28
 800479c:	4403      	add	r3, r0
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047a2:	4406      	add	r6, r0
 80047a4:	4403      	add	r3, r0
 80047a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80047a8:	9b04      	ldr	r3, [sp, #16]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	dd05      	ble.n	80047ba <_dtoa_r+0x842>
 80047ae:	461a      	mov	r2, r3
 80047b0:	4648      	mov	r0, r9
 80047b2:	9903      	ldr	r1, [sp, #12]
 80047b4:	f000 fcb8 	bl	8005128 <__lshift>
 80047b8:	9003      	str	r0, [sp, #12]
 80047ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047bc:	2b00      	cmp	r3, #0
 80047be:	dd05      	ble.n	80047cc <_dtoa_r+0x854>
 80047c0:	4621      	mov	r1, r4
 80047c2:	461a      	mov	r2, r3
 80047c4:	4648      	mov	r0, r9
 80047c6:	f000 fcaf 	bl	8005128 <__lshift>
 80047ca:	4604      	mov	r4, r0
 80047cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d061      	beq.n	8004896 <_dtoa_r+0x91e>
 80047d2:	4621      	mov	r1, r4
 80047d4:	9803      	ldr	r0, [sp, #12]
 80047d6:	f000 fd13 	bl	8005200 <__mcmp>
 80047da:	2800      	cmp	r0, #0
 80047dc:	da5b      	bge.n	8004896 <_dtoa_r+0x91e>
 80047de:	2300      	movs	r3, #0
 80047e0:	220a      	movs	r2, #10
 80047e2:	4648      	mov	r0, r9
 80047e4:	9903      	ldr	r1, [sp, #12]
 80047e6:	f000 fafb 	bl	8004de0 <__multadd>
 80047ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80047ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80047f0:	9003      	str	r0, [sp, #12]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 8177 	beq.w	8004ae6 <_dtoa_r+0xb6e>
 80047f8:	4629      	mov	r1, r5
 80047fa:	2300      	movs	r3, #0
 80047fc:	220a      	movs	r2, #10
 80047fe:	4648      	mov	r0, r9
 8004800:	f000 faee 	bl	8004de0 <__multadd>
 8004804:	f1bb 0f00 	cmp.w	fp, #0
 8004808:	4605      	mov	r5, r0
 800480a:	dc6f      	bgt.n	80048ec <_dtoa_r+0x974>
 800480c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800480e:	2b02      	cmp	r3, #2
 8004810:	dc49      	bgt.n	80048a6 <_dtoa_r+0x92e>
 8004812:	e06b      	b.n	80048ec <_dtoa_r+0x974>
 8004814:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004816:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800481a:	e73c      	b.n	8004696 <_dtoa_r+0x71e>
 800481c:	3fe00000 	.word	0x3fe00000
 8004820:	40240000 	.word	0x40240000
 8004824:	9b08      	ldr	r3, [sp, #32]
 8004826:	1e5c      	subs	r4, r3, #1
 8004828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800482a:	42a3      	cmp	r3, r4
 800482c:	db09      	blt.n	8004842 <_dtoa_r+0x8ca>
 800482e:	1b1c      	subs	r4, r3, r4
 8004830:	9b08      	ldr	r3, [sp, #32]
 8004832:	2b00      	cmp	r3, #0
 8004834:	f6bf af30 	bge.w	8004698 <_dtoa_r+0x720>
 8004838:	9b04      	ldr	r3, [sp, #16]
 800483a:	9a08      	ldr	r2, [sp, #32]
 800483c:	1a9e      	subs	r6, r3, r2
 800483e:	2300      	movs	r3, #0
 8004840:	e72b      	b.n	800469a <_dtoa_r+0x722>
 8004842:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004844:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004846:	1ae3      	subs	r3, r4, r3
 8004848:	441a      	add	r2, r3
 800484a:	940a      	str	r4, [sp, #40]	@ 0x28
 800484c:	9e04      	ldr	r6, [sp, #16]
 800484e:	2400      	movs	r4, #0
 8004850:	9b08      	ldr	r3, [sp, #32]
 8004852:	920e      	str	r2, [sp, #56]	@ 0x38
 8004854:	e721      	b.n	800469a <_dtoa_r+0x722>
 8004856:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004858:	9e04      	ldr	r6, [sp, #16]
 800485a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800485c:	e728      	b.n	80046b0 <_dtoa_r+0x738>
 800485e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004862:	e751      	b.n	8004708 <_dtoa_r+0x790>
 8004864:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004866:	9903      	ldr	r1, [sp, #12]
 8004868:	e750      	b.n	800470c <_dtoa_r+0x794>
 800486a:	f8cd 800c 	str.w	r8, [sp, #12]
 800486e:	e751      	b.n	8004714 <_dtoa_r+0x79c>
 8004870:	2300      	movs	r3, #0
 8004872:	e779      	b.n	8004768 <_dtoa_r+0x7f0>
 8004874:	9b06      	ldr	r3, [sp, #24]
 8004876:	e777      	b.n	8004768 <_dtoa_r+0x7f0>
 8004878:	2300      	movs	r3, #0
 800487a:	930a      	str	r3, [sp, #40]	@ 0x28
 800487c:	e779      	b.n	8004772 <_dtoa_r+0x7fa>
 800487e:	d093      	beq.n	80047a8 <_dtoa_r+0x830>
 8004880:	9a04      	ldr	r2, [sp, #16]
 8004882:	331c      	adds	r3, #28
 8004884:	441a      	add	r2, r3
 8004886:	9204      	str	r2, [sp, #16]
 8004888:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800488a:	441e      	add	r6, r3
 800488c:	441a      	add	r2, r3
 800488e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004890:	e78a      	b.n	80047a8 <_dtoa_r+0x830>
 8004892:	4603      	mov	r3, r0
 8004894:	e7f4      	b.n	8004880 <_dtoa_r+0x908>
 8004896:	9b08      	ldr	r3, [sp, #32]
 8004898:	46b8      	mov	r8, r7
 800489a:	2b00      	cmp	r3, #0
 800489c:	dc20      	bgt.n	80048e0 <_dtoa_r+0x968>
 800489e:	469b      	mov	fp, r3
 80048a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	dd1e      	ble.n	80048e4 <_dtoa_r+0x96c>
 80048a6:	f1bb 0f00 	cmp.w	fp, #0
 80048aa:	f47f adb1 	bne.w	8004410 <_dtoa_r+0x498>
 80048ae:	4621      	mov	r1, r4
 80048b0:	465b      	mov	r3, fp
 80048b2:	2205      	movs	r2, #5
 80048b4:	4648      	mov	r0, r9
 80048b6:	f000 fa93 	bl	8004de0 <__multadd>
 80048ba:	4601      	mov	r1, r0
 80048bc:	4604      	mov	r4, r0
 80048be:	9803      	ldr	r0, [sp, #12]
 80048c0:	f000 fc9e 	bl	8005200 <__mcmp>
 80048c4:	2800      	cmp	r0, #0
 80048c6:	f77f ada3 	ble.w	8004410 <_dtoa_r+0x498>
 80048ca:	4656      	mov	r6, sl
 80048cc:	2331      	movs	r3, #49	@ 0x31
 80048ce:	f108 0801 	add.w	r8, r8, #1
 80048d2:	f806 3b01 	strb.w	r3, [r6], #1
 80048d6:	e59f      	b.n	8004418 <_dtoa_r+0x4a0>
 80048d8:	46b8      	mov	r8, r7
 80048da:	9c08      	ldr	r4, [sp, #32]
 80048dc:	4625      	mov	r5, r4
 80048de:	e7f4      	b.n	80048ca <_dtoa_r+0x952>
 80048e0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80048e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 8101 	beq.w	8004aee <_dtoa_r+0xb76>
 80048ec:	2e00      	cmp	r6, #0
 80048ee:	dd05      	ble.n	80048fc <_dtoa_r+0x984>
 80048f0:	4629      	mov	r1, r5
 80048f2:	4632      	mov	r2, r6
 80048f4:	4648      	mov	r0, r9
 80048f6:	f000 fc17 	bl	8005128 <__lshift>
 80048fa:	4605      	mov	r5, r0
 80048fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d05c      	beq.n	80049bc <_dtoa_r+0xa44>
 8004902:	4648      	mov	r0, r9
 8004904:	6869      	ldr	r1, [r5, #4]
 8004906:	f000 fa09 	bl	8004d1c <_Balloc>
 800490a:	4606      	mov	r6, r0
 800490c:	b928      	cbnz	r0, 800491a <_dtoa_r+0x9a2>
 800490e:	4602      	mov	r2, r0
 8004910:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004914:	4b80      	ldr	r3, [pc, #512]	@ (8004b18 <_dtoa_r+0xba0>)
 8004916:	f7ff bb43 	b.w	8003fa0 <_dtoa_r+0x28>
 800491a:	692a      	ldr	r2, [r5, #16]
 800491c:	f105 010c 	add.w	r1, r5, #12
 8004920:	3202      	adds	r2, #2
 8004922:	0092      	lsls	r2, r2, #2
 8004924:	300c      	adds	r0, #12
 8004926:	f7ff fa8e 	bl	8003e46 <memcpy>
 800492a:	2201      	movs	r2, #1
 800492c:	4631      	mov	r1, r6
 800492e:	4648      	mov	r0, r9
 8004930:	f000 fbfa 	bl	8005128 <__lshift>
 8004934:	462f      	mov	r7, r5
 8004936:	4605      	mov	r5, r0
 8004938:	f10a 0301 	add.w	r3, sl, #1
 800493c:	9304      	str	r3, [sp, #16]
 800493e:	eb0a 030b 	add.w	r3, sl, fp
 8004942:	930a      	str	r3, [sp, #40]	@ 0x28
 8004944:	9b06      	ldr	r3, [sp, #24]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	9309      	str	r3, [sp, #36]	@ 0x24
 800494c:	9b04      	ldr	r3, [sp, #16]
 800494e:	4621      	mov	r1, r4
 8004950:	9803      	ldr	r0, [sp, #12]
 8004952:	f103 3bff 	add.w	fp, r3, #4294967295
 8004956:	f7ff fa84 	bl	8003e62 <quorem>
 800495a:	4603      	mov	r3, r0
 800495c:	4639      	mov	r1, r7
 800495e:	3330      	adds	r3, #48	@ 0x30
 8004960:	9006      	str	r0, [sp, #24]
 8004962:	9803      	ldr	r0, [sp, #12]
 8004964:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004966:	f000 fc4b 	bl	8005200 <__mcmp>
 800496a:	462a      	mov	r2, r5
 800496c:	9008      	str	r0, [sp, #32]
 800496e:	4621      	mov	r1, r4
 8004970:	4648      	mov	r0, r9
 8004972:	f000 fc61 	bl	8005238 <__mdiff>
 8004976:	68c2      	ldr	r2, [r0, #12]
 8004978:	4606      	mov	r6, r0
 800497a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800497c:	bb02      	cbnz	r2, 80049c0 <_dtoa_r+0xa48>
 800497e:	4601      	mov	r1, r0
 8004980:	9803      	ldr	r0, [sp, #12]
 8004982:	f000 fc3d 	bl	8005200 <__mcmp>
 8004986:	4602      	mov	r2, r0
 8004988:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800498a:	4631      	mov	r1, r6
 800498c:	4648      	mov	r0, r9
 800498e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8004992:	f000 fa03 	bl	8004d9c <_Bfree>
 8004996:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004998:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800499a:	9e04      	ldr	r6, [sp, #16]
 800499c:	ea42 0103 	orr.w	r1, r2, r3
 80049a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049a2:	4319      	orrs	r1, r3
 80049a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80049a6:	d10d      	bne.n	80049c4 <_dtoa_r+0xa4c>
 80049a8:	2b39      	cmp	r3, #57	@ 0x39
 80049aa:	d027      	beq.n	80049fc <_dtoa_r+0xa84>
 80049ac:	9a08      	ldr	r2, [sp, #32]
 80049ae:	2a00      	cmp	r2, #0
 80049b0:	dd01      	ble.n	80049b6 <_dtoa_r+0xa3e>
 80049b2:	9b06      	ldr	r3, [sp, #24]
 80049b4:	3331      	adds	r3, #49	@ 0x31
 80049b6:	f88b 3000 	strb.w	r3, [fp]
 80049ba:	e52e      	b.n	800441a <_dtoa_r+0x4a2>
 80049bc:	4628      	mov	r0, r5
 80049be:	e7b9      	b.n	8004934 <_dtoa_r+0x9bc>
 80049c0:	2201      	movs	r2, #1
 80049c2:	e7e2      	b.n	800498a <_dtoa_r+0xa12>
 80049c4:	9908      	ldr	r1, [sp, #32]
 80049c6:	2900      	cmp	r1, #0
 80049c8:	db04      	blt.n	80049d4 <_dtoa_r+0xa5c>
 80049ca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80049cc:	4301      	orrs	r1, r0
 80049ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049d0:	4301      	orrs	r1, r0
 80049d2:	d120      	bne.n	8004a16 <_dtoa_r+0xa9e>
 80049d4:	2a00      	cmp	r2, #0
 80049d6:	ddee      	ble.n	80049b6 <_dtoa_r+0xa3e>
 80049d8:	2201      	movs	r2, #1
 80049da:	9903      	ldr	r1, [sp, #12]
 80049dc:	4648      	mov	r0, r9
 80049de:	9304      	str	r3, [sp, #16]
 80049e0:	f000 fba2 	bl	8005128 <__lshift>
 80049e4:	4621      	mov	r1, r4
 80049e6:	9003      	str	r0, [sp, #12]
 80049e8:	f000 fc0a 	bl	8005200 <__mcmp>
 80049ec:	2800      	cmp	r0, #0
 80049ee:	9b04      	ldr	r3, [sp, #16]
 80049f0:	dc02      	bgt.n	80049f8 <_dtoa_r+0xa80>
 80049f2:	d1e0      	bne.n	80049b6 <_dtoa_r+0xa3e>
 80049f4:	07da      	lsls	r2, r3, #31
 80049f6:	d5de      	bpl.n	80049b6 <_dtoa_r+0xa3e>
 80049f8:	2b39      	cmp	r3, #57	@ 0x39
 80049fa:	d1da      	bne.n	80049b2 <_dtoa_r+0xa3a>
 80049fc:	2339      	movs	r3, #57	@ 0x39
 80049fe:	f88b 3000 	strb.w	r3, [fp]
 8004a02:	4633      	mov	r3, r6
 8004a04:	461e      	mov	r6, r3
 8004a06:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	2a39      	cmp	r2, #57	@ 0x39
 8004a0e:	d04e      	beq.n	8004aae <_dtoa_r+0xb36>
 8004a10:	3201      	adds	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]
 8004a14:	e501      	b.n	800441a <_dtoa_r+0x4a2>
 8004a16:	2a00      	cmp	r2, #0
 8004a18:	dd03      	ble.n	8004a22 <_dtoa_r+0xaaa>
 8004a1a:	2b39      	cmp	r3, #57	@ 0x39
 8004a1c:	d0ee      	beq.n	80049fc <_dtoa_r+0xa84>
 8004a1e:	3301      	adds	r3, #1
 8004a20:	e7c9      	b.n	80049b6 <_dtoa_r+0xa3e>
 8004a22:	9a04      	ldr	r2, [sp, #16]
 8004a24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004a26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004a2a:	428a      	cmp	r2, r1
 8004a2c:	d028      	beq.n	8004a80 <_dtoa_r+0xb08>
 8004a2e:	2300      	movs	r3, #0
 8004a30:	220a      	movs	r2, #10
 8004a32:	9903      	ldr	r1, [sp, #12]
 8004a34:	4648      	mov	r0, r9
 8004a36:	f000 f9d3 	bl	8004de0 <__multadd>
 8004a3a:	42af      	cmp	r7, r5
 8004a3c:	9003      	str	r0, [sp, #12]
 8004a3e:	f04f 0300 	mov.w	r3, #0
 8004a42:	f04f 020a 	mov.w	r2, #10
 8004a46:	4639      	mov	r1, r7
 8004a48:	4648      	mov	r0, r9
 8004a4a:	d107      	bne.n	8004a5c <_dtoa_r+0xae4>
 8004a4c:	f000 f9c8 	bl	8004de0 <__multadd>
 8004a50:	4607      	mov	r7, r0
 8004a52:	4605      	mov	r5, r0
 8004a54:	9b04      	ldr	r3, [sp, #16]
 8004a56:	3301      	adds	r3, #1
 8004a58:	9304      	str	r3, [sp, #16]
 8004a5a:	e777      	b.n	800494c <_dtoa_r+0x9d4>
 8004a5c:	f000 f9c0 	bl	8004de0 <__multadd>
 8004a60:	4629      	mov	r1, r5
 8004a62:	4607      	mov	r7, r0
 8004a64:	2300      	movs	r3, #0
 8004a66:	220a      	movs	r2, #10
 8004a68:	4648      	mov	r0, r9
 8004a6a:	f000 f9b9 	bl	8004de0 <__multadd>
 8004a6e:	4605      	mov	r5, r0
 8004a70:	e7f0      	b.n	8004a54 <_dtoa_r+0xadc>
 8004a72:	f1bb 0f00 	cmp.w	fp, #0
 8004a76:	bfcc      	ite	gt
 8004a78:	465e      	movgt	r6, fp
 8004a7a:	2601      	movle	r6, #1
 8004a7c:	2700      	movs	r7, #0
 8004a7e:	4456      	add	r6, sl
 8004a80:	2201      	movs	r2, #1
 8004a82:	9903      	ldr	r1, [sp, #12]
 8004a84:	4648      	mov	r0, r9
 8004a86:	9304      	str	r3, [sp, #16]
 8004a88:	f000 fb4e 	bl	8005128 <__lshift>
 8004a8c:	4621      	mov	r1, r4
 8004a8e:	9003      	str	r0, [sp, #12]
 8004a90:	f000 fbb6 	bl	8005200 <__mcmp>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	dcb4      	bgt.n	8004a02 <_dtoa_r+0xa8a>
 8004a98:	d102      	bne.n	8004aa0 <_dtoa_r+0xb28>
 8004a9a:	9b04      	ldr	r3, [sp, #16]
 8004a9c:	07db      	lsls	r3, r3, #31
 8004a9e:	d4b0      	bmi.n	8004a02 <_dtoa_r+0xa8a>
 8004aa0:	4633      	mov	r3, r6
 8004aa2:	461e      	mov	r6, r3
 8004aa4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004aa8:	2a30      	cmp	r2, #48	@ 0x30
 8004aaa:	d0fa      	beq.n	8004aa2 <_dtoa_r+0xb2a>
 8004aac:	e4b5      	b.n	800441a <_dtoa_r+0x4a2>
 8004aae:	459a      	cmp	sl, r3
 8004ab0:	d1a8      	bne.n	8004a04 <_dtoa_r+0xa8c>
 8004ab2:	2331      	movs	r3, #49	@ 0x31
 8004ab4:	f108 0801 	add.w	r8, r8, #1
 8004ab8:	f88a 3000 	strb.w	r3, [sl]
 8004abc:	e4ad      	b.n	800441a <_dtoa_r+0x4a2>
 8004abe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ac0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004b1c <_dtoa_r+0xba4>
 8004ac4:	b11b      	cbz	r3, 8004ace <_dtoa_r+0xb56>
 8004ac6:	f10a 0308 	add.w	r3, sl, #8
 8004aca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	4650      	mov	r0, sl
 8004ad0:	b017      	add	sp, #92	@ 0x5c
 8004ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	f77f ae2e 	ble.w	800473a <_dtoa_r+0x7c2>
 8004ade:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ae0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ae2:	2001      	movs	r0, #1
 8004ae4:	e64d      	b.n	8004782 <_dtoa_r+0x80a>
 8004ae6:	f1bb 0f00 	cmp.w	fp, #0
 8004aea:	f77f aed9 	ble.w	80048a0 <_dtoa_r+0x928>
 8004aee:	4656      	mov	r6, sl
 8004af0:	4621      	mov	r1, r4
 8004af2:	9803      	ldr	r0, [sp, #12]
 8004af4:	f7ff f9b5 	bl	8003e62 <quorem>
 8004af8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004afc:	f806 3b01 	strb.w	r3, [r6], #1
 8004b00:	eba6 020a 	sub.w	r2, r6, sl
 8004b04:	4593      	cmp	fp, r2
 8004b06:	ddb4      	ble.n	8004a72 <_dtoa_r+0xafa>
 8004b08:	2300      	movs	r3, #0
 8004b0a:	220a      	movs	r2, #10
 8004b0c:	4648      	mov	r0, r9
 8004b0e:	9903      	ldr	r1, [sp, #12]
 8004b10:	f000 f966 	bl	8004de0 <__multadd>
 8004b14:	9003      	str	r0, [sp, #12]
 8004b16:	e7eb      	b.n	8004af0 <_dtoa_r+0xb78>
 8004b18:	08007f2a 	.word	0x08007f2a
 8004b1c:	08007eae 	.word	0x08007eae

08004b20 <_free_r>:
 8004b20:	b538      	push	{r3, r4, r5, lr}
 8004b22:	4605      	mov	r5, r0
 8004b24:	2900      	cmp	r1, #0
 8004b26:	d040      	beq.n	8004baa <_free_r+0x8a>
 8004b28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b2c:	1f0c      	subs	r4, r1, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	bfb8      	it	lt
 8004b32:	18e4      	addlt	r4, r4, r3
 8004b34:	f000 f8e6 	bl	8004d04 <__malloc_lock>
 8004b38:	4a1c      	ldr	r2, [pc, #112]	@ (8004bac <_free_r+0x8c>)
 8004b3a:	6813      	ldr	r3, [r2, #0]
 8004b3c:	b933      	cbnz	r3, 8004b4c <_free_r+0x2c>
 8004b3e:	6063      	str	r3, [r4, #4]
 8004b40:	6014      	str	r4, [r2, #0]
 8004b42:	4628      	mov	r0, r5
 8004b44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b48:	f000 b8e2 	b.w	8004d10 <__malloc_unlock>
 8004b4c:	42a3      	cmp	r3, r4
 8004b4e:	d908      	bls.n	8004b62 <_free_r+0x42>
 8004b50:	6820      	ldr	r0, [r4, #0]
 8004b52:	1821      	adds	r1, r4, r0
 8004b54:	428b      	cmp	r3, r1
 8004b56:	bf01      	itttt	eq
 8004b58:	6819      	ldreq	r1, [r3, #0]
 8004b5a:	685b      	ldreq	r3, [r3, #4]
 8004b5c:	1809      	addeq	r1, r1, r0
 8004b5e:	6021      	streq	r1, [r4, #0]
 8004b60:	e7ed      	b.n	8004b3e <_free_r+0x1e>
 8004b62:	461a      	mov	r2, r3
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	b10b      	cbz	r3, 8004b6c <_free_r+0x4c>
 8004b68:	42a3      	cmp	r3, r4
 8004b6a:	d9fa      	bls.n	8004b62 <_free_r+0x42>
 8004b6c:	6811      	ldr	r1, [r2, #0]
 8004b6e:	1850      	adds	r0, r2, r1
 8004b70:	42a0      	cmp	r0, r4
 8004b72:	d10b      	bne.n	8004b8c <_free_r+0x6c>
 8004b74:	6820      	ldr	r0, [r4, #0]
 8004b76:	4401      	add	r1, r0
 8004b78:	1850      	adds	r0, r2, r1
 8004b7a:	4283      	cmp	r3, r0
 8004b7c:	6011      	str	r1, [r2, #0]
 8004b7e:	d1e0      	bne.n	8004b42 <_free_r+0x22>
 8004b80:	6818      	ldr	r0, [r3, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	4408      	add	r0, r1
 8004b86:	6010      	str	r0, [r2, #0]
 8004b88:	6053      	str	r3, [r2, #4]
 8004b8a:	e7da      	b.n	8004b42 <_free_r+0x22>
 8004b8c:	d902      	bls.n	8004b94 <_free_r+0x74>
 8004b8e:	230c      	movs	r3, #12
 8004b90:	602b      	str	r3, [r5, #0]
 8004b92:	e7d6      	b.n	8004b42 <_free_r+0x22>
 8004b94:	6820      	ldr	r0, [r4, #0]
 8004b96:	1821      	adds	r1, r4, r0
 8004b98:	428b      	cmp	r3, r1
 8004b9a:	bf01      	itttt	eq
 8004b9c:	6819      	ldreq	r1, [r3, #0]
 8004b9e:	685b      	ldreq	r3, [r3, #4]
 8004ba0:	1809      	addeq	r1, r1, r0
 8004ba2:	6021      	streq	r1, [r4, #0]
 8004ba4:	6063      	str	r3, [r4, #4]
 8004ba6:	6054      	str	r4, [r2, #4]
 8004ba8:	e7cb      	b.n	8004b42 <_free_r+0x22>
 8004baa:	bd38      	pop	{r3, r4, r5, pc}
 8004bac:	200007b4 	.word	0x200007b4

08004bb0 <malloc>:
 8004bb0:	4b02      	ldr	r3, [pc, #8]	@ (8004bbc <malloc+0xc>)
 8004bb2:	4601      	mov	r1, r0
 8004bb4:	6818      	ldr	r0, [r3, #0]
 8004bb6:	f000 b825 	b.w	8004c04 <_malloc_r>
 8004bba:	bf00      	nop
 8004bbc:	20000018 	.word	0x20000018

08004bc0 <sbrk_aligned>:
 8004bc0:	b570      	push	{r4, r5, r6, lr}
 8004bc2:	4e0f      	ldr	r6, [pc, #60]	@ (8004c00 <sbrk_aligned+0x40>)
 8004bc4:	460c      	mov	r4, r1
 8004bc6:	6831      	ldr	r1, [r6, #0]
 8004bc8:	4605      	mov	r5, r0
 8004bca:	b911      	cbnz	r1, 8004bd2 <sbrk_aligned+0x12>
 8004bcc:	f000 fe3a 	bl	8005844 <_sbrk_r>
 8004bd0:	6030      	str	r0, [r6, #0]
 8004bd2:	4621      	mov	r1, r4
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	f000 fe35 	bl	8005844 <_sbrk_r>
 8004bda:	1c43      	adds	r3, r0, #1
 8004bdc:	d103      	bne.n	8004be6 <sbrk_aligned+0x26>
 8004bde:	f04f 34ff 	mov.w	r4, #4294967295
 8004be2:	4620      	mov	r0, r4
 8004be4:	bd70      	pop	{r4, r5, r6, pc}
 8004be6:	1cc4      	adds	r4, r0, #3
 8004be8:	f024 0403 	bic.w	r4, r4, #3
 8004bec:	42a0      	cmp	r0, r4
 8004bee:	d0f8      	beq.n	8004be2 <sbrk_aligned+0x22>
 8004bf0:	1a21      	subs	r1, r4, r0
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	f000 fe26 	bl	8005844 <_sbrk_r>
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d1f2      	bne.n	8004be2 <sbrk_aligned+0x22>
 8004bfc:	e7ef      	b.n	8004bde <sbrk_aligned+0x1e>
 8004bfe:	bf00      	nop
 8004c00:	200007b0 	.word	0x200007b0

08004c04 <_malloc_r>:
 8004c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c08:	1ccd      	adds	r5, r1, #3
 8004c0a:	f025 0503 	bic.w	r5, r5, #3
 8004c0e:	3508      	adds	r5, #8
 8004c10:	2d0c      	cmp	r5, #12
 8004c12:	bf38      	it	cc
 8004c14:	250c      	movcc	r5, #12
 8004c16:	2d00      	cmp	r5, #0
 8004c18:	4606      	mov	r6, r0
 8004c1a:	db01      	blt.n	8004c20 <_malloc_r+0x1c>
 8004c1c:	42a9      	cmp	r1, r5
 8004c1e:	d904      	bls.n	8004c2a <_malloc_r+0x26>
 8004c20:	230c      	movs	r3, #12
 8004c22:	6033      	str	r3, [r6, #0]
 8004c24:	2000      	movs	r0, #0
 8004c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d00 <_malloc_r+0xfc>
 8004c2e:	f000 f869 	bl	8004d04 <__malloc_lock>
 8004c32:	f8d8 3000 	ldr.w	r3, [r8]
 8004c36:	461c      	mov	r4, r3
 8004c38:	bb44      	cbnz	r4, 8004c8c <_malloc_r+0x88>
 8004c3a:	4629      	mov	r1, r5
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	f7ff ffbf 	bl	8004bc0 <sbrk_aligned>
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	4604      	mov	r4, r0
 8004c46:	d158      	bne.n	8004cfa <_malloc_r+0xf6>
 8004c48:	f8d8 4000 	ldr.w	r4, [r8]
 8004c4c:	4627      	mov	r7, r4
 8004c4e:	2f00      	cmp	r7, #0
 8004c50:	d143      	bne.n	8004cda <_malloc_r+0xd6>
 8004c52:	2c00      	cmp	r4, #0
 8004c54:	d04b      	beq.n	8004cee <_malloc_r+0xea>
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	4639      	mov	r1, r7
 8004c5a:	4630      	mov	r0, r6
 8004c5c:	eb04 0903 	add.w	r9, r4, r3
 8004c60:	f000 fdf0 	bl	8005844 <_sbrk_r>
 8004c64:	4581      	cmp	r9, r0
 8004c66:	d142      	bne.n	8004cee <_malloc_r+0xea>
 8004c68:	6821      	ldr	r1, [r4, #0]
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	1a6d      	subs	r5, r5, r1
 8004c6e:	4629      	mov	r1, r5
 8004c70:	f7ff ffa6 	bl	8004bc0 <sbrk_aligned>
 8004c74:	3001      	adds	r0, #1
 8004c76:	d03a      	beq.n	8004cee <_malloc_r+0xea>
 8004c78:	6823      	ldr	r3, [r4, #0]
 8004c7a:	442b      	add	r3, r5
 8004c7c:	6023      	str	r3, [r4, #0]
 8004c7e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	bb62      	cbnz	r2, 8004ce0 <_malloc_r+0xdc>
 8004c86:	f8c8 7000 	str.w	r7, [r8]
 8004c8a:	e00f      	b.n	8004cac <_malloc_r+0xa8>
 8004c8c:	6822      	ldr	r2, [r4, #0]
 8004c8e:	1b52      	subs	r2, r2, r5
 8004c90:	d420      	bmi.n	8004cd4 <_malloc_r+0xd0>
 8004c92:	2a0b      	cmp	r2, #11
 8004c94:	d917      	bls.n	8004cc6 <_malloc_r+0xc2>
 8004c96:	1961      	adds	r1, r4, r5
 8004c98:	42a3      	cmp	r3, r4
 8004c9a:	6025      	str	r5, [r4, #0]
 8004c9c:	bf18      	it	ne
 8004c9e:	6059      	strne	r1, [r3, #4]
 8004ca0:	6863      	ldr	r3, [r4, #4]
 8004ca2:	bf08      	it	eq
 8004ca4:	f8c8 1000 	streq.w	r1, [r8]
 8004ca8:	5162      	str	r2, [r4, r5]
 8004caa:	604b      	str	r3, [r1, #4]
 8004cac:	4630      	mov	r0, r6
 8004cae:	f000 f82f 	bl	8004d10 <__malloc_unlock>
 8004cb2:	f104 000b 	add.w	r0, r4, #11
 8004cb6:	1d23      	adds	r3, r4, #4
 8004cb8:	f020 0007 	bic.w	r0, r0, #7
 8004cbc:	1ac2      	subs	r2, r0, r3
 8004cbe:	bf1c      	itt	ne
 8004cc0:	1a1b      	subne	r3, r3, r0
 8004cc2:	50a3      	strne	r3, [r4, r2]
 8004cc4:	e7af      	b.n	8004c26 <_malloc_r+0x22>
 8004cc6:	6862      	ldr	r2, [r4, #4]
 8004cc8:	42a3      	cmp	r3, r4
 8004cca:	bf0c      	ite	eq
 8004ccc:	f8c8 2000 	streq.w	r2, [r8]
 8004cd0:	605a      	strne	r2, [r3, #4]
 8004cd2:	e7eb      	b.n	8004cac <_malloc_r+0xa8>
 8004cd4:	4623      	mov	r3, r4
 8004cd6:	6864      	ldr	r4, [r4, #4]
 8004cd8:	e7ae      	b.n	8004c38 <_malloc_r+0x34>
 8004cda:	463c      	mov	r4, r7
 8004cdc:	687f      	ldr	r7, [r7, #4]
 8004cde:	e7b6      	b.n	8004c4e <_malloc_r+0x4a>
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	42a3      	cmp	r3, r4
 8004ce6:	d1fb      	bne.n	8004ce0 <_malloc_r+0xdc>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	6053      	str	r3, [r2, #4]
 8004cec:	e7de      	b.n	8004cac <_malloc_r+0xa8>
 8004cee:	230c      	movs	r3, #12
 8004cf0:	4630      	mov	r0, r6
 8004cf2:	6033      	str	r3, [r6, #0]
 8004cf4:	f000 f80c 	bl	8004d10 <__malloc_unlock>
 8004cf8:	e794      	b.n	8004c24 <_malloc_r+0x20>
 8004cfa:	6005      	str	r5, [r0, #0]
 8004cfc:	e7d6      	b.n	8004cac <_malloc_r+0xa8>
 8004cfe:	bf00      	nop
 8004d00:	200007b4 	.word	0x200007b4

08004d04 <__malloc_lock>:
 8004d04:	4801      	ldr	r0, [pc, #4]	@ (8004d0c <__malloc_lock+0x8>)
 8004d06:	f7ff b88e 	b.w	8003e26 <__retarget_lock_acquire_recursive>
 8004d0a:	bf00      	nop
 8004d0c:	200007ac 	.word	0x200007ac

08004d10 <__malloc_unlock>:
 8004d10:	4801      	ldr	r0, [pc, #4]	@ (8004d18 <__malloc_unlock+0x8>)
 8004d12:	f7ff b889 	b.w	8003e28 <__retarget_lock_release_recursive>
 8004d16:	bf00      	nop
 8004d18:	200007ac 	.word	0x200007ac

08004d1c <_Balloc>:
 8004d1c:	b570      	push	{r4, r5, r6, lr}
 8004d1e:	69c6      	ldr	r6, [r0, #28]
 8004d20:	4604      	mov	r4, r0
 8004d22:	460d      	mov	r5, r1
 8004d24:	b976      	cbnz	r6, 8004d44 <_Balloc+0x28>
 8004d26:	2010      	movs	r0, #16
 8004d28:	f7ff ff42 	bl	8004bb0 <malloc>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	61e0      	str	r0, [r4, #28]
 8004d30:	b920      	cbnz	r0, 8004d3c <_Balloc+0x20>
 8004d32:	216b      	movs	r1, #107	@ 0x6b
 8004d34:	4b17      	ldr	r3, [pc, #92]	@ (8004d94 <_Balloc+0x78>)
 8004d36:	4818      	ldr	r0, [pc, #96]	@ (8004d98 <_Balloc+0x7c>)
 8004d38:	f000 fd94 	bl	8005864 <__assert_func>
 8004d3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d40:	6006      	str	r6, [r0, #0]
 8004d42:	60c6      	str	r6, [r0, #12]
 8004d44:	69e6      	ldr	r6, [r4, #28]
 8004d46:	68f3      	ldr	r3, [r6, #12]
 8004d48:	b183      	cbz	r3, 8004d6c <_Balloc+0x50>
 8004d4a:	69e3      	ldr	r3, [r4, #28]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004d52:	b9b8      	cbnz	r0, 8004d84 <_Balloc+0x68>
 8004d54:	2101      	movs	r1, #1
 8004d56:	fa01 f605 	lsl.w	r6, r1, r5
 8004d5a:	1d72      	adds	r2, r6, #5
 8004d5c:	4620      	mov	r0, r4
 8004d5e:	0092      	lsls	r2, r2, #2
 8004d60:	f000 fd9e 	bl	80058a0 <_calloc_r>
 8004d64:	b160      	cbz	r0, 8004d80 <_Balloc+0x64>
 8004d66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004d6a:	e00e      	b.n	8004d8a <_Balloc+0x6e>
 8004d6c:	2221      	movs	r2, #33	@ 0x21
 8004d6e:	2104      	movs	r1, #4
 8004d70:	4620      	mov	r0, r4
 8004d72:	f000 fd95 	bl	80058a0 <_calloc_r>
 8004d76:	69e3      	ldr	r3, [r4, #28]
 8004d78:	60f0      	str	r0, [r6, #12]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1e4      	bne.n	8004d4a <_Balloc+0x2e>
 8004d80:	2000      	movs	r0, #0
 8004d82:	bd70      	pop	{r4, r5, r6, pc}
 8004d84:	6802      	ldr	r2, [r0, #0]
 8004d86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004d90:	e7f7      	b.n	8004d82 <_Balloc+0x66>
 8004d92:	bf00      	nop
 8004d94:	08007ebb 	.word	0x08007ebb
 8004d98:	08007f3b 	.word	0x08007f3b

08004d9c <_Bfree>:
 8004d9c:	b570      	push	{r4, r5, r6, lr}
 8004d9e:	69c6      	ldr	r6, [r0, #28]
 8004da0:	4605      	mov	r5, r0
 8004da2:	460c      	mov	r4, r1
 8004da4:	b976      	cbnz	r6, 8004dc4 <_Bfree+0x28>
 8004da6:	2010      	movs	r0, #16
 8004da8:	f7ff ff02 	bl	8004bb0 <malloc>
 8004dac:	4602      	mov	r2, r0
 8004dae:	61e8      	str	r0, [r5, #28]
 8004db0:	b920      	cbnz	r0, 8004dbc <_Bfree+0x20>
 8004db2:	218f      	movs	r1, #143	@ 0x8f
 8004db4:	4b08      	ldr	r3, [pc, #32]	@ (8004dd8 <_Bfree+0x3c>)
 8004db6:	4809      	ldr	r0, [pc, #36]	@ (8004ddc <_Bfree+0x40>)
 8004db8:	f000 fd54 	bl	8005864 <__assert_func>
 8004dbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004dc0:	6006      	str	r6, [r0, #0]
 8004dc2:	60c6      	str	r6, [r0, #12]
 8004dc4:	b13c      	cbz	r4, 8004dd6 <_Bfree+0x3a>
 8004dc6:	69eb      	ldr	r3, [r5, #28]
 8004dc8:	6862      	ldr	r2, [r4, #4]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004dd0:	6021      	str	r1, [r4, #0]
 8004dd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004dd6:	bd70      	pop	{r4, r5, r6, pc}
 8004dd8:	08007ebb 	.word	0x08007ebb
 8004ddc:	08007f3b 	.word	0x08007f3b

08004de0 <__multadd>:
 8004de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004de4:	4607      	mov	r7, r0
 8004de6:	460c      	mov	r4, r1
 8004de8:	461e      	mov	r6, r3
 8004dea:	2000      	movs	r0, #0
 8004dec:	690d      	ldr	r5, [r1, #16]
 8004dee:	f101 0c14 	add.w	ip, r1, #20
 8004df2:	f8dc 3000 	ldr.w	r3, [ip]
 8004df6:	3001      	adds	r0, #1
 8004df8:	b299      	uxth	r1, r3
 8004dfa:	fb02 6101 	mla	r1, r2, r1, r6
 8004dfe:	0c1e      	lsrs	r6, r3, #16
 8004e00:	0c0b      	lsrs	r3, r1, #16
 8004e02:	fb02 3306 	mla	r3, r2, r6, r3
 8004e06:	b289      	uxth	r1, r1
 8004e08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004e0c:	4285      	cmp	r5, r0
 8004e0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004e12:	f84c 1b04 	str.w	r1, [ip], #4
 8004e16:	dcec      	bgt.n	8004df2 <__multadd+0x12>
 8004e18:	b30e      	cbz	r6, 8004e5e <__multadd+0x7e>
 8004e1a:	68a3      	ldr	r3, [r4, #8]
 8004e1c:	42ab      	cmp	r3, r5
 8004e1e:	dc19      	bgt.n	8004e54 <__multadd+0x74>
 8004e20:	6861      	ldr	r1, [r4, #4]
 8004e22:	4638      	mov	r0, r7
 8004e24:	3101      	adds	r1, #1
 8004e26:	f7ff ff79 	bl	8004d1c <_Balloc>
 8004e2a:	4680      	mov	r8, r0
 8004e2c:	b928      	cbnz	r0, 8004e3a <__multadd+0x5a>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	21ba      	movs	r1, #186	@ 0xba
 8004e32:	4b0c      	ldr	r3, [pc, #48]	@ (8004e64 <__multadd+0x84>)
 8004e34:	480c      	ldr	r0, [pc, #48]	@ (8004e68 <__multadd+0x88>)
 8004e36:	f000 fd15 	bl	8005864 <__assert_func>
 8004e3a:	6922      	ldr	r2, [r4, #16]
 8004e3c:	f104 010c 	add.w	r1, r4, #12
 8004e40:	3202      	adds	r2, #2
 8004e42:	0092      	lsls	r2, r2, #2
 8004e44:	300c      	adds	r0, #12
 8004e46:	f7fe fffe 	bl	8003e46 <memcpy>
 8004e4a:	4621      	mov	r1, r4
 8004e4c:	4638      	mov	r0, r7
 8004e4e:	f7ff ffa5 	bl	8004d9c <_Bfree>
 8004e52:	4644      	mov	r4, r8
 8004e54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004e58:	3501      	adds	r5, #1
 8004e5a:	615e      	str	r6, [r3, #20]
 8004e5c:	6125      	str	r5, [r4, #16]
 8004e5e:	4620      	mov	r0, r4
 8004e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e64:	08007f2a 	.word	0x08007f2a
 8004e68:	08007f3b 	.word	0x08007f3b

08004e6c <__hi0bits>:
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004e72:	bf3a      	itte	cc
 8004e74:	0403      	lslcc	r3, r0, #16
 8004e76:	2010      	movcc	r0, #16
 8004e78:	2000      	movcs	r0, #0
 8004e7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e7e:	bf3c      	itt	cc
 8004e80:	021b      	lslcc	r3, r3, #8
 8004e82:	3008      	addcc	r0, #8
 8004e84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e88:	bf3c      	itt	cc
 8004e8a:	011b      	lslcc	r3, r3, #4
 8004e8c:	3004      	addcc	r0, #4
 8004e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e92:	bf3c      	itt	cc
 8004e94:	009b      	lslcc	r3, r3, #2
 8004e96:	3002      	addcc	r0, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	db05      	blt.n	8004ea8 <__hi0bits+0x3c>
 8004e9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004ea0:	f100 0001 	add.w	r0, r0, #1
 8004ea4:	bf08      	it	eq
 8004ea6:	2020      	moveq	r0, #32
 8004ea8:	4770      	bx	lr

08004eaa <__lo0bits>:
 8004eaa:	6803      	ldr	r3, [r0, #0]
 8004eac:	4602      	mov	r2, r0
 8004eae:	f013 0007 	ands.w	r0, r3, #7
 8004eb2:	d00b      	beq.n	8004ecc <__lo0bits+0x22>
 8004eb4:	07d9      	lsls	r1, r3, #31
 8004eb6:	d421      	bmi.n	8004efc <__lo0bits+0x52>
 8004eb8:	0798      	lsls	r0, r3, #30
 8004eba:	bf49      	itett	mi
 8004ebc:	085b      	lsrmi	r3, r3, #1
 8004ebe:	089b      	lsrpl	r3, r3, #2
 8004ec0:	2001      	movmi	r0, #1
 8004ec2:	6013      	strmi	r3, [r2, #0]
 8004ec4:	bf5c      	itt	pl
 8004ec6:	2002      	movpl	r0, #2
 8004ec8:	6013      	strpl	r3, [r2, #0]
 8004eca:	4770      	bx	lr
 8004ecc:	b299      	uxth	r1, r3
 8004ece:	b909      	cbnz	r1, 8004ed4 <__lo0bits+0x2a>
 8004ed0:	2010      	movs	r0, #16
 8004ed2:	0c1b      	lsrs	r3, r3, #16
 8004ed4:	b2d9      	uxtb	r1, r3
 8004ed6:	b909      	cbnz	r1, 8004edc <__lo0bits+0x32>
 8004ed8:	3008      	adds	r0, #8
 8004eda:	0a1b      	lsrs	r3, r3, #8
 8004edc:	0719      	lsls	r1, r3, #28
 8004ede:	bf04      	itt	eq
 8004ee0:	091b      	lsreq	r3, r3, #4
 8004ee2:	3004      	addeq	r0, #4
 8004ee4:	0799      	lsls	r1, r3, #30
 8004ee6:	bf04      	itt	eq
 8004ee8:	089b      	lsreq	r3, r3, #2
 8004eea:	3002      	addeq	r0, #2
 8004eec:	07d9      	lsls	r1, r3, #31
 8004eee:	d403      	bmi.n	8004ef8 <__lo0bits+0x4e>
 8004ef0:	085b      	lsrs	r3, r3, #1
 8004ef2:	f100 0001 	add.w	r0, r0, #1
 8004ef6:	d003      	beq.n	8004f00 <__lo0bits+0x56>
 8004ef8:	6013      	str	r3, [r2, #0]
 8004efa:	4770      	bx	lr
 8004efc:	2000      	movs	r0, #0
 8004efe:	4770      	bx	lr
 8004f00:	2020      	movs	r0, #32
 8004f02:	4770      	bx	lr

08004f04 <__i2b>:
 8004f04:	b510      	push	{r4, lr}
 8004f06:	460c      	mov	r4, r1
 8004f08:	2101      	movs	r1, #1
 8004f0a:	f7ff ff07 	bl	8004d1c <_Balloc>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	b928      	cbnz	r0, 8004f1e <__i2b+0x1a>
 8004f12:	f240 1145 	movw	r1, #325	@ 0x145
 8004f16:	4b04      	ldr	r3, [pc, #16]	@ (8004f28 <__i2b+0x24>)
 8004f18:	4804      	ldr	r0, [pc, #16]	@ (8004f2c <__i2b+0x28>)
 8004f1a:	f000 fca3 	bl	8005864 <__assert_func>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	6144      	str	r4, [r0, #20]
 8004f22:	6103      	str	r3, [r0, #16]
 8004f24:	bd10      	pop	{r4, pc}
 8004f26:	bf00      	nop
 8004f28:	08007f2a 	.word	0x08007f2a
 8004f2c:	08007f3b 	.word	0x08007f3b

08004f30 <__multiply>:
 8004f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f34:	4617      	mov	r7, r2
 8004f36:	690a      	ldr	r2, [r1, #16]
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4689      	mov	r9, r1
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	bfa2      	ittt	ge
 8004f40:	463b      	movge	r3, r7
 8004f42:	460f      	movge	r7, r1
 8004f44:	4699      	movge	r9, r3
 8004f46:	693d      	ldr	r5, [r7, #16]
 8004f48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	6879      	ldr	r1, [r7, #4]
 8004f50:	eb05 060a 	add.w	r6, r5, sl
 8004f54:	42b3      	cmp	r3, r6
 8004f56:	b085      	sub	sp, #20
 8004f58:	bfb8      	it	lt
 8004f5a:	3101      	addlt	r1, #1
 8004f5c:	f7ff fede 	bl	8004d1c <_Balloc>
 8004f60:	b930      	cbnz	r0, 8004f70 <__multiply+0x40>
 8004f62:	4602      	mov	r2, r0
 8004f64:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004f68:	4b40      	ldr	r3, [pc, #256]	@ (800506c <__multiply+0x13c>)
 8004f6a:	4841      	ldr	r0, [pc, #260]	@ (8005070 <__multiply+0x140>)
 8004f6c:	f000 fc7a 	bl	8005864 <__assert_func>
 8004f70:	f100 0414 	add.w	r4, r0, #20
 8004f74:	4623      	mov	r3, r4
 8004f76:	2200      	movs	r2, #0
 8004f78:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004f7c:	4573      	cmp	r3, lr
 8004f7e:	d320      	bcc.n	8004fc2 <__multiply+0x92>
 8004f80:	f107 0814 	add.w	r8, r7, #20
 8004f84:	f109 0114 	add.w	r1, r9, #20
 8004f88:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004f8c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004f90:	9302      	str	r3, [sp, #8]
 8004f92:	1beb      	subs	r3, r5, r7
 8004f94:	3b15      	subs	r3, #21
 8004f96:	f023 0303 	bic.w	r3, r3, #3
 8004f9a:	3304      	adds	r3, #4
 8004f9c:	3715      	adds	r7, #21
 8004f9e:	42bd      	cmp	r5, r7
 8004fa0:	bf38      	it	cc
 8004fa2:	2304      	movcc	r3, #4
 8004fa4:	9301      	str	r3, [sp, #4]
 8004fa6:	9b02      	ldr	r3, [sp, #8]
 8004fa8:	9103      	str	r1, [sp, #12]
 8004faa:	428b      	cmp	r3, r1
 8004fac:	d80c      	bhi.n	8004fc8 <__multiply+0x98>
 8004fae:	2e00      	cmp	r6, #0
 8004fb0:	dd03      	ble.n	8004fba <__multiply+0x8a>
 8004fb2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d055      	beq.n	8005066 <__multiply+0x136>
 8004fba:	6106      	str	r6, [r0, #16]
 8004fbc:	b005      	add	sp, #20
 8004fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc2:	f843 2b04 	str.w	r2, [r3], #4
 8004fc6:	e7d9      	b.n	8004f7c <__multiply+0x4c>
 8004fc8:	f8b1 a000 	ldrh.w	sl, [r1]
 8004fcc:	f1ba 0f00 	cmp.w	sl, #0
 8004fd0:	d01f      	beq.n	8005012 <__multiply+0xe2>
 8004fd2:	46c4      	mov	ip, r8
 8004fd4:	46a1      	mov	r9, r4
 8004fd6:	2700      	movs	r7, #0
 8004fd8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004fdc:	f8d9 3000 	ldr.w	r3, [r9]
 8004fe0:	fa1f fb82 	uxth.w	fp, r2
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	fb0a 330b 	mla	r3, sl, fp, r3
 8004fea:	443b      	add	r3, r7
 8004fec:	f8d9 7000 	ldr.w	r7, [r9]
 8004ff0:	0c12      	lsrs	r2, r2, #16
 8004ff2:	0c3f      	lsrs	r7, r7, #16
 8004ff4:	fb0a 7202 	mla	r2, sl, r2, r7
 8004ff8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004ffc:	b29b      	uxth	r3, r3
 8004ffe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005002:	4565      	cmp	r5, ip
 8005004:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005008:	f849 3b04 	str.w	r3, [r9], #4
 800500c:	d8e4      	bhi.n	8004fd8 <__multiply+0xa8>
 800500e:	9b01      	ldr	r3, [sp, #4]
 8005010:	50e7      	str	r7, [r4, r3]
 8005012:	9b03      	ldr	r3, [sp, #12]
 8005014:	3104      	adds	r1, #4
 8005016:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800501a:	f1b9 0f00 	cmp.w	r9, #0
 800501e:	d020      	beq.n	8005062 <__multiply+0x132>
 8005020:	4647      	mov	r7, r8
 8005022:	46a4      	mov	ip, r4
 8005024:	f04f 0a00 	mov.w	sl, #0
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	f8b7 b000 	ldrh.w	fp, [r7]
 800502e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005032:	b29b      	uxth	r3, r3
 8005034:	fb09 220b 	mla	r2, r9, fp, r2
 8005038:	4452      	add	r2, sl
 800503a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800503e:	f84c 3b04 	str.w	r3, [ip], #4
 8005042:	f857 3b04 	ldr.w	r3, [r7], #4
 8005046:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800504a:	f8bc 3000 	ldrh.w	r3, [ip]
 800504e:	42bd      	cmp	r5, r7
 8005050:	fb09 330a 	mla	r3, r9, sl, r3
 8005054:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005058:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800505c:	d8e5      	bhi.n	800502a <__multiply+0xfa>
 800505e:	9a01      	ldr	r2, [sp, #4]
 8005060:	50a3      	str	r3, [r4, r2]
 8005062:	3404      	adds	r4, #4
 8005064:	e79f      	b.n	8004fa6 <__multiply+0x76>
 8005066:	3e01      	subs	r6, #1
 8005068:	e7a1      	b.n	8004fae <__multiply+0x7e>
 800506a:	bf00      	nop
 800506c:	08007f2a 	.word	0x08007f2a
 8005070:	08007f3b 	.word	0x08007f3b

08005074 <__pow5mult>:
 8005074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005078:	4615      	mov	r5, r2
 800507a:	f012 0203 	ands.w	r2, r2, #3
 800507e:	4607      	mov	r7, r0
 8005080:	460e      	mov	r6, r1
 8005082:	d007      	beq.n	8005094 <__pow5mult+0x20>
 8005084:	4c25      	ldr	r4, [pc, #148]	@ (800511c <__pow5mult+0xa8>)
 8005086:	3a01      	subs	r2, #1
 8005088:	2300      	movs	r3, #0
 800508a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800508e:	f7ff fea7 	bl	8004de0 <__multadd>
 8005092:	4606      	mov	r6, r0
 8005094:	10ad      	asrs	r5, r5, #2
 8005096:	d03d      	beq.n	8005114 <__pow5mult+0xa0>
 8005098:	69fc      	ldr	r4, [r7, #28]
 800509a:	b97c      	cbnz	r4, 80050bc <__pow5mult+0x48>
 800509c:	2010      	movs	r0, #16
 800509e:	f7ff fd87 	bl	8004bb0 <malloc>
 80050a2:	4602      	mov	r2, r0
 80050a4:	61f8      	str	r0, [r7, #28]
 80050a6:	b928      	cbnz	r0, 80050b4 <__pow5mult+0x40>
 80050a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80050ac:	4b1c      	ldr	r3, [pc, #112]	@ (8005120 <__pow5mult+0xac>)
 80050ae:	481d      	ldr	r0, [pc, #116]	@ (8005124 <__pow5mult+0xb0>)
 80050b0:	f000 fbd8 	bl	8005864 <__assert_func>
 80050b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80050b8:	6004      	str	r4, [r0, #0]
 80050ba:	60c4      	str	r4, [r0, #12]
 80050bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80050c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80050c4:	b94c      	cbnz	r4, 80050da <__pow5mult+0x66>
 80050c6:	f240 2171 	movw	r1, #625	@ 0x271
 80050ca:	4638      	mov	r0, r7
 80050cc:	f7ff ff1a 	bl	8004f04 <__i2b>
 80050d0:	2300      	movs	r3, #0
 80050d2:	4604      	mov	r4, r0
 80050d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80050d8:	6003      	str	r3, [r0, #0]
 80050da:	f04f 0900 	mov.w	r9, #0
 80050de:	07eb      	lsls	r3, r5, #31
 80050e0:	d50a      	bpl.n	80050f8 <__pow5mult+0x84>
 80050e2:	4631      	mov	r1, r6
 80050e4:	4622      	mov	r2, r4
 80050e6:	4638      	mov	r0, r7
 80050e8:	f7ff ff22 	bl	8004f30 <__multiply>
 80050ec:	4680      	mov	r8, r0
 80050ee:	4631      	mov	r1, r6
 80050f0:	4638      	mov	r0, r7
 80050f2:	f7ff fe53 	bl	8004d9c <_Bfree>
 80050f6:	4646      	mov	r6, r8
 80050f8:	106d      	asrs	r5, r5, #1
 80050fa:	d00b      	beq.n	8005114 <__pow5mult+0xa0>
 80050fc:	6820      	ldr	r0, [r4, #0]
 80050fe:	b938      	cbnz	r0, 8005110 <__pow5mult+0x9c>
 8005100:	4622      	mov	r2, r4
 8005102:	4621      	mov	r1, r4
 8005104:	4638      	mov	r0, r7
 8005106:	f7ff ff13 	bl	8004f30 <__multiply>
 800510a:	6020      	str	r0, [r4, #0]
 800510c:	f8c0 9000 	str.w	r9, [r0]
 8005110:	4604      	mov	r4, r0
 8005112:	e7e4      	b.n	80050de <__pow5mult+0x6a>
 8005114:	4630      	mov	r0, r6
 8005116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800511a:	bf00      	nop
 800511c:	08007fec 	.word	0x08007fec
 8005120:	08007ebb 	.word	0x08007ebb
 8005124:	08007f3b 	.word	0x08007f3b

08005128 <__lshift>:
 8005128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800512c:	460c      	mov	r4, r1
 800512e:	4607      	mov	r7, r0
 8005130:	4691      	mov	r9, r2
 8005132:	6923      	ldr	r3, [r4, #16]
 8005134:	6849      	ldr	r1, [r1, #4]
 8005136:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800513a:	68a3      	ldr	r3, [r4, #8]
 800513c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005140:	f108 0601 	add.w	r6, r8, #1
 8005144:	42b3      	cmp	r3, r6
 8005146:	db0b      	blt.n	8005160 <__lshift+0x38>
 8005148:	4638      	mov	r0, r7
 800514a:	f7ff fde7 	bl	8004d1c <_Balloc>
 800514e:	4605      	mov	r5, r0
 8005150:	b948      	cbnz	r0, 8005166 <__lshift+0x3e>
 8005152:	4602      	mov	r2, r0
 8005154:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005158:	4b27      	ldr	r3, [pc, #156]	@ (80051f8 <__lshift+0xd0>)
 800515a:	4828      	ldr	r0, [pc, #160]	@ (80051fc <__lshift+0xd4>)
 800515c:	f000 fb82 	bl	8005864 <__assert_func>
 8005160:	3101      	adds	r1, #1
 8005162:	005b      	lsls	r3, r3, #1
 8005164:	e7ee      	b.n	8005144 <__lshift+0x1c>
 8005166:	2300      	movs	r3, #0
 8005168:	f100 0114 	add.w	r1, r0, #20
 800516c:	f100 0210 	add.w	r2, r0, #16
 8005170:	4618      	mov	r0, r3
 8005172:	4553      	cmp	r3, sl
 8005174:	db33      	blt.n	80051de <__lshift+0xb6>
 8005176:	6920      	ldr	r0, [r4, #16]
 8005178:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800517c:	f104 0314 	add.w	r3, r4, #20
 8005180:	f019 091f 	ands.w	r9, r9, #31
 8005184:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005188:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800518c:	d02b      	beq.n	80051e6 <__lshift+0xbe>
 800518e:	468a      	mov	sl, r1
 8005190:	2200      	movs	r2, #0
 8005192:	f1c9 0e20 	rsb	lr, r9, #32
 8005196:	6818      	ldr	r0, [r3, #0]
 8005198:	fa00 f009 	lsl.w	r0, r0, r9
 800519c:	4310      	orrs	r0, r2
 800519e:	f84a 0b04 	str.w	r0, [sl], #4
 80051a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80051a6:	459c      	cmp	ip, r3
 80051a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80051ac:	d8f3      	bhi.n	8005196 <__lshift+0x6e>
 80051ae:	ebac 0304 	sub.w	r3, ip, r4
 80051b2:	3b15      	subs	r3, #21
 80051b4:	f023 0303 	bic.w	r3, r3, #3
 80051b8:	3304      	adds	r3, #4
 80051ba:	f104 0015 	add.w	r0, r4, #21
 80051be:	4560      	cmp	r0, ip
 80051c0:	bf88      	it	hi
 80051c2:	2304      	movhi	r3, #4
 80051c4:	50ca      	str	r2, [r1, r3]
 80051c6:	b10a      	cbz	r2, 80051cc <__lshift+0xa4>
 80051c8:	f108 0602 	add.w	r6, r8, #2
 80051cc:	3e01      	subs	r6, #1
 80051ce:	4638      	mov	r0, r7
 80051d0:	4621      	mov	r1, r4
 80051d2:	612e      	str	r6, [r5, #16]
 80051d4:	f7ff fde2 	bl	8004d9c <_Bfree>
 80051d8:	4628      	mov	r0, r5
 80051da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051de:	f842 0f04 	str.w	r0, [r2, #4]!
 80051e2:	3301      	adds	r3, #1
 80051e4:	e7c5      	b.n	8005172 <__lshift+0x4a>
 80051e6:	3904      	subs	r1, #4
 80051e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80051ec:	459c      	cmp	ip, r3
 80051ee:	f841 2f04 	str.w	r2, [r1, #4]!
 80051f2:	d8f9      	bhi.n	80051e8 <__lshift+0xc0>
 80051f4:	e7ea      	b.n	80051cc <__lshift+0xa4>
 80051f6:	bf00      	nop
 80051f8:	08007f2a 	.word	0x08007f2a
 80051fc:	08007f3b 	.word	0x08007f3b

08005200 <__mcmp>:
 8005200:	4603      	mov	r3, r0
 8005202:	690a      	ldr	r2, [r1, #16]
 8005204:	6900      	ldr	r0, [r0, #16]
 8005206:	b530      	push	{r4, r5, lr}
 8005208:	1a80      	subs	r0, r0, r2
 800520a:	d10e      	bne.n	800522a <__mcmp+0x2a>
 800520c:	3314      	adds	r3, #20
 800520e:	3114      	adds	r1, #20
 8005210:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005214:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005218:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800521c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005220:	4295      	cmp	r5, r2
 8005222:	d003      	beq.n	800522c <__mcmp+0x2c>
 8005224:	d205      	bcs.n	8005232 <__mcmp+0x32>
 8005226:	f04f 30ff 	mov.w	r0, #4294967295
 800522a:	bd30      	pop	{r4, r5, pc}
 800522c:	42a3      	cmp	r3, r4
 800522e:	d3f3      	bcc.n	8005218 <__mcmp+0x18>
 8005230:	e7fb      	b.n	800522a <__mcmp+0x2a>
 8005232:	2001      	movs	r0, #1
 8005234:	e7f9      	b.n	800522a <__mcmp+0x2a>
	...

08005238 <__mdiff>:
 8005238:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800523c:	4689      	mov	r9, r1
 800523e:	4606      	mov	r6, r0
 8005240:	4611      	mov	r1, r2
 8005242:	4648      	mov	r0, r9
 8005244:	4614      	mov	r4, r2
 8005246:	f7ff ffdb 	bl	8005200 <__mcmp>
 800524a:	1e05      	subs	r5, r0, #0
 800524c:	d112      	bne.n	8005274 <__mdiff+0x3c>
 800524e:	4629      	mov	r1, r5
 8005250:	4630      	mov	r0, r6
 8005252:	f7ff fd63 	bl	8004d1c <_Balloc>
 8005256:	4602      	mov	r2, r0
 8005258:	b928      	cbnz	r0, 8005266 <__mdiff+0x2e>
 800525a:	f240 2137 	movw	r1, #567	@ 0x237
 800525e:	4b3e      	ldr	r3, [pc, #248]	@ (8005358 <__mdiff+0x120>)
 8005260:	483e      	ldr	r0, [pc, #248]	@ (800535c <__mdiff+0x124>)
 8005262:	f000 faff 	bl	8005864 <__assert_func>
 8005266:	2301      	movs	r3, #1
 8005268:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800526c:	4610      	mov	r0, r2
 800526e:	b003      	add	sp, #12
 8005270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005274:	bfbc      	itt	lt
 8005276:	464b      	movlt	r3, r9
 8005278:	46a1      	movlt	r9, r4
 800527a:	4630      	mov	r0, r6
 800527c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005280:	bfba      	itte	lt
 8005282:	461c      	movlt	r4, r3
 8005284:	2501      	movlt	r5, #1
 8005286:	2500      	movge	r5, #0
 8005288:	f7ff fd48 	bl	8004d1c <_Balloc>
 800528c:	4602      	mov	r2, r0
 800528e:	b918      	cbnz	r0, 8005298 <__mdiff+0x60>
 8005290:	f240 2145 	movw	r1, #581	@ 0x245
 8005294:	4b30      	ldr	r3, [pc, #192]	@ (8005358 <__mdiff+0x120>)
 8005296:	e7e3      	b.n	8005260 <__mdiff+0x28>
 8005298:	f100 0b14 	add.w	fp, r0, #20
 800529c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80052a0:	f109 0310 	add.w	r3, r9, #16
 80052a4:	60c5      	str	r5, [r0, #12]
 80052a6:	f04f 0c00 	mov.w	ip, #0
 80052aa:	f109 0514 	add.w	r5, r9, #20
 80052ae:	46d9      	mov	r9, fp
 80052b0:	6926      	ldr	r6, [r4, #16]
 80052b2:	f104 0e14 	add.w	lr, r4, #20
 80052b6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80052ba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	9b01      	ldr	r3, [sp, #4]
 80052c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80052c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80052ca:	b281      	uxth	r1, r0
 80052cc:	9301      	str	r3, [sp, #4]
 80052ce:	fa1f f38a 	uxth.w	r3, sl
 80052d2:	1a5b      	subs	r3, r3, r1
 80052d4:	0c00      	lsrs	r0, r0, #16
 80052d6:	4463      	add	r3, ip
 80052d8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80052dc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80052e6:	4576      	cmp	r6, lr
 80052e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80052ec:	f849 3b04 	str.w	r3, [r9], #4
 80052f0:	d8e6      	bhi.n	80052c0 <__mdiff+0x88>
 80052f2:	1b33      	subs	r3, r6, r4
 80052f4:	3b15      	subs	r3, #21
 80052f6:	f023 0303 	bic.w	r3, r3, #3
 80052fa:	3415      	adds	r4, #21
 80052fc:	3304      	adds	r3, #4
 80052fe:	42a6      	cmp	r6, r4
 8005300:	bf38      	it	cc
 8005302:	2304      	movcc	r3, #4
 8005304:	441d      	add	r5, r3
 8005306:	445b      	add	r3, fp
 8005308:	461e      	mov	r6, r3
 800530a:	462c      	mov	r4, r5
 800530c:	4544      	cmp	r4, r8
 800530e:	d30e      	bcc.n	800532e <__mdiff+0xf6>
 8005310:	f108 0103 	add.w	r1, r8, #3
 8005314:	1b49      	subs	r1, r1, r5
 8005316:	f021 0103 	bic.w	r1, r1, #3
 800531a:	3d03      	subs	r5, #3
 800531c:	45a8      	cmp	r8, r5
 800531e:	bf38      	it	cc
 8005320:	2100      	movcc	r1, #0
 8005322:	440b      	add	r3, r1
 8005324:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005328:	b199      	cbz	r1, 8005352 <__mdiff+0x11a>
 800532a:	6117      	str	r7, [r2, #16]
 800532c:	e79e      	b.n	800526c <__mdiff+0x34>
 800532e:	46e6      	mov	lr, ip
 8005330:	f854 1b04 	ldr.w	r1, [r4], #4
 8005334:	fa1f fc81 	uxth.w	ip, r1
 8005338:	44f4      	add	ip, lr
 800533a:	0c08      	lsrs	r0, r1, #16
 800533c:	4471      	add	r1, lr
 800533e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005342:	b289      	uxth	r1, r1
 8005344:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005348:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800534c:	f846 1b04 	str.w	r1, [r6], #4
 8005350:	e7dc      	b.n	800530c <__mdiff+0xd4>
 8005352:	3f01      	subs	r7, #1
 8005354:	e7e6      	b.n	8005324 <__mdiff+0xec>
 8005356:	bf00      	nop
 8005358:	08007f2a 	.word	0x08007f2a
 800535c:	08007f3b 	.word	0x08007f3b

08005360 <__d2b>:
 8005360:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005364:	2101      	movs	r1, #1
 8005366:	4690      	mov	r8, r2
 8005368:	4699      	mov	r9, r3
 800536a:	9e08      	ldr	r6, [sp, #32]
 800536c:	f7ff fcd6 	bl	8004d1c <_Balloc>
 8005370:	4604      	mov	r4, r0
 8005372:	b930      	cbnz	r0, 8005382 <__d2b+0x22>
 8005374:	4602      	mov	r2, r0
 8005376:	f240 310f 	movw	r1, #783	@ 0x30f
 800537a:	4b23      	ldr	r3, [pc, #140]	@ (8005408 <__d2b+0xa8>)
 800537c:	4823      	ldr	r0, [pc, #140]	@ (800540c <__d2b+0xac>)
 800537e:	f000 fa71 	bl	8005864 <__assert_func>
 8005382:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005386:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800538a:	b10d      	cbz	r5, 8005390 <__d2b+0x30>
 800538c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005390:	9301      	str	r3, [sp, #4]
 8005392:	f1b8 0300 	subs.w	r3, r8, #0
 8005396:	d024      	beq.n	80053e2 <__d2b+0x82>
 8005398:	4668      	mov	r0, sp
 800539a:	9300      	str	r3, [sp, #0]
 800539c:	f7ff fd85 	bl	8004eaa <__lo0bits>
 80053a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80053a4:	b1d8      	cbz	r0, 80053de <__d2b+0x7e>
 80053a6:	f1c0 0320 	rsb	r3, r0, #32
 80053aa:	fa02 f303 	lsl.w	r3, r2, r3
 80053ae:	430b      	orrs	r3, r1
 80053b0:	40c2      	lsrs	r2, r0
 80053b2:	6163      	str	r3, [r4, #20]
 80053b4:	9201      	str	r2, [sp, #4]
 80053b6:	9b01      	ldr	r3, [sp, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	bf0c      	ite	eq
 80053bc:	2201      	moveq	r2, #1
 80053be:	2202      	movne	r2, #2
 80053c0:	61a3      	str	r3, [r4, #24]
 80053c2:	6122      	str	r2, [r4, #16]
 80053c4:	b1ad      	cbz	r5, 80053f2 <__d2b+0x92>
 80053c6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80053ca:	4405      	add	r5, r0
 80053cc:	6035      	str	r5, [r6, #0]
 80053ce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80053d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053d4:	6018      	str	r0, [r3, #0]
 80053d6:	4620      	mov	r0, r4
 80053d8:	b002      	add	sp, #8
 80053da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80053de:	6161      	str	r1, [r4, #20]
 80053e0:	e7e9      	b.n	80053b6 <__d2b+0x56>
 80053e2:	a801      	add	r0, sp, #4
 80053e4:	f7ff fd61 	bl	8004eaa <__lo0bits>
 80053e8:	9b01      	ldr	r3, [sp, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	6163      	str	r3, [r4, #20]
 80053ee:	3020      	adds	r0, #32
 80053f0:	e7e7      	b.n	80053c2 <__d2b+0x62>
 80053f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80053f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80053fa:	6030      	str	r0, [r6, #0]
 80053fc:	6918      	ldr	r0, [r3, #16]
 80053fe:	f7ff fd35 	bl	8004e6c <__hi0bits>
 8005402:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005406:	e7e4      	b.n	80053d2 <__d2b+0x72>
 8005408:	08007f2a 	.word	0x08007f2a
 800540c:	08007f3b 	.word	0x08007f3b

08005410 <__ssputs_r>:
 8005410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005414:	461f      	mov	r7, r3
 8005416:	688e      	ldr	r6, [r1, #8]
 8005418:	4682      	mov	sl, r0
 800541a:	42be      	cmp	r6, r7
 800541c:	460c      	mov	r4, r1
 800541e:	4690      	mov	r8, r2
 8005420:	680b      	ldr	r3, [r1, #0]
 8005422:	d82d      	bhi.n	8005480 <__ssputs_r+0x70>
 8005424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005428:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800542c:	d026      	beq.n	800547c <__ssputs_r+0x6c>
 800542e:	6965      	ldr	r5, [r4, #20]
 8005430:	6909      	ldr	r1, [r1, #16]
 8005432:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005436:	eba3 0901 	sub.w	r9, r3, r1
 800543a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800543e:	1c7b      	adds	r3, r7, #1
 8005440:	444b      	add	r3, r9
 8005442:	106d      	asrs	r5, r5, #1
 8005444:	429d      	cmp	r5, r3
 8005446:	bf38      	it	cc
 8005448:	461d      	movcc	r5, r3
 800544a:	0553      	lsls	r3, r2, #21
 800544c:	d527      	bpl.n	800549e <__ssputs_r+0x8e>
 800544e:	4629      	mov	r1, r5
 8005450:	f7ff fbd8 	bl	8004c04 <_malloc_r>
 8005454:	4606      	mov	r6, r0
 8005456:	b360      	cbz	r0, 80054b2 <__ssputs_r+0xa2>
 8005458:	464a      	mov	r2, r9
 800545a:	6921      	ldr	r1, [r4, #16]
 800545c:	f7fe fcf3 	bl	8003e46 <memcpy>
 8005460:	89a3      	ldrh	r3, [r4, #12]
 8005462:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	6126      	str	r6, [r4, #16]
 800546e:	444e      	add	r6, r9
 8005470:	6026      	str	r6, [r4, #0]
 8005472:	463e      	mov	r6, r7
 8005474:	6165      	str	r5, [r4, #20]
 8005476:	eba5 0509 	sub.w	r5, r5, r9
 800547a:	60a5      	str	r5, [r4, #8]
 800547c:	42be      	cmp	r6, r7
 800547e:	d900      	bls.n	8005482 <__ssputs_r+0x72>
 8005480:	463e      	mov	r6, r7
 8005482:	4632      	mov	r2, r6
 8005484:	4641      	mov	r1, r8
 8005486:	6820      	ldr	r0, [r4, #0]
 8005488:	f000 f9c2 	bl	8005810 <memmove>
 800548c:	2000      	movs	r0, #0
 800548e:	68a3      	ldr	r3, [r4, #8]
 8005490:	1b9b      	subs	r3, r3, r6
 8005492:	60a3      	str	r3, [r4, #8]
 8005494:	6823      	ldr	r3, [r4, #0]
 8005496:	4433      	add	r3, r6
 8005498:	6023      	str	r3, [r4, #0]
 800549a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549e:	462a      	mov	r2, r5
 80054a0:	f000 fa24 	bl	80058ec <_realloc_r>
 80054a4:	4606      	mov	r6, r0
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d1e0      	bne.n	800546c <__ssputs_r+0x5c>
 80054aa:	4650      	mov	r0, sl
 80054ac:	6921      	ldr	r1, [r4, #16]
 80054ae:	f7ff fb37 	bl	8004b20 <_free_r>
 80054b2:	230c      	movs	r3, #12
 80054b4:	f8ca 3000 	str.w	r3, [sl]
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	f04f 30ff 	mov.w	r0, #4294967295
 80054be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054c2:	81a3      	strh	r3, [r4, #12]
 80054c4:	e7e9      	b.n	800549a <__ssputs_r+0x8a>
	...

080054c8 <_svfiprintf_r>:
 80054c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054cc:	4698      	mov	r8, r3
 80054ce:	898b      	ldrh	r3, [r1, #12]
 80054d0:	4607      	mov	r7, r0
 80054d2:	061b      	lsls	r3, r3, #24
 80054d4:	460d      	mov	r5, r1
 80054d6:	4614      	mov	r4, r2
 80054d8:	b09d      	sub	sp, #116	@ 0x74
 80054da:	d510      	bpl.n	80054fe <_svfiprintf_r+0x36>
 80054dc:	690b      	ldr	r3, [r1, #16]
 80054de:	b973      	cbnz	r3, 80054fe <_svfiprintf_r+0x36>
 80054e0:	2140      	movs	r1, #64	@ 0x40
 80054e2:	f7ff fb8f 	bl	8004c04 <_malloc_r>
 80054e6:	6028      	str	r0, [r5, #0]
 80054e8:	6128      	str	r0, [r5, #16]
 80054ea:	b930      	cbnz	r0, 80054fa <_svfiprintf_r+0x32>
 80054ec:	230c      	movs	r3, #12
 80054ee:	603b      	str	r3, [r7, #0]
 80054f0:	f04f 30ff 	mov.w	r0, #4294967295
 80054f4:	b01d      	add	sp, #116	@ 0x74
 80054f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054fa:	2340      	movs	r3, #64	@ 0x40
 80054fc:	616b      	str	r3, [r5, #20]
 80054fe:	2300      	movs	r3, #0
 8005500:	9309      	str	r3, [sp, #36]	@ 0x24
 8005502:	2320      	movs	r3, #32
 8005504:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005508:	2330      	movs	r3, #48	@ 0x30
 800550a:	f04f 0901 	mov.w	r9, #1
 800550e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005512:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80056ac <_svfiprintf_r+0x1e4>
 8005516:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800551a:	4623      	mov	r3, r4
 800551c:	469a      	mov	sl, r3
 800551e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005522:	b10a      	cbz	r2, 8005528 <_svfiprintf_r+0x60>
 8005524:	2a25      	cmp	r2, #37	@ 0x25
 8005526:	d1f9      	bne.n	800551c <_svfiprintf_r+0x54>
 8005528:	ebba 0b04 	subs.w	fp, sl, r4
 800552c:	d00b      	beq.n	8005546 <_svfiprintf_r+0x7e>
 800552e:	465b      	mov	r3, fp
 8005530:	4622      	mov	r2, r4
 8005532:	4629      	mov	r1, r5
 8005534:	4638      	mov	r0, r7
 8005536:	f7ff ff6b 	bl	8005410 <__ssputs_r>
 800553a:	3001      	adds	r0, #1
 800553c:	f000 80a7 	beq.w	800568e <_svfiprintf_r+0x1c6>
 8005540:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005542:	445a      	add	r2, fp
 8005544:	9209      	str	r2, [sp, #36]	@ 0x24
 8005546:	f89a 3000 	ldrb.w	r3, [sl]
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 809f 	beq.w	800568e <_svfiprintf_r+0x1c6>
 8005550:	2300      	movs	r3, #0
 8005552:	f04f 32ff 	mov.w	r2, #4294967295
 8005556:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800555a:	f10a 0a01 	add.w	sl, sl, #1
 800555e:	9304      	str	r3, [sp, #16]
 8005560:	9307      	str	r3, [sp, #28]
 8005562:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005566:	931a      	str	r3, [sp, #104]	@ 0x68
 8005568:	4654      	mov	r4, sl
 800556a:	2205      	movs	r2, #5
 800556c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005570:	484e      	ldr	r0, [pc, #312]	@ (80056ac <_svfiprintf_r+0x1e4>)
 8005572:	f7fe fc5a 	bl	8003e2a <memchr>
 8005576:	9a04      	ldr	r2, [sp, #16]
 8005578:	b9d8      	cbnz	r0, 80055b2 <_svfiprintf_r+0xea>
 800557a:	06d0      	lsls	r0, r2, #27
 800557c:	bf44      	itt	mi
 800557e:	2320      	movmi	r3, #32
 8005580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005584:	0711      	lsls	r1, r2, #28
 8005586:	bf44      	itt	mi
 8005588:	232b      	movmi	r3, #43	@ 0x2b
 800558a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800558e:	f89a 3000 	ldrb.w	r3, [sl]
 8005592:	2b2a      	cmp	r3, #42	@ 0x2a
 8005594:	d015      	beq.n	80055c2 <_svfiprintf_r+0xfa>
 8005596:	4654      	mov	r4, sl
 8005598:	2000      	movs	r0, #0
 800559a:	f04f 0c0a 	mov.w	ip, #10
 800559e:	9a07      	ldr	r2, [sp, #28]
 80055a0:	4621      	mov	r1, r4
 80055a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055a6:	3b30      	subs	r3, #48	@ 0x30
 80055a8:	2b09      	cmp	r3, #9
 80055aa:	d94b      	bls.n	8005644 <_svfiprintf_r+0x17c>
 80055ac:	b1b0      	cbz	r0, 80055dc <_svfiprintf_r+0x114>
 80055ae:	9207      	str	r2, [sp, #28]
 80055b0:	e014      	b.n	80055dc <_svfiprintf_r+0x114>
 80055b2:	eba0 0308 	sub.w	r3, r0, r8
 80055b6:	fa09 f303 	lsl.w	r3, r9, r3
 80055ba:	4313      	orrs	r3, r2
 80055bc:	46a2      	mov	sl, r4
 80055be:	9304      	str	r3, [sp, #16]
 80055c0:	e7d2      	b.n	8005568 <_svfiprintf_r+0xa0>
 80055c2:	9b03      	ldr	r3, [sp, #12]
 80055c4:	1d19      	adds	r1, r3, #4
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	9103      	str	r1, [sp, #12]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	bfbb      	ittet	lt
 80055ce:	425b      	neglt	r3, r3
 80055d0:	f042 0202 	orrlt.w	r2, r2, #2
 80055d4:	9307      	strge	r3, [sp, #28]
 80055d6:	9307      	strlt	r3, [sp, #28]
 80055d8:	bfb8      	it	lt
 80055da:	9204      	strlt	r2, [sp, #16]
 80055dc:	7823      	ldrb	r3, [r4, #0]
 80055de:	2b2e      	cmp	r3, #46	@ 0x2e
 80055e0:	d10a      	bne.n	80055f8 <_svfiprintf_r+0x130>
 80055e2:	7863      	ldrb	r3, [r4, #1]
 80055e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80055e6:	d132      	bne.n	800564e <_svfiprintf_r+0x186>
 80055e8:	9b03      	ldr	r3, [sp, #12]
 80055ea:	3402      	adds	r4, #2
 80055ec:	1d1a      	adds	r2, r3, #4
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	9203      	str	r2, [sp, #12]
 80055f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055f6:	9305      	str	r3, [sp, #20]
 80055f8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80056b0 <_svfiprintf_r+0x1e8>
 80055fc:	2203      	movs	r2, #3
 80055fe:	4650      	mov	r0, sl
 8005600:	7821      	ldrb	r1, [r4, #0]
 8005602:	f7fe fc12 	bl	8003e2a <memchr>
 8005606:	b138      	cbz	r0, 8005618 <_svfiprintf_r+0x150>
 8005608:	2240      	movs	r2, #64	@ 0x40
 800560a:	9b04      	ldr	r3, [sp, #16]
 800560c:	eba0 000a 	sub.w	r0, r0, sl
 8005610:	4082      	lsls	r2, r0
 8005612:	4313      	orrs	r3, r2
 8005614:	3401      	adds	r4, #1
 8005616:	9304      	str	r3, [sp, #16]
 8005618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800561c:	2206      	movs	r2, #6
 800561e:	4825      	ldr	r0, [pc, #148]	@ (80056b4 <_svfiprintf_r+0x1ec>)
 8005620:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005624:	f7fe fc01 	bl	8003e2a <memchr>
 8005628:	2800      	cmp	r0, #0
 800562a:	d036      	beq.n	800569a <_svfiprintf_r+0x1d2>
 800562c:	4b22      	ldr	r3, [pc, #136]	@ (80056b8 <_svfiprintf_r+0x1f0>)
 800562e:	bb1b      	cbnz	r3, 8005678 <_svfiprintf_r+0x1b0>
 8005630:	9b03      	ldr	r3, [sp, #12]
 8005632:	3307      	adds	r3, #7
 8005634:	f023 0307 	bic.w	r3, r3, #7
 8005638:	3308      	adds	r3, #8
 800563a:	9303      	str	r3, [sp, #12]
 800563c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800563e:	4433      	add	r3, r6
 8005640:	9309      	str	r3, [sp, #36]	@ 0x24
 8005642:	e76a      	b.n	800551a <_svfiprintf_r+0x52>
 8005644:	460c      	mov	r4, r1
 8005646:	2001      	movs	r0, #1
 8005648:	fb0c 3202 	mla	r2, ip, r2, r3
 800564c:	e7a8      	b.n	80055a0 <_svfiprintf_r+0xd8>
 800564e:	2300      	movs	r3, #0
 8005650:	f04f 0c0a 	mov.w	ip, #10
 8005654:	4619      	mov	r1, r3
 8005656:	3401      	adds	r4, #1
 8005658:	9305      	str	r3, [sp, #20]
 800565a:	4620      	mov	r0, r4
 800565c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005660:	3a30      	subs	r2, #48	@ 0x30
 8005662:	2a09      	cmp	r2, #9
 8005664:	d903      	bls.n	800566e <_svfiprintf_r+0x1a6>
 8005666:	2b00      	cmp	r3, #0
 8005668:	d0c6      	beq.n	80055f8 <_svfiprintf_r+0x130>
 800566a:	9105      	str	r1, [sp, #20]
 800566c:	e7c4      	b.n	80055f8 <_svfiprintf_r+0x130>
 800566e:	4604      	mov	r4, r0
 8005670:	2301      	movs	r3, #1
 8005672:	fb0c 2101 	mla	r1, ip, r1, r2
 8005676:	e7f0      	b.n	800565a <_svfiprintf_r+0x192>
 8005678:	ab03      	add	r3, sp, #12
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	462a      	mov	r2, r5
 800567e:	4638      	mov	r0, r7
 8005680:	4b0e      	ldr	r3, [pc, #56]	@ (80056bc <_svfiprintf_r+0x1f4>)
 8005682:	a904      	add	r1, sp, #16
 8005684:	f7fd fe6e 	bl	8003364 <_printf_float>
 8005688:	1c42      	adds	r2, r0, #1
 800568a:	4606      	mov	r6, r0
 800568c:	d1d6      	bne.n	800563c <_svfiprintf_r+0x174>
 800568e:	89ab      	ldrh	r3, [r5, #12]
 8005690:	065b      	lsls	r3, r3, #25
 8005692:	f53f af2d 	bmi.w	80054f0 <_svfiprintf_r+0x28>
 8005696:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005698:	e72c      	b.n	80054f4 <_svfiprintf_r+0x2c>
 800569a:	ab03      	add	r3, sp, #12
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	462a      	mov	r2, r5
 80056a0:	4638      	mov	r0, r7
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <_svfiprintf_r+0x1f4>)
 80056a4:	a904      	add	r1, sp, #16
 80056a6:	f7fe f8fb 	bl	80038a0 <_printf_i>
 80056aa:	e7ed      	b.n	8005688 <_svfiprintf_r+0x1c0>
 80056ac:	08007f94 	.word	0x08007f94
 80056b0:	08007f9a 	.word	0x08007f9a
 80056b4:	08007f9e 	.word	0x08007f9e
 80056b8:	08003365 	.word	0x08003365
 80056bc:	08005411 	.word	0x08005411

080056c0 <__sflush_r>:
 80056c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c6:	0716      	lsls	r6, r2, #28
 80056c8:	4605      	mov	r5, r0
 80056ca:	460c      	mov	r4, r1
 80056cc:	d454      	bmi.n	8005778 <__sflush_r+0xb8>
 80056ce:	684b      	ldr	r3, [r1, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	dc02      	bgt.n	80056da <__sflush_r+0x1a>
 80056d4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	dd48      	ble.n	800576c <__sflush_r+0xac>
 80056da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056dc:	2e00      	cmp	r6, #0
 80056de:	d045      	beq.n	800576c <__sflush_r+0xac>
 80056e0:	2300      	movs	r3, #0
 80056e2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056e6:	682f      	ldr	r7, [r5, #0]
 80056e8:	6a21      	ldr	r1, [r4, #32]
 80056ea:	602b      	str	r3, [r5, #0]
 80056ec:	d030      	beq.n	8005750 <__sflush_r+0x90>
 80056ee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	0759      	lsls	r1, r3, #29
 80056f4:	d505      	bpl.n	8005702 <__sflush_r+0x42>
 80056f6:	6863      	ldr	r3, [r4, #4]
 80056f8:	1ad2      	subs	r2, r2, r3
 80056fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056fc:	b10b      	cbz	r3, 8005702 <__sflush_r+0x42>
 80056fe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005700:	1ad2      	subs	r2, r2, r3
 8005702:	2300      	movs	r3, #0
 8005704:	4628      	mov	r0, r5
 8005706:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005708:	6a21      	ldr	r1, [r4, #32]
 800570a:	47b0      	blx	r6
 800570c:	1c43      	adds	r3, r0, #1
 800570e:	89a3      	ldrh	r3, [r4, #12]
 8005710:	d106      	bne.n	8005720 <__sflush_r+0x60>
 8005712:	6829      	ldr	r1, [r5, #0]
 8005714:	291d      	cmp	r1, #29
 8005716:	d82b      	bhi.n	8005770 <__sflush_r+0xb0>
 8005718:	4a28      	ldr	r2, [pc, #160]	@ (80057bc <__sflush_r+0xfc>)
 800571a:	40ca      	lsrs	r2, r1
 800571c:	07d6      	lsls	r6, r2, #31
 800571e:	d527      	bpl.n	8005770 <__sflush_r+0xb0>
 8005720:	2200      	movs	r2, #0
 8005722:	6062      	str	r2, [r4, #4]
 8005724:	6922      	ldr	r2, [r4, #16]
 8005726:	04d9      	lsls	r1, r3, #19
 8005728:	6022      	str	r2, [r4, #0]
 800572a:	d504      	bpl.n	8005736 <__sflush_r+0x76>
 800572c:	1c42      	adds	r2, r0, #1
 800572e:	d101      	bne.n	8005734 <__sflush_r+0x74>
 8005730:	682b      	ldr	r3, [r5, #0]
 8005732:	b903      	cbnz	r3, 8005736 <__sflush_r+0x76>
 8005734:	6560      	str	r0, [r4, #84]	@ 0x54
 8005736:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005738:	602f      	str	r7, [r5, #0]
 800573a:	b1b9      	cbz	r1, 800576c <__sflush_r+0xac>
 800573c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005740:	4299      	cmp	r1, r3
 8005742:	d002      	beq.n	800574a <__sflush_r+0x8a>
 8005744:	4628      	mov	r0, r5
 8005746:	f7ff f9eb 	bl	8004b20 <_free_r>
 800574a:	2300      	movs	r3, #0
 800574c:	6363      	str	r3, [r4, #52]	@ 0x34
 800574e:	e00d      	b.n	800576c <__sflush_r+0xac>
 8005750:	2301      	movs	r3, #1
 8005752:	4628      	mov	r0, r5
 8005754:	47b0      	blx	r6
 8005756:	4602      	mov	r2, r0
 8005758:	1c50      	adds	r0, r2, #1
 800575a:	d1c9      	bne.n	80056f0 <__sflush_r+0x30>
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d0c6      	beq.n	80056f0 <__sflush_r+0x30>
 8005762:	2b1d      	cmp	r3, #29
 8005764:	d001      	beq.n	800576a <__sflush_r+0xaa>
 8005766:	2b16      	cmp	r3, #22
 8005768:	d11d      	bne.n	80057a6 <__sflush_r+0xe6>
 800576a:	602f      	str	r7, [r5, #0]
 800576c:	2000      	movs	r0, #0
 800576e:	e021      	b.n	80057b4 <__sflush_r+0xf4>
 8005770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005774:	b21b      	sxth	r3, r3
 8005776:	e01a      	b.n	80057ae <__sflush_r+0xee>
 8005778:	690f      	ldr	r7, [r1, #16]
 800577a:	2f00      	cmp	r7, #0
 800577c:	d0f6      	beq.n	800576c <__sflush_r+0xac>
 800577e:	0793      	lsls	r3, r2, #30
 8005780:	bf18      	it	ne
 8005782:	2300      	movne	r3, #0
 8005784:	680e      	ldr	r6, [r1, #0]
 8005786:	bf08      	it	eq
 8005788:	694b      	ldreq	r3, [r1, #20]
 800578a:	1bf6      	subs	r6, r6, r7
 800578c:	600f      	str	r7, [r1, #0]
 800578e:	608b      	str	r3, [r1, #8]
 8005790:	2e00      	cmp	r6, #0
 8005792:	ddeb      	ble.n	800576c <__sflush_r+0xac>
 8005794:	4633      	mov	r3, r6
 8005796:	463a      	mov	r2, r7
 8005798:	4628      	mov	r0, r5
 800579a:	6a21      	ldr	r1, [r4, #32]
 800579c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80057a0:	47e0      	blx	ip
 80057a2:	2800      	cmp	r0, #0
 80057a4:	dc07      	bgt.n	80057b6 <__sflush_r+0xf6>
 80057a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057ae:	f04f 30ff 	mov.w	r0, #4294967295
 80057b2:	81a3      	strh	r3, [r4, #12]
 80057b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057b6:	4407      	add	r7, r0
 80057b8:	1a36      	subs	r6, r6, r0
 80057ba:	e7e9      	b.n	8005790 <__sflush_r+0xd0>
 80057bc:	20400001 	.word	0x20400001

080057c0 <_fflush_r>:
 80057c0:	b538      	push	{r3, r4, r5, lr}
 80057c2:	690b      	ldr	r3, [r1, #16]
 80057c4:	4605      	mov	r5, r0
 80057c6:	460c      	mov	r4, r1
 80057c8:	b913      	cbnz	r3, 80057d0 <_fflush_r+0x10>
 80057ca:	2500      	movs	r5, #0
 80057cc:	4628      	mov	r0, r5
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	b118      	cbz	r0, 80057da <_fflush_r+0x1a>
 80057d2:	6a03      	ldr	r3, [r0, #32]
 80057d4:	b90b      	cbnz	r3, 80057da <_fflush_r+0x1a>
 80057d6:	f7fe fa0d 	bl	8003bf4 <__sinit>
 80057da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0f3      	beq.n	80057ca <_fflush_r+0xa>
 80057e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057e4:	07d0      	lsls	r0, r2, #31
 80057e6:	d404      	bmi.n	80057f2 <_fflush_r+0x32>
 80057e8:	0599      	lsls	r1, r3, #22
 80057ea:	d402      	bmi.n	80057f2 <_fflush_r+0x32>
 80057ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057ee:	f7fe fb1a 	bl	8003e26 <__retarget_lock_acquire_recursive>
 80057f2:	4628      	mov	r0, r5
 80057f4:	4621      	mov	r1, r4
 80057f6:	f7ff ff63 	bl	80056c0 <__sflush_r>
 80057fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057fc:	4605      	mov	r5, r0
 80057fe:	07da      	lsls	r2, r3, #31
 8005800:	d4e4      	bmi.n	80057cc <_fflush_r+0xc>
 8005802:	89a3      	ldrh	r3, [r4, #12]
 8005804:	059b      	lsls	r3, r3, #22
 8005806:	d4e1      	bmi.n	80057cc <_fflush_r+0xc>
 8005808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800580a:	f7fe fb0d 	bl	8003e28 <__retarget_lock_release_recursive>
 800580e:	e7dd      	b.n	80057cc <_fflush_r+0xc>

08005810 <memmove>:
 8005810:	4288      	cmp	r0, r1
 8005812:	b510      	push	{r4, lr}
 8005814:	eb01 0402 	add.w	r4, r1, r2
 8005818:	d902      	bls.n	8005820 <memmove+0x10>
 800581a:	4284      	cmp	r4, r0
 800581c:	4623      	mov	r3, r4
 800581e:	d807      	bhi.n	8005830 <memmove+0x20>
 8005820:	1e43      	subs	r3, r0, #1
 8005822:	42a1      	cmp	r1, r4
 8005824:	d008      	beq.n	8005838 <memmove+0x28>
 8005826:	f811 2b01 	ldrb.w	r2, [r1], #1
 800582a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800582e:	e7f8      	b.n	8005822 <memmove+0x12>
 8005830:	4601      	mov	r1, r0
 8005832:	4402      	add	r2, r0
 8005834:	428a      	cmp	r2, r1
 8005836:	d100      	bne.n	800583a <memmove+0x2a>
 8005838:	bd10      	pop	{r4, pc}
 800583a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800583e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005842:	e7f7      	b.n	8005834 <memmove+0x24>

08005844 <_sbrk_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	2300      	movs	r3, #0
 8005848:	4d05      	ldr	r5, [pc, #20]	@ (8005860 <_sbrk_r+0x1c>)
 800584a:	4604      	mov	r4, r0
 800584c:	4608      	mov	r0, r1
 800584e:	602b      	str	r3, [r5, #0]
 8005850:	f7fb fe74 	bl	800153c <_sbrk>
 8005854:	1c43      	adds	r3, r0, #1
 8005856:	d102      	bne.n	800585e <_sbrk_r+0x1a>
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	b103      	cbz	r3, 800585e <_sbrk_r+0x1a>
 800585c:	6023      	str	r3, [r4, #0]
 800585e:	bd38      	pop	{r3, r4, r5, pc}
 8005860:	200007a8 	.word	0x200007a8

08005864 <__assert_func>:
 8005864:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005866:	4614      	mov	r4, r2
 8005868:	461a      	mov	r2, r3
 800586a:	4b09      	ldr	r3, [pc, #36]	@ (8005890 <__assert_func+0x2c>)
 800586c:	4605      	mov	r5, r0
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68d8      	ldr	r0, [r3, #12]
 8005872:	b14c      	cbz	r4, 8005888 <__assert_func+0x24>
 8005874:	4b07      	ldr	r3, [pc, #28]	@ (8005894 <__assert_func+0x30>)
 8005876:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800587a:	9100      	str	r1, [sp, #0]
 800587c:	462b      	mov	r3, r5
 800587e:	4906      	ldr	r1, [pc, #24]	@ (8005898 <__assert_func+0x34>)
 8005880:	f000 f870 	bl	8005964 <fiprintf>
 8005884:	f000 f880 	bl	8005988 <abort>
 8005888:	4b04      	ldr	r3, [pc, #16]	@ (800589c <__assert_func+0x38>)
 800588a:	461c      	mov	r4, r3
 800588c:	e7f3      	b.n	8005876 <__assert_func+0x12>
 800588e:	bf00      	nop
 8005890:	20000018 	.word	0x20000018
 8005894:	08007faf 	.word	0x08007faf
 8005898:	08007fbc 	.word	0x08007fbc
 800589c:	08007fea 	.word	0x08007fea

080058a0 <_calloc_r>:
 80058a0:	b570      	push	{r4, r5, r6, lr}
 80058a2:	fba1 5402 	umull	r5, r4, r1, r2
 80058a6:	b934      	cbnz	r4, 80058b6 <_calloc_r+0x16>
 80058a8:	4629      	mov	r1, r5
 80058aa:	f7ff f9ab 	bl	8004c04 <_malloc_r>
 80058ae:	4606      	mov	r6, r0
 80058b0:	b928      	cbnz	r0, 80058be <_calloc_r+0x1e>
 80058b2:	4630      	mov	r0, r6
 80058b4:	bd70      	pop	{r4, r5, r6, pc}
 80058b6:	220c      	movs	r2, #12
 80058b8:	2600      	movs	r6, #0
 80058ba:	6002      	str	r2, [r0, #0]
 80058bc:	e7f9      	b.n	80058b2 <_calloc_r+0x12>
 80058be:	462a      	mov	r2, r5
 80058c0:	4621      	mov	r1, r4
 80058c2:	f7fe fa32 	bl	8003d2a <memset>
 80058c6:	e7f4      	b.n	80058b2 <_calloc_r+0x12>

080058c8 <__ascii_mbtowc>:
 80058c8:	b082      	sub	sp, #8
 80058ca:	b901      	cbnz	r1, 80058ce <__ascii_mbtowc+0x6>
 80058cc:	a901      	add	r1, sp, #4
 80058ce:	b142      	cbz	r2, 80058e2 <__ascii_mbtowc+0x1a>
 80058d0:	b14b      	cbz	r3, 80058e6 <__ascii_mbtowc+0x1e>
 80058d2:	7813      	ldrb	r3, [r2, #0]
 80058d4:	600b      	str	r3, [r1, #0]
 80058d6:	7812      	ldrb	r2, [r2, #0]
 80058d8:	1e10      	subs	r0, r2, #0
 80058da:	bf18      	it	ne
 80058dc:	2001      	movne	r0, #1
 80058de:	b002      	add	sp, #8
 80058e0:	4770      	bx	lr
 80058e2:	4610      	mov	r0, r2
 80058e4:	e7fb      	b.n	80058de <__ascii_mbtowc+0x16>
 80058e6:	f06f 0001 	mvn.w	r0, #1
 80058ea:	e7f8      	b.n	80058de <__ascii_mbtowc+0x16>

080058ec <_realloc_r>:
 80058ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058f0:	4607      	mov	r7, r0
 80058f2:	4614      	mov	r4, r2
 80058f4:	460d      	mov	r5, r1
 80058f6:	b921      	cbnz	r1, 8005902 <_realloc_r+0x16>
 80058f8:	4611      	mov	r1, r2
 80058fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058fe:	f7ff b981 	b.w	8004c04 <_malloc_r>
 8005902:	b92a      	cbnz	r2, 8005910 <_realloc_r+0x24>
 8005904:	f7ff f90c 	bl	8004b20 <_free_r>
 8005908:	4625      	mov	r5, r4
 800590a:	4628      	mov	r0, r5
 800590c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005910:	f000 f841 	bl	8005996 <_malloc_usable_size_r>
 8005914:	4284      	cmp	r4, r0
 8005916:	4606      	mov	r6, r0
 8005918:	d802      	bhi.n	8005920 <_realloc_r+0x34>
 800591a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800591e:	d8f4      	bhi.n	800590a <_realloc_r+0x1e>
 8005920:	4621      	mov	r1, r4
 8005922:	4638      	mov	r0, r7
 8005924:	f7ff f96e 	bl	8004c04 <_malloc_r>
 8005928:	4680      	mov	r8, r0
 800592a:	b908      	cbnz	r0, 8005930 <_realloc_r+0x44>
 800592c:	4645      	mov	r5, r8
 800592e:	e7ec      	b.n	800590a <_realloc_r+0x1e>
 8005930:	42b4      	cmp	r4, r6
 8005932:	4622      	mov	r2, r4
 8005934:	4629      	mov	r1, r5
 8005936:	bf28      	it	cs
 8005938:	4632      	movcs	r2, r6
 800593a:	f7fe fa84 	bl	8003e46 <memcpy>
 800593e:	4629      	mov	r1, r5
 8005940:	4638      	mov	r0, r7
 8005942:	f7ff f8ed 	bl	8004b20 <_free_r>
 8005946:	e7f1      	b.n	800592c <_realloc_r+0x40>

08005948 <__ascii_wctomb>:
 8005948:	4603      	mov	r3, r0
 800594a:	4608      	mov	r0, r1
 800594c:	b141      	cbz	r1, 8005960 <__ascii_wctomb+0x18>
 800594e:	2aff      	cmp	r2, #255	@ 0xff
 8005950:	d904      	bls.n	800595c <__ascii_wctomb+0x14>
 8005952:	228a      	movs	r2, #138	@ 0x8a
 8005954:	f04f 30ff 	mov.w	r0, #4294967295
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	4770      	bx	lr
 800595c:	2001      	movs	r0, #1
 800595e:	700a      	strb	r2, [r1, #0]
 8005960:	4770      	bx	lr
	...

08005964 <fiprintf>:
 8005964:	b40e      	push	{r1, r2, r3}
 8005966:	b503      	push	{r0, r1, lr}
 8005968:	4601      	mov	r1, r0
 800596a:	ab03      	add	r3, sp, #12
 800596c:	4805      	ldr	r0, [pc, #20]	@ (8005984 <fiprintf+0x20>)
 800596e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005972:	6800      	ldr	r0, [r0, #0]
 8005974:	9301      	str	r3, [sp, #4]
 8005976:	f000 f83d 	bl	80059f4 <_vfiprintf_r>
 800597a:	b002      	add	sp, #8
 800597c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005980:	b003      	add	sp, #12
 8005982:	4770      	bx	lr
 8005984:	20000018 	.word	0x20000018

08005988 <abort>:
 8005988:	2006      	movs	r0, #6
 800598a:	b508      	push	{r3, lr}
 800598c:	f000 fa06 	bl	8005d9c <raise>
 8005990:	2001      	movs	r0, #1
 8005992:	f7fb fd5e 	bl	8001452 <_exit>

08005996 <_malloc_usable_size_r>:
 8005996:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800599a:	1f18      	subs	r0, r3, #4
 800599c:	2b00      	cmp	r3, #0
 800599e:	bfbc      	itt	lt
 80059a0:	580b      	ldrlt	r3, [r1, r0]
 80059a2:	18c0      	addlt	r0, r0, r3
 80059a4:	4770      	bx	lr

080059a6 <__sfputc_r>:
 80059a6:	6893      	ldr	r3, [r2, #8]
 80059a8:	b410      	push	{r4}
 80059aa:	3b01      	subs	r3, #1
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	6093      	str	r3, [r2, #8]
 80059b0:	da07      	bge.n	80059c2 <__sfputc_r+0x1c>
 80059b2:	6994      	ldr	r4, [r2, #24]
 80059b4:	42a3      	cmp	r3, r4
 80059b6:	db01      	blt.n	80059bc <__sfputc_r+0x16>
 80059b8:	290a      	cmp	r1, #10
 80059ba:	d102      	bne.n	80059c2 <__sfputc_r+0x1c>
 80059bc:	bc10      	pop	{r4}
 80059be:	f000 b931 	b.w	8005c24 <__swbuf_r>
 80059c2:	6813      	ldr	r3, [r2, #0]
 80059c4:	1c58      	adds	r0, r3, #1
 80059c6:	6010      	str	r0, [r2, #0]
 80059c8:	7019      	strb	r1, [r3, #0]
 80059ca:	4608      	mov	r0, r1
 80059cc:	bc10      	pop	{r4}
 80059ce:	4770      	bx	lr

080059d0 <__sfputs_r>:
 80059d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d2:	4606      	mov	r6, r0
 80059d4:	460f      	mov	r7, r1
 80059d6:	4614      	mov	r4, r2
 80059d8:	18d5      	adds	r5, r2, r3
 80059da:	42ac      	cmp	r4, r5
 80059dc:	d101      	bne.n	80059e2 <__sfputs_r+0x12>
 80059de:	2000      	movs	r0, #0
 80059e0:	e007      	b.n	80059f2 <__sfputs_r+0x22>
 80059e2:	463a      	mov	r2, r7
 80059e4:	4630      	mov	r0, r6
 80059e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059ea:	f7ff ffdc 	bl	80059a6 <__sfputc_r>
 80059ee:	1c43      	adds	r3, r0, #1
 80059f0:	d1f3      	bne.n	80059da <__sfputs_r+0xa>
 80059f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080059f4 <_vfiprintf_r>:
 80059f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f8:	460d      	mov	r5, r1
 80059fa:	4614      	mov	r4, r2
 80059fc:	4698      	mov	r8, r3
 80059fe:	4606      	mov	r6, r0
 8005a00:	b09d      	sub	sp, #116	@ 0x74
 8005a02:	b118      	cbz	r0, 8005a0c <_vfiprintf_r+0x18>
 8005a04:	6a03      	ldr	r3, [r0, #32]
 8005a06:	b90b      	cbnz	r3, 8005a0c <_vfiprintf_r+0x18>
 8005a08:	f7fe f8f4 	bl	8003bf4 <__sinit>
 8005a0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a0e:	07d9      	lsls	r1, r3, #31
 8005a10:	d405      	bmi.n	8005a1e <_vfiprintf_r+0x2a>
 8005a12:	89ab      	ldrh	r3, [r5, #12]
 8005a14:	059a      	lsls	r2, r3, #22
 8005a16:	d402      	bmi.n	8005a1e <_vfiprintf_r+0x2a>
 8005a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a1a:	f7fe fa04 	bl	8003e26 <__retarget_lock_acquire_recursive>
 8005a1e:	89ab      	ldrh	r3, [r5, #12]
 8005a20:	071b      	lsls	r3, r3, #28
 8005a22:	d501      	bpl.n	8005a28 <_vfiprintf_r+0x34>
 8005a24:	692b      	ldr	r3, [r5, #16]
 8005a26:	b99b      	cbnz	r3, 8005a50 <_vfiprintf_r+0x5c>
 8005a28:	4629      	mov	r1, r5
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	f000 f938 	bl	8005ca0 <__swsetup_r>
 8005a30:	b170      	cbz	r0, 8005a50 <_vfiprintf_r+0x5c>
 8005a32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a34:	07dc      	lsls	r4, r3, #31
 8005a36:	d504      	bpl.n	8005a42 <_vfiprintf_r+0x4e>
 8005a38:	f04f 30ff 	mov.w	r0, #4294967295
 8005a3c:	b01d      	add	sp, #116	@ 0x74
 8005a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a42:	89ab      	ldrh	r3, [r5, #12]
 8005a44:	0598      	lsls	r0, r3, #22
 8005a46:	d4f7      	bmi.n	8005a38 <_vfiprintf_r+0x44>
 8005a48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a4a:	f7fe f9ed 	bl	8003e28 <__retarget_lock_release_recursive>
 8005a4e:	e7f3      	b.n	8005a38 <_vfiprintf_r+0x44>
 8005a50:	2300      	movs	r3, #0
 8005a52:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a54:	2320      	movs	r3, #32
 8005a56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a5a:	2330      	movs	r3, #48	@ 0x30
 8005a5c:	f04f 0901 	mov.w	r9, #1
 8005a60:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a64:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005c10 <_vfiprintf_r+0x21c>
 8005a68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005a6c:	4623      	mov	r3, r4
 8005a6e:	469a      	mov	sl, r3
 8005a70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a74:	b10a      	cbz	r2, 8005a7a <_vfiprintf_r+0x86>
 8005a76:	2a25      	cmp	r2, #37	@ 0x25
 8005a78:	d1f9      	bne.n	8005a6e <_vfiprintf_r+0x7a>
 8005a7a:	ebba 0b04 	subs.w	fp, sl, r4
 8005a7e:	d00b      	beq.n	8005a98 <_vfiprintf_r+0xa4>
 8005a80:	465b      	mov	r3, fp
 8005a82:	4622      	mov	r2, r4
 8005a84:	4629      	mov	r1, r5
 8005a86:	4630      	mov	r0, r6
 8005a88:	f7ff ffa2 	bl	80059d0 <__sfputs_r>
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	f000 80a7 	beq.w	8005be0 <_vfiprintf_r+0x1ec>
 8005a92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a94:	445a      	add	r2, fp
 8005a96:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a98:	f89a 3000 	ldrb.w	r3, [sl]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 809f 	beq.w	8005be0 <_vfiprintf_r+0x1ec>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005aac:	f10a 0a01 	add.w	sl, sl, #1
 8005ab0:	9304      	str	r3, [sp, #16]
 8005ab2:	9307      	str	r3, [sp, #28]
 8005ab4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005ab8:	931a      	str	r3, [sp, #104]	@ 0x68
 8005aba:	4654      	mov	r4, sl
 8005abc:	2205      	movs	r2, #5
 8005abe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ac2:	4853      	ldr	r0, [pc, #332]	@ (8005c10 <_vfiprintf_r+0x21c>)
 8005ac4:	f7fe f9b1 	bl	8003e2a <memchr>
 8005ac8:	9a04      	ldr	r2, [sp, #16]
 8005aca:	b9d8      	cbnz	r0, 8005b04 <_vfiprintf_r+0x110>
 8005acc:	06d1      	lsls	r1, r2, #27
 8005ace:	bf44      	itt	mi
 8005ad0:	2320      	movmi	r3, #32
 8005ad2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ad6:	0713      	lsls	r3, r2, #28
 8005ad8:	bf44      	itt	mi
 8005ada:	232b      	movmi	r3, #43	@ 0x2b
 8005adc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ae0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ae4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ae6:	d015      	beq.n	8005b14 <_vfiprintf_r+0x120>
 8005ae8:	4654      	mov	r4, sl
 8005aea:	2000      	movs	r0, #0
 8005aec:	f04f 0c0a 	mov.w	ip, #10
 8005af0:	9a07      	ldr	r2, [sp, #28]
 8005af2:	4621      	mov	r1, r4
 8005af4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005af8:	3b30      	subs	r3, #48	@ 0x30
 8005afa:	2b09      	cmp	r3, #9
 8005afc:	d94b      	bls.n	8005b96 <_vfiprintf_r+0x1a2>
 8005afe:	b1b0      	cbz	r0, 8005b2e <_vfiprintf_r+0x13a>
 8005b00:	9207      	str	r2, [sp, #28]
 8005b02:	e014      	b.n	8005b2e <_vfiprintf_r+0x13a>
 8005b04:	eba0 0308 	sub.w	r3, r0, r8
 8005b08:	fa09 f303 	lsl.w	r3, r9, r3
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	46a2      	mov	sl, r4
 8005b10:	9304      	str	r3, [sp, #16]
 8005b12:	e7d2      	b.n	8005aba <_vfiprintf_r+0xc6>
 8005b14:	9b03      	ldr	r3, [sp, #12]
 8005b16:	1d19      	adds	r1, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	9103      	str	r1, [sp, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	bfbb      	ittet	lt
 8005b20:	425b      	neglt	r3, r3
 8005b22:	f042 0202 	orrlt.w	r2, r2, #2
 8005b26:	9307      	strge	r3, [sp, #28]
 8005b28:	9307      	strlt	r3, [sp, #28]
 8005b2a:	bfb8      	it	lt
 8005b2c:	9204      	strlt	r2, [sp, #16]
 8005b2e:	7823      	ldrb	r3, [r4, #0]
 8005b30:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b32:	d10a      	bne.n	8005b4a <_vfiprintf_r+0x156>
 8005b34:	7863      	ldrb	r3, [r4, #1]
 8005b36:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b38:	d132      	bne.n	8005ba0 <_vfiprintf_r+0x1ac>
 8005b3a:	9b03      	ldr	r3, [sp, #12]
 8005b3c:	3402      	adds	r4, #2
 8005b3e:	1d1a      	adds	r2, r3, #4
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	9203      	str	r2, [sp, #12]
 8005b44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b48:	9305      	str	r3, [sp, #20]
 8005b4a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005c14 <_vfiprintf_r+0x220>
 8005b4e:	2203      	movs	r2, #3
 8005b50:	4650      	mov	r0, sl
 8005b52:	7821      	ldrb	r1, [r4, #0]
 8005b54:	f7fe f969 	bl	8003e2a <memchr>
 8005b58:	b138      	cbz	r0, 8005b6a <_vfiprintf_r+0x176>
 8005b5a:	2240      	movs	r2, #64	@ 0x40
 8005b5c:	9b04      	ldr	r3, [sp, #16]
 8005b5e:	eba0 000a 	sub.w	r0, r0, sl
 8005b62:	4082      	lsls	r2, r0
 8005b64:	4313      	orrs	r3, r2
 8005b66:	3401      	adds	r4, #1
 8005b68:	9304      	str	r3, [sp, #16]
 8005b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b6e:	2206      	movs	r2, #6
 8005b70:	4829      	ldr	r0, [pc, #164]	@ (8005c18 <_vfiprintf_r+0x224>)
 8005b72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005b76:	f7fe f958 	bl	8003e2a <memchr>
 8005b7a:	2800      	cmp	r0, #0
 8005b7c:	d03f      	beq.n	8005bfe <_vfiprintf_r+0x20a>
 8005b7e:	4b27      	ldr	r3, [pc, #156]	@ (8005c1c <_vfiprintf_r+0x228>)
 8005b80:	bb1b      	cbnz	r3, 8005bca <_vfiprintf_r+0x1d6>
 8005b82:	9b03      	ldr	r3, [sp, #12]
 8005b84:	3307      	adds	r3, #7
 8005b86:	f023 0307 	bic.w	r3, r3, #7
 8005b8a:	3308      	adds	r3, #8
 8005b8c:	9303      	str	r3, [sp, #12]
 8005b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b90:	443b      	add	r3, r7
 8005b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b94:	e76a      	b.n	8005a6c <_vfiprintf_r+0x78>
 8005b96:	460c      	mov	r4, r1
 8005b98:	2001      	movs	r0, #1
 8005b9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b9e:	e7a8      	b.n	8005af2 <_vfiprintf_r+0xfe>
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	f04f 0c0a 	mov.w	ip, #10
 8005ba6:	4619      	mov	r1, r3
 8005ba8:	3401      	adds	r4, #1
 8005baa:	9305      	str	r3, [sp, #20]
 8005bac:	4620      	mov	r0, r4
 8005bae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bb2:	3a30      	subs	r2, #48	@ 0x30
 8005bb4:	2a09      	cmp	r2, #9
 8005bb6:	d903      	bls.n	8005bc0 <_vfiprintf_r+0x1cc>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0c6      	beq.n	8005b4a <_vfiprintf_r+0x156>
 8005bbc:	9105      	str	r1, [sp, #20]
 8005bbe:	e7c4      	b.n	8005b4a <_vfiprintf_r+0x156>
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bc8:	e7f0      	b.n	8005bac <_vfiprintf_r+0x1b8>
 8005bca:	ab03      	add	r3, sp, #12
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	462a      	mov	r2, r5
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	4b13      	ldr	r3, [pc, #76]	@ (8005c20 <_vfiprintf_r+0x22c>)
 8005bd4:	a904      	add	r1, sp, #16
 8005bd6:	f7fd fbc5 	bl	8003364 <_printf_float>
 8005bda:	4607      	mov	r7, r0
 8005bdc:	1c78      	adds	r0, r7, #1
 8005bde:	d1d6      	bne.n	8005b8e <_vfiprintf_r+0x19a>
 8005be0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005be2:	07d9      	lsls	r1, r3, #31
 8005be4:	d405      	bmi.n	8005bf2 <_vfiprintf_r+0x1fe>
 8005be6:	89ab      	ldrh	r3, [r5, #12]
 8005be8:	059a      	lsls	r2, r3, #22
 8005bea:	d402      	bmi.n	8005bf2 <_vfiprintf_r+0x1fe>
 8005bec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bee:	f7fe f91b 	bl	8003e28 <__retarget_lock_release_recursive>
 8005bf2:	89ab      	ldrh	r3, [r5, #12]
 8005bf4:	065b      	lsls	r3, r3, #25
 8005bf6:	f53f af1f 	bmi.w	8005a38 <_vfiprintf_r+0x44>
 8005bfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bfc:	e71e      	b.n	8005a3c <_vfiprintf_r+0x48>
 8005bfe:	ab03      	add	r3, sp, #12
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	462a      	mov	r2, r5
 8005c04:	4630      	mov	r0, r6
 8005c06:	4b06      	ldr	r3, [pc, #24]	@ (8005c20 <_vfiprintf_r+0x22c>)
 8005c08:	a904      	add	r1, sp, #16
 8005c0a:	f7fd fe49 	bl	80038a0 <_printf_i>
 8005c0e:	e7e4      	b.n	8005bda <_vfiprintf_r+0x1e6>
 8005c10:	08007f94 	.word	0x08007f94
 8005c14:	08007f9a 	.word	0x08007f9a
 8005c18:	08007f9e 	.word	0x08007f9e
 8005c1c:	08003365 	.word	0x08003365
 8005c20:	080059d1 	.word	0x080059d1

08005c24 <__swbuf_r>:
 8005c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c26:	460e      	mov	r6, r1
 8005c28:	4614      	mov	r4, r2
 8005c2a:	4605      	mov	r5, r0
 8005c2c:	b118      	cbz	r0, 8005c36 <__swbuf_r+0x12>
 8005c2e:	6a03      	ldr	r3, [r0, #32]
 8005c30:	b90b      	cbnz	r3, 8005c36 <__swbuf_r+0x12>
 8005c32:	f7fd ffdf 	bl	8003bf4 <__sinit>
 8005c36:	69a3      	ldr	r3, [r4, #24]
 8005c38:	60a3      	str	r3, [r4, #8]
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	071a      	lsls	r2, r3, #28
 8005c3e:	d501      	bpl.n	8005c44 <__swbuf_r+0x20>
 8005c40:	6923      	ldr	r3, [r4, #16]
 8005c42:	b943      	cbnz	r3, 8005c56 <__swbuf_r+0x32>
 8005c44:	4621      	mov	r1, r4
 8005c46:	4628      	mov	r0, r5
 8005c48:	f000 f82a 	bl	8005ca0 <__swsetup_r>
 8005c4c:	b118      	cbz	r0, 8005c56 <__swbuf_r+0x32>
 8005c4e:	f04f 37ff 	mov.w	r7, #4294967295
 8005c52:	4638      	mov	r0, r7
 8005c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	6922      	ldr	r2, [r4, #16]
 8005c5a:	b2f6      	uxtb	r6, r6
 8005c5c:	1a98      	subs	r0, r3, r2
 8005c5e:	6963      	ldr	r3, [r4, #20]
 8005c60:	4637      	mov	r7, r6
 8005c62:	4283      	cmp	r3, r0
 8005c64:	dc05      	bgt.n	8005c72 <__swbuf_r+0x4e>
 8005c66:	4621      	mov	r1, r4
 8005c68:	4628      	mov	r0, r5
 8005c6a:	f7ff fda9 	bl	80057c0 <_fflush_r>
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	d1ed      	bne.n	8005c4e <__swbuf_r+0x2a>
 8005c72:	68a3      	ldr	r3, [r4, #8]
 8005c74:	3b01      	subs	r3, #1
 8005c76:	60a3      	str	r3, [r4, #8]
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	1c5a      	adds	r2, r3, #1
 8005c7c:	6022      	str	r2, [r4, #0]
 8005c7e:	701e      	strb	r6, [r3, #0]
 8005c80:	6962      	ldr	r2, [r4, #20]
 8005c82:	1c43      	adds	r3, r0, #1
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d004      	beq.n	8005c92 <__swbuf_r+0x6e>
 8005c88:	89a3      	ldrh	r3, [r4, #12]
 8005c8a:	07db      	lsls	r3, r3, #31
 8005c8c:	d5e1      	bpl.n	8005c52 <__swbuf_r+0x2e>
 8005c8e:	2e0a      	cmp	r6, #10
 8005c90:	d1df      	bne.n	8005c52 <__swbuf_r+0x2e>
 8005c92:	4621      	mov	r1, r4
 8005c94:	4628      	mov	r0, r5
 8005c96:	f7ff fd93 	bl	80057c0 <_fflush_r>
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	d0d9      	beq.n	8005c52 <__swbuf_r+0x2e>
 8005c9e:	e7d6      	b.n	8005c4e <__swbuf_r+0x2a>

08005ca0 <__swsetup_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	4b29      	ldr	r3, [pc, #164]	@ (8005d48 <__swsetup_r+0xa8>)
 8005ca4:	4605      	mov	r5, r0
 8005ca6:	6818      	ldr	r0, [r3, #0]
 8005ca8:	460c      	mov	r4, r1
 8005caa:	b118      	cbz	r0, 8005cb4 <__swsetup_r+0x14>
 8005cac:	6a03      	ldr	r3, [r0, #32]
 8005cae:	b90b      	cbnz	r3, 8005cb4 <__swsetup_r+0x14>
 8005cb0:	f7fd ffa0 	bl	8003bf4 <__sinit>
 8005cb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cb8:	0719      	lsls	r1, r3, #28
 8005cba:	d422      	bmi.n	8005d02 <__swsetup_r+0x62>
 8005cbc:	06da      	lsls	r2, r3, #27
 8005cbe:	d407      	bmi.n	8005cd0 <__swsetup_r+0x30>
 8005cc0:	2209      	movs	r2, #9
 8005cc2:	602a      	str	r2, [r5, #0]
 8005cc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ccc:	81a3      	strh	r3, [r4, #12]
 8005cce:	e033      	b.n	8005d38 <__swsetup_r+0x98>
 8005cd0:	0758      	lsls	r0, r3, #29
 8005cd2:	d512      	bpl.n	8005cfa <__swsetup_r+0x5a>
 8005cd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cd6:	b141      	cbz	r1, 8005cea <__swsetup_r+0x4a>
 8005cd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cdc:	4299      	cmp	r1, r3
 8005cde:	d002      	beq.n	8005ce6 <__swsetup_r+0x46>
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f7fe ff1d 	bl	8004b20 <_free_r>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cea:	89a3      	ldrh	r3, [r4, #12]
 8005cec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005cf0:	81a3      	strh	r3, [r4, #12]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	6063      	str	r3, [r4, #4]
 8005cf6:	6923      	ldr	r3, [r4, #16]
 8005cf8:	6023      	str	r3, [r4, #0]
 8005cfa:	89a3      	ldrh	r3, [r4, #12]
 8005cfc:	f043 0308 	orr.w	r3, r3, #8
 8005d00:	81a3      	strh	r3, [r4, #12]
 8005d02:	6923      	ldr	r3, [r4, #16]
 8005d04:	b94b      	cbnz	r3, 8005d1a <__swsetup_r+0x7a>
 8005d06:	89a3      	ldrh	r3, [r4, #12]
 8005d08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d10:	d003      	beq.n	8005d1a <__swsetup_r+0x7a>
 8005d12:	4621      	mov	r1, r4
 8005d14:	4628      	mov	r0, r5
 8005d16:	f000 f882 	bl	8005e1e <__smakebuf_r>
 8005d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d1e:	f013 0201 	ands.w	r2, r3, #1
 8005d22:	d00a      	beq.n	8005d3a <__swsetup_r+0x9a>
 8005d24:	2200      	movs	r2, #0
 8005d26:	60a2      	str	r2, [r4, #8]
 8005d28:	6962      	ldr	r2, [r4, #20]
 8005d2a:	4252      	negs	r2, r2
 8005d2c:	61a2      	str	r2, [r4, #24]
 8005d2e:	6922      	ldr	r2, [r4, #16]
 8005d30:	b942      	cbnz	r2, 8005d44 <__swsetup_r+0xa4>
 8005d32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d36:	d1c5      	bne.n	8005cc4 <__swsetup_r+0x24>
 8005d38:	bd38      	pop	{r3, r4, r5, pc}
 8005d3a:	0799      	lsls	r1, r3, #30
 8005d3c:	bf58      	it	pl
 8005d3e:	6962      	ldrpl	r2, [r4, #20]
 8005d40:	60a2      	str	r2, [r4, #8]
 8005d42:	e7f4      	b.n	8005d2e <__swsetup_r+0x8e>
 8005d44:	2000      	movs	r0, #0
 8005d46:	e7f7      	b.n	8005d38 <__swsetup_r+0x98>
 8005d48:	20000018 	.word	0x20000018

08005d4c <_raise_r>:
 8005d4c:	291f      	cmp	r1, #31
 8005d4e:	b538      	push	{r3, r4, r5, lr}
 8005d50:	4605      	mov	r5, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	d904      	bls.n	8005d60 <_raise_r+0x14>
 8005d56:	2316      	movs	r3, #22
 8005d58:	6003      	str	r3, [r0, #0]
 8005d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}
 8005d60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005d62:	b112      	cbz	r2, 8005d6a <_raise_r+0x1e>
 8005d64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d68:	b94b      	cbnz	r3, 8005d7e <_raise_r+0x32>
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f000 f830 	bl	8005dd0 <_getpid_r>
 8005d70:	4622      	mov	r2, r4
 8005d72:	4601      	mov	r1, r0
 8005d74:	4628      	mov	r0, r5
 8005d76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d7a:	f000 b817 	b.w	8005dac <_kill_r>
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d00a      	beq.n	8005d98 <_raise_r+0x4c>
 8005d82:	1c59      	adds	r1, r3, #1
 8005d84:	d103      	bne.n	8005d8e <_raise_r+0x42>
 8005d86:	2316      	movs	r3, #22
 8005d88:	6003      	str	r3, [r0, #0]
 8005d8a:	2001      	movs	r0, #1
 8005d8c:	e7e7      	b.n	8005d5e <_raise_r+0x12>
 8005d8e:	2100      	movs	r1, #0
 8005d90:	4620      	mov	r0, r4
 8005d92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005d96:	4798      	blx	r3
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e7e0      	b.n	8005d5e <_raise_r+0x12>

08005d9c <raise>:
 8005d9c:	4b02      	ldr	r3, [pc, #8]	@ (8005da8 <raise+0xc>)
 8005d9e:	4601      	mov	r1, r0
 8005da0:	6818      	ldr	r0, [r3, #0]
 8005da2:	f7ff bfd3 	b.w	8005d4c <_raise_r>
 8005da6:	bf00      	nop
 8005da8:	20000018 	.word	0x20000018

08005dac <_kill_r>:
 8005dac:	b538      	push	{r3, r4, r5, lr}
 8005dae:	2300      	movs	r3, #0
 8005db0:	4d06      	ldr	r5, [pc, #24]	@ (8005dcc <_kill_r+0x20>)
 8005db2:	4604      	mov	r4, r0
 8005db4:	4608      	mov	r0, r1
 8005db6:	4611      	mov	r1, r2
 8005db8:	602b      	str	r3, [r5, #0]
 8005dba:	f7fb fb3a 	bl	8001432 <_kill>
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	d102      	bne.n	8005dc8 <_kill_r+0x1c>
 8005dc2:	682b      	ldr	r3, [r5, #0]
 8005dc4:	b103      	cbz	r3, 8005dc8 <_kill_r+0x1c>
 8005dc6:	6023      	str	r3, [r4, #0]
 8005dc8:	bd38      	pop	{r3, r4, r5, pc}
 8005dca:	bf00      	nop
 8005dcc:	200007a8 	.word	0x200007a8

08005dd0 <_getpid_r>:
 8005dd0:	f7fb bb28 	b.w	8001424 <_getpid>

08005dd4 <__swhatbuf_r>:
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	460c      	mov	r4, r1
 8005dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ddc:	4615      	mov	r5, r2
 8005dde:	2900      	cmp	r1, #0
 8005de0:	461e      	mov	r6, r3
 8005de2:	b096      	sub	sp, #88	@ 0x58
 8005de4:	da0c      	bge.n	8005e00 <__swhatbuf_r+0x2c>
 8005de6:	89a3      	ldrh	r3, [r4, #12]
 8005de8:	2100      	movs	r1, #0
 8005dea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005dee:	bf14      	ite	ne
 8005df0:	2340      	movne	r3, #64	@ 0x40
 8005df2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005df6:	2000      	movs	r0, #0
 8005df8:	6031      	str	r1, [r6, #0]
 8005dfa:	602b      	str	r3, [r5, #0]
 8005dfc:	b016      	add	sp, #88	@ 0x58
 8005dfe:	bd70      	pop	{r4, r5, r6, pc}
 8005e00:	466a      	mov	r2, sp
 8005e02:	f000 f849 	bl	8005e98 <_fstat_r>
 8005e06:	2800      	cmp	r0, #0
 8005e08:	dbed      	blt.n	8005de6 <__swhatbuf_r+0x12>
 8005e0a:	9901      	ldr	r1, [sp, #4]
 8005e0c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005e10:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005e14:	4259      	negs	r1, r3
 8005e16:	4159      	adcs	r1, r3
 8005e18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e1c:	e7eb      	b.n	8005df6 <__swhatbuf_r+0x22>

08005e1e <__smakebuf_r>:
 8005e1e:	898b      	ldrh	r3, [r1, #12]
 8005e20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e22:	079d      	lsls	r5, r3, #30
 8005e24:	4606      	mov	r6, r0
 8005e26:	460c      	mov	r4, r1
 8005e28:	d507      	bpl.n	8005e3a <__smakebuf_r+0x1c>
 8005e2a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e2e:	6023      	str	r3, [r4, #0]
 8005e30:	6123      	str	r3, [r4, #16]
 8005e32:	2301      	movs	r3, #1
 8005e34:	6163      	str	r3, [r4, #20]
 8005e36:	b003      	add	sp, #12
 8005e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e3a:	466a      	mov	r2, sp
 8005e3c:	ab01      	add	r3, sp, #4
 8005e3e:	f7ff ffc9 	bl	8005dd4 <__swhatbuf_r>
 8005e42:	9f00      	ldr	r7, [sp, #0]
 8005e44:	4605      	mov	r5, r0
 8005e46:	4639      	mov	r1, r7
 8005e48:	4630      	mov	r0, r6
 8005e4a:	f7fe fedb 	bl	8004c04 <_malloc_r>
 8005e4e:	b948      	cbnz	r0, 8005e64 <__smakebuf_r+0x46>
 8005e50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e54:	059a      	lsls	r2, r3, #22
 8005e56:	d4ee      	bmi.n	8005e36 <__smakebuf_r+0x18>
 8005e58:	f023 0303 	bic.w	r3, r3, #3
 8005e5c:	f043 0302 	orr.w	r3, r3, #2
 8005e60:	81a3      	strh	r3, [r4, #12]
 8005e62:	e7e2      	b.n	8005e2a <__smakebuf_r+0xc>
 8005e64:	89a3      	ldrh	r3, [r4, #12]
 8005e66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e6e:	81a3      	strh	r3, [r4, #12]
 8005e70:	9b01      	ldr	r3, [sp, #4]
 8005e72:	6020      	str	r0, [r4, #0]
 8005e74:	b15b      	cbz	r3, 8005e8e <__smakebuf_r+0x70>
 8005e76:	4630      	mov	r0, r6
 8005e78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e7c:	f000 f81e 	bl	8005ebc <_isatty_r>
 8005e80:	b128      	cbz	r0, 8005e8e <__smakebuf_r+0x70>
 8005e82:	89a3      	ldrh	r3, [r4, #12]
 8005e84:	f023 0303 	bic.w	r3, r3, #3
 8005e88:	f043 0301 	orr.w	r3, r3, #1
 8005e8c:	81a3      	strh	r3, [r4, #12]
 8005e8e:	89a3      	ldrh	r3, [r4, #12]
 8005e90:	431d      	orrs	r5, r3
 8005e92:	81a5      	strh	r5, [r4, #12]
 8005e94:	e7cf      	b.n	8005e36 <__smakebuf_r+0x18>
	...

08005e98 <_fstat_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	4d06      	ldr	r5, [pc, #24]	@ (8005eb8 <_fstat_r+0x20>)
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	4608      	mov	r0, r1
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	602b      	str	r3, [r5, #0]
 8005ea6:	f7fb fb23 	bl	80014f0 <_fstat>
 8005eaa:	1c43      	adds	r3, r0, #1
 8005eac:	d102      	bne.n	8005eb4 <_fstat_r+0x1c>
 8005eae:	682b      	ldr	r3, [r5, #0]
 8005eb0:	b103      	cbz	r3, 8005eb4 <_fstat_r+0x1c>
 8005eb2:	6023      	str	r3, [r4, #0]
 8005eb4:	bd38      	pop	{r3, r4, r5, pc}
 8005eb6:	bf00      	nop
 8005eb8:	200007a8 	.word	0x200007a8

08005ebc <_isatty_r>:
 8005ebc:	b538      	push	{r3, r4, r5, lr}
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	4d05      	ldr	r5, [pc, #20]	@ (8005ed8 <_isatty_r+0x1c>)
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	4608      	mov	r0, r1
 8005ec6:	602b      	str	r3, [r5, #0]
 8005ec8:	f7fb fb21 	bl	800150e <_isatty>
 8005ecc:	1c43      	adds	r3, r0, #1
 8005ece:	d102      	bne.n	8005ed6 <_isatty_r+0x1a>
 8005ed0:	682b      	ldr	r3, [r5, #0]
 8005ed2:	b103      	cbz	r3, 8005ed6 <_isatty_r+0x1a>
 8005ed4:	6023      	str	r3, [r4, #0]
 8005ed6:	bd38      	pop	{r3, r4, r5, pc}
 8005ed8:	200007a8 	.word	0x200007a8

08005edc <_init>:
 8005edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ede:	bf00      	nop
 8005ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ee2:	bc08      	pop	{r3}
 8005ee4:	469e      	mov	lr, r3
 8005ee6:	4770      	bx	lr

08005ee8 <_fini>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	bf00      	nop
 8005eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eee:	bc08      	pop	{r3}
 8005ef0:	469e      	mov	lr, r3
 8005ef2:	4770      	bx	lr
