iio_push_to_buffers_with_timestamp	,	F_60
parent	,	V_145
spin_lock_init	,	F_80
dma_addr_t	,	V_137
shift	,	V_42
STM32F4_ADON	,	V_22
writel_relaxed	,	F_6
stm32_adc_dma_buffer_done	,	F_46
iio_priv_to_dev	,	F_33
stm32_adc_probe	,	F_77
dev	,	V_37
bitmap_weight	,	F_41
state	,	V_89
iio_pollfunc_store_time	,	V_152
ARRAY_SIZE	,	F_64
iio_device_claim_direct_mode	,	F_30
stm32_adc_readw	,	F_3
stm32f4_adc123_channels	,	V_129
trig	,	V_44
wait_for_completion_interruptible_timeout	,	F_28
stm32_adc_ext_info	,	V_125
stm32_adc_readl	,	F_1
stm32_adc_conv_irq_disable	,	F_12
indio_dev	,	V_28
iio_device_release_direct_mode	,	F_31
STM32F4_EXTEN_SHIFT	,	V_54
trigger_polarity	,	V_51
STM32F4_EXTSEL_MASK	,	V_53
"Invalid channel %d\n"	,	L_13
stm32_adc_set_trig_pol	,	F_24
node	,	V_113
iio_trigger	,	V_43
STM32F4_EXTEN_MASK	,	V_23
size	,	V_95
STM32F4_ADC_CR2	,	V_18
STM32F4_ADC_CR1	,	V_11
stm32_adc_debugfs_reg_access	,	F_43
dma_submit_error	,	F_51
of_node	,	V_114
"buffer setup failed\n"	,	L_21
GFP_KERNEL	,	V_130
phys_base	,	V_138
device	,	V_134
cur	,	V_128
src_addr_width	,	V_139
IRQ_NONE	,	V_78
scan_bytes	,	V_110
__be32	,	T_5
usleep_range	,	F_15
is_stm32_timer_trigger	,	F_22
IIO_CHAN_INFO_RAW	,	V_64
device_node	,	V_112
dma_alloc_coherent	,	F_73
of_property_read_u32	,	F_63
min	,	F_39
EBUSY	,	V_101
of_phandle_args	,	V_83
scan_index	,	V_117
scan_mask	,	V_29
timestamp	,	V_109
completion	,	V_57
"failed to get irq\n"	,	L_17
"assigned-resolution-bits"	,	L_8
"Can't get clock\n"	,	L_19
iiospec	,	V_84
i	,	V_33
irq	,	V_71
src_addr	,	V_136
stm32_adc_chan_init_one	,	F_65
p	,	V_106
STM32F4_RES_SHIFT	,	V_15
iio_triggered_buffer_postenable	,	F_56
bufi	,	V_58
dma_release_channel	,	F_76
IIO_VOLTAGE	,	V_65
config	,	V_133
platform_device	,	V_142
num_channels	,	V_85
iio_trigger_notify_done	,	F_61
stm32_adc_writel	,	F_5
scan_type	,	V_68
dev_dbg	,	F_20
reinit_completion	,	F_27
of_property_count_u32_elems	,	F_68
info_mask_shared_by_type	,	V_121
reg	,	V_3
err_dma_disable	,	V_154
dmaengine_submit	,	F_50
rx_buf_sz	,	V_81
platform_get_irq	,	F_84
info	,	V_146
ret	,	V_50
adc	,	V_2
res	,	V_14
stm32_adc_dma_residue	,	F_44
stm32_adc_buffer_postenable	,	F_54
"Can't set trigger\n"	,	L_3
dma_slave_config	,	V_132
vref_mv	,	V_67
spin_unlock_irqrestore	,	F_9
ETIMEDOUT	,	V_60
dma_async_tx_descriptor	,	V_96
"Bad st,adc-channels?\n"	,	L_12
iio_triggered_buffer_cleanup	,	F_92
readl_relaxed	,	F_2
stm32_adc_stop_conv	,	F_16
storagebits	,	V_123
readw_relaxed	,	F_4
channels	,	V_34
callback_param	,	V_103
STM32F4_SWSTART	,	V_24
name	,	V_46
STM32F4_ADC_DR	,	V_75
STM32F4_EOCIE	,	V_12
desc	,	V_97
iio_dev	,	V_27
stm32f4_sq	,	V_40
stm32_adc_iio_info	,	V_147
stm32_adc_set_res	,	F_13
stm32_adc_chan_spec	,	V_116
STM32F4_ADC_SR	,	V_25
timeout	,	V_56
stm32_adc_buffer_predisable	,	F_57
dev_err	,	F_55
datasheet_name	,	V_118
common	,	V_4
dma_chan	,	V_91
STM32F4_DMA	,	V_19
STM32F4_EOC	,	V_74
iio_trigger_poll	,	F_35
stm32_adc_set_trig	,	F_23
iio_device_register	,	F_91
"failed to request IRQ\n"	,	L_18
mask	,	V_41
devm_clk_get	,	F_86
dma_tx_state	,	V_88
clk_disable_unprepare	,	F_93
stm32_adc_single_conv	,	F_26
"%s size=%d watermark=%d\n"	,	L_2
BIT	,	F_66
residue	,	V_94
IIO_VAL_INT	,	V_62
stm32_adc_read_raw	,	F_29
stm32_adc_set_watermark	,	F_38
dma	,	V_16
"missing reg property\n"	,	L_16
stm32_adc_conf_scan_seq	,	F_17
base	,	V_5
ENOMEM	,	V_131
dev_get_drvdata	,	F_79
modes	,	V_148
val2	,	V_63
DMA_IN_PROGRESS	,	V_93
channel	,	V_39
bit	,	V_32
writeval	,	V_86
INDIO_DIRECT_MODE	,	V_149
property	,	V_126
lock	,	V_10
"clk enable failed\n"	,	L_20
dma_request_slave_channel	,	F_72
val	,	V_7
watermark	,	V_79
clk	,	V_150
cookie	,	V_92
"reg"	,	L_15
indexed	,	V_119
dmaengine_prep_dma_cyclic	,	F_49
"Can't clear trigger\n"	,	L_6
bits	,	V_8
num_conv	,	V_76
stm32_adc_chan_of_init	,	F_67
stm32_adc_validate_trigger	,	F_37
"rx"	,	L_14
ext_info	,	V_124
stm32_adc	,	V_1
IRQ_HANDLED	,	V_77
__func__	,	V_38
err_clr_trig	,	V_104
iio_poll_func	,	V_107
dmaengine_tx_status	,	F_45
iio_priv	,	F_18
err_clk_disable	,	V_151
status	,	V_73
of_property_for_each_u32	,	F_70
ENODEV	,	V_144
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_140
iio_device_unregister	,	F_96
stm32_adc_update_scan_mode	,	F_40
stm32_adc_get_trig_extsel	,	F_21
flags	,	V_9
"Using %u bits resolution\n"	,	L_10
exten	,	V_48
init_completion	,	F_81
IIO_CHAN_INFO_SCALE	,	V_66
"iio dev register failed\n"	,	L_22
for_each_set_bit	,	F_19
stm32_adc_of_xlate	,	F_42
err_free	,	V_141
prop	,	V_127
stm32_adc_conv_irq_enable	,	F_11
"st,adc-channels"	,	L_11
u16	,	T_2
stm32_adc_remove	,	F_94
stm32_adc_trigger_handler	,	F_59
clk_prepare_enable	,	F_89
devm_iio_device_alloc	,	F_78
realbits	,	V_69
iio_triggered_buffer_predisable	,	F_58
stm32_adc_of_get_resolution	,	F_62
EINVAL	,	V_36
STM32_EXTEN_SWTRIG	,	V_49
masklength	,	V_82
stm32f4_adc_resolutions	,	V_115
DMA_DEV_TO_MEM	,	V_99
devm_kcalloc	,	F_69
rx_dma_buf	,	V_98
"%s bufi=%d\n"	,	L_7
dma_status	,	V_90
dma_free_coherent	,	F_75
chan	,	V_31
complete	,	F_36
stm32_adc_isr	,	F_32
data	,	V_72
STM32F4_EXTSEL_SHIFT	,	V_55
STM32_ADC_TIMEOUT	,	V_59
sign	,	V_122
"Bad resolution: %u bits\n"	,	L_9
pdev	,	V_143
stm32_adc_clr_bits	,	F_10
u32	,	T_1
STM32_EXTEN_HWTRIG_RISING_EDGE	,	V_52
err_stop_dma	,	V_105
STM32_DMA_BUFFER_SIZE	,	V_80
buffer	,	V_61
iio_triggered_buffer_setup	,	F_90
iio_trigger_poll_chained	,	F_47
STM32F4_EOCS	,	V_21
stm32_adc_dma_start	,	F_48
offset	,	V_6
dma_cookie_t	,	T_4
STM32F4_RES_MASK	,	V_13
dma_async_issue_pending	,	F_53
stm32f4_adc_trigs	,	V_45
rx_buf	,	V_111
PTR_ERR	,	F_88
readval	,	V_87
stm32_adc_buffer_setup_ops	,	V_153
info_mask_separate	,	V_120
extsel	,	V_47
spin_lock_irqsave	,	F_8
stm32_adc_set_bits	,	F_7
DMA_PREP_INTERRUPT	,	V_100
platform_set_drvdata	,	F_83
iio_chan_spec	,	V_30
platform_get_drvdata	,	F_95
STM32F4_DDS	,	V_20
STM32F4_SCAN	,	V_17
stm32_adc_dma_request	,	F_71
STM32_ADC_MAX_SQ	,	V_35
err_release	,	V_135
dmaengine_slave_config	,	F_74
"%s chan %d to SQ%d\n"	,	L_1
iio_buffer_enabled	,	F_34
"Can't start dma\n"	,	L_4
STM32F4_STRT	,	V_26
dev_name	,	F_82
stm32_adc_start_conv	,	F_14
irqreturn_t	,	T_3
err_buffer_cleanup	,	V_155
stm32_adc_get_trig_pol	,	F_25
dmaengine_terminate_all	,	F_52
pf	,	V_108
IIO_VAL_FRACTIONAL_LOG2	,	V_70
callback	,	V_102
"predisable failed\n"	,	L_5
devm_request_irq	,	F_85
IS_ERR	,	F_87
