{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693272061506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693272061507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 22:21:00 2023 " "Processing started: Mon Aug 28 22:21:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693272061507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272061507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272061508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693272065787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693272065788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_8x1 " "Found entity 1: Multiplexador_8x1" {  } { { "Multiplexador_8x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Multiplexador_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GT " "Found entity 1: GT" {  } { { "GT.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/GT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTE " "Found entity 1: LTE" {  } { { "LTE.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/LTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_1bit " "Found entity 1: Comparator_1bit" {  } { { "Comparator_1bit.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Comparator_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_A " "Found entity 1: Mod_A" {  } { { "Mod_A.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Mod_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Max_AB " "Found entity 1: Max_AB" {  } { { "Max_AB.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Max_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_2x1 " "Found entity 1: Multiplexador_2x1" {  } { { "Multiplexador_2x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Multiplexador_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Min_AB " "Found entity 1: Min_AB" {  } { { "Min_AB.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Min_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/Inverter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShL2 " "Found entity 1: ShL2" {  } { { "ShL2.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ShL2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_8x1 " "Found entity 1: BusMux_8x1" {  } { { "BusMux_8x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/BusMux_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "takesinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file takesinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 takesinal " "Found entity 1: takesinal" {  } { { "takesinal.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/takesinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272132165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272132165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693272132645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst37 " "Elaborating entity \"74151\" for hierarchy \"74151:inst37\"" {  } { { "ULA.bdf" "inst37" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272132967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272132972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst37\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst37\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst37\|f74151:sub 74151:inst37 " "Elaborated megafunction instantiation \"74151:inst37\|f74151:sub\", which is child of megafunction instantiation \"74151:inst37\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 272 1512 1632 496 "inst37" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subadder.bdf 1 1 " "Using design file subadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SubAdder " "Found entity 1: SubAdder" {  } { { "subadder.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272133404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693272133404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubAdder SubAdder:inst1 " "Elaborating entity \"SubAdder\" for hierarchy \"SubAdder:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 232 512 656 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder SubAdder:inst1\|Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"SubAdder:inst1\|Adder:inst\"" {  } { { "subadder.bdf" "inst" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 152 672 808 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit SubAdder:inst1\|Adder:inst\|Adder_1bit:inst4 " "Elaborating entity \"Adder_1bit\" for hierarchy \"SubAdder:inst1\|Adder:inst\|Adder_1bit:inst4\"" {  } { { "Adder.bdf" "inst4" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { { 776 632 728 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow SubAdder:inst1\|Adder:inst\|Overflow:inst5 " "Elaborating entity \"Overflow\" for hierarchy \"SubAdder:inst1\|Adder:inst\|Overflow:inst5\"" {  } { { "Adder.bdf" "inst5" { Schematic "Z:/home/saulolv/ULA/ULA/Adder.bdf" { { 880 800 920 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busmux_2x1.bdf 1 1 " "Using design file busmux_2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_2x1 " "Found entity 1: BusMux_2x1" {  } { { "busmux_2x1.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/busmux_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693272133617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1693272133617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux_2x1 SubAdder:inst1\|BusMux_2x1:inst3 " "Elaborating entity \"BusMux_2x1\" for hierarchy \"SubAdder:inst1\|BusMux_2x1:inst3\"" {  } { { "subadder.bdf" "inst3" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 440 432 560 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_2x1 SubAdder:inst1\|BusMux_2x1:inst3\|Multiplexador_2x1:inst2 " "Elaborating entity \"Multiplexador_2x1\" for hierarchy \"SubAdder:inst1\|BusMux_2x1:inst3\|Multiplexador_2x1:inst2\"" {  } { { "busmux_2x1.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/busmux_2x1.bdf" { { 104 296 392 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter SubAdder:inst1\|Inverter:inst2 " "Elaborating entity \"Inverter\" for hierarchy \"SubAdder:inst1\|Inverter:inst2\"" {  } { { "subadder.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/subadder.bdf" { { 176 224 352 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst36 " "Elaborating entity \"74151\" for hierarchy \"74151:inst36\"" {  } { { "ULA.bdf" "inst36" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst36 " "Elaborated megafunction instantiation \"74151:inst36\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 512 1392 1512 736 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GT GT:inst5 " "Elaborating entity \"GT\" for hierarchy \"GT:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 648 528 624 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_1bit GT:inst5\|Comparator_1bit:inst " "Elaborating entity \"Comparator_1bit\" for hierarchy \"GT:inst5\|Comparator_1bit:inst\"" {  } { { "GT.bdf" "inst" { Schematic "Z:/home/saulolv/ULA/ULA/GT.bdf" { { 400 328 424 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst2 " "Elaborating entity \"74151\" for hierarchy \"74151:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 848 1304 1424 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst2 " "Elaborated megafunction instantiation \"74151:inst2\"" {  } { { "ULA.bdf" "" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 848 1304 1424 1072 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max_AB Max_AB:inst4 " "Elaborating entity \"Max_AB\" for hierarchy \"Max_AB:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 544 528 672 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Min_AB Min_AB:inst3 " "Elaborating entity \"Min_AB\" for hierarchy \"Min_AB:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 440 528 672 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_A Mod_A:inst7 " "Elaborating entity \"Mod_A\" for hierarchy \"Mod_A:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 856 528 656 952 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShL2 ShL2:inst8 " "Elaborating entity \"ShL2\" for hierarchy \"ShL2:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "Z:/home/saulolv/ULA/ULA/ULA.bdf" { { 960 528 648 1056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272133967 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "11 " "Ignored 11 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1693272135417 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693272135417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693272138917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693272142416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693272142416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693272142858 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693272142858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693272142858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693272142858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693272142919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 22:22:22 2023 " "Processing ended: Mon Aug 28 22:22:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693272142919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693272142919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693272142919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693272142919 ""}
