
*** Running vivado
    with args -log PS_PL_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source PS_PL_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source PS_PL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 631 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg225/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_processing_system7_0_0/PS_PL_processing_system7_0_0.xdc] for cell 'PS_PL_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_processing_system7_0_0/PS_PL_processing_system7_0_0.xdc] for cell 'PS_PL_i/processing_system7_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_17/4b62fc81/constrs/n3_te0722_clock.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_17/4b62fc81/constrs/n3_te0722_clock.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_17/4b62fc81/constrs/n3_te0722.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_17/4b62fc81/constrs/n3_te0722.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_board.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_board.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1479.660 ; gain = 388.492 ; free physical = 146 ; free virtual = 799
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/constrs_1/imports/VivadoProject/n3_te0722a5_clock.xdc]
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/constrs_1/imports/VivadoProject/n3_te0722a5_clock.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 298 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 238 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1479.660 ; gain = 654.348 ; free physical = 141 ; free virtual = 798
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1511.512 ; gain = 3.895 ; free physical = 132 ; free virtual = 795

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b17da7e

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 1511.512 ; gain = 0.000 ; free physical = 129 ; free virtual = 794

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 33 cells.
Phase 2 Constant Propagation | Checksum: 12ddab95c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.512 ; gain = 0.000 ; free physical = 123 ; free virtual = 792

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1755 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 406 unconnected cells.
Phase 3 Sweep | Checksum: 1fcefc5aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.512 ; gain = 0.000 ; free physical = 109 ; free virtual = 792
Ending Logic Optimization Task | Checksum: 1fcefc5aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.512 ; gain = 0.000 ; free physical = 106 ; free virtual = 792
Implement Debug Cores | Checksum: a7a16752
Logic Optimization | Checksum: a7a16752

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 176931572

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1587.520 ; gain = 0.000 ; free physical = 123 ; free virtual = 736
Ending Power Optimization Task | Checksum: 176931572

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.520 ; gain = 76.008 ; free physical = 122 ; free virtual = 736
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1587.520 ; gain = 107.859 ; free physical = 122 ; free virtual = 736
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1603.527 ; gain = 0.000 ; free physical = 112 ; free virtual = 736
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.531 ; gain = 0.000 ; free physical = 105 ; free virtual = 736
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1204a9d2a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 102 ; free virtual = 735

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 102 ; free virtual = 735
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 101 ; free virtual = 735

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 5f559f12

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 101 ; free virtual = 735
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 5f559f12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 130 ; free virtual = 732

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 5f559f12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 130 ; free virtual = 732

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 4f09c733

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 130 ; free virtual = 732
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10fc36723

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 130 ; free virtual = 732

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 182314aa8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 128 ; free virtual = 732
Phase 2.1.2.1 Place Init Design | Checksum: 15ea8df92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 126 ; free virtual = 732
Phase 2.1.2 Build Placer Netlist Model | Checksum: 15ea8df92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 126 ; free virtual = 732

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 15ea8df92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 126 ; free virtual = 732
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 15ea8df92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 126 ; free virtual = 732
Phase 2.1 Placer Initialization Core | Checksum: 15ea8df92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 126 ; free virtual = 732
Phase 2 Placer Initialization | Checksum: 15ea8df92

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1603.543 ; gain = 0.000 ; free physical = 126 ; free virtual = 732

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1f681db4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 121 ; free virtual = 731

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1f681db4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 121 ; free virtual = 731

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1221102e3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 118 ; free virtual = 732

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1289c9a99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 118 ; free virtual = 732

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1289c9a99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 118 ; free virtual = 732

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 19f365a7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 118 ; free virtual = 732

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 215da4101

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 118 ; free virtual = 732

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731
Phase 4.6 Small Shape Detail Placement | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731
Phase 4 Detail Placement | Checksum: 1f452fbc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e3b5d683

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1e3b5d683

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 113 ; free virtual = 731

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.211. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730
Phase 5.2.2 Post Placement Optimization | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730
Phase 5.2 Post Commit Optimization | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730
Phase 5.5 Placer Reporting | Checksum: 21595002e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1e4961025

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1e4961025

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730
Ending Placer Task | Checksum: 1263d3b55

Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1611.531 ; gain = 7.988 ; free physical = 111 ; free virtual = 730
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1611.531 ; gain = 8.000 ; free physical = 111 ; free virtual = 730
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1611.535 ; gain = 0.000 ; free physical = 136 ; free virtual = 726
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1611.535 ; gain = 0.000 ; free physical = 154 ; free virtual = 734
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1611.535 ; gain = 0.000 ; free physical = 152 ; free virtual = 734
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1611.535 ; gain = 0.000 ; free physical = 151 ; free virtual = 734
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14167b737

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1630.531 ; gain = 18.984 ; free physical = 128 ; free virtual = 664

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14167b737

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1634.531 ; gain = 22.984 ; free physical = 126 ; free virtual = 663

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14167b737

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1641.531 ; gain = 29.984 ; free physical = 118 ; free virtual = 656
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16e355b37

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1655.531 ; gain = 43.984 ; free physical = 136 ; free virtual = 647
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.32   | TNS=0      | WHS=-0.301 | THS=-161   |

Phase 2 Router Initialization | Checksum: 2008298fe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 130 ; free virtual = 642

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c22b7f80

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 130 ; free virtual = 642

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 122139650

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 129 ; free virtual = 642
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.06   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17a314f23

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 129 ; free virtual = 642

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: eb81a3ca

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 128 ; free virtual = 642
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.06   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aa68c470

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 128 ; free virtual = 641
Phase 4 Rip-up And Reroute | Checksum: 1aa68c470

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 128 ; free virtual = 641

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 13d81b2c4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 128 ; free virtual = 642
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.17   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 13d81b2c4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 128 ; free virtual = 642

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 13d81b2c4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 128 ; free virtual = 642

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 19c8b93a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 127 ; free virtual = 641
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.17   | TNS=0      | WHS=0.034  | THS=0      |

Phase 7 Post Hold Fix | Checksum: e641e272

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 127 ; free virtual = 641

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.192 %
  Global Horizontal Routing Utilization  = 2.84375 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: db29f69f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 127 ; free virtual = 641

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: db29f69f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 127 ; free virtual = 641

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 176892859

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 127 ; free virtual = 642

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.17   | TNS=0      | WHS=0.034  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 176892859

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 127 ; free virtual = 642
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1660.688 ; gain = 49.141 ; free physical = 126 ; free virtual = 642
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 1660.688 ; gain = 49.152 ; free physical = 126 ; free virtual = 642
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1660.691 ; gain = 0.000 ; free physical = 104 ; free virtual = 641
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1660.691 ; gain = 0.000 ; free physical = 138 ; free virtual = 630
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1660.691 ; gain = 0.000 ; free physical = 130 ; free virtual = 636
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets PS_PL_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/mult/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...

*** Running vivado
    with args -log PS_PL_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source PS_PL_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source PS_PL_wrapper.tcl -notrace
Command: open_checkpoint PS_PL_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg225/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/.Xil/Vivado-3376-graham-Latitude-E5500/dcp/PS_PL_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1478.695 ; gain = 388.492 ; free physical = 133 ; free virtual = 1879
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/.Xil/Vivado-3376-graham-Latitude-E5500/dcp/PS_PL_wrapper_early.xdc]
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/.Xil/Vivado-3376-graham-Latitude-E5500/dcp/PS_PL_wrapper.xdc]
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/.Xil/Vivado-3376-graham-Latitude-E5500/dcp/PS_PL_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.695 ; gain = 8.000 ; free physical = 123 ; free virtual = 1870
Restored from archive | CPU: 3.100000 secs | Memory: 5.783752 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1486.695 ; gain = 8.000 ; free physical = 123 ; free virtual = 1870
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 257 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 197 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1486.695 ; gain = 680.398 ; free physical = 143 ; free virtual = 1871
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/mult/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PS_PL_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb  5 14:10:55 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1873.723 ; gain = 387.027 ; free physical = 128 ; free virtual = 1517
WARNING: [Vivado_Tcl 4-319] File PS_PL_wrapper.mmi does not exist
bdTcl: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/.Xil/Vivado-3376-graham-Latitude-E5500/HWH/PS_PL_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 14:10:55 2016...
