#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  5 18:16:31 2024
# Process ID: 7260
# Current directory: C:/Users/fssal/Desktop/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12392 C:\Users\fssal\Desktop\SPI\SPI_slave.xpr
# Log file: C:/Users/fssal/Desktop/SPI/vivado.log
# Journal file: C:/Users/fssal/Desktop/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fssal/Desktop/SPI/SPI_slave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 846.547 ; gain = 148.016
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/Vivado/DSP/Constraints_basys3.xdc]
Finished Parsing XDC File [D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/DSP48A1/Vivado/DSP/Constraints_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1262.344 ; gain = 412.500
write_verilog {D:/Digital IC design/-Digital-Design-using-Verilog-FPGA-flow-using-Vivado/SPI slave interface/SPI_slave_netlist.v}
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 23:22:17 2024...
