// Seed: 1189437307
module module_0 (
    input tri id_0,
    input wor id_1,
    input wor id_2
    , id_12,
    input wire id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wand id_10
);
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input supply1 id_2,
    output wire id_3,
    inout wand id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7,
    input supply1 id_8
    , id_11,
    input wire id_9
);
  logic id_12 = id_8 * id_0;
  wor   id_13 = -1;
  assign id_12 = id_11 ? id_13 : id_9 ? -1 : 1 ? id_7 - 1'h0 : id_6 == id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_7,
      id_9,
      id_4,
      id_8,
      id_1
  );
endmodule
