Time resolution is 1 ps

 2 +  3 =   5


 3 +  4 =   7


10 +  9 =  19


15 + 15 =  30


 2 *  3 = 255


 3 *  4 = 255


10 *  9 =   1


15 * 15 =   0


 2 %  3 =   6


 3 %  4 =  12


10 %  9 =  90


15 % 15 = 225


 2 &  3 =   0


 3 &  4 =   0


10 &  9 =   1


15 & 15 =   1


 2 +  3 =   2


 3 +  4 =   3


10 +  9 =   1


15 + 15 =   0


 2 *  3 =   2


 3 *  4 =   0


10 *  9 =   8


15 * 15 =  15


 2 %  3 =   3


 3 %  4 =   7


10 %  9 =  11


15 % 15 =  15


 2 &  3 = 253


 3 &  4 = 252


10 &  9 = 245


15 & 15 = 240


 2 +  3 = 252


 3 +  4 = 251


10 +  9 = 246


15 + 15 = 240


 2 *  3 =   1


 3 *  4 =   7


10 *  9 =   3


15 * 15 =   0


 2 %  3 = 254


 3 %  4 = 248


10 %  9 = 252


15 % 15 = 255


 2 &  3 = 253


 3 &  4 = 255


10 &  9 = 247


15 & 15 = 240


 2 +  3 = 252


 3 +  4 = 248


10 +  9 = 244


15 + 15 = 240


 2 *  3 =   1


 3 *  4 =   1


10 *  9 =   0


15 * 15 =   0


 2 %  3 =   0


 3 %  4 =   0


10 %  9 =   1


15 % 15 =   0


 2 &  3 =   0


 3 &  4 =   0


10 &  9 =   0


15 & 15 =   1

$stop called at time : 640 ns : File "C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch04/04_04/combinational_ch/combinational_ch.srcs/sim_1/new/ALU_TB.v" Line 113
