{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718329573283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718329573283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 04:46:13 2024 " "Processing started: Fri Jun 14 04:46:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718329573283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718329573283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off f2 -c f2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off f2 -c f2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718329573283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718329573767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "location.v 1 1 " "Found 1 design units, including 1 entities, in source file location.v" { { "Info" "ISGN_ENTITY_NAME" "1 location " "Found entity 1: location" {  } { { "location.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/location.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(94) " "Verilog HDL information at top.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/top.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718329573829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2.v 1 1 " "Found 1 design units, including 1 entities, in source file f2.v" { { "Info" "ISGN_ENTITY_NAME" "1 f2 " "Found entity 1: f2" {  } { { "f2.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/f2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573832 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spaceship_body.v(71) " "Verilog HDL information at spaceship_body.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/spaceship_body.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718329573834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship_body.v 1 1 " "Found 1 design units, including 1 entities, in source file spaceship_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 spaceship_body " "Found entity 1: spaceship_body" {  } { { "spaceship_body.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/spaceship_body.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle.v 1 1 " "Found 1 design units, including 1 entities, in source file angle.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle " "Found entity 1: angle" {  } { { "angle.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/angle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoreboard " "Found entity 1: scoreboard" {  } { { "scoreboard.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573843 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" color_hierarchy.v(41) " "Verilog HDL syntax error at color_hierarchy.v(41) near text \"else\";  expecting \"end\"" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/color_hierarchy.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1718329573845 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" color_hierarchy.v(51) " "Verilog HDL syntax error at color_hierarchy.v(51) near text \"endmodule\";  expecting \"end\"" {  } { { "color_hierarchy.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/color_hierarchy.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1718329573845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_hierarchy.v 0 0 " "Found 0 design units, including 0 entities, in source file color_hierarchy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573845 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "enemy_matrix.v " "Can't analyze file -- file enemy_matrix.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1718329573848 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type enemy_movement.v(17) " "Verilog HDL Declaration warning at enemy_movement.v(17): \"type\" is SystemVerilog-2005 keyword" {  } { { "enemy_movement.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_movement.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1718329573850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_movement.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_movement " "Found entity 1: enemy_movement" {  } { { "enemy_movement.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shoot_mechanism.v 1 1 " "Found 1 design units, including 1 entities, in source file shoot_mechanism.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_mechanism " "Found entity 1: shoot_mechanism" {  } { { "shoot_mechanism.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/shoot_mechanism.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rocket_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rocket_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 rocket_driver " "Found entity 1: rocket_driver" {  } { { "rocket_driver.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/rocket_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_spawn_signal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_spawn_signal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_spawn_signal_generator " "Found entity 1: enemy_spawn_signal_generator" {  } { { "enemy_spawn_signal_generator.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_spawn_signal_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573859 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type enemy_spawn_location_generator.v(11) " "Verilog HDL Declaration warning at enemy_spawn_location_generator.v(11): \"type\" is SystemVerilog-2005 keyword" {  } { { "enemy_spawn_location_generator.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_spawn_location_generator.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1718329573861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_spawn_location_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_spawn_location_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_spawn_location_generator " "Found entity 1: enemy_spawn_location_generator" {  } { { "enemy_spawn_location_generator.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_spawn_location_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dynamics_top.v(202) " "Verilog HDL information at dynamics_top.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/dynamics_top.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718329573865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamics_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamics_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamics_top " "Found entity 1: dynamics_top" {  } { { "dynamics_top.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/dynamics_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yildiz_kumlu.v 1 1 " "Found 1 design units, including 1 entities, in source file yildiz_kumlu.v" { { "Info" "ISGN_ENTITY_NAME" "1 yildiz_kumlu " "Found entity 1: yildiz_kumlu" {  } { { "yildiz_kumlu.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/yildiz_kumlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_display.v 1 1 " "Found 1 design units, including 1 entities, in source file game_over_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_display " "Found entity 1: game_over_display" {  } { { "game_over_display.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/game_over_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573873 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type enemy_effect.v(39) " "Verilog HDL Declaration warning at enemy_effect.v(39): \"type\" is SystemVerilog-2005 keyword" {  } { { "enemy_effect.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_effect.v" 39 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1718329573875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_effect.v 1 1 " "Found 1 design units, including 1 entities, in source file enemy_effect.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_effect " "Found entity 1: enemy_effect" {  } { { "enemy_effect.v" "" { Text "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/enemy_effect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718329573876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718329573876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/f2.map.smsg " "Generated suppressed messages file C:/Users/savka/Desktop/xxxx/xxxx/f2_f2_f2/f2_f2/f2_f2/f2/f2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718329573911 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718329573971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 14 04:46:13 2024 " "Processing ended: Fri Jun 14 04:46:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718329573971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718329573971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718329573971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718329573971 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718329574564 ""}
