{"vcs1":{"timestamp_begin":1747736880.064864290, "rt":9.81, "ut":9.94, "st":0.59}}
{"vcselab":{"timestamp_begin":1747736889.947513399, "rt":0.37, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747736890.372970264, "rt":0.40, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747736879.474913115}
{"VCS_COMP_START_TIME": 1747736879.474913115}
{"VCS_COMP_END_TIME": 1747736890.893386018}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493316}}
{"vcselab": {"peak_mem": 183892}}
