Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/StudySoftware/Xilinx_Vivado_2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 99fa023649cf41c6905104e01f55e4fc --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:190]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:204]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:227]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:436]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/new/soc_top.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sources_1/imports/new/cpu.v:99]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
