.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000111000011000
000000001000000000
000000000000001000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000100
000001010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
010000000000000000
001000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
001100000000000000
000000000000000000
000000000000000001
000010000011010001
000010010001010000
000100000000100100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
101000000000000001
000000111010110101
000000000001111000
000100000000000100
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
110000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000011000001
000000000011110000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000000111001110010
100000001011010000
000000000000000100
000001110000000001
000000000000000001
000001110000000000

.io_tile 24 0
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001001111000000100
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000001001000011101001011000110000110000001000
000000010000001111100110001101010000110000110010000000
001000000000000000000011101111001110110000110000001000
100000000000001111000100000111100000110000110010000000
000000000000000111100000001101111100110000110000001001
000000000000001001000010010011100000110000110000000000
000000000001010001000011110001001010110000110000001000
000000000000101111100111011001000000110000110010000000
000000000100001000000000000111101010110000110010001000
000000000000001011000011101001110000110000110000000000
000000000000001111000010001011011000110000110010001000
000000000000001011000100000101100000110000110000000000
000000000000000001000010011111011100110000110000001000
000000000000000000000011101111110000110000110000000010
000000000000010000000010010011011010110000110000001000
000000000000100001000111100101000000110000110010000000

.logic_tile 1 1
000000000000100000000000000011111110101000010010000000
000000000000000000000011100011111011000000100000000000
000000000000000000000000010000011000111100110000000000
000000000000000000000010110000011011111100110000000001
000000000000000000000111110111101110000100000000000000
000000000000010000000110111011101001101100000000000001
000101000000000011100111100011011111101000010000000001
000110100000000000100000001011011111001000000000000000
000001000100100000000111000011111110100000010000000001
000000000000001111000111100111011100010000010000000000
000000000000001111110111000111011011101000010000000001
000000000000001011000000000111111111000100000000000000
000000000000000011100011101111111110100000000000000000
000010000000001111100000000011101100110000100001000000
000000000000000011100111101111111010110000010000000000
000000000000000111100010011111001110100000000000100000

.logic_tile 2 1
000001000000000000000000000111111000001100110000000000
000010000000000111000000000000110000110011000000000000
001000000000000111000110001001011010001000000000000000
100000000000000000000000001111001111000000000000000000
110000000000000000000110011011001011000001010000000000
010000000000000000000011110011011101001001000010000000
000010100000001001100111000101111111000000000000000000
000001000000001111000100001111011111000000010000000000
000000000000001001000000001001101101100000000000000000
000000000000000001000010100011001110111000000010000000
000000000000000000000110111111000000010110100000000000
000000000000000111010011101001100000000000000000000000
000000000000000000000110111011011011101001000000000001
000000000000000101000010101101001100100000000000000000
110010001101010111000111010011001011111101010100000000
100001000000100000000010100111011101111110110000000000

.logic_tile 3 1
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001001000000000000001000
001001000000000000000110110000000001000000001000000000
100010000000000000000010000000001001000000000000000000
010000000000000101100110011101001000000001011100000000
010000000000001101000010001101100000010100000000000000
000000000000101101100110000101101000101001010100000000
000000000001000111000000000101101101011110110000000000
000000000000000000000110001101011000010000000010000000
000000000000000000000000001001111011000000000000000000
000000000000001001100000001101111000000000000000000000
000000000000000001000000000101010000000001010000000000
000000000000000000000000000011111111101001110100000000
000001000000000000000000000101011011111111110000000000
110000000000000000000000010011111010010010100000000000
100000001100000000000010000000001011010010100010000000

.logic_tile 4 1
000000001010000000000000000111100001000000001000000000
000000000000000000000000000000001111000000000000000000
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001001110000000000110000111001000001100111100000000
000000101100000000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000001010000000010000000001000110011000000000000
000000000000000001100110101000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000000000000000110001011100001100000010000000111
000000000000000000000000001101001000000000000010100011
000001000000001000000110100111001101100000000000000000
000010100001010101000000000011111101000000000000000000

.logic_tile 5 1
000000001010000111000111101101111110111110100000000000
000000000000000000100100001001110000101001010010000000
001000000000000000000011110111011000101000000000000000
100000000000001111000010101001001000010000100010000000
000000001010000111100000000001011100100000010000000000
000000000000000001000000000111101010101000000000000100
000000000001000000000010011101101110100000010000000000
000000000000000000000011011001101001010000010010000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000010
000000000000011001000000000000000000010110100000000000
000000000000100001000000000101000000101001010000000000
000001001010000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000110010011111110001100110100000000
000000000000100000000011100000010000110011000000000000

.ramb_tile 6 1
000010000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000001001011111000000000000001
000000000000000000000000000011001100010000000000000000
000000000110000111000000000101001110101001000000000000
000000000000000111100000000101011000010000000000000001
000000000000000000000111100101101110101000000001000000
000000000000000000000000000000100000101000000001000000
000000000000000011100000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000100000000111100000000011101110101000000000100000
000000000000000000100010000000100000101000000000000100
000000000100000001000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000000000000000000000011100001110110110010000001
100000000000000000000000000011001111010110100000000000
010001000000000000000000000011100000000000000110000000
010010000000000000000000000000000000000001000011000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111100000010000000001000000100100100000
000000100000000000000011100000001110000000000011000101
000000000000000101100111000000000001000000100110000000
000000000001001111100100000000001101000000000000000100
000000000000100000000000000000000000000000000100000000
000000000000000000000000001011000000000010000011000101
110000000000100111100000001000000000000000000100000001
100000000000010000100010001101000000000010000001000100

.logic_tile 10 1
000000000000001000000000000000011010000100000100000000
000000000000000111000000000000010000000000001000000001
001000000000000000000000001111111010110000010000000000
100000000000000000000000000111011101110000110000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000001000110000000000010000000000000000000000000000000
000010000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001001000000001001001110111111110010000000
100000000000000011000000001101000000111101010000000000

.logic_tile 11 1
000000000000001011100000001000000000000000000100000000
000000000001000001000000000111000000000010000000000000
001000000110000000000000010001000000000000000100000000
100000000000000000000010000000000000000001000000000000
110000001000000001100110010000011110000100000100000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000001000000000011100000000000000000000100000000
000000000000000000000100000101000000000010000000000000
110001000000001001100000000000000000000000000100000000
100010000000000001000000001101000000000010000000000000

.logic_tile 12 1
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000000000000101000000000000000100000000
100000000001010000000000000000100000000001000010000000
110000000000000101100110101000000000000000000100000000
010000000000000000000000001101000000000010000000000001
000000000000000000000110100000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000110000000
000000100000000000000011001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001100000100000110000011
100000000000000000000000000000010000000000000011100001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000100100000000
100010000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000011010000100000100000001
000000000000000000000000000000010000000000001010000001
001000000000000000000000000000000000000000000000000000
100000000000101111000000000000000000000000000000000000
010000001000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000010001100001110110110000000000
000000001000000000000011100111001101010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000111101100111110100000000000
000000000000000000000010010101100000101001010000000001
001000100000000000000000000111100000110000110010000000
100000000000100000000000000101001111111001110001000000
010000000000001111100000000011101011101001110010000000
010000000000000101100000000000101011101001110000000000
000000000000000000000110000000011100101101010010000000
000000000000000000000000001111001010011110100000000000
000000001000001001000000000000000001000000100100000000
000000000000000111000000000000001101000000000000000000
000010000000001000000010110000000000000000100100000000
000001000000000001000011110000001110000000000000000000
000000000100000000000000000000000000000000100100000000
000000000000000001000010100000001100000000000000000000
110000000000000001100010000000011110000100000100000000
100000000000000000000111100000010000000000000000000000

.logic_tile 17 1
100000000000000000000000010001100001010000100000000000
000000000000010000000011100011001010110110110001000000
001001000000000001100000000000000000000000000000000000
100000100000100000000000000000000000000000000000000000
000000000000000000000110000011011110110000010000000000
000000000000000000000011110111011001010000000000100000
000000001010000101000000000000000001000000100100000000
000000000000000000100000000000001100000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000000001101011110010110110000000000
000000000000000000000000000011111111010101110000000000
000010001010001001000000010111011110101000000000000001
000000000000001111000011010000000000101000000010000000
110000000000000011100111000000000001100000010000000001
110000000000000111000010011101001110010000100010000000

.logic_tile 18 1
100000000000000000000011100001101110010110000000000000
000000000000000000000000001111101011111111010000000000
001000000000001000000011100101111001001011100000000000
100000000000000111000010110111111111011111100000000000
000000000000001000000010101011101000101001000000000000
000000001110000001000100000011111100100000000000000100
000000000000000000000011110101000000000000000100000000
000000000000000000000011110000100000000001000000000000
000001000010000001100011100111001101001001110000000000
000000000001000111000000000000101110001001110000000000
000000000000000000000011101111001101100000010000000000
000000000000000111000100001101001101100000100000000100
000000000000101001000110011000000000000000000100000000
000000000000000011000011101001000000000010000000000000
010000000000000111100000010111100000010000100000000000
010000000000000000000010000101001101111001110000000000

.ramb_tile 19 1
000000100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001011010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000110000000000000001101111101111000000000000000
000000000000001101000000000111111100010000000000000000
000000001100000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000011101101011101000000000000000
000000000000011101000010000001101100010000100000000000
000000000000000000000000001000001110000001110000000000
000000000000000000000010001101001100000010110000000000
000000000000000101000000000111001010000010100000000000
000010000000000000000010101011110000000011110000000000
000000000000001000000111000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
000000000000001011100000001111111000110110000000000000
000000000000000001100010111111001110111111000000000001
000000000000001101000110000001000000010110100000000000
000000000001000001000000000111001100001001000000000000

.logic_tile 22 1
000000000001111000000000010111101101000001000000000000
000000000000011111000011000001101111000001010000000000
000000000000000101000000000011101001101000010000000000
000000000000000000100000001101111000000000010000000000
000000000000001101000111101011011000101000010000000000
000010100000000001100110110011101001000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001100010100101011000010110100000000000
000000100000000000000100001101000000010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000100000000000010111001101000110000000000000
000000000000010000000010000101111110000010000000000000
000000000000000111000111010000000000000000000000000000
000000000000000000100110000000000000000000000000000000

.logic_tile 23 1
000000000000000001000000000011101100011100000000000000
000000000001010000000010010011101111000100000000000100
000000000000001011100000010011111000100000000000000000
000000000000001111100011010111111100110000010000000100
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001001000000101001010000000001
000000000000000111000000000101101110011001100000000000
000000000000000111000000001001001100101000000010000000
000000000000000111100000000001001100011000000000000000
000000000000000000000011110011011111100000010000000000
000000000000000000000111010011001000010100000000000001
000000000001010000000010000000000000000000000000000000
000000001110100111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 1
000000000000000111100011101111101001101000000000000000
000000000000000000000100000011011101010000100000000001
000000000000000111000011101000011001101100010000000000
000000000000000000100110011111011110011100100010000000
000000000000000000000111100001111110101000110000000000
000000000000000000000000000000001101101000110000000100
000000000000000000000000001111111101010100000000000000
000000000000000000000000001011101110100100000000100000
000000000000001000000010010001000000101001010000000000
000000000000010011000111011101000000111111110000000001
000000000000001111000010001011000001100000010000000000
000000000000000111100110010111001001111001110000000100
000000000000000000000010000011011111100000010000000000
000000100001000000000100001111101100100000100000000100
000000001010000001000010001000011111101100010000000000
000000000000001001000110000011001110011100100000000100

.ipcon_tile 25 1
000000010000000111100111101111101000110000110010001000
000000010000010000000011111101110000110000110000000000
001000000000000111100000000111011000110000110010001000
100000000000001111100000000001000000110000110000000000
000000000100000111000000001101001110110000110000001000
000000000000000000000011100011110000110000110001000000
000000000000000000000111001001001100110000110000001000
000000000000000000000000000011110000110000110000100000
000000000000001011100111111001101100110000110000001000
000000000110000011000111001011010000110000110001000000
000000001110000011100111111111111110110000110000001100
000000000000001111000011101011010000110000110000000000
000000000000101011000111000111101100110000110000001000
000010000000000011000011111111000000110000110001000000
000000000000101011100111110101001100110000110000001000
000000000001010011100011110111000000110000110010000000

.ipcon_tile 0 2
000000000000000000000011101011001110110000110000001000
000000000000000000000011110111110000110000110001000000
001000000000001011100111001111001010110000110000001000
100000000000001011100000000101000000110000110001000000
000010100000000001000000000101011000110000110000001000
000000000000001111000000001011010000110000110000000001
000000000000000111000000001111011000110000110000001000
000000000000001001000000001111100000110000110000000010
000000000000000111000111101111011110110000110000001001
000000000100001111100010001111000000110000110000000000
000000000000000011000000011001011100110000110010001000
000000000000001111100011000011110000110000110000000000
000000000000000111000010011001011000110000110000001000
000000000000001001100011110011100000110000110000000100
000000000000000111000010000011011010110000110000001000
000000000000001001100111010011000000110000110010000000

.logic_tile 1 2
000000000000100111100000010111100000000000001000000000
000000001011010000000011110000001001000000000000001000
000000000000000111000000000111000001000000001000000000
000000000000000000100000000000001101000000000000000000
000001000000000000000000000011100000000000001000000000
000000101000000000000000000000001111000000000000000000
000000000000000111100011100101100000000000001000000000
000000000000000000100100000000001100000000000000000000
000010100000000101100000010001100001000000001000000000
000000000000000000000010100000001011000000000000000000
000000001110000001000110110011100000000000001000000000
000000000000000000100010100000101110000000000000000000
000000100010000111100110100001000000000000001000000000
000000000000001001000000000000001101000000000000000000
000000000000001101100000000111100001000000001000000000
000000000000000101000010010000001111000000000000000000

.logic_tile 2 2
000000000001010000000000000000001100000011110010000000
000000000000100000000000000000000000000011110000000000
000001001000000000000000000000000001001111000000000000
000010000000000000000000000000001111001111000000000000
000000000001000000000010000000000001001111000000000000
000000000000100000000100000000001100001111000000000000
000000000010100000000000000000000001001111000000000000
000000000000010000000000000000001110001111000000000000
000000000001010001000000010000000000001111000000000000
000010100000100000100011010000001111001111000000000000
000000000000001000000010001000000000010110100000000000
000000001100001011000100001011000000101001010000000000
000000001100000000000010100000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000101000000000010101000000010110100000000000
000000000000000011000011000000100000010110100000000000

.logic_tile 3 2
000001000000000001100000000000001111000000110000000000
000000000000000000000000000000001000000000110000000000
000000000001010000000000010101100000001001000000000000
000000000000100101000010010000101110001001000000000000
000000000010000000000000000001000001011111100000000000
000000000000000000000000000000001001011111100000000000
000000000000010111100010110101111110110011000000000000
000000000000100111100011110011011111000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011100011110000000000000000000000000000
000000000001010000010000001011001101100000010000000000
000000001110100000000000000101101011010000010010000000
000000000000000001100000000001000001000110000000000000
000010000001011111100011100111001000000000000000100101
000000000000000000000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000001000000110100000000000000000000000000000
000000000000001111000010010000000000000000000000000000
001011000000001000000000000001001010100000000000100000
100011000101001111000000001111101001000000100000000000
110001000000000111100000000011011101000011000000000000
110000000000000000100000000001111100000010000000000000
000000000000000111100000001000000001011111100000000000
000000000000001101000010100101001011101111010000000000
000000000000000000000011100000011111001100000000000000
000000000000000000000000000000001010001100000000000000
000000000110001011100110000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000000000000110010011100000000000000100000000
000000000000000000000010000000000000000001000000000000
000010100000010000000010000111111000010100000000000000
000000000110100001000000000000100000010100000000000000

.logic_tile 5 2
000001000000000000000000000101111001111011110100000000
000000100000001101000000001111101100010011111000000000
001001000000000111100000010000000000000000000000000000
100000100000000000000010100000000000000000000000000000
010000100000000000000110100111000001100000010000000000
110001000000010000000000000000001010100000010010000000
000000101110000111000111011001000001011111100100000000
000001000000000000100111010001001011101001011010000000
000000000000100000000000001001111011111110110100000000
000000000000000000000000001101011001010110111000000000
000000001110001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010001101010111000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.ramt_tile 6 2
000011100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000010000000000000000000000
000000000001000000010000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000

.logic_tile 7 2
000000000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
100000000001011101000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111000101010100100000000
000000000000000000000000000001000000010110100010000101

.logic_tile 8 2
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
001000000000000101000000011101011111000000000000000000
100010100001000000100011110111011111000000100000000000
110010100000000101000000001111011001000100000000000000
110000000000000000100000001001001100001101000000000000
000000001100000101000110100000000000000000100100000000
000000000000000000100000000000001111000000000000000001
000001000000000001000010100000001111101011000000000000
000000100000000101000100000011001011010111000000000000
000000000000000000000010100000000000000000100100000001
000000000001001101010110100000001100000000000000000000
000000000000000011100011101011011101000010000000000000
000000000001010111000010011101111010000000000000000000
000000000000000000000110010011100000000000000100000001
000010100001010001000010000000100000000001000010000000

.logic_tile 9 2
000000000000000000000110000000001101010000000000000000
000000000000001001000000000111011110100000000000000000
001000001000000000000000000011111111000000000000000000
100000000000000000000000001001111110000100000000000000
110011101000000101100110100001011011000000000000000000
110011000001010000000000000111101110000001000000000000
000000000000000101100000001101011010000000000000000000
000000000000000111000000000011100000101000000000000000
000000000110000001100110100000001110000100000110000001
000000000001000000000000000000010000000000000000000000
000000000000000101000000010001000000000000000110000001
000000000000001111000011010000000000000001000001000000
000011100000001111100111110111001100100000000000000000
000010000001000001100111010000001010100000000000000100
110000000000001011100011100011100000000000000110000000
100000000000001111100000000000000000000001000010100000

.logic_tile 10 2
000000000001010101000000010000000001000000100100000000
000000000000000101100010100000001101000000000011100001
001000000000100000000111000101001101000000000000000000
100000000001000000000100000101001111000000100000000000
110001000110000101000000001001101110010111110000000000
010010000000001001100010110111100000000010100000000000
000000000000000111100000000111001100000000000000000000
000000000000000000100000000001101011010000000000000000
000001000000000101000111110000011100000100000100000000
000000000000001111000011000000000000000000000011000100
000001000001000011100000010111001000000000000000000001
000000000001011001000011011101011101001000000000000000
000000000001010001100111111000000000011111100010000000
000000000000000001000010000101001000101111010010000000
110000001000000111000000010000011100101000110000000010
100000000001000000000011100011001111010100110001000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000010100000001010000000000000000000
110000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000001100000000000000100000000
000000000000000101000000000000100000000001000010000000
000000000001000000000011101000000000000000000100000000
000000000000100000000111110101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000001110110110010000000
100000000000000000000000001011001101111001110000000010

.logic_tile 12 2
000000000000000000000000001111111001100110110000000010
000000000000000000000000001011001001011000100000000000
001000001010000011100010110000000000000000100100000000
100001000001010000100010000000001101000000000000000000
110000000000000101100000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001011000000000000000000
000000000000000000000010100001100000000000000000000000
000000000000001101000000001111100000010110100010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000001000000000001100110110111100000010000100000000000
000010000000000000000011010011101110111001110000000000
000000000000011000000000000101001110101001010000000000
000000000000100101000011101111010000000010100000000000

.logic_tile 13 2
000000001010000101000110011111001110000010000000000000
000000000001010001000010010111101111000000000010000000
001010100000001000000111101011101100000110100000000000
100001000001000111000100001001111010001111110000000000
000010101000000111100110010011111001010111100000000000
000001000001000001100010001011011100000111010000000000
000000000000000000000110100001001101110001110110000001
000000000010001111000000001001001010110110110010100101
000000000000001001100110111001001011100010110000000000
000000000000000001000011011101011000110110110000000000
000000000000000111100010010111101010111111000000000000
000000000100000001100011100011101000111001000000000000
000000000000000001000111100011101100001011100000000000
000000000001011001100110000111111001000110000000000000
110000000000000111000110011001001010101001010000000000
100000001010000000100010011111010000000001010000000000

.logic_tile 14 2
000001000000000000000110101000011110101000000000000000
000010100000000000000000000011010000010100000000000000
001000000000000000000000000101100000000000000000000000
100000000000000000000000001001100000101001010000000000
110001000000001001100010000000000000000000000000000000
110010000000000001000100000000000000000000000000000000
000000000000000000000010000101001110000001110000000000
000000001000000000000111110101001101000011110000000000
000000000000100000000110100000011110000010100000000000
000000000000000000000000001101000000000001010000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000100000000000001100111000011101001100000110000000000
000000000000000000100100000000011011100000110000000000
000000000110001000000000000000000001000000100100000000
000000000000011111000010010000001011000000000001000000

.logic_tile 15 2
000010100000000000000000010001101101000110000000000000
000001000000000000000010011001001001010110000000000000
000000000000001111100000010101001101001011000000000000
000000000000000001000010000011111000000011000010000000
000000000000001000000110000111111111011110100000000000
000000000000000011000100001111011101101110000000000000
000000100001000000000000010000000000100000010000000000
000000000000000000000011100011001111010000100000000000
000000000000000011100000011101011110101001010000000000
000000000000001001000010001111010000000010100000000000
000010000001010001100111010111101111000110100000000000
000001000000100000000111100011011011001111110000000000
000000000000000001000011110011111110011110100000000000
000000000000000000000010100011111111011101000000000000
000000000000001001000111001111011001101110010000000000
000000000000000011000011110011001000101101010000100000

.logic_tile 16 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001010101001000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000001100000000000000000011101111101001110010000000
000000000000000000000000001001101001111101110000000000
000000001010100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000111100110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000111011100010110110100000000
000000000000011001000000000000001101010110111000000000
110000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000001000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000011100111011110010100000000000000
100000000000000000000000000111010000010110100000000000
010000000000010001100111000001011001000000000000000000
110000000000100000000100000111011111000000010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000001000000000000000010110000010000000000000000000000
000100000001001111000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
110010000000000000000110101101000000000000000000000000
100000000000000000000000001001001000100000010000000000

.logic_tile 18 2
000000000000000101000000000000011000010100000110000000
000000000000000000100000001101000000101000000000000001
001000000000000101000000000101100000000000000000000000
100000000000000111100000000001000000010110100011000000
110000000000000000000111100000011000110000000110000001
010000000010000001000100000000001011110000000010000000
000000000000001011100000000111100001100000010000000000
000000000000000001100000000000101101100000010000000000
000000100100001000000000011101011100010111100000000000
000010000001000001000011010001011100010111010000000000
000001001110000000000110000111100001101111010000000000
000010000000000000000000000001101010001111000000000000
000000000010000000000000000011100001100000010000000000
000000000110000000000000000000101000100000010000000000
010000000000000000000010000101000000000000000110000001
000000000000000000000000000000100000000001000010000001

.ramt_tile 19 2
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
100000000000001000000110011011011001101000000000000000
000000000000000001000010001011011110011000000000000000
001000000110000011100011100101111001010110000000000000
100000000000001101100000001001001100111111010000000000
000000001000000000000000001111100000010110100010000001
000000000000010000000000000011100000000000000000100001
000000000000000111000000000000000001000000100100000000
000000000000001111100000000000001100000000000000000000
000000001010001101000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000001100000000011001101101000010000000000
000001000001000001000010100011101111100100010000000000
000000000000000001100000000000001110000110100000000000
000000000000000000000010100001011001001001010000000000
010000000000010111000000011000001111010001110000000000
010000000000100000100011100101001000100010110010000000

.logic_tile 21 2
000001001000000001100111110101001011100010110100000000
000000000000000000000011100000011101100010110000000000
001000000001000000000110001000001110100000000000000000
100000001110000000000000001011011101010000000000000000
010000000010001101000010110001001110000010100000000000
010000000000000111100010001101000000010110100000000000
000000000000001000000000010101011110111000100100000000
000000000000000001000010100101111101010100000000000000
000000000000000101100110010001000000000000000000000011
000000000000010000000010100111100000101001010000000100
000001000000000000000111101101011101101011100000000000
000000100000001101000010011101001111101011010000000000
000000000010001111100010010011011000000011100000000000
000000000001010001100110100000011101000011100000000000
000000000000000000000011110111001011110000010000000000
000000000010000000000010001111101010010000000000000000

.logic_tile 22 2
000000000000001101000110111001000000101111010000000000
000000000001010101100010000011001001000110000000000000
001000001000010000000111010001111000101000000010100000
100000000000001111000111110000100000101000000000100100
110000001000001111000000000101000001100110010100000000
110000000000000001000000000101001010010110100000000000
000001000000100111100000000011111001011110100000000000
000000100001010101100000001001111001011101100000000000
000001001000000000000011101011111000010111010000000000
000000000001000000000000001001111000010111100000000000
000000000000001000000110011101100001111001110100000000
000000000010000001000010000111001010010000100001000000
000001001000000000000010100000001100110000000000000000
000010000000000000000100000000011000110000000000000000
000000100000000000000010100111100000100000010000000000
000000000001001001000100000000101101100000010000000000

.logic_tile 23 2
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000011111000101000000000000000
000000000000000000000010011001110000111101010010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000011000000001011001110110000110000001000
000000100000001111100011100111110000110000110001000000
001000000000000000000011110111111100110000110000001000
100000000000000000000011100011110000110000110001000000
000000000000001000000000001101011010110000110000001000
000000001100000111000000000011010000110000110001000000
000000000000000111000000000001001110110000110000001000
000000000000000000000011010001100000110000110000100000
000000000001101011100111110111011100110000110010001000
000000001110100011000111111111010000110000110000000000
000000000000000011100111111001101100110000110000001000
000000000000001011100110111111100000110000110000000100
000000000000001111000011100011111000110000110000001000
000000000000001011100011100001010000110000110010000000
000000000000001111100111111011011010110000110000001000
000000000000001111100011010111100000110000110001000000

.ipcon_tile 0 3
000010000000000000000010000111001100110000110010001000
000000001010001111000000001111000000110000110000000000
000000000000000001000111101111101010110000110000001001
000000000000000000100000000011000000110000110000000000
000000000000000001000000001001011000110000110010001000
000000000000000000000000001101100000110000110000000000
000000000000000000000111111011011110110000110000001000
000000000000001111000011101001110000110000110000000010
000000100001000111000000000111111010110000110000001000
000000000000101111100011011111000000110000110000000010
000000000000000011100000001011101100110000110000001000
000000000000001111000000000011000000110000110000000010
000000000000000001000111001111111010110000110000001000
000000000000000001000100001101110000110000110000000010
000000000000000011000111001001001110110000110000001001
000000000000001111100110001001000000110000110000000000

.logic_tile 1 3
000000100000010111100000000001100000000000001000000000
000001001000001111000000000000001101000000000000010000
000010100000000111000000000011100000000000001000000000
000001000000000000100000000000101000000000000000000000
000001000011011000000000000101000001000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000000000000010000111000000000000001000000000
000000001110000000000100000000101111000000000000000000
000000100000000001000000010011100001000000001000000000
000000000000000000100010100000101100000000000000000000
000000000001011101100010010001000000000000001000000000
000000000000100101000010100000001110000000000000000000
000000000000001101100110100011000000000000001000000000
000000000100000101000010010000001110000000000000000000
000000000000000000000110100101100001000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 2 3
000000001100000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000110000000000000000000000001001111000000000000
000010100000000000000000000000001100001111000000000000
000001000000000000000010000000000000010110100000000000
000000100000000000000100000011000000101001010000000000
000000000010000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010000111000000010110100000000000
000000000100000111000100000000000000010110100000000000
000010100000000001000000011000000000010110100000000000
000001000000000000100011001111000000101001010000000000
000000000000001000000000000000000000001111000000000000
000000000000001011000000000000001011001111000000000000
000010000000001000000000011000000000010110100000000000
000001000000000011000011010111000000101001010000000000

.logic_tile 3 3
000000001010000000000011110011101100101010000000000000
000000000000000000000011110111111100001010100000000000
001000000000000000000000000101000000010110100000000000
100000000101000000000010100000100000010110100001000000
000000000000100000000111100000001110000011110010000000
000000000001000000000100000000010000000011110000000000
000000000000000000000000000111011000000010100100000000
000010000000000000000000000000110000000010100000000001
000000000000000001000111000011011111100010000000000000
000000000000000111100110111001011111000100010000000000
000000000000001000000111000000000000001111000010000000
000000000000000001000100000000001001001111000000000000
000010000000001011100110000111001111110000000000000001
000001000000000001100011101011101100000000000000000000
110010100000000000000010100000000000010110100010000000
100000000000000000000110110011000000101001010000000000

.logic_tile 4 3
000000000000000000000110000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000001000000000000111100011101110001100111000000000
100010100000000000000100000000111110110011000000000000
010000000000000000000010110111001001001100111000000000
110000000000000000000010000000001010110011000000000000
000000000110000001100110010111101001111110110100000000
000000000000000000000010001001001001110111110000000000
000000000000000111100110101001101101000000000010000100
000000000000000000100000000111101011010110000000000000
000000000000000000000000011000011110010011110100000000
000000000000000000000010101001001011100011110000000000
000000000000001000000110101001001101000010000001000000
000000000000010011000000001011111010000000000000000001
110000000000000011100000011000000001010000100000000000
100000000000000000100011101101001111100000010000000000

.logic_tile 5 3
000000000001000001000000000101011001110110110100000000
000000000000100000100000001011111110111101011000000000
001010001000011000000110000011101100111011110100000000
100011100000100001000000001101011010100011111000000000
110000100000000101100110010001001010101111010100000000
110000000000000101000011100111011101101111101000000000
000000000000100001100010000101001100010111110100000000
000000000000010000000000001101110000000011110000000000
000000000000000000000000001101001110111111010100000000
000000000000000000000011101101111101011111001000000000
000000000000001001000010000011011001110110110100000000
000000000001001101000000001101101101111110101000000000
000000100000100001100110010101000000101111010100000000
000000000011010000010110000101101101111111110000000000
110001000000000101100000001101101100101011110100000000
100010000000000000100000000011011011011011111000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000011000110000000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 3
000000000000000111000011000000011000101011000000000000
000000001100000000000000001111001011010111000000000000
001000000000100001000000000001101010100000000000000000
100000000000000000100011100000101001100000000011000000
000000000000001111100110000001001110101000000000000000
000000000001000001000000000000000000101000000000000010
000000000000000001000000000011101110101110000100000001
000000001100000000100000000000001010101110000000000001
000000000000001011100000000001000000100000010010000000
000010000000001011000000000000001100100000010000000000
000010100000001000000110000011100000010110100000000000
000001000000000001000010000000100000010110100000100000
000000000000001011100010011011101101000001000000000000
000000000000000011100110000101101100001011000000000000
000000001010010000000000011000000000111001110100000000
000000000000100000000010001111001111110110110010100000

.logic_tile 8 3
000000000000000001100110000011101100010111110100000000
000000000000000000000010111111000000000011110010100001
001010100000000000000110000101100001111001110110000001
100001001100001111000000000000001001111001110000000000
000000000000000000000000001101111110111110100000000000
000010000000001101000010100111110000010100000000000000
000000000010001011100000010111111111101110000000000000
000000000000000101000010000000011110101110000000000000
000000001010000101000000010011101000010110100100000101
000000000000000000100010001001010000101011110000000000
000010000000000101000000000000011010111100110110000000
000001000000000000100011100000001011111100110010000000
000000000000000000000110101011101010000111010100000000
000000000000000000000000001011001101000110100010000001
000000000000001011100110100111111001000001000000000000
000000000000000001000010000001001010000111000000000000

.logic_tile 9 3
000000000000101001100010000000001101101100010000000000
000000000000010101000110111101011101011100100000000000
000000001000100111100010101000011000010100000000000000
000000000000001001100100000011000000101000000000000000
000000000000000101000010100101011000000010100000000010
000000000000000000100110110000110000000010100000000001
000000000100001000000000001001000000100110010000000000
000000000000010101000000000111001001010110100000000000
000100000000001000000010000000001111000011000010000100
000000000000000101000100000000001100000011000000000000
000001000000000011100000001001011100000010000000000000
000000000000010101100011111001101110000000000000000000
000100100000000000000000000001000000111001110010000100
000001000000000101000000000000001100111001110011100100
000000000000001000000000001011101011101110100000000000
000000000000000101000000000101101000101100000000000100

.logic_tile 10 3
000000001110010001000000001011101101000000010000000000
000010100000100000000010010011011001000110100000000000
001000000000000000000000000000011000000100000100000000
100010000000101111000010010000000000000000000000000000
010000000100000101100110000000000000000000100100000000
010000001010000000100000000000001100000000000000000000
000000000000000001000000000101101010000000010000000000
000001000000000001100000001111001110001001010000000000
000000000000000101100010101001000000100000010000000100
000000100000001001000000000111001110110110110000000000
000000000000001101000110001000000000000000000100000000
000000000000001011000000001011000000000010000000000000
000000000000001101000010110001011100101000000010000010
000000000000001011000011101111000000111110100000000000
000000000010000101100000001011101010000001000010000100
000000000000000000000000000101011100010111100001000110

.logic_tile 11 3
000000001010001001000011000000000000000000000100000000
000000000000011001000111110111000000000010000000000000
001000000000000101100000001001011111000010010000000000
100000000000000000000011110001001011000001010000000000
010000000000000011100010000001011110001100000000000000
110000000100100000100100000101101001101100000000000100
000000000000000000000000000000011100000100000100000000
000000000000000000000011110000010000000000000000000010
000000000000000000000000010000011100000100000100000000
000010000000000000000011110000010000000000000000000000
000000100000000111100010000001100001000110000000000000
000000001000000000000010000001101100101111010000000000
000101000000000001000111000000000000000000100100000000
000000000000000000000000000000001111000000000001000000
110001000000000011100000000000001100000100000110000000
000000100000000001000000000000010000000000000000000000

.logic_tile 12 3
000011100000000000000010101000011010011100100000000001
000010000000000000000000000111011111101100010000100000
001000000000001000000111010011101010010100000000000000
100000000000000101000011100000010000010100000010000000
110010000000000111100110000111100001001001000000000000
100001000000000000000100001111001000101111010000000000
000000000000000001100000010000011110000100000100000000
000000000000000000100010010000010000000000000000000000
000000000000000000000111000000011100000100000100000000
000000000000000000000100000000000000000000000000000000
000010100001111101100000000001101011110000010000000000
000000000000111001000000001011101111110001110000100000
000000000000000000000111010001101000111101010000000000
000010000000000000000110001111110000101000000000000000
000000000000001001000110110101101010100110010000000010
000000000000000001000010001111001101011010100000000000

.logic_tile 13 3
000000000010000000000000000111101110100011010010000000
000000000001011111000000000000101010100011010000100100
001000001100000000000000000001000000000000000100000000
100000000000000000000011110000000000000001000000000001
010000000000100001000111100000000001000000100100000000
110000000000010000100000000000001111000000000000000000
000000000000000000000000000111000000000000000100000000
000000001110000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000000011000000100000100000000
000000000110000000000010000000010000000000000000000000
000000000000001000000010000000011110000100000100000100
000000000000000101000100000000000000000000000000000000
000000000000000000000010011000000000000000000100000000
000000000000001111000111011011000000000010000000000000

.logic_tile 14 3
000000000000000101000010110011111111000010000000000000
000000001000100000000111111001001011101011010000000000
001000000001000000000010001000000000000000000100000000
100000001010101111000110010101000000000010000000100000
110000000110001000000111011011001111001011100000000000
110000000000000111000110000001111001101011010000000000
000000000001000000000110000101011111010110100000000000
000000000000000111000010101101111001010000000000000000
000000000000000001000110010011000000000000000100000000
000000001010010000000111100000000000000001000000000000
000010100000000001000011101101001100010001110000000000
000000000110000000000000001101111001000001010000000000
000000000000000000000111000000011100000100000100000000
000000000000000000000010000000010000000000000000000000
000000000001001000000010000001101010000001110000000000
000000000000000111000000000101111000000000110000000000

.logic_tile 15 3
000000000000000000000010000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000011100011111011011101100000110001000101
100000000000000111100110101101001110110000110010000001
110000000000000000000011101111001001010111010000000000
100000000001010101000100000111111000010111100000000000
000001001011111000000000001101000000010110100000000000
000000000000110101000010110001100000000000000000000000
000000000010000000000110010111011101101110000000000000
000000000000001001000010000011001111111101010000000000
000000000000001111100000000000000001000000100100000000
000000000000001001000000000000001010000000000000000000
000000000000001000000000000101001100110110010000000000
000001000000000001000011110011011101011001100000000010
000000000000001001100010000000011000000100000100000100
000000000000000001000000000000010000000000000000000000

.logic_tile 16 3
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000010001111000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000001000000000000011100000000000000100000000
000000000000001011000000000000000000000001000001000000
000001000000000000000000000101000001110110110000000100
000000100000000000000000000011001011101001010000000011
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000001010001000000000000001100000000000000100000000
000000000000001111000000000011100000010110100000000001
001100000000001000000111000000000000000000000000000000
100010100000000111000100000000000000000000000000000000
010000000000000111000010000000000000000000000000000000
110000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000001010000001000000000001000000101001010000000100
000000000000000000000000011111111110111100110100000001
000010100000000000000010011001011111111101110000000000
000000000000000000000000000000000001110110110010000011
000010100010000000000010000101001101111001110010100000
010000001010100001100010000000000000000000000000000000
010000000001000000000100000000000000000000000000000000

.logic_tile 18 3
000000000000001000000010000001101000101000000000000000
000001000000001011000100000111110000111101010001000000
001000000010100000000010110000011010000010000010000001
100000000000000000000111111101011010000001000011000001
000000100000100000000000001001001010100000000000000000
000000000001000101000010101101111000010000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000001111111010000100100000000
000000000000000000000000001111111100101000000000000000
000000000010100111100000010000000000000000000000000000
000001000001010000000011010000000000000000000000000000
110000000000000011100111000000011010000000110000000001
110000000000000000000100000000011010000000110010000000

.ramb_tile 19 3
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000

.logic_tile 20 3
000010000000000000000000010001100001000000001000000000
000001000000000000000011100000001101000000000000001000
001000100000000101000010100001101000001100111000000000
100001001000001101100110110000101101110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000001000100111100000000001101000001100110000000000
000000001011011001000000001011000000110011000000000000
000000000000000000000111001001111001111101110010000001
000000000001000000000000000001101001111111110001000111
000000101000000000000000010111101000010000000100000000
000000000000000000000010001111011110101001000000000001
000001001010001000000111010000011010000011110000000000
000000101100001011000011000000000000000011110000000000
010000000000000001100000001011100000001100110000000000
110000000001000000000000000001101101110011000000000000

.logic_tile 21 3
000001000000000000000000010101111001111000000000000000
000010001110000000000010001001111101010000000000000000
001000000000001101000011101101111100101000000100000000
100000000001000001100110011111000000111101010001000000
010000000000000000000110001000011110110001010100100000
110000100000000000000000000111011110110010100000000010
000000001110000101000010000001111000101100000000000000
000001000000001101000110010000101101101100000000000000
000000001000000000000010010101101110101000000000000100
000000001101000000000110100000010000101000000000000000
000000000000010000000000011000000000000110000000000000
000000001000001001000010000001001101001001000000000010
000001000000000011000000000111111111110100010100000000
000000100000001001100011100000101011110100010001000000
000000001111101001000000010000001101100011010100000000
000000000001110101000011010111011111010011100000000010

.logic_tile 22 3
000000001010110101000010101111111011100000010000000000
000000100000110000000000000011111011010100000000000000
001000000000000101000000011111111001010100100000000000
100001000000100000000011100101111111101001010000000000
010000000000001001100111000000001001101110000000000000
110010101010000101000100000101011011011101000000000000
000000000000001001100110110011001111011101000100000001
000000000000001111000010101111111110010110000000000001
000001000000101111100000011101111011101011100000000000
000000000000000001000010101011101010101011010000000000
000000000000001000000000010101100000010110100000000000
000000000010001001000010000101101000001001000000000000
000000000110000000000110000001101100010110100000000000
000000000000000000000011100011000000000001010000000000
011000000000001000000111110000000000000000000000000000
000000001010000011000011000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111000000010100000000000
000000000000000000000000000000000000000010100000000000
000000000000101000000000000000000000000000000000000000
000010000101011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ipcon_tile 25 3
000010000000010111000000001101111100110000110010001000
000001000100010111000011111111100000110000110000000000
000000000000001111000000001111101010110000110010001000
000000000000011011000000000111010000110000110000000000
000010000001000111000111101111011000110000110010001000
000000001110100000000000001011100000110000110000000000
000000000000000000000000001111001000110000110000101000
000000000000000111000011101011110000110000110000000000
000000000000010000000111101001001110110000110000001100
000000000110100000000100001111000000110000110000000000
000000000000001111000111111101011100110000110000001000
000000000000001011000111100111000000110000110000000100
000000000000101000000111011101101100110000110000001000
000000001100000011000011011011010000110000110010000000
000000000000001111100111101001011000110000110000001000
000000000000000111100000001011000000110000110000100000

.ipcon_tile 0 4
000000000000000000000000000000001110110000110000001001
000000000010000000000000000000010000110000110000000000
000000000000000000000000010000001100110000110000001001
000000000000000000000011010000010000110000110000000000
000000000000000000000000000000001110110000110000001001
000000000000000000000000000000010000110000110000000000
000000000000000000000000010000001100110000110000001000
000000000000000000000011010000010000110000110000000010
000010010000000000000000000000011010110000110000001000
000000011010100000000011100000010000110000110000000010
000000010000000000000000000000011000110000110010001000
000000010000000000000000000000010000110000110000000000
000000010000000000000000000000000000110000110000001001
000000010000000000000011100000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000000000000011111100111100001000000000000001000000000
000000000000000111000110010000101001000000000000010000
000000000000001111000000000101100001000000001000000000
000000000000001011100000000000101011000000000000000000
000000000001000000000111100111100000000000001000000000
000000001000000000000000000000101101000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000000000111100000001100000000000000000000
000001010000000000000000010001000000000000001000000000
000000010000010111000011000000001111000000000000000000
000000010000000001000000000001000001000000001000000000
000000010000000000100000000000001110000000000000000000
000000010001101000000011100111000000000000001000000000
000000010110100111000000000000001011000000000000000000
000000010000001000000000000001100001000000001000000000
000000010000000011000011010000001000000000000000000000

.logic_tile 2 4
000001000001000000000000000000000000000000001000000000
000000100000000000000000000000001011000000000000001000
001000000000000000000000001000001010000100101100000000
100000001100000000000000000101011100001000010000000011
000000000000000000000110001111001000010100001100100000
000000000000000000000100000011100000000001010000000000
000000000000010001100000011111001000010100001100100000
000000000000100001000010000101100000000001010000000010
000000010001010001100000001111101000010100001100000000
000000010000110000000000000011000000000001010000000010
000000010000001000010000001101101000010100001100000000
000000011100001111000000000101000000000001010000100010
000000110100010000000110011101101000010100001100000000
000001010000000000000010000011100000000001010000100000
110010010000001000000110001111101000010100001100000000
100001010000000001000000000101100000000001010000000010

.logic_tile 3 4
000000000000000101000010100001000000000000001000000000
000010000000000000000010100000101100000000000000001000
000010100000001101000110110101000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000001101100110110101000000000000001000000000
000000000000001111000010100000101001000000000000000000
000010100000001101100010100101000000000000001000000000
000001000000000111000000000000101100000000000000000000
000000110000000111000000000001000001000000001000000000
000010010000100101100000000000001000000000000000000000
000000010000100000000000000101100000000000001000000000
000000010000010000000000000000001010000000000000000000
000000010100100000000000000101100001000000001000000000
000000010001000000000000000000001001000000000000000000
000000010000000000000000000101100001000000001000000000
000010010000000000000000000000101001000000000000000000

.logic_tile 4 4
000000000000000000000111101000000000010110100010000000
000000000000000000000100000011000000101001010000000000
000000000000001000000000010001100000100000010000000000
000000000000001011000011111011001111000110000000000000
000000000000000000000000011111100001100000010000000000
000000000000000000000010001011001001001001000000000000
000000000001010111100111001101111101110011000000000000
000000000000000000000100001111001100000000000000000000
000000010000000001100110001000000000010110100000000000
000000010000000000000000000101000000101001010001000000
000001010000101111110000000000000000001111000000000000
000010110001010011100010100000001111001111000001000000
000000010000000000000000010001000000010110100000000000
000000010000000000000011100000100000010110100001000000
000000010000000001000000010101111110100000010000000000
000000010000001001000011111101101100000000100000000000

.logic_tile 5 4
000000000000000000000000000011000000000000000110000000
000000000001010000000000000000100000000001000000000000
001000000110000101000000000000000000000000000110000010
100000100000000000100010111101000000000010000000000000
110000000000000000000000000101100000010110100000000000
010000001000000000000010000000000000010110100001000000
000000000110000000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000011110100000000110111000000000010110100000000000
000000010001000000000111101001000000101001010001000000
000000010000000000000000001000000000010110100000000000
000000010000000000000000000001000000101001010011000000
000000010000000000000000010000000001000000100100000000
000001010000000000000010110000001111000000000010000010
110000010000000000000010000000000000000000100100000000
100000010000000000000000000000001111000000000011000000

.ramt_tile 6 4
000000100001100000000000000000000000000000
000001100000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010011100000000000000000000000000000000

.logic_tile 7 4
000000000000000101000000010011100000111001110100000000
000010000000001001100010000000101001111001110000100001
001000001000001000000010100011111011011111100000000000
100000000000000001000100000101111010101111000000000000
000000000100000001000000000101001111101000010000000000
000000000100001101000011110001111111010000100000000000
000000000000000101000010101001011000011101000110000010
000000000000001111100110110011001000101001000000000101
000000010010000000000000000111111010001111010000000000
000000010000000000000000000001011110011111100000000000
000000010000001101100110001111000001100000010000000000
000000010001000101000011110111001011000000000000000000
000000010001000001000000000001111011100000000000000000
000000010000000000000010100101101010010100000000000000
000000110001010000000010101111011101000011100000000000
000001110000000101000000000111001011000011110000000000

.logic_tile 8 4
000001000000001111000000000001001111000110000000000000
000000101000010101100010111111011011000001000000000000
001000000000000011100111000001101011101000000000000000
100000000000000000100110111101101100111000000001000000
110010001110101001000110101011011011000011100000000000
010001000011001111000011111111111011000010100000000000
000000000000000000000010110001011000101001010000000000
000000000000000000000110100101110000010100000000000000
000000010010100000000111000001111000101110000000000000
000000010000010000000111110000011000101110000000000000
000000010000000101000000011101000001100110010000000000
000000011110000000100011101111101000010110100000000000
000000010111010111100110000000000000000000100100000000
000010110000100000000010110000001110000000000011100100
110000010000000000000110010011111000001111110000000000
100000010000000000000011011111111000001001010000000000

.logic_tile 9 4
000000000000010111100111111011101111000010110000000000
000000000001100000100111110011111000000000100000000000
000001001010000000000111001001011101110100000000000000
000000100010001111000100001011101010110101010000000000
000001000000001101000000001011001000001000000000000000
000000100000001001000000000011111001001101000000000000
000001000110000000000110001011011100101010100000000000
000000100100001111000110111001100000101001010000000100
000001011100000000000011101001101110000010110000000000
000000110000000000000010000011111101000000100000000000
000000010000000000000011100101001111100000000000000000
000010010000000101000100000101011011110000000000000001
000000010110000000000010101000001010000010000000000110
000000011010101001000110001101001010000001000000000100
000000010000000000000000000001011100001001010000000000
000000010000000000000000000001101110001000000000000000

.logic_tile 10 4
000001000000110000000000011011101111010000000000000000
000010000001111001000010000011011000101001000000000000
000000000000000101100010101101111111100000000000000000
000000000000001101000000001111101101000000000000000000
000000001001000001100111101001111101000000000000000000
000000000000100000000010111101111110010000000000000001
000011100000000001000010110001101011000110000000000000
000001000010011101000111100111011011101000000000000000
000000011000000000000011100011011011010000010000000000
000000010001010000000100000001101100010000100000000000
000010010000100111100010101001001110001110000000000000
000011011110000001000000000101011110000100000000000000
000000011110010000000011100101011001111111100000000000
000000010010000001000110000101111010111111110000000001
000000010000000001100000011000001000100000000000000010
000000010000000000100010010001011011010000000000000000

.logic_tile 11 4
000010001000000000000000001101001110001001000000000000
000001000000000000000010010011001111000001010000000000
000000000000100001100110001111011011000010110000000000
000000000000000000100100000111011001000000100000000000
000000000001000000000000000011111011010000100010000000
000000000000100111000000000011101010100010110001000001
000010000000101101000111001001011101000110000000000000
000000000001000001100100000111111111001011100000000000
000000010000001011100011111011001101000000100000000000
000000010000001011100010100011011011010000110000000000
000010010000000000000010101011011110101011110000000000
000011110001001101000010100111110000000001010000000000
000000010000001001100010011111011001000111000000000000
000000010000001111100010010011101011000010000000000000
000001010000000000000011100000011100001110100000000000
000000010000001101000111111011001100001101010000000000

.logic_tile 12 4
000000000001010111000110001000011010010100110000000000
000000000000100111000011100011011011101000110000000000
001010100000000111000110110001011010001001000000000000
100001000000001111100011101001101000001011000000000000
110010100100000111100010111101001110110011000000000010
110001001110000000100011111001101101110111000000000000
000001000000000001100010101101001100010110110000000000
000010000000000000000111100001001101010001110000000000
000000010000000000000111011000000000000000000100000000
000000010001010111000111011111000000000010000000000000
000000010001001000000000000000011001110000000000000000
000010110000100001000000000000001110110000000000000000
000000110000001000000010000000011110000100000100000000
000001010010000101000000000000010000000000000000000000
110010010000100000000011100001011011111000100010000000
000001010001011111000111010000011001111000100001000000

.logic_tile 13 4
000001000000001000000000000111111110010110000000000000
000000100000000101000000001111011110111111010000000000
001010101001010000000000011000000000000000000100000000
100000000000100000000010100101000000000010000000000000
110000000000000000000110001111011100101010100010000010
100000000000001101000110100011101011011101010001100000
000000100100100001100000000011100000000000000100000000
000000000000010101100000000000100000000001000000000000
000000010001000000000110001111101110100110110000000000
000000011010100000000000001111001000100100010011000000
000000010001000001100011111011111000010111110000000000
000000010000100001000110101011011101010001110000000000
000000011010000111100011010101000000000000000100000000
000010011010001111000010100000100000000001000000000000
000000010000000000000110111011111010110110010010000000
000000010000000001000010001011001010100110010001000000

.logic_tile 14 4
000000100001000000000000000000011000000100000100000000
000001100000000000000011110000000000000000000000000000
001000000000000111000000010101000000010110100000000000
100000000000100000100011000111100000000000000000000000
010000100000000000000010000000011010000010100000000000
010000001110000000000010001101010000000001010000000000
000000000000000111100111000111001101010111100000000000
000000000000000001000111111101111110001011100000000000
000000010000000111000010101101100001101001010000000000
000000010000000000100010000101001011001001000000000000
000000010000001000010000000111100000000000000100000000
000000010000100001000000000000100000000001000000000000
000000010000001000000010000111100000000000000100000000
000001010000100111000000000000100000000001000000000000
000000010000001000000010010001111100110110110000000000
000000010000000111000111001011101100110100010000000000

.logic_tile 15 4
000010000000000000000000001011111110011101000000000000
000000001010100000000010010111001111001001000010000000
001001000000000111000000001001101010001011100000000000
100000100000001001000011100101101010010111100000000000
010000100001010111100011111000000000000000000100000000
010011000100000111000111100101000000000010000000000001
000001001110000111100000000111100000000000000100000001
000010000000001001000000000000100000000001000000000000
000000010000000000000000001101011000010111100000000000
000000011010000000000000001001101011001011100000000000
000000011110100001010010001001101010111100000000000000
000000010001010000000000001011000000010100000000000000
000010110000001001100010000011101110010110100000000000
000010010100000011000000000111001011010000000000000000
110101011110001001100011000000000000000000000000000000
100010110000000001000100000000000000000000000000000000

.logic_tile 16 4
000000000001000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
001001001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000101000000000000000000001000000100100000001
000001000001001001000000000000001010000000000010000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000010011110000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000101010000000010100000001010000100000100000000
000000000000000000000100000000000000000000000000000000
001000001100100101000010100000000001000000100100000000
100000000001000000100110100000001000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001010011101000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001001000000000000000000
000001011110000001100000001011001110000010000000000000
000010110000000000000000001001001011000000000000000000
000000010000000000000111000000000001000000100100000100
000000010000000000000000000000001001000000000000000000
000010010000001000000000000000000000000000000000000000
000001011100000001000000000000000000000000000000000000
000000010000000001100000001111100001100000010000000100
000000010000000000000000000101001101000000000001000000

.logic_tile 18 4
000000000000000101000011110111111100101000110000100000
000000000000001001000011100000101010101000110001000000
001000000000100000000000000001100000000000000100000000
100000000001010000000011100000100000000001000000000000
010000000001000001100111100000000000110110110010000000
110000000000100000000110100001001111111001110011000000
000000001000100000000000000000011100000100000100100000
000000000000010000000000000000010000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000010010000000000000011100000000000000000000000000000
000000010000000000000111000001001011000010110000000000
000001011110100000000000001001011110000011110000000100
110001011000000001000000000000000000000000100100000000
100010010000000000000011110000001001000000000000000000

.ramt_tile 19 4
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000111100011100001100001000000001000000000
000000000000000000000010100000101101000000000000001000
001000001000001000000111110001101000001100111000000000
100000000000000011000111010000101011110011000000000000
110000001010000101000010110101101001001100111000000000
110000000100000000000011110000001111110011000000000000
000000000000000000000010100111001001100111000000000000
000000000000000111000011100000001111001110010000000000
000000010000000000000000000011101111100001010100000000
000000010000000000000000001101111000100010100000000000
000010110000000000000010000101111110101001000100000000
000001010000000000000110100001101111011001000000000000
000000010000000001000011010111011011100000000100000000
000010010000000000000011000101111000110110100000000000
010001010000000001000110110001101000110100010100000000
000010010000000000000010101111011001101000000000000000

.logic_tile 21 4
000000000001100101100110100001101000110100010000000000
000000000001110000000011110101011101110110100000000000
001000100000000011100000000011000000110110110000000000
100000000000000000100000000101001101010000100000000000
010000000000001001100110010001001101000001000000000000
010000000000000011000011000011011110010110000000000000
000000000000000101000000000011100000010000100000000000
000000000000000000100010110000101110010000100000000000
000000010000100111100010110011101101010110000000000000
000000010000011111000010100000001010010110000000100010
000000010001011001100110010011101111000001110000000000
000000010000001001000010100000001011000001110000000000
000000010000001111100110100101011111111111010100000000
000010110000000001100010111101111100111001010000000000
010000010000000101100000010011101111110110110100000000
000001010000000000000010001111011101110100010000000000

.logic_tile 22 4
000000000000000001100010110111100001000000001000000000
000000000000000000000010010000101010000000000000001000
001000000000100101000010110101101001001100111000000000
100000000001010000100110100000101101110011000000000000
010001000000000000000011111111001000110111100000000000
110010100000000000000110101001100000001000010000000000
000000000000000001100110100101101110100000010000000000
000000000000000000000000000001111100010000010000000000
000000010000000001000000011001000001000110000010000000
000000010000000000100010001001101010000000000000000000
000011110000000000000010001101101000001001010100000000
000010110000000000000000000001011011000111010001000000
000000010000000000000111001001111111100000010000000000
000000010000000000000110001101101001000001000000000000
010010111100001000000000000101101100011100000000000000
000010110001000001000010111111111000000100000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000010000000000000000000000000011100110000110000001000
000000000110000000000000000000010000110000110000100000
000000000000000111000000000000011110110000110000001000
000000000000000000000000000000010000110000110001000000
000000000001000000000000000000011100110000110000001000
000000000000100000000000000000010000110000110001000000
000000000000000111000000000000011110110000110000101000
000000000000000000000000000000010000110000110000000000
000000010000010000000000000000011000110000110010001000
000000010000100000000000000000000000110000110000000000
000000010000000000000011100000011010110000110000001000
000000010000000000000000000000000000110000110000100000
000010010001000000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000100000
000000010000000000000011100000000000110000110000001000
000000010000000000000000000000000000110000110001000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000100111000010100101000000000000001000000000
000000001010001101100100000000101000000000000000010000
000000000000000000000010110001100000000000001000000000
000000000000001111000111100000001000000000000000000000
000000100100000000000011100111000001000000001000000000
000000000000100000000011110000101110000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000000111100000000000101001000000000000000000
000000010000000000000000000011100000000000001000000000
000000010000000111000000000000101100000000000000000000
000000010000000000010011100101000000000000001000000000
000000011100000000000100000000101001000000000000000000
000100110001000000000000010101100001000000001000000000
000001011000100000000011100000001010000000000000000000
000000010000000001000000000000001000111100001000000001
000000010000000000000000000000000000111100000000000010

.logic_tile 2 5
000001100000000000000110000101001000010100001100000001
000000000000000000000000000111000000000001010001110000
001000000000000000000000000101001000010100001100000001
100000000000000000000000000011000000000001010000000010
000100000000001001100000000000001000000100101100100000
000000000000100001000000000111001101001000010010000000
000010000000010000000110010000001000000100101100100000
000001000000100000000010000011001001001000010010000000
000000010000000111000000010111101000010100001110000000
000000011010000000100010000111000000000001010000100010
000000110000010001100000000000001001000100101100000000
000001011100100000000000000011001100001000010000000010
000000010000000111000000000101101000010100001110000000
000000010000000000100000000111100000000001010000000010
110010010000011000000000000101101000010100001100000000
100001011100100001000000000011100000000001010010100000

.logic_tile 3 5
000001000000000101100000010101000001000000001000000000
000000000000001111000010100000001110000000000000010000
000000000000001101100110100011100000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000001001000000110100111000000000000001000000000
000000000000100101000000000000001001000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000010100000101101000000000000000000
000000010000000000000000000111100001000000001000000000
000000010010000000000000000000001000000000000000000000
000010111010000000000111000111000001000000001000000000
000000010000000111000100000000001000000000000000000000
000000010000000111000011100101100000000000001000000000
000000010000000111000000000000101111000000000000000000
000000010110000101100000000001000001000000001000000000
000000010100001001000000000000001001000000000000000000

.logic_tile 4 5
000000100001010000000010000011100000010110100000000000
000000000110101101000011110000100000010110100001000000
000000000010000011100011100000000000010110100010000000
000000000000001111000000001001000000101001010000000000
000000101000000000000010110001111001100000000000000000
000001000000000000000110000001101010000000000000000000
000001000000001101000010100011000000010110100010000000
000010100000000011100011100000000000010110100000000000
000010110000000000000010001101101111110011000000000000
000001010000001111000000001011111100000000000000000000
000010110000010000000110100000000000001111000000000000
000001010000101111000011110000001101001111000001000000
000000010100100000000000011111101010001001010000000000
000001010000000000000011101101011011101001010000000010
000000010110001000000000011001011001110011110000000000
000000010000001011000011101111101010000000000000000000

.logic_tile 5 5
000100000100000000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001010001110010000000000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
010100000100000000000110000000001100000100000110000001
110000000000000000000000000000010000000000000000100100
000010000000100000000000011111000001101111010000000000
000001000001000000000011011011101011001111000000000011
000101010000000101100111000001000000000000000100000001
000000010000000000100100000000100000000001000011000000
000000010000000000010111100001000000000000000110000000
000000010000000000000000000000000000000001000001000000
000101010000001000000011100000001110000100000100000000
000000010000001101000100000000000000000000000001100010
110000010110000000000000000000000000000000000100000000
100000010000000000000000000011000000000010001011000000

.ramb_tile 6 5
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011111000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000110001111001000101000000000100000
000000000011001101000000001111011101000100000000000000
000000000001010000000000000101111000000001010000000000
000000000000001101000010110000110000000001010000000000
000000000000100000000111100011001010101000000000000010
000000000001000000000010110000010000101000000000000000
000011100000000000000010101011100000010000100000000000
000011000000000000000100001011101101000000000000100000
000000010000000101000010100001001110101001000000000100
000000010000000000000010100000101101101001000000100100
000000010000000000000010100000001100010000000010000000
000000010000000000000010100111011001100000000000000001
000000010000101000000000000111100000010110100000000000
000001011010000101000000001101101000001001000000000000
000000010000000000000010010001100000000110000000000000
000000011110000000000111010000001011000110000000000000

.logic_tile 8 5
000000000000101101000000000111011100111110110000000010
000001000000011001100011110101011000101000010001000100
001010000000001000000010101011101111000000000000000000
100001100000011001000100001101111001000000010000000000
010000000001001111000010101000001110110000010000000000
010000101110000101100100000011011100110000100010000000
000000000001010101000000000001101101010000100000000011
000000000000100000100010110111011100100010110001000110
000010110000000000000000000001001111110110100000000000
000001010000000111000010100011011010111000100000000000
000000011000000111000110111000000000000000000101000000
000000010001011101100010100111000000000010000000000001
000000011100000001100110000000000000100000010000000000
000000010000000101000010110111001011010000100000000000
110010110000001000000000000000001100110000000000000000
100000011110100111000000000000001010110000000000000000

.logic_tile 9 5
000010100000100001100110000001001100111101010000000000
000001000000001101000111111001110000101000000001000001
001000000000000111100000000000001100000100000100000000
100000101100000000100000000000010000000000000000000000
110010100000001011100000001001111111000000100000000000
110001000000000111000000000011001101010000110000000000
000010100001011001100111100001011010101111010010000001
000001000100001111100100000111001000101110000000100000
000000010000000101100110110000011010000100000100000000
000000010000000000000011100000000000000000000001000000
000010010110001000000000000101111101001110100000000000
000000010000000101000011110000101010001110100000000010
000000010001111000000010100001001101010000100010000110
000000011110110101000000000001101110100010110000100100
000010110000001101100000000011101011000000100000000000
000001010000001111000011110101001111100000110000000000

.logic_tile 10 5
000000000000001001100000011101111011011100000000000000
000000000000000111100010011111011110001000000000000000
001000000000101000000000000001011001010000100000000000
100000000011010001000010111011001011010000010000000000
010010000000001000000010100111111110000010000010000000
110011100010001001000110110000101001000010000000000100
000000000000001000000011100001000001010110100000000000
000000000000000001000110001011001010011001100000000000
000001010110000101000111000011101111110100010011000101
000010011010001101000011011011101011010100100000100111
000001010000000000000010100001000000000000000100000000
000000010000000000000010100000000000000001000000000000
000100010000001101100000000001001010010000100000000100
000000010000001011000000000011001110100010110011000111
000000010000001111000010010011111000000010000000000000
000000010000000101100110000011111011000000000000000000

.logic_tile 11 5
000000000001010000000000010101100000000000000100000000
000000001011001101000011100000100000000001000000000000
001001000000000000000000000101000000000000000100000000
100010000000000000000010100000000000000001000000000000
110010000001001001000000000000001110000100000100000000
110000000000110001000010110000000000000000000001000000
000000000000000000000111000011000000000000000110000000
000000000000000111000111110000000000000001000000000000
000010010000101001000000001011101011010100000010000101
000000011000010101000000001101001001101110000000100000
000001010000000101100000000000000001000000100100000000
000000110000000000000000000000001010000000000000000000
000000010100001000000010100000001100000100000100000000
000000010000010111000100000000000000000000000000000100
000000010110000000000000000001001000101000110000000001
000000010000000000000000000000011011101000110000000010

.logic_tile 12 5
000000000000001000000000001000001110111101010000000010
000000001000000111000011001011010000111110100000000001
001000000000000111100000011011100000101001010000100000
100000001100000000100011111111001011011001100000000001
010000000000010101000011110011001010000011010000000000
110001000000001111000111101011101010000010000000100000
000000000000101011100010100001000000000000000100000000
000000000000011101100110110000100000000001000000000000
000000110000000000000111011000011000010011100000000000
000000010001010000000110101111001000100011010000000000
000000011000101000000000011001111111000000010000000000
000000010000010001000010000001111010001001010000000000
000000110011000000000000011101000000101001010000000000
000000010001010000000010001101000000000000000000000000
110000010000000000000110111001111011000010000000000000
000000110000000000000010011101101010010010100000000000

.logic_tile 13 5
000000000000000101000111110001001000001111110000000000
000000000000000000000111100011011011001101010000000000
001000000001000001100010101000000000000000000100000000
100000001010100111100100000001000000000010000000000100
110000001100000000000110100000000000000000000100000000
100000000000000111000010001001000000000010000000000000
000001001110001111100011100101101101000110000000000000
000010000010000001000000000101111010010110000000000000
000010010000000000000010001101011111001011100000000000
000000010000001001000011100111101101101011010000000000
000000010000100000000010100000011000000100000100000000
000000010100000000000011100000000000000000000000000000
000000010000000000000110000011000000000000000100000000
000100010000000000000000000000100000000001000000000000
000010010001010011100000001111011011101001010010000000
000000010000001001000000001011101001010110000000000100

.logic_tile 14 5
000000000000000000000000010000011100000100000100000010
000000000101010000000011100000010000000000000000000000
001000000000001000000111000000000000000000100100000000
100000000000001111000100000000001010000000000000000000
110010100001000111100000010101101010010110000000000000
100101000100100101100011000101111110111111000000000000
000000000001000000000000000000000001000000100100000000
000001000000100001000010000000001001000000000000000000
000000010001010000000000001000000000000000000100000000
000000110000000000000010100001000000000010000000000000
000000010000101000000110100011001001110110000010000101
000000010101000011000000001111111111110000000001000000
000010110100000001000000000111011010101000000000000000
000000010000000001100010110000010000101000000000000000
000000110000000000000010000011111111101111000000000111
000001110000000000000111110000011010101111000000100000

.logic_tile 15 5
000000000000000101000011100000011100000100000100000000
000000000000000000100000000000000000000000000000000000
001000000000000111000011100000000000000000000100000000
100000000000000000000110111101000000000010000001000000
110000000000011000000010000011101100101001010000000000
110000000000100111000011100011111101101001000001000000
000000000000000000000000000111111100010111100000000000
000000000000000000000000000101111001001011100000000000
000000110001011101000111100001101100101100000010000001
000001010000111011000110111101101110111100000001000101
000000010000000111000010110000000001000000100100000000
000001011010000000100011110000001111000000000000000100
001000010001010001100111111001011000100111010000000001
000000010000000000100011011001001011011001100000100000
000001010001010000000011100000000000000000100100000000
000010110000000000000010000000001111000000000000000000

.logic_tile 16 5
000000000000001000000000010000000000000000000100000000
000000000000000101000011101001000000000010000000000000
001001000000000000000011100101111101000110000010000000
100000100000001111000100001101011110101001000000000000
110000100010000000000000000000000000000000000000000000
100001000000000000000010000000000000000000000000000000
000001000010001011100000000001000000000000000100000000
000010100000000111100000000000000000000001000000000000
000000010011010000000000001111011000010110110000000000
000000010000000000000000000001011111100010110000000000
000001111010000000000000000111100000000000000100000000
000010110000000000000011100000000000000001000000000000
000000010000000000000010000000011010000100000100000000
000000010000000111000000000000000000000000000000000000
000001010000001111000000000000000000000000000000000000
000010110000000001100000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000010110000001100000100000100000000
000000000000000101000010010000000000000000000000000000
001000000000000101000000000101101010000100000000000000
100000000000000000100000001001001010000000000000000000
010000001110000101000010000000011010000100000100100000
010000000000000101000000000000010000000000000000000000
001000000000100001000000010000011100000100000100000000
000000000000010000000011100000000000000000000000000000
000000010000000001000000000001101000000000000000000100
000100010000000000000000000101011000001000000010000000
000000010000000000010000000000001010000100000100000000
000000010000001001000000000000010000000000000000000000
000000110000000001100000000001100000101001010000000010
000001010000000000000000000111000000000000000001100001
010000010000100000000011100111100000000000000100000000
000010110001000000000000000000100000000001000000000000

.logic_tile 18 5
000000000000010000000111100101111000101000000000000000
000000000000100000000000000000110000101000000010000101
001000000000000011100110010000000000000000000100000000
100000000110000000000011111001000000000010000001000000
110000000000000000000000000000000000000000100100000000
010000000000000000000000000000001110000000000001000000
000000000000101000000000011000011000001000000000000000
000000000000010101000011011001011100000100000010000000
000010010010000111000000010001111010010100000000000100
000001010000000000100011000000000000010100000000000010
000000010001000000000010001000000000010000100010000000
000000010000100000000010001011001110100000010000100000
000000010000011011100000000000000001000000100100000000
000000010000100111000000000000001101000000000010000000
000000010000000000000000001000000000000110000000000000
000000010000000000000000000001001110001001000010000001

.ramb_tile 19 5
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000011111000000010101101111111001010100000000
000000000000100011000011100000101111111001010000100000
001000001110000000000111110001111011000100000000000000
100000000000000000000111100000111101000100000000000000
000000000000001001100000000011000000000110000000000000
000001000000001111000010100101101001000000000000000000
000001000000000101000110010101111000100000010000000000
000010100000000000100110001101111010010000010000000000
000000110001011001100110000000011110111100110000000010
000001010000000001000000000000001000111100110010000000
000000010000100000000010001111001110100001010000000000
000000010001010000000011111001011100101001010000000000
000001110000010101100011100000011111001000000000000000
000010010000001111000000000011011010000100000000000000
000000010000000000000011110000011100111100010100000000
000000010001011001000111100001011110111100100001100000

.logic_tile 21 5
000000000000001000000111110001111101100000110000000001
000000000000000011000010000000101111100000110000000000
000000000000101000000011100011101101010110100000000000
000000000001001001000000001101011010000110100000000000
000000001000000111000111100111100000010000100000000000
000010000010000000000010100101101000000000000000000000
000000000001011000000010100111001001100000000000000000
000000000000100001000000001001111001000000000000000000
000000011111000000000110011011001110000000010000000000
000000010000000000000110101101111011001001010000000000
000000010000001001100000000000001001001100000000000000
000000010000100101010000000000011110001100000000000010
000000010000000000000010111000000001001001000000000000
000000010100000000000110010001001011000110000000000000
000010110000000000000110011101001110010100000000000000
000000010000000111000010001111010000000000000000000000

.logic_tile 22 5
000000000000000000000110001111000000111111110000000000
000000000000000000000010011001000000101001010000000001
001000000000100000000110011000011111000000100000000000
100000000001000111000010100101011001000000010001000000
010010100000000111100000010011101001001110100000100000
010000000000000000100011111111111001110010100000000000
000000000000000101000010110101000000000110000110100000
000000000000000101000010001111001001000000000001100111
001000010000000111100011111011111011000000000000000000
000000011010000000100111000011111011010000000000000000
000000010000001000000010001011001110001011000000000000
000000010000000111000000001101101011001001000000000000
000000010000001111100011101011001001001110100000000000
000000010000000111100110000101111001110001010000000000
010000010000100000000110000000011000110000010000000000
000000010001010000000100001001001100110000100000000000

.logic_tile 23 5
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110001000000000000000000000000110000110000001000
000100010100100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000010000000000000000000000110000110000001000
000001010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000111000000010110100000000000
000000000110000000000000000000000000010110100000000000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000001000000000010110100000100000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000011000000001000000110110000000000001111000000000000
000000000000000101000010100000001100001111000000000010
000000000000000101010000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000010000000100000000010100000001100000011110000000000
000000000000000101000000000000010000000011110000000010
000000000000000101100000000000001110000011110000000000
000000000000000000000010100000010000000011110000000000

.logic_tile 2 6
000000000000000000000000001111001000010100001100000000
000000000000000000000000000011000000000001010001010000
001000000000001001100000001000001000000100101100000000
100000000000000001000000000111001100001000010000000100
000000000000000000000110011101001000010100001100000000
000000000000010000000010000011100000000001010010000000
000000000000000000000000011101001000010100001100000000
000000000000000000000010000111100000000001010010000000
000000000001010001100000001000001001000100101100000001
000000000000000000000000000011001000001000010010000000
000000000000000000000110001000001001000100101100000000
000000000100000001000000000111001000001000010010000000
000000000000001000000000001101101000010100001110000000
000000000000000001000000000011100000000001010000000000
110000000000000000000000001000001001000100101100000001
100000000000000001000000000111001101001000010000000000

.logic_tile 3 6
000001000000000000000000000101000001000000001000000000
000010100000000000000000000000001001000000000000010000
000000000000000101100110100101000001000000001000000000
000000000000000000000011110000001110000000000000000000
000001000100001101100110110101000001000000001000000000
000000000000010101000010100000101100000000000000000000
000000000000001000000011110101000001000000001000000000
000000000000000101000010100000101111000000000000000000
000000000000000000000000000101100001000000001000000000
000010000000000111000000000000001101000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000111000011010000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000010000000000000000101110000000000000000000
000010000001001111000000000101100001000000001000000000
000001000000101011000011100000101001000000000000000000

.logic_tile 4 6
000000000000001111100010011101111010100000000000000000
000000000000001111100111000101101011000100000000000000
000000000000101111100010110111001100110011000000000000
000000000100010001000010001111011010000000000000000000
000011000000001111000010011011101110101011010000000000
000000001100000111000110001011001000001011100000000000
000000000000000101000110010111111001100000000000000000
000000000000000101100111111101111001000000000000000000
000000000000001001100111001001111100100010000000000000
000000000001000111000111100111011100001000100000000000
000000000001001111000010011001111100100000000000000000
000000000000101011100011010111001100000000010000000000
000100000000000001000111110011011111100010000000000000
000000000000000001000111101001111011001000100000000000
000010000000000001000110000111001010100010000000000000
000000001100001111000011111001101000001000100000000000

.logic_tile 5 6
000000000000100000000000010101101110110010100000000000
000000000000010000000011110000001001110010100000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000101101000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 6 6
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000001010110000000000000010
000000000000001111000010110000001101110000000001000000
000000000001000000000110010001100001100000010000000000
000000001110100000000110010000101100100000010000000000
000000000000001000000110011011000000101001010010000000
000000000110001001000110011111100000000000000000100100
000000000000000101000011110011111110001011110000000000
000000000000000000100010010000111101001011110000000000
000001000000000101100110110000001110110000000010000001
000010000000000101000010100000011100110000000000000000
000000000000000001000000011001001010000001000000000010
000000000000000000000010101111111110000001010000000000
000000000000001000000000001101011010110000010000000000
000000000000000001000010100101111000110000110000000000
000000000000010000000110100001011011001110000000000000
000010100000100000000011110011111001001111000000000000

.logic_tile 8 6
000000000000000001100110010001011000000000000000000000
000000000000000101000110011101001000101001000000000000
000000000000000101000110010000001101000011000010000010
000000000000000000100011100000011011000011000010100000
000000000000000000000110101001011100100000000000000000
000000000000000000000010111111111110000000000000000001
000000000000001111000110010001011111101011110010100010
000000001110001111100010010111101110010001110000000000
000001000000101000000110100001111110000000000000000010
000010000101010101000010001111111101000001000001000100
000000001001000001010010101111011010101000000000000000
000000000000100001000000001111111011111001010000000000
000000000001011101000110001111001101101111010000000010
000000000000000101000000000101011100101110000011000100
000010001010001101100010011001101101111010100000000010
000000000111010101000010000011101010111001010001000010

.logic_tile 9 6
000000000000000101100011110011100000010110100000100000
000000000001000000100010101011100000000000000001000110
001000000001001111100011100000011000110010100000000000
100000000000101001100100001001001010110001010000100000
110000000000000111100110100001011101010100000000000000
110000000000000001000000000011001000011000000000000000
000000000000001101000000011111011001000010000000000000
000000000000001001000011011001001110010110000000000000
000001000000000001100000010001111011010010100000000000
000010000000000001100011110111001111100000000000000000
000010100001000001000111000011100000000000000100000000
000010001010100111100100000000000000000001000000000000
000000000110001001000110100011001110001001010000000000
000010000000001001100000001001001011101001010000000000
000010000001000000000010001101011011000010100000000100
000000000100101001000000001011001011000110000000000000

.logic_tile 10 6
000000001000000111000111100101111010000010000000000000
000010100000100000100111101111101101101001000000000000
000000000000000000000000001001001110000011010000000000
000000000000000101000000000101111000000001000001000000
000010000000000111100111111111101011000000010000000000
000000000000000000100011110001011111100000110000000000
000000000000010000000111100001101010100000000000000000
000010100000000101000110001011011110000000000000000000
000010100000000000000111110011101001000010000000000000
000000000001000000000111011111111000100001010000000000
000000000000000000000111000111011011000001000000000000
000000000000000000000000001111111010100001010000000000
000001000000001000000010001111111010010000000000000000
000000000000011011000110011111101010100001010000000000
000000000100010000000010000101111000001110100000000000
000000000000000111000111110000101111001110100000000000

.logic_tile 11 6
000000000001010011100000001111111100001110000000000000
000000000000100000000000001011001111001000000010000000
000011000000001111100000011001101111010000000000000000
000000000000000111000011011011101110101001000000000000
000000000001000000000000000001111111001110100000000000
000000000000100000000000000000001110001110100000000000
000001000000000000000000011111011111000000010000000000
000010000000000000000011010001101110001001010010000000
000000100000011101100000000101111110010000100000000000
000000000000100101000000000111101111100000100001000000
000000000000000101100011100111011101000010000000000000
000000000000100011000010000011101110010010100000000000
000000000001010101000011101111101111001000000000000100
000001000000001001000000000001001111011100000000000000
000001000000001101000010000000001101000100000000000001
000010000000101001000010000001001111001000000000000000

.logic_tile 12 6
000000000000001000000111100111111000000010000000000000
000000000000001011000010111101011101000000000000000000
001000000000000000000010000001011110010100100000000000
100000000000000000000100001001101100111110110000000100
110000000000001000000111101111101111010110110000000000
110000001010000111000000001011001010010001110000000000
000001000000001111000000001000000000000000000100000000
000010000000000011000010110101000000000010000010000000
000000000000001101100110100111111110010110110000000000
000000000000000101000010000111101000100010110000000000
000000000010001000000000011101001100010100100000000100
000000000000000101000011001101101010111101110000000000
000000000000001001000010010111001101010100100000000010
000000000010000111100111001101111100111110110000000000
110000000000001101100111110111100000000000000100000000
000000000000000011000011000000100000000001000000000000

.logic_tile 13 6
000000000000000111000000000000000001010000100000000000
000000000000000000000010010101001101100000010000000000
000000000000001101000111000000011101001100000000000000
000000001100000111000000000000011000001100000000000000
000010101101001001100000010001111111000100000000000000
000000000000000011100010101111111101001001000000000000
000000001100001000000111001011111011010100100000000000
000000000000000101000010100111111010000000000000000000
000000000000000000000000001000011010000001010000000000
000000000000000000000000001011010000000010100000000000
000000001000000011100000000011111010000100000000000000
000000000000000000100010101101111000000110000000000000
000000000000000000000111001101011100000111010000000000
000000000000000001000000000001001001101011010000000000
000000000000001000000000010011100000010110100000000000
000000000000001011000010000111100000000000000000000000

.logic_tile 14 6
000000000101000000000010101011111001000100000000000000
000000000000000000000010101111111001101001010001000000
001000000000101011100010101111011100011101100010000000
100000000001010011100110100111101101101101010000000101
010001000000000000000111100000011011000011000000000000
110000100001010000000111100000011000000011000000000000
000000000000000101000111101000000000001001000000000000
000000000000000101100010111101001001000110000000000000
000000000000010000000111101111011001000100000000000000
000001000000000000000010001111011010101001010000000000
000010001000001000000011100000001100000100000100000000
000001000000000001000100000000010000000000000000000000
000000000000000000000110001101101010010100100000000000
000000001000000001000000001101111001000000000000000000
000000000000000111000010101111111111111011110000000000
000000000000001001100000000001011010010010100000000000

.logic_tile 15 6
000000000000000000000000001000000000000000000100100000
000000000000000000000011100011000000000010000001000000
001000000100001000000010100111000001000110000000000000
100000000000000111000111010000001111000110000000000000
010000000100000000000111000000011111001100000000000000
010010000000000000000110000000011110001100000000000000
000000000000000000000000001000000001000110000000000001
000000000000000000000010010111001111001001000000000000
000000000010000000000000000000000001000000100110000001
000000000010000000000000000000001001000000000010000000
000000000000000001000000000000000001000110000000000000
000000000000001011100000001101001111001001000000000000
000000000000000001000000001001111100010110110000000000
000000001000000000000000000001101011101010110000000000
110000000001010101000000001000000000000000000100000001
100000100000001111000010111101000000000010000000000011

.logic_tile 16 6
000000000000000000000010110000000000000000100110000001
000000000011010000000011110000001101000000000011000000
001001001110001101100000010011111011101110010000000000
100010100000000001000011101101101100011110100000000000
110000000001010111100010101011111011101001010010000000
110000000000000101100111110001001011010110000001000100
000000000000100101000011101111101011101001010001000010
000000000101001101000010100011011000101001000000000100
000010000000000000000000001001011100100010110000000000
000000000000000111000010000011111001111001110000000000
000000000110000011100010101011101100111110100000000000
000000000000001001100110110011101010110100010000000000
000000000000000000000011101000000000000000000100000000
000000001010100000000100001001000000000010000000000000
110000000000100001100000001011101011111111000000000000
100000000001010000000000001101101100110110000000000000

.logic_tile 17 6
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000010000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000001000001010000100000000000
000010000000100000000000000000101001010000100000000000
000000000000000000000011000011100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000001010000000000000001000001100000010000000100
000000000000100000000000000001101001000000000000100010

.logic_tile 18 6
000000000001011001100000011111001010001001010110000000
000000000100100001000011111101011011000100000000000000
001000000000001001100010110001111110111001010100000000
100000000000000001000110000000011000111001010011000001
000000101100010000000110010011001101001101010000000000
000000000000100000000011101001101110001100000000000000
000000000000000000000010110000001111000000110000000000
000000000000000000000010000000011001000000110000000000
000000000000000111000011101011100000100000010000000000
000000000100000000100100001101001001000000000000000000
000001001100000111000000001101111000101001000100000100
000010000000100000100000000001111011100000000000100000
000000000000001000000010100101101011100000010100000000
000000000000000001000100000001111011010000010000000100
000000000110000111100110000101100000000000000000000000
000000000000000000100000001101100000101001010000000000

.ramt_tile 19 6
000000000011010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000010000000000111000111100011101001010010100100000000
000001000000001111000100000111011100101001010000000000
001000001110001101000010111011001011000000000010100001
100000000000001011000011000101011000001000000001100111
000000000000000000000110000111111110000001010000000000
000000001110000101000010000001010000101001010000000000
000001000010100101000000001101111110000110100110000000
000000000000000001100000001001001010000010100000100010
000000000000001000000110100001111010000010100000000001
000000000000000001000000000000000000000010100000000000
000000000000000001000010110101000001001001000000000100
000000000001011001000010000000101101001001000001000000
000000000000000001100111100001001011100000000000000000
000000000000000000000010001111011001100000010000000000
010000000000000001100000000011101110010110100000000000
010000000001001111000010001011111111010110000000000000

.logic_tile 21 6
000010000000000000000010111101101010010110000000000000
000000000000000101000010100001111011101001010000000000
001000000000001000000110100001101110111110100100000000
100000000000000011000000000101001111101110000001000011
110000001100000011100110011101100000010110100000000000
110000000000001101000111000011001010000110000000000000
000000000001001111000000010001001100010101010110000000
000000000000100001000011011011100000010110100001000000
000000000000001101100110000111011110100000010000000000
000000000000000001000000001101001110101000000000000000
000000000000001001100000001011011110000001010110000000
000000000000000101000000000011010000010111110001000100
000000000000001001100011110001000000000000000010000010
000000000000001101000110000001100000010110100000100000
000000000000001000000110000000011011010000110000000000
000000000000000101000000000011001001100000110000000000

.logic_tile 22 6
000000000000000000000010111111111000010111000000000000
000000001010000000000011100001111110001011000000000000
001000000000001000000111001111001010110010110100000001
100000000000000001000100000011101100110001010000000100
010000000001000111100010110000000000000000000000000000
010000000000100000100011000000000000000000000000000000
000000000000001000000011110000011010000000110000000000
000000000000000001000010000000011001000000110000000000
000000100000000001100000000101111010101011010110000100
000001000000000000000000001111011010100011010000000100
000000000000000001100110000101001110010001110000000000
000000000010000000000000001101101110111001110000000000
000000001110001001000110001001111100010111110000000000
000000000000000001000010000111111111010001110000000000
000000000000100001000000010000000000010000100000000000
000000000000000000000011001001001111100000010000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000001101000000000000011100000000000001000000000
000000000000101011000000000000101100000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000100001001000000000000011000000000000001000000000
000001000000100011000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000011000000000000101111000000000000000000
000010100000000001000000000101100001000000001000000000
000000000000001001000000000000001110000000000000000000
000000000000000000000010110111100000000000001000000000
000000000000000001000011010000101110000000000000000000
000010000001000001000010000111100001000000001000000000
000000000000100001100110000000001100000000000000000000
000000000000001001000010000011100000000000001000000000
000000000000000111100111110000101010000000000000000000

.logic_tile 2 7
000000000000000000000000010101001000010100001100000000
000000000000000000000010000101000000000001010010010000
001000001100001000000000001111001000010100001100000000
100000000000000001000000000011000000000001010010000000
000000000000001001000000000000001000000100101111000000
000000000000000001000000000101001001001000010000000001
000000000000000000000000001111001000010100001110000000
000000000000000000000000000011100000000001010010000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000000101001000001000010000000101
000000000000000001000000001111101000010100001100000000
000000000000000000000000000011000000000001010000000001
000000000000000001100110000111101000010100001110000000
000000000000000000000000000101100000000001010000000000
110000100000000001100110010111101001000101000110000000
100001000000000000000010000000101100000101000000000000

.logic_tile 3 7
000001000000001111100000010001100000000000001000000000
000000000000000101000010100000101000000000000000010000
000000000000001101000010110101000001000000001000000000
000000000000000101100110100000001011000000000000000000
000000000000000101100110100101100000000000001000000000
000000001010001111000000000000001001000000000000000000
000100000000001101100110100101000001000000001000000000
000100000000000011000011100000101000000000000000000000
000000000000100000000011000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000000000000000000000101100000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000000000000000000111000001000000001000000000
000010001010000000000010010000101001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 4 7
000000000000000001000000001000001100000111000000000000
000000000001011001100011111011001110001011000010000000
000000000000000000000011101111011101010110100000000000
000000000000000011000100001001001010010010100000000000
000000000010000000000000011011111101001011110000000000
000000001100001011000011100101011000010111110000000000
000110000000001111000010101111001100100010110000000000
000001000000000111100100001111111010010110110000000000
000011100000000101000110010001011110100010000000000000
000000000000001111000011001001001100000100010000000010
000000000000000011100010000001000000110000110000000000
000000000000001011100010101111001101000000000000000000
000000000000001101100111001101001110101010100000000000
000000000000001011000011111101100000101001010000000000
000000000000001000000000000000000000010110100000000001
000000000000000011000011111111000000101001010000000000

.logic_tile 5 7
000000000000000101100110001001111111010110100100000011
000000000000000101000011101101001110111111100010000001
001010000001010111100111000001101001101000000000000000
100000000000101101000110111111111111001000000000000000
000011100001010111100000010111100000101001010000000000
000001000100101101000010001011001000001001000000000000
000000000000010001100011110001101111101000010000000000
000000000000100000000111110011111100101000000000000000
000001000001010001000111011001001010111110100100000000
000000000000100000000011100111011000111111100001000001
000000000001010111000000000000001011010000000000000000
000000000000100000100000001011001001100000000000000000
000000000001010101000011100101001001111111110101000100
000000000000000000100011110111011010111101110010000100
000000000001010101000000011111111001001111110110000000
000000001110101101100011010111001011000111110001000100

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000001100100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000010000000000000000000000000000000

.logic_tile 7 7
000000000000000001100010101101100000000000000000000000
000000001010000000100010100111101011000110000001000000
000010100111010000000000000101011101000010100000000000
000001001100011101000000001011111111000011100000000000
000001001010000101000110000101100000010000100000000000
000000100000000000000100000000101001010000100000000000
000000100000011101000000010000000000100000010000000000
000001000100111111100010011001001000010000100001000101
000000000000000101100110101001001001111111100000000000
000000000000000000000000000101011110010111100001000000
000000000001010101100000000000000001100000010000000100
000000001100000000000010000001001100010000100000000001
000001000000000000000000000000011010000010100000000110
000010001000000000000000001101010000000001010010000000
000000001000010101000000011101011000010100000000000000
000000000000000000000010100101001100000100000000000100

.logic_tile 8 7
000000000000000000000010100001101001000000010010000010
000000000001010000000000000000111001000000010001000100
001010100000010000000010100101011100101000000000000000
100001001100000000000010100000010000101000000000000000
110000001000000101000000001000000000010000100000000000
110001000000000000000000001111001110100000010000000100
000000000000010101000010110001111011000000010000000010
000000001010100000100010100000101001000000010010000000
000000000000001000000000001101101110000110000000000000
000000000000000001000000000101111100000110100000000000
000010000100010000000000010101111000101000000010000000
000000000000000000000010001001110000000000000000000100
000000000000000101100111011000000001010000100000100000
000010100000000000000110001001001011100000010001000000
110000101001000000000110110000000001000000100110100000
100001000001100000000011100000001111000000000000000000

.logic_tile 9 7
000000000000001001100011111011101001010000110000000000
000001000010001001000111111101011000000000010000000000
001000000000110001100010100001011001111110110000000000
100001000000001001100011110101111010010100100011000101
010000000000000001000010000011001110001011100100000010
110000000000000101100100000000101010001011100000000100
000000001001111111100111100000001111100011010010000000
000000000000111001000010100111001100010011100000000000
000010100000001001000010001001001100010110100100000100
000001000000001001000000000101010000010101010000100000
000000000100010111100000000000000000000110000000000000
000000001010000000000000000011001101001001000000000000
000001000000001111100110100001111010000000000000000000
000010001000000101000000001101111100000010000000000000
000010000000000000000000000001001111101011110010000001
000100001100000000000000000101011000010001110001100000

.logic_tile 10 7
000000000000000000000111000000001010000011000000000000
000000000110000101000110010000011010000011000000000000
001001000000011000000010100001001101101000110000000000
100000000000001011000010100000011001101000110001000100
010000000000000001100010100011101000000010100000000000
110010000000100001100010100000010000000010100000000000
000000000000000000000010010101100000000000000100000000
000010100000000000000111000000100000000001000000000000
000001000001010001100000001101011011100000000000000000
000000000010000000000010011111011000000000000000000000
000000000000000101100000000001101000000010100000000100
000000001010000000110000000000110000000010100000000000
000001000011000101000000000000011110000100000100000000
000010000010100000000000000000000000000000000000000010
000000000000010000000110000000001110000001010000000000
000010000000100001000000000011000000000010100000000010

.logic_tile 11 7
000000000000000000000111100000000000000000100100000000
000000000000000000000100000000001110000000000001000000
001000000101011101000000001101111110101111010010100000
100000000000001011000000000011011011011101000001100000
110010101000000011100000010000000001000000100100000000
110001000000010000000010000000001000000000000000000000
000000000000000101000010100000001101110001010010000000
000000000110000000000010011011011000110010100001100000
000000001110000000000110111000000000000000000110000000
000000000000000000000011010111000000000010000000000000
000000000010000111000000010000000000000000100100000000
000000000000000000000011000000001110000000000001000000
000010100000000101100110001000001000101000000010000000
000000000001010101000100001101010000010100000000000100
000010100000000101100110100011101011000001000010000000
000000001010000000000000000111101011101001000000000000

.logic_tile 12 7
000000000000000111100010110000011011110000000000000001
000000000000000000100111110000011111110000000000100000
001000000100000000000000011011101100100010010000000001
100010001100000000000011111111111010100001010010000000
010010100001001000000111100011000000000000000100000000
110001001000000111000100000000000000000001000000000000
000000000000000000000011110001101000010110100000000000
000000000000010000000110100111110000101010100000000000
000000000110001111100000010000000001000000100110000000
000000000000000101000010100000001011000000000000000000
000000000001010000000011100111101100100010010000000101
000000000000000000000010111001001010010010100001000000
000000000000000000000000000001000000000000000100000000
000000001000100101000000000000000000000001000000000000
110000100001010101100010011001011000001001000000000000
000001001100100000000010101011111110000010100000000000

.logic_tile 13 7
000001000000000001000110010111101001010100100000000000
000010001010000000000010111101111101000000000000000000
001000000000000000000000010000000001010000100000000000
100000000000000000000010011101001111100000010000000000
110001000001000111000010011111101100000100000000000000
100010100000100000100111011011111101000110000000000000
000001000000000000000111001101101111001011100000000000
000010100000000111000011101101101010101011010000000000
000000000000010001100110111001001101010100100000000110
000000000000000000000011000111001001111101110001000000
000010000000000000000000010101000001010000100000000000
000000001000000000000010110000001111010000100000000000
000000000000000111000000001111100000000000000000000000
000000100000000000100000001111100000101001010000000000
000000000000100101000110010001000000000000000100000000
000000000000000000100010100000100000000001000000000000

.logic_tile 14 7
000010000000000000000111100101001100101000010010000000
000001000000000000000010110101101001010110100000000100
001000000000000011100111010111111100010001110000000000
100000000001000000100011000011001101101011110011000000
110010000000000111100111010111100000010110100000000000
010001001110010000000110001101100000000000000000000000
000000000000000000000111001111111000010110000000000000
000000000000000000000100000011111111111111000000000000
000000001111101011100110100000000000000000000110000000
000000000001011111000011000011000000000010001000000000
000000000001010011100000000101111110101000000000000000
000000000000100111100000000000110000101000000000000000
000000000010000101000010100001101000000000000010000000
000000000000000000000010100111011111100000000000000110
110000000000000101100010111001100000000110000000000000
100000000000000000000010001001101111101001010000000000

.logic_tile 15 7
000000000000000111000010111101011000010110110000000000
000000000000000001100111111011111001100010110000000000
001000001100000101000010110000000001000000100100000000
100000000000000000100110100000001100000000000000000000
110000000000001101000000001011011110101011010010000000
100000000000000001100010110011011000011011100000000000
000000000000000111100010100001111011000100000000000000
000000000000000000100010110101101110000110000000000000
000000000000001101100000001001111011000010100000000000
000000000000000111000000000101011011100001010000100000
000001100001011001100000000111011000010100000000000000
000011100000001011100011100000010000010100000000000000
000000000000000001100111100001001110000000000000000000
000000001000000000000011100101111111100000000000100000
000000000000000000000000010101001100000000000000000000
000000000000000001000010001001001000010000000011100010

.logic_tile 16 7
000000000000100000000110100011111111010110110000000000
000000000001000101000100001011101111010001110000000000
001000000100001000000000000000000000000000100100000000
100000000110001111000010100000001110000000000000000000
110001000000001000000000000000001000000100000100000000
100010000000000001000000000000010000000000000001000000
000000000000100000000000001001101101000011010000000000
000000000000000000000000000011101111000011000000000000
000000000000101000000000000011101010000010100000000000
000000000001010111000010110011001000100001010000000000
000000000000101101000010100000011000000100000100000000
000000000011000011100100000000000000000000000000000000
000000000000001000000000001111011101001111110000000000
000000000000000101000010111111111100000110100000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000110000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000001110000100000100000000
000000100000000000000010000000010000000000000000000000
001000000000000111100110010000000000000000000000000000
100000000000000000100011010000000000000000000000000000
010000001100000101000111010111111101111011110000000000
110000000001010000100011111011001101111111110000000010
000000000000011000000000000011101010000001010000000000
000000000000000001000000000000100000000001010010000000
000000000000001101100000001001100000100000010000000000
000000000000001001000010000011001100000000000000000000
000000000001101101100000011111011000010111100000000000
000000000001010101000010101111011110001011100010000000
000000000000000101100000001001101011001001000000000001
000000000000001011000011110111111001101001000000000000
000000000000001111000111111001011110000110100000000000
000000000011011101000110010101111100000000000000000000

.logic_tile 18 7
000000100000001001100000001011011011000001010000000000
000000001000001011000010101011001000000000100000000000
001000000000010000000010110101101101101000010110000001
100000000000101101000011110001111001111000100000000011
000000000000000101000110011101101010000000000000000000
000000000000000101100011101001011110000100000000000000
000000000000000101000010100111111000101000010100000000
000000000000000001000100000001111101000000010000100000
000000000000001101000110010111111000101001000110000001
000010100000001011100010001001011100101110000010000000
000000000000000000000010010101011010000000000000000000
000000000000000000000010000101000000000001010000000001
000000000001011111100000000000001111111100010100000000
000000001000100001000011110001001010111100100000000000
000000000000101111000010000101011111001111000000000000
000000000001000001000000001111101101001110000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000010100000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 7
000000000000001001100110001101100001000000000000000000
000000000000000001100000001001001110100000010000000000
001000000000000011100111111001001100111001110100000000
100000000100000000100111001101001001111101110001000001
000000000000001111100000001001001010010110100000000000
000000000000000011000000000011000000000001010000000000
000000000001001001000010011001101111010100000000000000
000001001010001011100011101001101000010000000000000000
000000000000001000000000001011101111101000010000000000
000000000000000111000000001101011010000100000000000000
000000000100001101100000000101000001100000010010000100
000000000000000001000000000000001001100000010000000100
000001000000000001100000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000001000000000001100000000000000000000000000100000000
000000100000000000000000000111000000000010000000000000

.logic_tile 21 7
000010101011100001100010110001001011000111000000000000
000001000001110000000010100000101001000111000000000000
001000100000000101000010111011111010111000000000000000
100000000000000000000110000011101001010000000000000000
110001000001011101000110000111001100110011110101100001
110010000000001011000010000111111011100001010011000000
000001000000001111000110100011101010100000010000000000
000000101000000001000010111101101111010100000000000000
000000001110000000000110100001001000000110100000000000
000000000000000000000010000000011101000110100000000000
000000000000001001100000001111001001110110110100100000
000000000000001001000010000101011100100010110001100100
000000000000000011100011011101011000100000010000000000
000000000000010000100010001011101010101000000000000000
000000000000000000000000001101111101100010110000000000
000000001000010000000000001101101001111111110000000000

.logic_tile 22 7
000000000000001101000011111001011100100001010000000000
000000001011000011000011110001011010010000000000000000
001000000000000000000111010101001100000011100000000000
100000000010000111000010000000101000000011100000000000
010000000000000111100011111101000001001001000000000000
010000000000000000100010101001101011010110100000000000
000000100000000101100111101001011010010000100000000000
000000000000000000000000000011011100000000100000000000
000010000001001001100000001001111101101000010000000000
000001000000100001000000000111111010000000010000000000
000000000001010001100010001001011110101110000100000000
000000000000100000100000000111001111011110100001000110
000000000000000000000000010011101001000110000000000000
000000000000000000000010000001011111000001000000000000
000000000000001001100110001001111111101000000000000000
000000000000000001000000001011001100100000010000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000010000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000001001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000001000000000000000000000011100000000000001000000000
000000000000100000000011100000001001000000000000010000
000000000000000000000000000011100001000000001000000000
000000001110000000000000000000001101000000000000000000
000000100001011000000000010111000000000000001000000000
000001000000001111000011100000101110000000000000000000
000000000001011000000000010111000000000000001000000000
000000000000100111000011100000101011000000000000000000
000010100000000000000000010101000001000000001000000000
000000000000100000000011110000001110000000000000000000
000000000000001001000010010111100001000000001000000000
000000001110000101100110100000101010000000000000000000
000000000001010001000010010101100000000000001000000000
000000000000000000100110100000101101000000000000000000
000000000001010001000010010011100001000000001000000000
000000000000100000100111100000101111000000000000000000

.logic_tile 2 8
000000000000000000000011100001001111100110000010000000
000000000000000000000011100101111111011000100000000000
001000000000001000000011111011011011110011000010000000
100000000000000011000011010101111011000000000000000000
000010100000000011100010000000011000000011110000000000
000000001010000000100000000000010000000011110000000010
000001000000000000000110000001111000101010000010000000
000000101110000111000011101001101111001010100000000000
000000000010000000000000010000000000010110100000000000
000001000000000000000011011111000000101001010000000010
000000001110000000000000000001001011100010000000000000
000000000000000000000000000111111111000100010000000000
000000000001001000000010000000001000000011110000000000
000000000000001011000010000000010000000011110000000010
110010100000000000000011110000011011000000110100000001
100001000000000111000011000000011110000000110000000000

.logic_tile 3 8
000000000000000111000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010010
000000000000001111100000000111000000010110100000100000
000000000000000111100000000000100000010110100001000000
000000000000001000000000000101000000010110100000100000
000000000000001111000010110000000000010110100001000000
000000000000000000000000000001100000010110100000100000
000000000000000000000000000000000000010110100001000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100001000010
000010100000000000000010000000000001001111000000000000
000001000000000000000000000000001101001111000000000100
000000000001010000000111000000001010000011110000000000
000000001010000000000100000000010000000011110000100000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000010000000

.logic_tile 4 8
000010000000010000000011100101101001110010100000000000
000000000000000000000010100000111010110010100000000000
001000000000001101000011100101011001101001010000000000
100000000110000001100110100111001101010110110000000000
000000000000000101000000001001101101001111000000000000
000000000000010000100010000001001001000111000000000000
000010000000000001000000011000000001100000010000000000
000001001110000000100010011011001000010000100000000000
000000000000100101000110011111100000101001010000000000
000000000000000000100010101011100000000000000000000000
000000000000000000000010101111000000101001010000000000
000000000000000000000110100001000000000000000000000000
000000000000011101000000011001101100101111110100000100
000000000000000001100010001111111001011111100011000000
000000000000000000000010110000001100110001110100000011
000000000000000000000010101101011111110010110010000000

.logic_tile 5 8
000001000001010111000000001001001011000000000000000000
000010000000000000100000001101001010100000000000000000
000000000100110111100000000101011010101000000000000000
000000001101111111000011110000110000101000000000000000
000011000000000101000111101011011010000010000000000000
000010000000001101000100000001101101001001000000000000
000000000000001111100011101111011101000110100000000000
000000000100001111000100001011001000000000000000000000
000001000001000001000110000111001010000010100000000000
000000001000100000100010000101100000101001010000000000
000000000000100111000110000111111100101000000000000000
000000001100011001100011110000010000101000000000000000
000000000010000001100000001000011010101000000010000110
000000000000000000000010001001000000010100000010000000
000000000000000011100000001101100000101001010000000000
000000000000000000100000000011101100100000010000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000010000000000000000000000000000
000010100111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000001101111100010110111111100000000010000000001
000000000000101001000010010001101101000000000000000000
000001100000000101000011100011101011000000110000000000
000011001000000000000000000101001001010000110000000000
000000000110001101000000000000011100011110100000000000
000001001100001001000010100001001001101101010000000000
000000000000110001000011100001011100010000110000000000
000000001110100111100100001101001101000000010000100000
000000000000000000000010111001000001010110100000000000
000000001110001111000010101111101010100000010000000000
000000100001000101100111000011000001110110110010000000
000010100110000101000100000001001101010000100001000000
000000000000000000000010100101111001001101000010000000
000000000000000000000000001111001110001100000000000000
000000000000000001000110001101101111010000000000000000
000000000000000000100010100001111010010110100000000000

.logic_tile 8 8
000000001011010000000010100011101000010000000010000000
000000000000000101000100001111011000110000000000000000
000000000001010101000110011001011111000000010000000000
000010001000100101000111001101001001000000000000100000
000000001011011001100000000001100000000110000000000000
000000000000001001100000000000101010000110000001000000
000001000000000111100000000111100001000000000000000000
000010000100001101000010111001001000010000100000000000
000000000000000000000000001101111000001000000000000000
000000000000000001000000000001101111001001000000000000
000000000001010001000000001101101100000101010000000001
000010000000000000000000000111001010001001010001100001
000010000000000000000011001101111011100000000000000000
000000000000000000000000001001011110010100000000000000
000001000110001001100000000001011110100000000000000000
000000101010000011000000000000001001100000000010000000

.logic_tile 9 8
000000001100000101000000000001111101001111110000000000
000001000000000000000000001111001101001011110000000000
000000100001011101100010111011111100011100000000000000
000000000000000101000010100011011000010100000010000000
000000000000000001000000000101111101101100000000000000
000000000000000000000011110000011010101100000000000000
000000000001011101000110101111111010010110000000000000
000000000101011001000010101001011110101001010000000000
000001000000001101100010101101111011000000000000000000
000010000110001001000100001001101000000001000000000000
000000100000001001100111100101001101100000000000000000
000001000000001001100010111011001110000000000000000000
000000001000001001100010101101001100000000000000000000
000000000000000001100100001111101110000010000000000000
000110100000001001100111101111011101010110100000000000
000100000000001101000010111111001100000100000000000000

.logic_tile 10 8
000000000001100101000000001000000000000000000110000000
000000000000100000100011110001000000000010000011100101
001010100000100000000011100001100000000000000000000000
100000000001000101000000001101000000010110100000000000
010000000000000001100000000000001101111100110100000000
010000000000000000100010100000001110111100110000000100
000010000000100000000000000000000000111001110100000000
000010101110000000000000000011001011110110110000000100
000000000001000101000000001000011000000000010110000001
000010100001110000100000001011011110000000100000000100
000010000001000111000000010101001111010011100101000000
000000000000100000000010110000001100010011100010000000
000000000000100101100000000001001100111101010100000100
000000001110010000000000000000000000111101010000000000
000010000000000001100000000001011000101001000000000000
000000000000000000100000000000101000101001000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001001000001011000000000001111011000101011110000000000
100000000110000011000011101111111110001001000000000001
010001000000100000000111100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000111111001101100100000000000
000000000000000000000000000011001111011100100000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000100010000000000010000000000000000000000000000
000000000110000000000011000000000000000000000000000000
000000100000001000000110000000000001000000100100000000
000000001110000101000000000000001111000000000000000000
110000000011010011100111000000000000000000000000000000
000010000000000000000010000000000000000000000000000000

.logic_tile 12 8
000000000000001001000111101111111000101010000000000000
000010100000000011100000000001001110010110000000000110
001000000000001011100000000000011100000100000100100000
100000001010000101100000000000000000000000000000000000
110000000000000111000000000000000000000000000100000000
110000000010000000100000000011000000000010000000000010
000000000000000111000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000100000001000000111101001011110010110000000000000
000000000001000111000011101111111010111111000000000000
000000001010000000000000000000001100000100000100000000
000000000100001001000000000000010000000000000000000000
000000000000000101100010000001000000000000000000000000
000010100000000000000000000001000000010110100000000000
110010100001001000000111100101011011010110110000000000
000001000000100101000110001001001111100010110000000000

.logic_tile 13 8
000000000000000000000000001011001111100010110000000000
000000000000000000000011100011001011010000100001000000
001010000000001000000110101001011111000100000000000000
100000100000000101000010011001101011000110000000000000
110000000110000000000110010000000001000000100100000000
100000000000000000000010000000001010000000000000000000
000000000000000111000010111111111001000100000000000000
000000000110001101100110011101001110001001000000000000
000000000000100101110000000011111010010100000000000000
000000000010010000000000000000110000010100000000000000
000010000000000101100110001000000000001001000000000000
000000000000000001000000001101001011000110000000000000
000011100001001000000000000011111011110110000010000100
000010001000000101000000001101001100110000000000000100
000011100000000101100000000001100000000000000100000000
000010100110000001100000000000100000000001000000000000

.logic_tile 14 8
000000100000001101000110000101101100000001010000000000
000000000000001011100000000000110000000001010000000000
001000000000001000000110000001111011001101000000000000
100000000000000001000111111101011001000110000000000000
010001000000000000000111000111111101000110000000000000
110010000000000111000111100111111111010110000000000000
000010100000000000000010100011000000000000000110000000
000000000000000000000010100000000000000001000000000000
000000000000001000000011011000011100101000000000000000
000000100000001111000010101001010000010100000000000000
000000001010001000000110100011100001010000100000000000
000000000100000101000000000000001011010000100000000000
000000000000000111100000001001011000000000110000000000
000001000000000000000000001101011000000010110000000000
110000000000000101100110000111101100001011100000000000
100000000100000000000010000101011001010111100000000000

.logic_tile 15 8
000000000010010101000110000001000000001001000000000000
000000000000000000100000000000101010001001000010100000
001000000000000101000000000101001110001001010000000000
100000000010000000100000001111111010010110100001000000
110000000010000001100010110011011001100000000010100000
100000000000001101000110001101001101000000000001000110
000000000000000111100110001111001010010000110000000000
000000001000001001000000000001111000110000110000000000
000000000000000101000000001000000000000000000100000000
000000000000000111000000000101000000000010000000000000
000000000000000001000000011101001111100000000010000000
000000000110000000100011010011111000000000000000100010
000010100000000001000010000101101011001011100000000000
000001000000000000100111100011011011101011010000000000
000000000000100000000000001111001010100000000010000001
000000000001010000000000000001011100000000000001100010

.logic_tile 16 8
000000001110000111100000000000000000000000001000000000
000000000000000000100011100000001101000000000000001000
000000000000000111000010000011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000001000000001000000000
000000000100000111000000000000001001000000000000000000
000010101110000001000000010101100000000000001000000000
000001000000000111100011000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000

.logic_tile 17 8
000010100001010101000010100001011011101000010100000000
000010001010000000100010100011111001111100110000000010
001001000000000001100111110000000000010000100000000000
100000100000000000000111010111001000100000010000000000
010000100000000001100110010101011001100000000010000000
010000000000000000000011100000111011100000000000000000
000000000000100011100011110101011001000011100000100000
000000000000010000000110010000011011000011100000000000
000000001010001000000110100011001111010100100000000000
000000000001000001000100000000101010010100100000000100
000000000000000000000000001111001010111001110100000000
000000000000000000000000000001111111111011110000100000
000010000000000000000111000000000000000000000000000000
000001000000001111000110000000000000000000000000000000
110000100000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000101000101000010110000000001000000100100000000
000000000000100000100010000000001110000000000000000000
001000000000000101000000000101000001100000010000000000
100010100000000101100000000000101111100000010010000000
010000000000100101000110000111000001010000100000000000
010000000001010000000000000000101010010000100000000000
000000000000001011100111110000011000000010000000000000
000000000000000011000111111011001000000001000010000000
000000000000000000000010001101100000010110100010000000
000000000000000000000000001111100000000000000000000000
000000001101000111100000010111000000000000000100000000
000000000000000000000011000000100000000001000000000000
000000000010000000000011101001011010000010000000000000
000000000000000000000011111101101010000000000000000000
000000000000100111000111011000011101001001010000000001
000000000001000000000110000011011000000110100010000011

.ramt_tile 19 8
000001000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 8
000010001000000111100000000001101101110110100000000000
000001001110000000000010010000111011110110100000000001
001000000000000000000111100101001100000010100000000001
100000000001010000000100000101010000101001010000000101
010000000000000101000000010000000000000000100100100000
010000000000000001000011100000001111000000000000100000
000000000000000101000111100101100000010110100000000000
000000001000000000000000000000000000010110100000000000
000000000000000101100010000111001011000001110010000000
000000000000000000000011110000001111000001110000000000
000000000000001000000000010111000000000110000000000000
000000000000001011000011010011001000001111000000000000
000000000110000011100110001011001011011111100000000000
000000100000000111000000001101111101111101010000000001
110000000100000001000110000111100001101111010000000000
010000000000000000000000000000001001101111010000000100

.logic_tile 21 8
000000000000000000000111010000001000000001010000000000
000000000000000000000111101001010000000010100000000101
001000000000100000000000000000000000001001000000000000
100000000010000000000000000111001001000110000000000101
000000000000101011100000000101011100010000000000000000
000000000001010001000000000000011111010000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000001001001000000000000
000000000001010000000000000000001011001001000000000000
000000000001000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000100100000000
000000000000011111000100000000001010000000001000000000
010000001000100011100000010000011111110011110100000000
000000000000000000000010000000001111110011111000000000

.logic_tile 22 8
000000000000001001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010001000110000000000011100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000000010000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000001000000100000010000000000
000000000000010000000010010111001000110000110000000000
000000000000000111100000001001111011000010100000000000
000000000000000000000000001101001100000001000000000000
000000000000000111000000000111100000000000000000000000
000000000000000000100000000111001101100000010000000000
110000000000001111000000001000000000010110100110000111
110000001000001011000000000111000000101001010001000101

.logic_tile 23 8
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111111001100000000100000000
100000000001000000000011110001011010110100000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000110000000000000011100001000000001000000000
000000000000001111000000000000001000000000000000010000
000000000000001000000111100011000001000000001000000000
000000001110001111000000000000101111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000001101100000010011000001000000001000000000
000000000000101111000011110000001110000000000000000000
000000000000001001000110110111100000000000001000000000
000000000000001111100011100000101111000000000000000000
000000000100000000000000010111000000000000001000000000
000000000100001111000010100000001000000000000000000000
000000000001011001000010000011100001000000001000000000
000000000000100101100111110000001101000000000000000000

.logic_tile 2 9
000000000000000101000000000111011000100010000000000000
000000000000010000100011101001111100001000100000000000
000000000000001101000011100000000000010110100000000000
000000000000001011000110111011000000101001010000000010
000000000100000000000000000000000000010110100000000000
000000000010000000000011111111000000101001010000000010
000001000001110011100000001111111000100000000000000000
000010100001110000000000000001001000000100000000000001
000000000100001000000111000111000000010110100000000000
000000000000001011000011100000000000010110100000000010
000000001100000000000111000000001100000011110010000000
000000000000000000000100000000010000000011110000000010
000000000000001000000111011101001111100010000000000000
000000000000000101000110101001101010001000100000000001
000001000000000111000000001000000000010110100000000001
000010100000000000100000001011000000101001010000000000

.logic_tile 3 9
000000000001010000000110100000011110000100000100000000
000000000000010000000100000000000000000000000011000010
001001000000000000000011101101101110010100000000000000
100000101110000000000000001011011110000100000000000000
010001000000100111100011100000000001000000100100000000
110000000110000000100111110000001111000000000000000011
000000000000000111000000000000000000000000000110000000
000000000000000000000000001101000000000010000001000010
000000000000000000000110000000000000010110100010000000
000000000100000000000000000101000000101001010000100000
000000000000000000000010100000011101100011110000000100
000010000000000001000000001001001001010011110000000110
000000000000000000000010100000001100000011110000000000
000000000000000101000000000000010000000011110001100000
110000000000000000000010000000001111011100000000000000
100000000100001001000100000111011101101100000000000000

.logic_tile 4 9
000010100001000000000111100111011111000011010000000000
000000000000100000000110110000011101000011010000000000
001000000001010001100110010111111011100000010000000000
100000000000001101100110011101111100000000010000000000
000010000000001001100000001001011010111100110110000000
000000001010000001100011111111101001111110110010000001
000000000000011101000011100101001110001011000000000000
000000000001110111100010110000011010001011000000000000
000000000000000101100110001001101110111101110110000011
000010000000001101000000000001011100101001010001000110
000000000000011001000010101000000001100000010000000100
000000001110000101000010000011001101010000100000100000
000010000000000000000010111011011001110000010000000000
000000000001010001000010100011111001110000110010000000
000000000000000000000010110001111011111100110100000000
000000000000000000000010100011101011111101110000100101

.logic_tile 5 9
000000000000001111100011111001000001100000010000000000
000000000110000011000111001101001000000000000000000000
000000000000001001000010101001001001010000100000000000
000000001110000111100010101001011011000000010000000000
000000000001000001000110110111011110101001010000000000
000000000000000001100111000011101011000110100000000000
000000000000000001100010100101000000100000010000000000
000000000100000000000110111101001010110000110000000000
000000000000001000000110000111001010101000010000000000
000000000000000001000000000000011010101000010000000000
000000101000000000000000001111100000100000010000000000
000001000000000000000000001111101001010110100000000000
000000001011101000000000000111011001000000010000000000
000000001100100111000011100000101000000000010000000000
000010000000001000000111010001111011101001010000000000
000001000000001011000110001011101001101000010000000000

.ramb_tile 6 9
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000001000001110000000000000000000000000000
000010001010000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 9
000000001010000101000000001001011110010010100000000000
000000100000000000000010101011011001000000000000000000
001000000000010001100111011011011000110111000010000000
100000001110000000100111110001011110111010000000000000
010000000000001011100010001101011001010000110000000000
110000000001011001000111100011001011110000110000000000
000000000000000001100010100011100000010000100100000000
000000000110000000100100000111101000101001010000000100
000001000001001000000011000101001101100001010000000000
000000000100010101000000000011111010101001010000000000
000001000110001000000000011000011100010100000000000000
000000000000010101000010000001000000101000000000000000
000010000100001000000000000001111111101000000000000000
000000000000000011000000000101111110011100000000000000
000000000000000001100000010001011001101100000000000000
000000000000000000000010100000111111101100000000000000

.logic_tile 8 9
000000000000000101000010111000000000000110000001000000
000010100001010101000011010111001010001001000000000000
001010100010101000000010100000001110111100110100000000
100000000110000101000000000000001101111100110000000001
110000000000100001000010001001011000000010100010000000
110000000001000000000000000011111000000110000000000000
000000100000000000000010100111100000010000100000000000
000001000100010000000110100000101110010000100000100100
000000001010000000000010000000001110101000000000000100
000000000000000000000000001101010000010100000000000000
000000000000001000000110001101101000111111110100000101
000000000100000001000000001011111001111101110001000000
000000000000100101100111100111000001010000100010000100
000000000000001001000110000000001111010000100001000000
000001100000000011100010000000011001000010000000000000
000000000000000000000000000001001011000001000000000000

.logic_tile 9 9
000000000000010111000111111101001010101000010000000000
000000000000000000000010101101101001101000000000000000
001001000000001000000010110000011110110000000000000000
100010000000000001000110110000001000110000000000000000
110000000000001001000000000011000000010110100000000000
010000000000001111000010100101000000000000000000000000
000010000000000001100010100001101111101010000000000000
000010000100000000000010100111001011010101110000000000
000000000000000111100010000011001100000010100000000000
000010100000000000000011100000100000000010100000000000
000001000001000000000000011000011000000001010000000000
000000100000100000000010001111010000000010100000000000
000000000000001101000000011001011001010000100110000001
000000000001000111000011011011111010010100100001000000
000000100000000001100000000000011010000110100000000000
000001000000000000100011111111011100001001010000000000

.logic_tile 10 9
000010100000000000000010100001001101010110000001000000
000000000000000000000110110000111011010110000010000000
001000000000000000000000000011001100000010100000000000
100010001010001111000000000000010000000010100000000000
010010100010000101000011111011001000110011000000000000
110000000101000000100010101101111110110001100000000000
000000000000001000000010111000001000000010110000000000
000000000000000101000011110111011011000001110011000000
000000000000001000000110001011111011000001110100100001
000000000000001101010110110011111110000000110010100000
000000000000001000000010101000001011000010110000000000
000000100001010001000100001111001010000001110001000000
000010100000100001000010100101011111110010010000000000
000001000001010000100000001001101000011001100000000000
000000000000101101100110011111101111010100000100000000
000000000000001001000010011101111101101000010010100010

.logic_tile 11 9
000010000001010000000010011000011100111001000000000000
000001000000000000000010001001011001110110000000000100
001000000000001000000000001111011100011100100001000000
100000000000000011000011110111111001101000010000000000
000010100110000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110000111101110010100000000000000
000000000000000000000010000000100000010100000000000000
000000000001011001000010000000000000000000000000000000
000000001100100001000100000000000000000000000000000000
110000000000000000000010100000000000000000100100000000
100000000000001111000000000000001110000000000000000000

.logic_tile 12 9
000000000000000000000110001011101000010110100000000000
000001000000000101000011101001110000010100000000000000
000000000000000001100111011101101110101001010000000000
000000000000000000000011011111110000010100000000000001
000000000101111011100000000111001111101000010000000010
000000000000111001000000000000011011101000010000000000
000010100000000000000010101001001100011111010000000000
000000000000000000000110101001101101011111100000000000
000010100000010001000011001111101011101001110000000000
000001000000000001000100001111001011010001110000000000
000000000000000000000110000001001100010110110000000000
000000000000000000000000001011001100111101110000000000
000000000110111000000110111101111000010110100000000000
000000000000100001000110111001100000010100000000000000
000010100000001000000010010111101010010100000000000000
000001000000001011000010000000100000010100000000000000

.logic_tile 13 9
000010100000000000000011100111000000000000000100000100
000001000000000000000000000000000000000001000000000000
001000000000000101000000000000000000000000100100000000
100000100000000111000000000000001001000000000000100000
110001000000000001000000000000000001000000100100000000
110000100000000000000000000000001111000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000011100000000000000000010111100000000000000100000000
000011000000000000000010000000100000000001000000000000
000000000000000000000000001101001101101110000010000100
000000000000000000000000001101011000101000000000000001
000001000000101000000111100000000000000000000000000000
000000001000001111000000000000000000000000000000000000
110001000000000000000111000001100000000000000100000000
000000100000000000000110000000000000000001000000000000

.logic_tile 14 9
000000100001110000000000000000001100000100000100000001
000001000010100000000000000000000000000000000000000000
001000000000000000000110001000000000100000010000000000
100000000000000000000100001001001011010000100000000000
110000000000000000000000000000011100000100000100000000
010000000000000000000011100000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001010000011100000001000000000000000000100000000
000000000000000000100011110011000000000010000000000010
000000000000000011000000000011100000000000000100000000
000000000000001111000010010000100000000001000000100000
000000000000000000000000010000001110000100000100000000
000000000000000000000011000000010000000000000000100000
110000000000000000000000000000000001000000100100000000
000000000000000111000000000000001110000000000000000010

.logic_tile 15 9
000000000000100001000011100111001001000000010000000000
000010100001011111100011110000011000000000010000000000
001000000000001111000111000000000001100000010000000000
100000000000001111000000000001001011010000100000000000
010000000000100000000000000000011110000100000100000000
010000000001000111000000000000010000000000000000000010
000000000000000000000111110101111111000001000000000000
000000000000000000000011010101111000000000000000000000
000000001100000000000000010001100000000000000010000100
000000000000000000000010101011100000101001010010100110
000010000000000000000000000001100000000000000000000000
000000000000000000000000001001001110010000100000000000
000000000000000000000010000000000000000000000100000000
000000000000000101000000000001000000000010000000100000
110000000000100000000111010000001110000011110000000000
000000000000010000000111110000010000000011110000000000

.logic_tile 16 9
000000000000000000000010110000001001000000010000100000
000000000000000000000111111011001100000000100011110110
001000000000000000000010101111101100101000000000000000
100000100000010000000000000011110000000000000000000000
010000000000000101000000000001011010000001000000000000
010000001110000000100000000111111010000110000000000000
000001000000000000000010111011101100010100000000000000
000000001010000000000110001001000000000000000000000000
000000000001001000000000011000001000100000000100000000
000000001000100011000011011101011111010000001000000000
000010000000001111000000001000001110101000000000000000
000000000000000001000000000111010000010100000000000000
000000001101010001000110000111100001000000000000000000
000000000000100000000000001111001011010000100000000000
110000000000000101100111000000000000000000000000000000
110000000000000111100100000000000000000000000000000000

.logic_tile 17 9
000000000100100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000000
010000100000000000000011100000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 18 9
000000000000000011100000010101011000110011000000000000
000000000000000111000010001011001110000000000010000001
001000000000000101000010110001100000111001110100100000
100000000000000101000111010011001000110000110010000000
000000000000000101000000010000011010101000000000000000
000000000000000101100011100101000000010100000000000000
000000000000000101000011100101101110000001000000000000
000000000000000111100000000000101111000001000000100000
000000000010001001100000000000011101001000000000000000
000000000000010001000010110011001001000100000000000000
000000000000001001000000001001011101100000000000000100
000000001000000001000000001111101001000000000000000000
000001000000100101000000000000001011000000010000000000
000000000001010000100010110001011010000000100000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000

.ramb_tile 19 9
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000001100010110001101100101000000000100001
000000000000011101000010000000010000101000000000000011
001000000000000111100110010001001110010101010000000000
100000000000001101100010000000010000010101010001000000
010000000000001001100011101111011101100000000000000000
110001000000000001100010110111011011000000010000000000
000000000000001000000010100101001111010111100000000000
000000000000000001000110110101001110001011100000000000
000000000000001000000010001001011011000000000000000000
000000000000000111000010101001011000010000000000000000
000000001000001111100010001001001100100000000000000001
000000000000000011100100000101111011000000000000000000
000000001000000001000011100001111100101000000000000000
000000000000101111100000000011100000101001010000000000
110000000000001111100000000000000000000000100110000000
010000000000000111000000000000001001000000000000000010

.logic_tile 21 9
000000000100001101000110110001101111011110100000000000
000000000000000101000010001111001100011111110000000000
001000000000000111000111100000000001010000100000000000
100000000000000101100000000111001000100000010010000000
010001000100100000000111100111011101000010100000000000
110010000001010000000010101011111110000010000000000000
000000000000001001100111111001101101111111110110000000
000000000000000001000110000101001100101111110000000010
000001000000101111000000011011011110110000100000000000
000000100000010001100011111101001001010000100000000000
000000000000101001100111100101101110111111100100000000
000000000111001111100010001101001001101111010000100000
000000001010001001100110001001011000000110100000000000
000000000001000111000010001011011000001111110000000000
000000001010001111000110011111101111111111100100000000
000000000000010011100011111101101111101111010010000010

.logic_tile 22 9
000000000000000000000000000000011110000011100000000000
000000000001001101000011100111001111000011010000000000
001000000000001101000000000001000000000110000000000000
100000000000000001000000001101101101000000000000000000
010000000000001111100111101000011110111111100100100000
110000000000001111100111111101001000111111010000000000
000000000001000111100110010111100000101001010000000000
000000000000000000100010000011101111010000100000000000
000000000001011011100110010011111000010111110100000000
000000000000100001000011110011000000111111110000000010
000000000000000001100011100001111111011110100000000000
000000000000000000000000000101001101101111110000000000
000000000000001001100111110111001110010111100000000000
000000000000001111100111100101101101001011100000000000
000000000001001111100010000111011011010000100000000000
000000000000001001100000001101001011000000010000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000001001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000011100000000000001000000000
000000000000000000000010010000001001000000000000010000
000000000000000000000000000101000001000000001000000000
000000000000001111000000000000101101000000000000000000
000000000000010000000011100111100001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000001011000011100000101111000000000000000000
000000100000001111000000010011000001000000001000000000
000001000000000111100011110000001110000000000000000000
000000000000000001000010000111100001000000001000000000
000000000000000000100100000000101010000000000000000000
000010100001000000000010000101100000000000001000000000
000000000000100000000111110000101101000000000000000000
000000000000001001000010010011000001000000001000000000
000000000000001111100111100000001111000000000000000000

.logic_tile 2 10
000010100000000000000000000000000001000000001000000000
000000000110000000000000000000001011000000000000001000
001000000000000000000000010101011010000001011100000001
100000000000000000000010000111010000010100000000000000
000000000000000001100000000000001000001000011100100000
000000000000000000000000000011001101000100100000000100
000001000000000000000010000000001000001000011100100000
000000100000000000000000000111001101000100100000000000
000000000010101000000110010111101000000001011100000000
000000000000000111000010000011000000010100000000100000
000000001110000000000000000111101000000001011100000000
000000000000000000000000000111000000010100000000100000
000000000000001000000000000000001001001000011100000000
000010000000000111000000000011001001000100100000100000
110001000000001001100110000111101000000001011100000000
100000100000000001000000000111100000010100000010000100

.logic_tile 3 10
000000000000000011100111010011101010000011110000000000
000000000000000000100111110101011011000010110000000000
000000001101101001100110000011000001100000010000000000
000000000000101001100000000000001101100000010000000000
000000100000000001100011111001011110101010100000000000
000001000000000000000110000001010000101001010000000000
000000000000000111100000000001000000010110100000000000
000000000000000000100000000000100000010110100001000010
000000000101001101000110100111011001100000000000000000
000000000000010101100000000111011100001000000000000000
000000000000100001100110101000000000100000010010000000
000000000001000001000000000001001101010000100000000000
000000000000001011100010101000000000010110100010000000
000000001000001001100100000101000000101001010000100000
000000000000000000000011110111101110100110000000000000
000000000000000000000011001001111100100100010000000000

.logic_tile 4 10
000000000000000001000000011001100000101001010000100000
000000000000000000000010100001100000000000000000000000
000000000000000101000010000001111010000001010000000000
000000001100001111000100000000000000000001010000000000
000000000000000101100000000001101100000011110000000000
000000000000000000000010000101011110000010110000000000
000000000001010001000000001111000000010110100000000000
000000001100000000000000000011000000000000000000000000
000000000000000101100110100001011000100000000000000000
000000000000000000000000000000011001100000000000000000
000000001100100111000111101000001010001110000000000000
000000000000000000100000001011001100001101000000000000
000000000000001001100000001000001110000001010000000000
000000000000000101000011101111000000000010100000000000
000000000001010011100110100111100000100000010000000000
000000000000100000000000001101001111000000000000000000

.logic_tile 5 10
000000000000000111000111110001101000100010110000000000
000001000000000111100111111011111010010110110000000000
001000000001000001000111100111011110101011110000000000
100000000000100000100010100101110000000010100000000000
000000000000000001100010110001111101000000100000000000
000000000000000001000110000001001010000001110000000000
000000000001010001100111000111001000101110000010000000
000000000000001101000111100000111111101110000000000000
000000000000010001100000000000011100101000000010000000
000000000000000000000010001101000000010100000000000000
000000000000000001100111001000000000111001110110000100
000000001110000000100100000101001011110110110000100000
000000000000000001000010011101101101000110000000000000
000000000000000000100010011001101011001101000000000000
000000000000000111100110001111101110000000000000000000
000000000000000000000100001011001000100001010010000100

.ramt_tile 6 10
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000010000101000111000111101010100010110100000010
000000000000001111100111100101101111010010100000000000
001000000000001101000000011001111011101001010100000010
100001000100001001000010010111101000011110100011000101
010000000000100111000011100101100001111001110100000000
110010000000010101000010101011001000010110100001100000
000001000001011111000010100111011010101011010100000010
000000000000000111000011100000111010101011010000000000
000000000000010000000000011001001110000000010000000000
000000000000100000000010110011001000000000000000000000
000000000000000000000000000001000000010110100100000000
000000000010000001000000001101101010101111010000000001
000000000110000000000011000111001011100010110100000000
000000000000000001000011111111101100010010100000000001
000010000110001101100000000111101111000110100000000000
000001000000000001000010001001011011001111110000000000

.logic_tile 8 10
000000000000000011100010100101000001000110000100000000
000000000000000101000000001011101111011111100001000000
001000000001111000000000000101000000111001110100000010
100000000000101011000010100000001010111001110001000000
110010000001010001100010000111011111011100000010000000
110011000000101101100010000000111110011100000001000000
000000000011010000000000000001101010000001000000000000
000000000111000000000010111011111000000000000000000000
000000000100001101000011011011000000100000010110000101
000000000010001101100010100001001000000000000010000100
000011100111000000000000010001111101000000010010000000
000000000000000000000010110000111110000000010000000000
000000000100000000000010000000001000000011000000000000
000000000000000000000110000000011100000011000000000000
000000000000001011000011110001011001100000000000000000
000000000000001101000111010000001011100000000000000000

.logic_tile 9 10
000000000000001011100010000111001001101110000100100000
000000000000001011100010000000111100101110000000000100
001000000000100000000111100101111111100010010000000000
100010100000000000000100000111111111011101100000000000
010000000000000000000000000000011010001111110000100001
010000000000000000000000000000011111001111110011000101
000000000000010001000010110000011010100010110100000010
000000000000000000000011001111001000010001110000000000
000000000000000000000010000111001100111110100100000100
000000000000000000000000000001110000101000000000000000
000000000001010000000010100101111111001011000000000000
000000000110001001000100000000111111001011000000000001
000000000000000000000110110000001111000011000000000000
000000000000001001000110000000011010000011000000000000
000010100000000000000110101000000001000110000000000100
000000001000000000000010101001001101001001000000000000

.logic_tile 10 10
000000001010001101100010110101001001000100100000000000
000000000000000001000110100011111101000110000000000000
001010000000000001100000001000011110000010100000000000
100000000010000000000000001011000000000001010000000000
010000000000000000000111100011101110000010100000000000
110000000001010000000010100000100000000010100000000000
000000100001000000000110101000011100000010100000000000
000000001000000000000010101011000000000001010000000000
000011000000001000000010000001011010111111110000000000
000010000000001001000000000001011111111101110000000000
000000000100011000000010101111111011010000100110000001
000000000000000101000110010001111111010100100000100000
000000000000001001000110000001000000010110100000000100
000000000000010101000100000011100000000000000000000000
000000000000000101100011110111001001110000010000000000
000000000000000000000010101011011101110000000000000000

.logic_tile 11 10
000000000000000000000000000000001100000100000100000000
000000000001000000000000000000010000000000000000000000
001001000000000000000000011101111100000010100000000000
100000000100100000000010101011000000000000000000000000
000011000000010000000000000101011011010001100000000000
000011100000110000000010001111111101101001010000000000
000000000001000001100000001111101111101001010000000000
000000000000100000000010011111011011000000100000000000
000010100000000000000110000111000000000000000100000000
000000001110000000000100000000000000000001000000000000
000000001000001001100110000000000001000000100100000000
000000000010000001100010000000001100000000000000000000
000001001000001000000010010000001111000000110000000000
000000100000001001000010000000011111000000110000000000
000000000000000101000111110000011000000100000100000000
000000000000000000000111100000010000000000000000000000

.logic_tile 12 10
000000000000011000000000001111011010011111110000000000
000000001110000001000000000101001110010110110000000000
000000000000000101000011110000000000000000000000000000
000000000000000101100111000000000000000000000000000000
000010100000000001000000001111111100101101010000000000
000000001110000000000000001001011010011101000000000100
000000000010001001000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000100010100000000000000000000000000000000000000000
000001000001001011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011001100000110000000001
000000000100001011100000000001011000010000110000000010
000000000000001000000000001111001100010100000000000000
000000000000001101000000000001000000101001010000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100010000000
000010000000000000000000000000011000000011110000000000
000000000110000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000010100000000000000000000101000000000000001000000000
000001000000000000000000000000100000000000000000001000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000010000000000001000011110000100000000000000000000000
000000000000001101100011110101100000000000001000000000
000000000000000111000010100000100000000000000000000000
000000000001010000000000000101000000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000010100000000000000000001000000000
000000000000100000000100000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 15 10
000010100000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000001000000000000000011000000000000001000000000
000000001110001111000000000000100000000000000000000000
000000100101010000000000000111100000000000001000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000011000000110000000000010000000001000000001000000000
000010000010010000000010100000001000000000000000000000
000000001000000101100000000000000000000000001000000000
000000000010000000000000000000001111000000000000000000
000001000000000101000000010111100000000000001000000000
000000001100000000000011100000100000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000111000010000000100000000000000000000000

.logic_tile 16 10
000000000001000000000011100111101000000010000000000000
000010000000100000000100000111111100000000000000000000
000000000000001000000000000001111010101000000010000100
000000000000000001000000000000000000101000000010000100
000000000000000000000000000011000000010110100000000000
000010000000001111000010100000000000010110100001000000
000000000000101101000110001000000000001001000000000000
000000000000011111000000000101001010000110000000000000
000000100000001101100110010101101010000000000000000000
000001000000010011000010100011001110001000000000000000
000000000000000000000000000000001100000011110010000000
000000000000100000000000000000010000000011110000000000
000010100000000001000000001101001101100000000000000001
000000000000000000100000000101111011000000000000000001
000000000000000000000000010011001110000001010000000000
000000000000000000000011010000000000000001010000000000

.logic_tile 17 10
000000000000000000000000000101101011000000000000000000
000010100000000000000010111001001000100000000000000000
001000000000000111000110010111000000000000000110000001
100000000000001101100011100000000000000001000000000000
110001000000000000000110000000000000000000100100000001
110000000000011101000011100000001110000000000000000100
000000000000001101000110001001011011000010000000000000
000000000000000001100010110001111110000010100000000000
000001000000000000000000001000001010101010100000000000
000011100110000000000000001001010000010101010010000000
000000000000001101000000000011101010100000000010000000
000000000000000101000010000101011111000000000000000000
000010000000000001000010011101111000000001010000000000
000000000000010000100110100101110000000000000000000000
000000000000000000000000001011100000000000000000000000
000000000000000001000000000011100000010110100000000000

.logic_tile 18 10
000000000110000001100010000111011001110000000000000000
000000000110010000000111100111111101100000000000000000
000000000000000001000111100101011111110011000000000000
000000000000001101100010111011111111010010000000000000
000000100001001000000010011001001011000000010000000000
000000100010000001000011100111011011000000000000000000
000000000000101000000010111001101000100000000000100000
000000000001000101000110101101011010000000000000100000
000001000100101111100111001001001101000000010000000000
000000000100010111000100000001101101000000000000000000
000000000000001000000000010011101110111111000000000000
000000000000001011000010000111001111010110000000000000
000000100000000001000000001000011110101010100000000000
000000001100000111000010011001000000010101010000000000
000000000000010001100011111101101101100000000000000000
000000000000000111000011010001101010000000010000000000

.ramt_tile 19 10
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 10
000000000010000101000010101101001110101000000100000000
000000001110001101000100001011100000111110100000000001
001000000000000111000010100000011111001100110000000000
100000000000000000000000000000011011001100110001000000
110000000000000001100000011011111001100000000000000000
100000000000000000000011110111101011000000100000000000
000000000000000000000010101001011100101000000000000000
000000000000000000000110001001001111000100000000000000
000000000000000101000000000111111110110110100010000000
000000000000000111000011110011101111110100010000000000
000000000000001101000011110000001010000010000000000000
000000000000000101000111000001001001000001000000000000
000000001100001001000010000011101100101110000010000000
000010000000001011100110000111001101101101010000000000
000001000000000111100011111111001100101110000000000000
000010100000000101100011100011011100101101010000000000

.logic_tile 21 10
000010000000001101000110001001111110000000010000000000
000001000000000001000011101101011010010000100000000000
001000000000101011100000000001111111101111110100000100
100000000000000111100000000111001011001111110000000000
010000000000001001100111010011001101100100000000000000
110000000000001011100111010000101101100100000000000000
000000000000001111000110011001011010110111110100000001
000000000000001111000010000011001011010111110000100000
000000100000101101000010101000011110101010100010000000
000001000000011011000011101111000000010101010000000000
000000000000000111100000010001001110010111100000000000
000000000000000000100011000001101011001011100000000000
000000001110001001100111100101011000010000100000000000
000000000001001001000100001111001010000000100000000000
000000000000001001100010111011001100000111110000000000
000000000000000111000011000101011001101111110000000000

.logic_tile 22 10
000000000000000101000000001111011010000111110000000000
000000000000000000000010100011011001011111110000000000
001000000001010001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000001011100111010001011100001001010000000000
010001000000000111100110000000011110001001010000000000
000000000000000000000111111101001010010000100000000000
000000000000000000000111011111011011000000100000000000
000000000000100001100000010001101100101000000000000000
000000000000000000100011100000000000101000000000000000
000000000000001000000010000101101111111011110100000000
000000000000000111000000000101111110110011110000100000
000000000000000011100110000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000010001000011010000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000010000011100000000000001000111100001000100000
000000000010000000100000000000000000111100000000010000
001000000000000101000110010101000000000000000110100000
100000000000001101100010000000000000000001000010000010
010000000000000111000011110011111001100010000000000000
110000000000001111100010000011111010001000100000000000
000000000000000001000000001011111110100010000000000000
000000000000000000100011100011001110000100010000000000
000000000000000000000000011001101011100000000000000000
000001000000000101000011110001001001000000000000100000
000000000000001001100010100000001100000100000110000000
000000000000001101000000000000010000000000000010100010
000000100001001000000110000101011010101000000000000000
000001000000100101000000001111110000000000000000000000
110000000000010101000000000000000000000000100100000000
100000000000100000000000000000001000000000000000100010

.logic_tile 2 11
000000000000000011100110000000001000001000011100100000
000000000000000000100000000101001100000100100000010000
001000000000001001100110000000001000001000011100100000
100000000000000001000000000001001100000100100000000000
000000000000000011100000000111001000000001011100100000
000000000000000000100000000101100000010100000000000000
000000000000000000000000010000001000001000011100100000
000000000000000000000010000001001001000100100000000000
000100000000001001100000000000001001001000011100000000
000100000000010001000000000101001000000100100000100000
000000001110000000000000000000001001001000011100000000
000000000000000000000000000001001000000100100000100000
000000000000100000000000010101101000000001011100000000
000000000000000000000010000101100000010100000000100000
110010000000000000000000000000001001001000011100000001
100000000000000000000000000001001001000100100000100000

.logic_tile 3 11
000000000000101000000110101000000000010110100000100000
000000000001001111000000001011000000101001010001000000
001000000000000111100111010001011110100110000000000000
100000000000000000100111111001011011100100010000000000
010000000000100101000010110111000000010110100000100000
110000000000010000100110100000100000010110100000000100
000000000000000111000000001101101110101000000000000000
000000000000000101000000000001000000000001010000000000
000000000000010000000000000101111000100000000010000000
000000000000000000000000001111011010000000000000000000
000010000000000000000011100000000001000000100100000000
000001000000000000000110100000001101000000000000000110
000000000000000111000110000000000001000000100100000010
000000000000000000000010100000001110000000000010000000
110000000000000001000111000000011000000011110010000000
100000000000000000000100000000010000000011110000100000

.logic_tile 4 11
000000000100000101000110001001101110010111110000000000
000000001110001101100010001011010000000001010000000000
001000000000001111100010101001011110111110110100000000
100000000000000011000000000101011000111110100011000000
110000000000000001100111000011101000000000110000000000
110000001100001001000011011101011100000001110000000000
000000101110001000000110001111101111111000000000000000
000001000000000001000100001001001110110000000000000000
000001000000001000000000000101001010010110110000000000
000000100000000001000010001001011010010100100000000000
000000000000000001100011100000001100000001010000000000
000010100000000000100110101111000000000010100000000000
000000000000000111000011101011100000101001010010000010
000000001010000000000010001101100000000000000000000000
010010000000000001100010000000001101011100000000000000
010000000000001111000110010101011111101100000000000000

.logic_tile 5 11
000001000000000001000011100101101011101001000000000000
000000000001001101100110111101011001101001010000000000
001000000000010011100010110111001010010010100000000000
100000000100000101000111111011101010110011110000000000
110000100000001001000010001111000000110000110000000000
010011001110001011000011100101001100010000100000000000
000010100001011101100010101011101010101001000000000000
000001000000001011000010000111101000111111000000000000
000010100000000001000111100001111001110000100000000000
000000000000000001000011110001011011110000000000000000
000000001100000000000000010000000000000000100100000010
000000000000000000000011000000001001000000000010000000
000000000000001000000011100111100000000000000100000001
000000000000000001000100000000100000000001000000000001
110000000000110000000000011001101000010100000000000000
100000000000110001000011101101011100000110000000000000

.ramb_tile 6 11
000000001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100100010000000000000000000000000000
000000000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 7 11
000000000000001111000110001001001010000000000000000000
000010000000000001000000001111010000010100000000000100
001001000000001000000000000001111110010100000000000000
100010000000000011000000000000000000010100000000000000
000000000000000011100000011000000001100000010000000000
000000000000000001000011111011001010010000100000000000
000001000001011011100000001001111101101001010100000000
000000001110000001000000000101001110110110100001100000
000000000010100001100111010011101000010100000000000000
000001000000010001000111000101011100000110000000000000
000101000000000011100000000000000000000000000000000000
000010000000000001100010000000000000000000000000000000
000000000000000000000000000011001010101000000000000000
000000000110000000000000000001000000000000000000000000
000000000001111101100010000000001100101000000000000000
000000000000101101000000001011010000010100000000000101

.logic_tile 8 11
000001001000001011100000010000000001000110000000000000
000010100000000101100010011001001010001001000000000000
001010100000011101000000000111100000000000000000000000
100001000000000011000000001101000000010110100000000000
110000000000000000000010000000011011101110000100000000
110001000000000000000110001001011110011101000010000001
000000000000010001000000001001011001101001010110000101
000001000000100000000010000001001100110110100010000100
000000001110000001000000000111101100101001010000000000
000000000000000000000000000111101011011111110000000000
000000000000000001100000000001000000000000000000000000
000001000000000000000000000001100000010110100000000000
000000001010000001100111110000001100001100000000000000
000000000000000000000010100000001001001100000001000000
000000001010110011000000001000000000001001000000000100
000000001110110001000011000111001111000110000011000000

.logic_tile 9 11
000001000110000000000000010101011110100010110010000000
000010100001001111000011110000101000100010110000000000
001000000001001000000110011001101111111101010000000000
100000000000100101000010001001111011111000100001000000
000000000000000111100000000101011100010110000000000000
000010000000000000000010100101111100101001010000000000
000100000000000111100000000000000000000000100110000000
000100000000111001000010100000001100000000000000000000
000000000000001001100110001011011110100000010000000000
000000000001010101000100000001111001000000100000000000
000000000001011000000011111001111010100000000000000000
000000001100010011000111011111001101101000000000000000
000000000000000000000110011011011111100000010000000000
000000000000000000000010010001111100000000100000000000
000000100001001000000111111111111100100000000010000001
000001000000101101000110010101111111101000000011000111

.logic_tile 10 11
000011100000000001100000000000011000110000000010000000
000011000000001111000000000000001100110000000000000000
001000100001001111000110000000011100000100000110000000
100001000100100101000100000000000000000000000000000001
000000000000000000000011100000001110001100000010000000
000000000000000000000000000000011000001100000000000000
000010000000000000000110100101100001000110000000000000
000001000000000000000000000000101001000110000000000000
000011000000000000000000011001011101101000010000000000
000011000001010001000010011101001000111101110001000000
000000000100001001100110000101001100000010100000000000
000000000000000001000000000000110000000010100000000000
000000000000000000000000010011100001000110000000000000
000010101110000000000011010000101011000110000000000000
000000000001010001100000000111100000000000000100000000
000000000110000000100000000000000000000001000000000000

.logic_tile 11 11
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000001000001010000000100001000001
000000000000010000000000001101001010000000010000000101
110001000000000000000000000000000000000000100100000101
010000000000100000000000000000001101000000000010000010

.logic_tile 12 11
000000000000000000000110000111111000101001000000100000
000010000000000000000000000000011010101001000000000000
000000000000000000000010110001111110010011110000000000
000000000001001001000010000011011011111011110000000000
000010100100000011100111010101101111110000100000000000
000000000000001111100111011101011101100000000000000000
000000100000000000010010001000000000100000010000000000
000001000000001001000010000101001010010000100000000000
000010100000000001000000001000011100010010100000000000
000010101110000000000011101001011110100001010000000000
000000000000100001100111000011000001011111100000000000
000000000000000000000111100101101010000110000000000000
000000001000000001100111000111111010010100000000000000
000000000000000000000010000000110000010100000000000000
000000000000001000000011011101101110011110100000000000
000000000000000001000011010011111001011101000010000000

.logic_tile 13 11
000000000000010011100110101001001110011110100000000001
000000001100100000100011100101101110011101000000000000
001000000001001101100000001001101000001111110010000000
100000000000100111000000000001011001001001010000000000
110000000000001111100110101001011011000111010000000000
010000000000000111100010111111101010010111100010000000
000000000000000101100000010000000000010110100010000000
000000000000000111000010001101000000101001010000000000
000000000000110000000111010001011000001011100000000000
000000000000110001000011010011001011010111100001000000
000000000001010000000011001000001111110100010100000001
000000000000000000000000001111011101111000100011100000
000000000000001111000011100000001010001100110000000000
000000000000001101100000000101000000110011000000000000
000000000000000011000110111111100000101001010110100100
000000000010000000100111001101001101100110010010000001

.logic_tile 14 11
000010100001011000000000000001100000000000001000000000
000001000000101111000000000000100000000000000000010000
000000000000001111000111000001000000000000001000000000
000000000000001111000100000000000000000000000000000000
000000000000010000000000000000000001000000001000000000
000010100000010000000011110000001101000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100010110000001100000000000000000000
000010000000000000000000000001100000000000001000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001011000000000000000000

.logic_tile 15 11
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000011010000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000100001010000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000001010000101000000000000100000000000000000000000
000000000001000101000010100000000001000000001000000000
000000000000000001000000000000001101000000000000000000
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001100000000000000000000
000000000000001101100110110111100000000000001000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 16 11
000010100000001001100111110001001001000100000000000000
000001000000000001100010011001011101000000000001000000
000000000100100000000000000011100000010110100000000000
000000000001010000000000000000100000010110100001000000
000000000001000101000000000111100000100000010000100001
000000000000100000100000000000001000100000010000000000
000010100000100000000000001101001111100000000000100000
000000000001011101000000000101011110000000000000000000
000000000000000000000010100000000001001111000000000000
000000000000000000000000000000001111001111000001000000
000000000000000000000000000000001110000011110010000000
000000001000000000000010100000000000000011110000000000
000000000000010101000110100000001110000011110000000000
000000001101110101000000000000000000000011110001000000
000000000000000000000010100000000000010110100000000000
000000000000000101000000001011000000101001010001000000

.logic_tile 17 11
000000000111001101000010100101011110111111000000000000
000010000000000111000110101011111100010110000000000000
000000000000000101000010100001111111100000000000000000
000000000000001101100100000000011011100000000001000001
000000000000000111000111100101111000010100000000000000
000000000000000000100010110000000000010100000000000000
000000000000001111100010100001001111000010000000000000
000000000000001111000110110001101011000000000000000001
000000000000000000000000010111011001101011010000000000
000010101000001001000010100101011010001011100000000000
000010100001000000000000000101011010110011000000000000
000000000000100000000000001001111110000000000000000000
000000000010001111100000000111111000110011110000000000
000000000000000101000000000011101000100001010000000000
000000100001000000000110010111001000000010000000000000
000000001000100000000011010000011000000010000000000000

.logic_tile 18 11
000000001010000000000010001011111010101001010100000001
000000000000000000000100001011100000010101010001000000
001000000000000000000111101111101100111111000000000000
100000000010001101000000001001011111101001000000000000
110010100000000111100010100000011010101000110100000000
100000000000000000100100001111001101010100110000000001
000000000000010000000011100001101010100000000000000000
000000000000101111000100000111011100000000000000000010
000000000100000001000000001111011110101110000000000000
000000000010010000000010110011111101101101010000000000
000000000001000001100010100101101011111001000100000000
000000000000000001000110000000101010111001000000000001
000000000000101011100011110101101000111000100100000001
000001000000001001100110000000011110111000100000000000
000010000000000101000000001011011010101011010000000000
000001000000000000100010110011111111000111010000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000100000000010100111100001101001010100000000
000000000000010111000011101101001001011001100010000000
001000000000001101000110011101111010101011010000000000
100000100000000001000011101101011101000111010000000000
110000000000101001100010110011111101101010000000000000
100000000000000001000110000001011100000101010000000000
000001000000001111100111100001000001011001100000000000
000010100000001011100011100000001101011001100000000100
000000000000010101000111010011001110100110000000000000
000000000000100101000010100111001001100100010000000000
000000000000001011100010100101011001100000000010000000
000000000000000101000000001101001001000000000000000000
000000100000001101100111100001011001100000000000000000
000000000000000111000100001011101110000000000001000000
000001000000001101000000000011001111101010000000000000
000010100000000111000000000101011010000101010000000000

.logic_tile 21 11
000000000110001111000110010001111101110110100000000000
000000100000000001100011100101001010110100010000000000
001000000000101011100000000000001111111000100100000001
100000000001000001100010111011001100110100010000000100
110001000000000001100000001001011100100000000000000000
100010000000001111000000001001111000000000000000000000
000000001100000001100000000101111001110110100000000000
000000000000000000000000000111001000110100010000000000
000010000000001000000010000111101100101000110110000100
000001001110010011000000000000011100101000110001000000
000000001110100111100110010000011111111000100110000100
000000000001010101100010001011001000110100010000000000
000000001000001011100000000111001100101001010110000000
000000000000000011100010111001110000101010100001000000
000000000000010011100000000011111100111111000000000000
000000000001100111000000000101011000101001000000000000

.logic_tile 22 11
000000000000000000000111011111011001100000000000000000
000000000000001101000110001001101010000100000000000000
001000000001001001100010101101101101100010000000000000
100000000000100111000110111101111010001000100000000000
110000000001010111100010101000000001001001000000000000
100000000000100000000110110001001101000110000000000000
000000000010000011100110010000011010101100010110000000
000000000000001101100011101111001001011100100000000000
000000000000000000000000001111100000000000000000000000
000000000000000000000011110111001000010000100000000000
000000000000000111000000001001001010000010000000000000
000000000000000000100010000011101011000100000000000000
000000000000001000000111010111011000001001010010000000
000010100000000001000111011111011011010110100000000000
000000000000001011100000000101101100010100000100000000
000000000000001001000000001001110000111110100000000010

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000001000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000100000000000011100000000101000000000000000100100001
000100000000001101000011010000000000000001000000000000
001000000000000011100010101011101011100010000000000000
100000000000001101000110110111001010000100010000000000
010000000000001111000110001011111001110011000010000000
010000000000000111100010111001111101000000000000000000
000000000000000000000111000111000000000000000110000100
000000000000000001000010000000000000000001000000000010
000000000000001001100110101001011001100000000000000000
000001000000000001000000000001001111000000000000000000
000000000000000000000010100011000001100000010000000000
000000001100000001000010100011001111000110000000000000
000000000000000001000010100101001110101010000000000001
000001000110000000100010100001111111001010100000000000
110000000001010000000110011101101010110011000000000000
100000000000100101000010101101111101000000000000000000

.logic_tile 2 12
000000000010000001100000011101001000000001011100100000
000000000000000000000010000011000000010100000000010000
001000000000100000000000011000001000001000011100000000
100000000000110000000010000111001000000100100000100000
000000000000001000000000001000001000001000011100000000
000000000000000001000000000011001001000100100000100000
000000000000001000000110001000001000001000011100000000
000000000000000001000000000111001101000100100000100000
000000000000000000000110001101101000000001011100000000
000010000000000000000000000011000000010100000000100010
000000000000000000000000001111101000000001011100000000
000000000000000111000000000111000000010100000000100000
000000000000000000000000001000001001001000011100000000
000000000000000000000000000011001001000100100000000010
110000000000000001100000001101101000000001011100000000
100000000000000111000000000111100000010100000000100000

.logic_tile 3 12
000000000000000101000000000000000001001111000000000100
000000000000000000000010110000001100001111000000000100
001000000000001101000000001111111100100000000000000000
100000000000001011100000000111011000000000100000000000
110000000000000001000111100000000000000000000100000000
010000000000000000000100001101000000000010000010000100
000000000000000000000000001001101010101011110010000001
000000000000000001000010001101000000000011110000000000
000000000000000000000000000001100000010000100000000000
000000000000000000000011110000001001010000100010000100
000000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000111100000000000000110000100
000000000000000000000000000000100000000001000000000000
110000000000001101000000000101011001110110100010100000
100000000000001111100011100000001010110110100000100000

.logic_tile 4 12
000000000001010011100000010011111000100111110000000000
000000000000000111000011101111011101100111010000000000
001000000000001000000010100000000001000110000000000000
100000000100000011000011111111001100001001000000000000
010000000000001000000011100000000001000000100100000000
010000000000100111000110110000001111000000000001100010
000001000000000011100000011001000000101001010000000000
000000100000000000100011111111000000000000000000000000
000000001101000000000000001001011010111110100000000000
000001000000110000000010111001010000010110100000000110
000000000000000101000000000001100001110110110000000000
000000001110000000100000000001001011101001010011000000
000000100000010000000110000000001010000100000100000000
000001000100100000000010110000000000000000000001000000
110000000001010000000010000101101010010111110000000000
100000000000000000000010010001011011101111010000000100

.logic_tile 5 12
000000000000000101000110000101100001000110000000000000
000010100000000000000010101011001111000000000000000000
001010100001010000000010011101101010000000000000000000
100000000000110111000111000011010000000010100000000000
000010101110000101000010100111111101111000110101000001
000001000001010000100011100000011011111000110000000001
000000100000101001000010100111001110000001010000000000
000001000100010001000000000111100000000011110000000000
000001000100010000000000011000000001100000010000000000
000010100000000111000011000001001100010000100000000000
000000000000100001100111000001101011000011100100000000
000000000001001001000100001001101001101011110010000010
000000000000001001100010010001001110110011110100000101
000000000000010001000010011001011100010011110010000100
000000000000001000000111000101011010000000100000000000
000000000100001101000000000000101011000000100000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000100000001010000000000000000000000000000
000100001110000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000010101000000011001100001111001110100000110
000000000000010000100011110101001001110000110001000000
001010000000001011100111101011011000000000000000000000
100000000100000011000010101101101010010000000000000000
010000001110001001100010000000011010000001010010000000
010000000000000111100010100101000000000010100000100000
000100000000010001000000010101011100000001010000000000
000000000110100001000010011111101000001001000000000000
000000000110000001000000000101111001000000000000000000
000000000000000001000010001011111000001000000000000000
000010000000000001000000000101101111111100110110000000
000000000100100001000000001101001100111110110000000100
000000001100000001100000010111100000101001010100000100
000000000000000000000010000011000000111111110010000001
000000000001011011100000000001111110010110110000000000
000000000101010001000000000011001000111101110000000000

.logic_tile 8 12
000000000000001101000000000000000000000000000110000000
000000000000001001100011100001000000000010000001000000
001000000001000111100000000011101101100010110100000000
100000001010100000100000000000001110100010110000000001
110000000000000101000111010111011111110110000100000000
110000000000000101000011010000101100110110000000000001
000010100000100001100110001101000000010110100000000000
000010100000000101100100000011000000000000000000000000
000110000000001000000110001001001011111001010010000000
000100000000001101000000000101001011111001100000000000
000000000001010011000000001101001001101000010000000000
000000101000000001000000000001111010010100000000000000
000000000000000000000010010000000000000000000110000010
000000000000010000000010110001000000000010000000000000
000010100000000000000000000001001010101001010000000000
000001000110001001000000001101111101000100000000000000

.logic_tile 9 12
000000001010001101000000000000001010000100000100000010
000000000000000011000000000000000000000000000000000000
001000000000010000000011101000000000011001100000000000
100000001110000111000000001111001000100110010000000000
010000000000000000000011101001111100000010000000000000
110000000000000101000000001111111101010111100000000010
000000100000000000000000011000011001001011100100000010
000000001010000000000011000011001011000111010000000100
000000000000000001000000000011101100101110000100000000
000000001101011111000011110000001100101110000000000001
000000000000010001000110100000000000000000100100000010
000000001010000000000000000000001010000000000000000100
000000000000010000000000000000000000000000000100000010
000000000001100000000000000001000000000010000000000100
000100100001000000000110000000000000000000100100000000
000100000100000000000110000000001010000000000011000000

.logic_tile 10 12
000000000000000000000000010000000000000000000100000000
000000000000000000000011000011000000000010000010000000
001010000000000000000000000011000000000000000110000000
100000001000010101000000000000000000000001000000000000
010001000000000001000000001000000001011001100000000000
010000000000000000000010000001001101100110010000000000
000000000000000011100111110011000000000000000100000010
000000001000000000100111000000000000000001000000000001
000000000000001000000000001101100000110110110100000100
000000000000001001000000000101101010010000100000000000
000010100010000000000000000011000000000000000101000000
000001001010100000000010000000000000000001000000000001
000000000001010000000111100000000000000000100100000100
000000000000100000000000000000001100000000000000000000
000000000000000000000000000111011010000010000000000000
000000000000100000000000000000111011000010000000000010

.logic_tile 11 12
000000000000000111100000010001100000000000001000000000
000100000000000000100011000000000000000000000000001000
000000000000000101000010100000000000000000001000000000
000010000000000000100100000000001011000000000000000000
000000000000000101000000000101000000000000001000000000
000010100100000111100010110000001010000000000000000000
000001000000001001100000000000000001000000001000000000
000000000000001011100010000000001001000000000000000000
000000000110000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000100000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000010000000000011101101000111100100000000000
000000001000000000000010001101011000111110100000000000

.logic_tile 12 12
000000000000000011100111000111101101010010100000000000
000000000000000000100110101001011011110011110000000000
001000000000000101000010111011001111101101010000000000
100000000000000111000110000111101000101111010000000000
110000000000000000000000000111111001110001110000000000
110000000000000000000000000111001100110011110000000000
000000000001000111100010101101101111011111010000000000
000000000000100001000110001101001110101111010000000000
000000000000001000000110100001001110100100000000000000
000000000000000111000110000011011110010100000000000000
000101000100001001000000001000000000000000000100000000
000110000000001101000000000011000000000010000000000001
000000000000000001000110110001011011110000100000000000
000000000000000000000011000111101111010000000000000000
000000000000000000000111001001111001001011100000000000
000000000000000011000000001001101110010111100000000000

.logic_tile 13 12
000000000001011000000111111101011010001111110000000000
000000001100100111000111100111001111001001010000000010
001100000000000000000000010000000000000000000000000000
100100000000000000000011000000000000000000000000000000
010000000000001000010011100111001110111101010110000000
010001000000000011000000001101100000101000000010100001
000000000000001111000010000001011010101000000000000000
000000000000000011100010110000000000101000000000000000
000000001010000000000110000011101101001111110000000100
000010000000000000000110001011011001000110100000000000
000000000001000001100000000101111110010010100000000000
000000001010100000100000001011101001110011110000000001
000001000000001000000110010000011010000011110000000000
000000000000001011000111100000010000000011110010000000
000000000100000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001001000000000000010000
000010100001011000000000010001100001000000001000000000
000000000000000111000011100000001111000000000000000000
000000000000100000000000000101100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000001110000111000000000101100000000000001000000000
000000000000001111000000000000000000000000000000000000
000001000100000000000000000011100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000010000000000000000001110000000000000000000
000010100000100001000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000001000010010000001011000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000010000
000000100000000000000000000011000000000000001000000000
000010000000000000000000000000100000000000000000000000
000010000000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000001000101000010110011000000000000001000000000
000000000000100101000010100000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001111000000000000000000
000000000000010000000110100011000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000001100000101000000010111100000000000001000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 16 12
000011000000000000000000001000000000010110100000000000
000010001100000000000000000111000000101001010001000000
000000000000000000000000000111101110000010000000100000
000000000000000000000000000011001110000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000011100011000000101001010001000000
000000000000000000000000000000000001001111000000000000
000010000000000000000000000000001100001111000001000010
000000000000000101100000000111001011000010000000000000
000000000000000000000000001111111111000000000000100000
000001000000000101100010100000000000001111000010000000
000000001010000101000000000000001111001111000000000000
000011100000001101000110100000011100000011110010000000
000000000000010101000010100000010000000011110000000000
000000000000000101000110100000001110000011110000000100
000000000000000000000000000000000000000011110000000000

.logic_tile 17 12
000000000000000000000000000001111000101001010111100000
000000000000000001000000000001010000010101010010000011
001000000000001111000111001011000000111001110111000000
100000000000000011100100001001001100100000010010100010
110000000000000111100000001101101110111101010100000000
110010101101010000000000001101000000101000000010000010
000000000001110000000111000101100001100000010100100000
000000000000001001000111101011101011110110110011000000
000000000000001111000111101011111111000010000000000000
000000000000001011000100000001111111000000000000000000
000000000000100001000011111111001010111101010110100000
000000000000001111000011111001000000101000000010100010
000001000000101011100010011011100001111001110100000001
000010000000001111000011111101001101100000010010000000
000000001110000000000010100101111100101000000110100001
000000000000000000000110111111100000111110100000000110

.logic_tile 18 12
000000000000000101000111100011111001110011110000000000
000000000000001101000000000011001111010010100000000000
001000000000000101000110100001111101101011010000000000
100000000000001111000010100011101110001011100000000000
110001000000000111000110111111011001111111000000000000
100000100000010101100110001011101111101001000000000000
000000000000000001100000010101101010100000000000000000
000000000110000000000010101101001000000000000000000000
000001000000000111100010000011101110100000000000000000
000010000000001101000000000111101000000000000000000000
000000000000010001000110011111101010100010110000000000
000000000000001101100010001101011001010110110000000000
000000000000001001100000001011001110111101010110000000
000000000000000001000010110001110000010100000000100001
000000000001000101000010101011111000101011010000000000
000000000000100111100100001001011010001011100000000000

.ramt_tile 19 12
000000000000010000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000001000000000111100000000001100000000000001000000000
000000001100000101100000000000100000000000000000001000
000000000000000000000111110011011010001100111000000000
000000000000000000000010010000010000110011000001000000
000000001001011000000000000000001001001100111010000000
000000000001111111000000000000001001110011000000000000
000000000000000000000111100001001000001100111010000000
000000000100001111000000000000000000110011000010000000
000010101010001001000000000011001000001100111000000100
000001001100000101000000000000000000110011000000100000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000010000000
000000000001010000000000000101101000001100111010000000
000010100000100000000000000000000000110011000010100000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000010000000

.logic_tile 21 12
000010000000000101100010100001011010111101010101000000
000001000000000000000110001001000000101000000001000000
001000000000000111000110101000001001101000110100100000
100000000100000000100010110011011000010100110000000000
110000000000100001100110010101111111111111000000000000
100000101110011101000111111101101100010110000001000000
000000100001001000000011100000001101000000110000000000
000000001010001111000111110000001010000000110000000000
000010001010001000000110001101011000101000000000000000
000001100001010001000000001011010000000001010000000000
000000000000001101000000001101011000000011000000000000
000000000000000101100011110001011101000000000000000000
000000001010000000000111000001011011101110000000000000
000000000000000000000100001101111011101101010000000000
000000100000000000000000000111001000101001010100000000
000000001000000001000000001101110000101010100000000100

.logic_tile 22 12
000010100000000000000000001011011111101011010000000000
000001000000000000000010110111001001000111010000000000
001000000000001001100111101101001110110011000000000000
100000000000000101000111111111111111010010000000000000
110000000000001101000011101000001010000001010000000000
100000000000000111100000000011000000000010100000000000
000000000000000000000111001101011000101000000000000000
000000000000000101000110110001000000000000000000000000
000000000000100111100000001111000000111001110100000000
000010100000011111000010111011101111100000010001000000
000000000000001000000000010001101101110000000000000000
000000000000000111000010110011111011100000000000000000
000010100000000001100010010111000000101001010000000000
000001000000000001000011100111001100000110000000000000
000000000000001111000000001101101001110000000000000000
000000000000011111100011111001111010000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000010000001000000000001000000000000000110000001
000000000000000001100000000000000000000001000000000000
001000000000000111000000000111100000000000000100100000
100000000000000000100000000000000000000001000010000001
110000000000001001100000000000011110000100000110100001
010000000000010001000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000110100101001100100110000000000000
000000000000001001000011100101011110011000100000000000
000000000000000000000000001000000000000000000110000001
000000000110000000000000000001000000000010000000100000
000000000100000101100000000000000000000000100100000000
000000000000000000000000000000001100000000000010100000
110000000000000011100000000001000000000000000100000000
100000000000000000100010000000000000000001000000100010

.logic_tile 2 13
000000000000000001100000000000001000001000011100100001
000000000000000000000000000111001100000100100000010000
001000000000000001100000000000001000001000011100100000
100000000000000000000000000011001000000100100000000000
000000000000000000000110000000001000001000011100000000
000000000000000000000000000111001101000100100000100000
000000000000000000000110000101001000000001011100100000
000000000000000000000000000011100000010100000000000000
000000001010001011100000010000001001001000011100000000
000000000000000001100010000111001100000100100000100000
000000000000001000000000010000001001001000011100000000
000000000000000001000010000011001000000100100000100000
000001000000000011100000000000001001001000011100000000
000000000000000000100000000111001101000100100000100000
110000000000000000000000000101101000000001010100000000
100000000001010000000000000011100000010100000000100000

.logic_tile 3 13
000100000000000000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
001000000000000000000000000000011010000100000000000000
100000000000000101000000001111001011001000000000000000
010000000010010001100000001011111010111101010100000000
010000000000001111000010000011001110111111100000000000
000000000000001001100000000011011001001000000000000000
000000000000000001000000000101001111000000000000000000
000000100101010000000110001111101010101001010000000000
000001000000100001000000000001101100010110000000000000
000000000000001101100000010111001011111101110100000000
000000000000000101000011101011101110111111110000000000
000010100000000111100110110000000000000000000000000000
000000000000000001100010000000000000000000000000000000
110000000000001111100000010011100000010110100000000000
110000000110000101100011000111100000111111110010000000

.logic_tile 4 13
000001100000000000000000011000011000000001010100000000
000011001100000000000011101101010000000010100000000000
001000000000000101100111100000011010000011110000000000
100000000000001101000100000000010000000011110011000100
010010100010001101000010010001101010101000000000000000
110001000100011011000010100000010000101000000000000000
000101001110000111100010100101001000101000000010000001
000010100000001101100100000000010000101000000000000000
000000000000000000000010010000000000001001000000000000
000000000000000000000110001011001111000110000000000000
000010100001111111100000001101101010111100000010000000
000000000001101001100000000011000000101000000000000010
000000000101010000000010001000011011111111100000000000
000000000000100000000000001101001111111111010001000000
010000000000000000000110000101111100111111110000000000
010000000000000000000000000101001101111011110000000000

.logic_tile 5 13
000000001000010000000111101000001011010000000000100001
000010000000000000000000000011001001100000000000000011
001010100000000111100000011101100001100110010000000000
100000000100000000100011101101001000010110100000000000
110010100001011000000011110011101000111110100000000000
010011000000000101000010100000010000111110100000000000
000000000000000101000111100111000001111001110110000010
000000000000000101000110000011101010110000110010000000
000000000001010111000000010000001110000010100010000000
000000000000100000100010001101000000000001010000000000
000000000000100011100000000011111000000000000000000000
000000000001011101100000000101010000010100000010000000
000001000000001001100111001011101010101001010000000001
000000001100000111100000001111011011100000000000000010
110100000000001000000110001101101111000001010000000000
100000000000000001000000000001101110000010000000000000

.ramb_tile 6 13
000101000110000000000000000000000000000000
000110000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001000000000000000000000000000000
000001000110100000000000000000000000000000

.logic_tile 7 13
000000000000000000000010100011111010100011110000000000
000000000000000000000010010000011011100011110000000001
001010000010001101000010101101001010101010100000000000
100001000100000111100000000001010000101001010000000000
010010000000000001000010000000000000000000000000000000
010010000000000000000010100000000000000000000000000000
000000000000001000000000010111111111101001010000000000
000000000000001011000011011001011001101001000000000000
000000000110000000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000010100000100111000000000000000001000000100110000000
000001001011011001000000000000001111000000000010100111
000000000000010001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010001010010001000110000011101111100000110000000000
010001000000100000000010001101001010000000010000000000

.logic_tile 8 13
000000000000001111100000000011000000010110100000000000
000000000000000001100000000101000000000000000000000000
001000000001010101000010100001100000000000000100000000
100000001110000101000000000000000000000001000000000000
000000001000000001000000010001111010111001010010000010
000000000001000000000010000111111000111010100000000000
000000000000011001100000001111011011101001110010000000
000000100110000011000010000001101011011001110000000000
000000000000000001000110110001000000000110000000000000
000000000001010111000010011111001110000000000000000000
000000000000000000000111010111101101000110000000000000
000000000000010000000011101011011010000001000000000000
000000000000000101000010111111001110000010100100000000
000000000000001101100110101011100000010111110010000000
000010000000000101100000001001101100110011000000000000
000000001100100000100000001011001011000000000000000000

.logic_tile 9 13
000000001000011101000000000000000000000000001000000000
000000100000100111000010000000001111000000000000001000
001000000000000000000000000011101110001100111000000000
100000000000000000000000000000111110110011000000000000
000000000000000011100110111101101000000101000000000000
000010000001010000000010010011101000110101110000000000
000000000000010000000110110101001000000010100000000000
000000000110000000000010100000010000000010100000000000
000001000000001000000000000111000000000000000110000100
000000100000000111000000000000100000000001000000000000
000000000000011000000000000111111010111011110000000000
000000000000000101000011111101111000111111110000000000
000000000100100000000010110000000000000000000000000000
000000001101000101000011010000000000000000000000000000
110000000001000001100110000101001100010101010000000000
110000000000010000000000000000100000010101010000000000

.logic_tile 10 13
000000000000001111100010100011100000000000001000000000
000000000000000011100100000000000000000000000000001000
001010000001010000000000000111000000000000001000000000
100001000000000000000000000000101000000000000000000000
010001000001010101100111110001001000001100111000000000
110010000010001101000110000000101101110011000000000000
000000000000000001100000000011001000001100111000000000
000000000000000000100000000000101010110011000000000000
000000000100001000000110000000001000111100001000000000
000000000000000101000010000000000000111100000000000000
000001000000001101000000000101001100010110100000000000
000000000000000101000000001011000000101010100000000000
000000000000010000000010100000000000000000000100000100
000000001100000000000000000001000000000010000000000000
000001000000000000000000000011111010110100110000000000
000000000001000000000000001101001001101000110000000000

.logic_tile 11 13
000000000000000000000000001011000001010000100010000011
000000001100000000000000000011101010110000110001000100
001010100000100101000000000000000000010110100000000000
100000000000000000100000001011000000101001010000000000
000010000111000101000010100000000000010110100000000000
000001000000000001100100001101000000101001010000000000
000000000010000101000010100000001011000100000010100001
000000000000001111000011110101001011001000000001000100
000000000000000000000010110001111010000010000000000000
000010101100001101000111100011001011000000000000000000
000000000000001000000000001000000000010110100000000000
000010100000000001000000000001000000101001010000000000
000000000000001000000000001111001110010110110100000000
000000001000000101000011001101101101110110110000000100
110000000000000000000000000000001100000011110000000000
100000000000000000000000000000000000000011110000000000

.logic_tile 12 13
000010100000000011100010101011011100011110100000000000
000000000000001001000011100001011111101110000000000000
001000000000000000000111000000000000000000000000000000
100000000000000101000100000000000000000000000000000000
000000000000000101000000000101001010001111010100000000
000000001100000101000010100001101110011111100000100000
000010100000000000000010100001001000001000000000000000
000000000000000001000000000001011001101001010000000000
000000000000010111100000000011111111011110100110000000
000000000000100000000000000101011011111110100000000000
000100000101010011000110000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010011000011000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
110000000010000000000111011111101111010110100000000000
100000000000000000000011100101111001111111010000100010

.logic_tile 13 13
000010000000101001000000010000000000000000000000000000
000001100000011111000011010000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000010001111000000000000000000000000000000000000
010011000110001000000000001101000001100000010100000000
010010100000000111000000001011001000110110110000000000
000000001110000111100011100000011110000011110010000000
000000000000000000110100000000000000000011110010000000
000000100010000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000001011010111101010100000000
000000000000000000000011000101010000101000000010000000
000000000001110000000000001001001010101001010100100001
000000000010110000000000000101000000010101010010000010
000000000001010001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 13
000000000011000101000010100000000001000000001000000000
000000000000000000100110110000001010000000000000010000
000000100000000000000000000111100000000000001000000000
000000000000000000000010110000000000000000000000000000
000001000100000000000110100000000001000000001000000000
000000100000000000000000000000001111000000000000000000
000000000000000101000000000101000000000000001000000000
000000000000100000100000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000010100000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000010000000000000000001001000000000000000000
000000000000000101000010100000000000000000001000000000
000010000000000000000000000000001000000000000000000000

.logic_tile 15 13
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000010100101100000000000001000000000
000010100000000000000100000000001011000000000000000000
000100000000000000000000010001100000000000001000000000
000000000010000000000011100000100000000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000010000000000101000000000000000001000000001000000000
000000000000000000100011110000001111000000000000000000
000000000000000101000010100000000000000000001000000000
000001000000000000100100000000001101000000000000000000
000000001000000000000000000111000000000000001000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 16 13
000000000000100101000000000000011000000011110000000000
000000000001010000100011110000000000000011110001000000
001010100000100101000000000000000000001111000010000000
100000000001010000100000000000001011001111000000000000
010000000111010000000000010001000000010110100010000000
010001000000100000000010010000000000010110100000000000
000000000000100000000010100000001100000011110010000000
000000000001000000000100000000000000000011110000000000
000000000000001000000000000111011100000001010010000000
000000001110000101000000000000010000000001010001100111
000000000000100111100111110101100000010110100010000000
000000000001010000100011010000100000010110100000000000
000000000000100001000111100000011101110001010100100101
000000000000000001000000000111001111110010100010100010
000001100000000000000111001011101110111101010110000001
000011100000000000000100000011110000101000000010100000

.logic_tile 17 13
000000000011111111000000000101100001111001110110000000
000000000001111011100010100101001110100000010011000000
001000000000000000000011110101001100110100010111000101
100000000000000000000011110000001011110100010000000011
010001000000000111000011101001000001100000010110000100
110010101110000000100111100011001001110110110010000011
000000000000001000000111100001000000101001010000000000
000000000010001101000100001011000000000000000000000000
000001000110001111100010011001011000101000000110000000
000010000001010011100011001011010000111110100000000010
000000100000001000000010100111101100111101010100000001
000001000000000111000110000001110000101000000010100000
000000000001011101000000000111011100000010000000000000
000000000000000001100000001001011110000000000001000000
000000000000000111000111100101100000101001010110000001
000000000000000000000100000011101000100110010010000000

.logic_tile 18 13
000000100000001101100111101001001011110011110000000000
000001000000000101000100000101011001100001010000000000
001000000000000111100111000101111111100000000000000000
100000000000000000100110100000111001100000000000000100
110000000000000000000000010000011000000100000100000000
010000000110000000000010100000000000000000000000000001
000000000000000111000111100000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000011100001001011100000011011000001100000010000000000
000011000000001011000011001101001111000000000000000100
000000000000001011100000011011111011100000000000000000
000000000100001001000011101101011111000000000000000100
000001000000000000000000001101011100110011110000000000
000010000010000000000000001001101000010010100000000001
000000001100001000000110010011101101000000100000000000
000000000000000111000010011001101110000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000001100000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000010010000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001101110011000001000000
000010100000011001100000000111001000001100111000000000
000011100001101111100000000000100000110011000000000010
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000010000000
000000000110000000000010000000001000001100111000000000
000000000000000000000110000000001101110011000010000010
000000000000001000000110100101001000001100111010000000
000000000000000101000000000000000000110011000000000000
000010100000000000000000000001101000001100111000000000
000001001110000000000010000000100000110011000000000000
000000001110000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000010000000

.logic_tile 21 13
000010000110001000000110111111011000100010000000000000
000001001110001111000011111111011110001000100000000000
001000000000001000000110110011011101110011110000000000
100000000000000001000011100011011011000000000000000000
110000000000001000000000001111001100101010000000000000
100000001110000101000000000011111000001010100000000000
000000000000000000000000011111000000100000010100100000
000000000000000000000010101011101101111001110001000000
000000000110000111100010101001011100101001010100000000
000000000000001101000110111001110000101010100001100000
000000000000000101000010011011011111100010000000000000
000000000000001101100011010011101110000100010000000000
000000000000100101000010001000000001010000100000000000
000000000000011111100010000001001001100000010000000000
000000000000000001000010000000001001101100010100000000
000000000000000111000000000101011101011100100000100000

.logic_tile 22 13
000000000000010000000110010000000000000000000000000000
000000000001110000000011110000000000000000000000000000
000000000000000101100000001011001010100000000000000000
000000000000000000000000000001101001000000000000000000
000010100000000101100000001000011010100001000000000000
000001000000000000000011110011001100010010000000000000
000000000000001000000000001111001000100010010000000000
000000000000000111000000001011011110001001100000000000
000010000000001000000000000000000000000000000000000000
000001000000000111000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101000111110000000000000000000000000000
000010000000000111000011100111101011100110000000000000
000001001100001111100100001111111101011000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001011000000000010000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000110000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001110000000000000100001
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110010010000000000000000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000111100000000000000100000000
000010000000000000000000000000000000000001000000100100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000111000000000000000000000000000000000000

.logic_tile 3 14
000001000000000000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
001000000000000000000000010101011010101011110000000001
100000000000000000000011011011000000000011110000000100
010000100000000111000000001101101110010111100000000000
010001000000000000100000000111101000001011100000000000
000000000000000001000000010001111100001111000110000000
000000000000000000000011000111111111001111010010000010
000000110000000001000010000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000000010000000000000000010111100000011111100111000000
000000010000000000000011101111001100101001010000000000
000000010000001000000000010000000000000000000000000000
000000010010001011000010000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000001100000101001010010000001
000000000000000000000000001101100000000000000001100011
001000000000000011100110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001010000000000000000001000000000111001110000000000
000010110000000000000000001001001111110110110000000000
000000010000000001100000000001100000000000000100000000
000000010000000111000000000000100000000001001000000000
000010010000000000000010000101011100101000000000000000
000000010000000000000000000000000000101000000000000000
110000010000000001000000001011100000000000000010000001
110000010000000000000000000001000000010110100011000000

.logic_tile 5 14
000000001010000111000000000000000000000000000100000000
000000100000000000100000001111000000000010000001000001
001000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000
010000000000000000000111100001000000000000000100000001
110000000000000000000100000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010111000000000011000000000000000100000000
000001010000100000000000000000000000000001000000000011
000000010000000000000010000000000001000000100110000000
000010010000000000000000000000001111000000000000000001
000000010001000000000010000000011100000100000100000000
000000010001000000000000000000010000000000000010000000
110000010010000000000010100111100000000000000100000001
100010010000000000000111110000100000000001000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000010000000000000000000000000000000000
000000110001010000000000000000000000000000
000010110000000000000000000000000000000000
000001011110000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000000011100000000000000000000000000000000

.logic_tile 7 14
000000000000000101000110001011011010000010100000000000
000000100000000000000100000101000000010111110000000000
001100001010010000000010000000000000000000100100000000
100000001100100000000100000000001011000000000000000000
000010000010000000000010110011100001010110100010000000
000001000000000000000010011111101010100110010000000000
000010100001010111100000000000000000000000000100000000
000001000000001111100000001001000000000010000000000000
000000011100010001100000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000011001101000000101111010110000000
000000010000000000000100001001101000101001010000100000
000000011010000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000011010110000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000101000000001111001110010110100000000000
000000000000000111000000000011100000010101010010000000
001010100000010000000000000000011010000011110000000010
100000001100000101000011100000010000000011110000000000
110000000000000101000000010000000000000000100110000000
110000000000000000000011000000001000000000000000000001
000000000000011000000111010001000000000000000100000000
000000000000001011000011000000000000000001000000000001
000000010000000000000000001101101010010110100000000000
000000011110000000000010001011111101000001000000000000
000000110000001000000000000001111000010100000000000100
000001010000000011000010100001100000000000000000000001
000000011110001000000011100111101110010110100010000000
000010010000000111000110000101000000101010100000000000
000100010001010000000000001000011000000110110000000000
000000010000101011000000000101011110001001110010000000

.logic_tile 9 14
000000000000100001000000010001011001111110100110000000
000000000000010000000010001001001101111001010010000000
001000000000001111000111000111011000010110000000000000
100000001010001111100010111111001010111111000000000000
010001101000100001000011111111011000001011100000000000
110011000000011001100011010001011101010111100000000000
000000100000010001000111111101111000011110100000000000
000001000000000001000111011101101111101110000000000000
000000010000000001100110011101011011000110100000000000
000000010000000000000011011001101010000001010000000000
000001010000010000000011100111011100101111010110000000
000010111010000000000111100001111101101111000010000000
000000010000000001000111010000000000000000000000000000
000000010000000001000011010000000000000000000000000000
010010010000010000000000000011101011110110110110000000
100000010110000000000000000011101101111001010000000100

.logic_tile 10 14
000000000000000111100000000001011000010111110100000000
000000000000000000000011101001000000000010100000000000
001001000010000101000010101101111010000110100000000000
100000000110000000000000001111011011000001010000000000
000000001000000000000000001101011111000010100000000000
000000000000000000000010000011111010000011010000000000
000000000000000011100011101011001000010110100100000000
000010001010000000000000001001010000101010100000000000
000110010000000000000000000000000000000000000000000000
000001010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010101010000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000

.logic_tile 11 14
000010000000000000000110110000000000000000000000000000
000001000000000000000011110000000000000000000000000000
001000000100000001100000001011000001111001110000000000
100000000000000101000000001101001010010000100000000000
010000000100000111100111100000000000000000000000000000
010010000000000101100000000000000000000000000000000000
000000000000100000000000001101000001100110010100000000
000000000000000111000010100111101101010110100000000000
000000010000000000000000000111111000001100110000000000
000010010000001001000000001111100000110011000000000000
000000010000000000000010001101000001010110100100000000
000000010100000000000000000001001101100110010000000000
000000010000000000000110000101011100101011110000000000
000000011101010000000000000000010000101011110010000000
000000010000011000000000000001100000000000000000000010
000000010000000001000010011001000000101001010001000101

.logic_tile 12 14
000000000001000111100000000000000001001111000000000010
000000000000100000100000000000001000001111000000000000
001000000011011000000000010000000000000000000000000000
100000000000100111000011100000000000000000000000000000
000000000000000001000010100001001010111001000000000000
000000000000000000000010100000011100111001000000000000
000000000001011000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000011010001000000000000000011100110011110100000000
000000010110001011000000000000001011110011110010000000
000000010000000001000000000001101101110001010000000000
000000010000000000000000000000101010110001010000000000
000001011110010000000000000111111010001111010100000100
000000010000000000000000000000111010001111010000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000010001100000000000001000000000
000000001000000000000010100000101101000000000000000000
000000000000000000000011100001001000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000100000000000000000001000001100111000000000
000000000000010000000000000000001111110011000010000000
000000000001000101100000000111101000001100111000100000
000000000000000000000000000000000000110011000000000000
000000011100000000000000000000001001001100111000000000
000000010000000000000010110000001010110011000000100000
000000010000000000000110100000001000001100111000000000
000000010000000000000000000000001111110011000000000001
000010110000000000000010100111101000001100111000000000
000001011110000000000110010000000000110011000000000001
000000010000000101000000000000001001001100111000000001
000000011000000001100000000000001101110011000000000000

.logic_tile 14 14
000000000010000000000000000000001000111100001000000001
000010000000000000000000000000000000111100000000010000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000001
000000000100100000000000000000000001001111000010000000
000010000000000000000000000000001101001111000000000000
000000000000000000000000000000000000001111000010000000
000000000000000000000000000000001100001111000000000000
000000011010000101100111110011011111000010000000000000
000100011110010101000110011011011101000000000000000010
000000010100001000000000010000000001001111000000000000
000000010000000011000010100000001110001111000000000000
000000010000100000000000000000000000010110100000000001
000000010000000000000000001011000000101001010000000000
000000010000001000000000000011011100101001010000000000
000000010000000101000011101011000000101010100000000000

.logic_tile 15 14
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
001000000100010000000000001111001100101000000100000000
100000000000000000000000000101000000111110100000000000
110000000000001000000000000000011010000011110000100000
110000000000001111000000000000010000000011110000000000
000000000000001111100000010111011010110100010100100000
000000000000000111000010010000001100110100010000000010
000000010000001001000110001000001010101100010100000001
000000010000001011000011101111001110011100100000100000
000000010000000011100000000000000000001111000000000000
000000010100000000100000000000001101001111000000000010
000000010000000001000010000011100000101001010100000000
000000010000000000100000001011001110011001100000000000
000000010000001000000011100000000001001111000000000000
000000010000000101000100000000001110001111000000000010

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000001000011111101000110100000000
100000000000000000000000001011001100010100110011000011
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000111101111100001101001010100000000
000000010000000000000011101101001110011001100000000100
000000010000010011100010000000011110101000110110000000
000000010000000000000100001111001101010100110010100000
000010110000001000000000000000000000000000000000000000
000000010000000111000010010000000000000000000000000000
000000010000000001000000000011011110101001010110000000
000001010000001111100000000111100000101010100000000100

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000010100000001110000100000110000000
110000001100100000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000010000000000000000000000000000
000001011010100000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000100110000000000011100000000000000000000000000000
000001000001010000000100000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000000000000011100000000000000000000000000000
110011100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000001

.ramt_tile 19 14
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010100000000000000000000000000000000

.logic_tile 20 14
000000000000000000000111100001001000001100111000000001
000000000000000000000100000000100000110011000000010000
001000000001000111100000000011101000001100111000000000
100000000000000000000010100000100000110011000000000000
110000000000000000000110010001101000001100111000000000
100000001110000000000111110000000000110011000000100000
000000000000000001000000000101001000001100111000000000
000000000000000000000010000000100000110011000000000000
000000010001010000000000000000001001001100111000000000
000000010000100000000010010000001010110011000000000110
000000010000000000000000010000001001001100111000000000
000000010000000000000010100000001011110011000000000010
000000011000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000
000000010000000000000000000001101100111101010100000000
000000010000000000000000001101110000101000000010100010

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111110000000000000000000000000000
100000000000000000000110100000000000000000000000000000
110000000000000101100000000011101111001011000000000000
100000000000000000000000000000011001001011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001111011110110011110000000000
000000010000000000000000000111111111100001010000000000
000000010000000011100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111010001111100101001010100000000
000000010000000000000010010101110000010101010000100000
000000010000000011100000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000001011110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000100000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001010000000010000000000000000000000000000000000000000
100001001100100000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000110010000000000000000000000000000
000000000000000000000000000101011100110000010100100000
000000001110000000000000000111111011110001110000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000001010000100000000011010000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000100000000011111111101101000011110100100100
000000000011010000000011110111011101001011110011000000
001000000000000101000000001011111010000011110101000000
100000000000000000100000001111000000101011110000000000
010000000000000000000110000000011011001011110100000100
010000001000000000000011100111011101000111110000000001
000010000000010101000000010011011111010111100000000000
000001000000000000100010001001001111000111010000000000
000000010000000000000110001011111001000011110111000000
000000010000000111000000001011101110001011110000100000
000000010000001001000111001111111101010110100110000001
000000010000001011000010011101011100101001110000100010
000001010000000001000000001101011110010111100000000000
000000010000000111000000000111111110000111010000000000
000000010001010001000000000011101010000011110101000001
000000010000101011000010010111110000010111110000000000

.logic_tile 3 15
000000000000000101100000000001000000000000000110000000
000000000000000000000000000000000000000001000001000010
001010000000000101000110110000000001000000100100000000
100001000000000000000011010000001001000000000001000001
110010000000100000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000011000000100000100000010
000000001010000000000000000000010000000000000000000010
000000010000000101100000000011000000000000000110000100
000000010000000000000000000000000000000001000000100000
000000010001010000000000010011100000000000000111000100
000000010000100000000011000000100000000001000000000000
000000010000000000000111100000001010000100000110000100
000000010000000000000100000000010000000000000010000000
110010010000000000000000000000000001000000100111000000
100000010000000000000000000000001000000000000010000000

.logic_tile 4 15
000000000000100011100010011101011011101101010100000100
000000000000000000100011101101111100010100100001100000
001000000000001000000000000001111100010111110100000001
100000000000000001000000001111000000010110100000000000
010000000000000111100111111001001101000010000000000000
110000000000000000000011101111001101000000000000000000
000000000000010000000111000101011100101001110100000100
000000000000100111000110011101001001101000010001000010
000000010000000101100000001111001011010111100000000000
000000010000000000100000000011111011000111010000000000
000001110000010000000010000000000000000000000000000000
000001011100100111000110000000000000000000000000000000
000001010000100000010000011101111100101101010110000000
000000010001010000000011000011011001101000010010000100
000000010000000000000010000001111101010110100100000000
000000010000000000000010001101001111010110110000100000

.logic_tile 5 15
000000000000000000000000010000011000000100000100100000
000000000000000000000011100000010000000000000000000000
001000000100000000000111100011100000000000000100000000
100000000100000000000000000000100000000001000010000010
010100001100000000000000011000000000000000000100000100
010000000000010000000010101111000000000010000000000000
000000000001010000000000000011001101000000000000000000
000000000000000001000000001101011010000000100000000100
000000111010001000000000000101011010000000000000000101
000001010000111101000010000011101101000001000000000000
000000010110000000000000001000000000000000000100000000
000000010000000001000010001111000000000010000000100010
000000011110100000000000001000000000000000000101000000
000000010000000000000000000011000000000010000000000010
000000010000100001000010000000011110000100000100000001
000010010001000000000010000000000000000000000000000000

.ramb_tile 6 15
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010110100000000000000000000000000000000
000001011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000110000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 15
000000001010000000000000001101011011000010100000000000
000000000000000000000000000111101011000011100000000000
001000100000000011100000000000000000000000000000000000
100000001110011101100000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
110000000000000001000111100000000000000000000000000000
000000001000000011100011100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000000000000011001011000001000110000000000000
000000011110000000010000001011101010000000000010000001
000010110110000000000000001111111011000110100000000010
000001011010000000000010000101011000001001000000000000
000100010000001000000111100000000000000000000000000000
000100010000000001000000000000000000000000000000000000
010000110000010001000000000101011000111111010100000010
100000010000000000000000000101101110111111000000100001

.logic_tile 8 15
000000000000001000000000011111001011111110110100000000
000000000110001011000011001111101100110110110000000101
001000000000000111000111100001000001000110000000000010
100000000000000101000100000000101001000110000000000000
110000000100001000000000011001111101000111000000000000
010000000000000011000011011101001101000011000000000000
000001100000101001000111011001011011111110100100000000
000001000000010101000111111111001010101101010001100100
000001010000100011000111011101001011111110110100000001
000000110101001111000111110001101100111001110000000000
000000011000110011100000011011111011010110100000000000
000000010000001101100010100111111000000010000000000000
000100010000000000000011110011001100010111100000000000
000000010001010000000010001111101100001011100000000000
010000011001010001100110111111111100111110110100000001
100000010000100001000110001101001010111110100000000100

.logic_tile 9 15
000000000000101111100111000001011101100001010110000000
000000000000001011100111110111101011100010110010000000
001000000000000111100011111111101011000110000000000000
100000000000000101100011110111101011000111000000000000
010000000000000111000000000001011001101111010110000010
010000000001000000000000001111011000111111010000000000
000000100001000001100011110001111011101011110100000001
000001000000100000000010001011101000100011110010000000
000010011010101001100111011011111101110100010110000001
000100010000011011000111000011011011010100100001000000
000000010000001101000111100111101101001011100000000000
000000011110001101100100000111001001010111100000000000
000000011010001111100010000011011000101001010010000010
000100010101010111100000000001100000010100000000000000
010000010000001011000111100101101100111110110100000001
100000010000001011000100000011111000111001110010000000

.logic_tile 10 15
000000001010001011100111010000000000000000000000000000
000000000000000011100111110000000000000000000000000000
001010100001000000000000011111111011000111000000000000
100000000110100000000010110111101011000011000000000000
010000000000000101000000000001001101111110110100000010
010010000000000000000010101111011110111001110010000001
000000000000010001000111011001111111010110100000000000
000000001010100000000110101101111110000001000000000000
000000010000000111000010000011101101111110110110000100
000000011100000000000000000111111110111001110000000000
000010110001010000000111100101011110111110110110100100
000011010000000000000011111001001101111110100000000000
000000010000000001100110001011001101101001000100100000
000000110000000000000000001011101011101110000010000000
010010010001111001000010000001011110111110110100000010
100000010000011011000000001101001101111101010010000000

.logic_tile 11 15
000000000000100000000000000011101100111001010010000001
000000000001010000000000000000101111111001010010000000
000010100000101000000010010000000000000000000000000000
000000000000001111000110110000000000000000000000000000
000000000010000000000000001111001111110000010000000000
000000000000000000000000000001101001010000000000000001
000000000000000000000111100001111110101000000000000000
000000000000000000000000000111001111100100000000000000
000000010100000011100000000000000000000000000000000000
000100010000000000100000000000000000000000000000000000
000010111010000000000110000101111101100000000000000000
000001010000000111000000001111101001111000000000000001
000010110000001000000011110000000000000000000000000000
000010110000000101000011000000000000000000000000000000
000010110010000001000000000111111011100000010000000000
000001010000010000000000001111011001101000000000000000

.logic_tile 12 15
000010100001001000000000001000011100011110100100000000
000000000000000011000000001111001100101101010000000000
001000000000000111000111000000011011110001010000000000
100001000000000111000110101111001011110010100000000000
000000000000001000000111101001100001100000010000100000
000000000000000001000010000001001100110110110000000000
000000000000000111000011101001100001111001110000000000
000101000000001001000111110001101010100000010000000000
000000010100000000000011101011101010010111110110000000
000100011010000011000100000111110000010110100000000000
000000010110001111100011101000011010110001010000000000
000000010000000001100000001001001010110010100000000000
000000010000000000000000000011011111000010000000000100
000000010100010001000011100001111011000000000010000010
110000011110000111100011100101011010110001010000000000
100001010000000000100111100000101110110001010000000000

.logic_tile 13 15
000000000110100101100000000001001000001100111000000000
000001000001010000000000000000000000110011000000010010
000000000000000000000110100000001000001100111000000001
000000001000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001000000000000000000001111110011000000100000
000000000001000000000000000000001001001100111000000000
000000000010000000000000000000001101110011000010000000
001000010000000000000011100011101000001100111000000000
000000010000000000000000000000000000110011000010000000
000000010001000111000010000000001001001100111000000000
000000010000000000100100000000001001110011000010000000
000000010001110000000011010000001001001100111000000000
000000010001110000000110100000001111110011000000100000
000000110001000000000010100000001000001100111000000000
000101010000000000000000000000001111110011000000000001

.logic_tile 14 15
000000000000001111000111100101011000100000010000000010
000100000000001111000000000001111011010010100000000000
000000000000000011100110001001001011101000000000000000
000000000001000111100011111001011000101001000000000000
000000000000001000000110010001001111110100010000000000
000000000000001111000011010000011001110100010000000000
000000000000000000000111111101100000000000000000000000
000000001000000000000011001011100000010110100000000000
000000010000000001000000000001101011101100000000000000
000100011110000000000000001101101000010100000000000000
000000010110001000000011101001001011101000000000000000
000000010001010111000100001101011001101001000000000000
000000110000000001000000010011011111100001010000000000
000001010001010000000011110111001100000001010000000000
000010110000000000000000001000000000001001000000000000
000001011010000101000000001011001001000110000010000000

.logic_tile 15 15
000000001000001111100110101001001010010110100100000000
000100000000001011000000000011010000111101010000000100
001000100001000101100010101111001110100000010000000000
100000000000001011000111110011101001010010100000000000
000000000110000111000010011111011010100001010000000000
000000000000000000100011101001101010000010100000000000
000000000000100000000010000111000000001001000000000010
000000100001011101000011111011101001001111000000000000
000000010000100000000111101001111001010100000000000000
000010010001010000000000000001011110000100000000000000
000100110000001111000000001001001110100000010000000000
000000010010000001100000000011011001010010100000000001
000010110010000111100011110101111010100001010000000000
000000010000100000000110111101101010000001010000000000
110000110000000011000000000111011011100000110000000100
100000010001000000100000001001111100010000100000000000

.logic_tile 16 15
000000000000000111100111101001101001101100000000000000
000000000000000000100100000001011100001100000000000000
001000000000001111100000001111011010111110110100000000
100000000000000111100000000111011010110110110000000001
000000000000001101100111101001011100110000100000000000
000000000000000001000100000011001011100000010000000000
000000001110000101000011000000011110110011110100000001
000000000000001101100110000000011111110011110000100000
000001010000001000000010001001001101101001000000000000
000011110000101111000000000001111100001001000000000000
000000010000000101100000001101101010111110100110000000
000010110000001101100000000101000000111111110010000000
000000010000000001000011010001011011101001000000000000
000000010000000000100010000011011100000110000000000000
110000010000001000000111010111000001110110110110000000
100000010000001011000110000000101111110110111010000000

.logic_tile 17 15
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000001000000001110110110100000000
000000000110000101000000001111001010111001110001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
110001010000000000000000000000000000000000000000000000
100000010000000000000011010000000000000000000000000000

.logic_tile 18 15
000000000000000000000000010000000000000000000010000000
000000000000000000000011010000000000000000000011000100
001000000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001010000000000000011100000000000000000000000000000
000011110000000000000100000000000000000000000000000000
000000010000000000000000000111100000000000000100000010
000000010000000000000000000000000000000001000000000000
000000010000000000000000001011011110000000000000000000
000000010000000000000000000101101010000110100001000000
000000010000001011100000000000000000000000000000000000
000000010000001011100000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000010000000000110001101111100001111000100100100
000000000000000000000011110111011011001111010000000010
001000000001010000000000000111011110010111110100100100
100000000000100000000000001001100000101001010001000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000011111101111010111100000000000
000000000000001011000011111011011011001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 16
000001000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000110001001101000000000100000000000
100000001100000000000011101001111101100000000000000000
000000001010000000000000000111111111100011110000000000
000000000000000111000011111011011110101001010000000000
000010100000001111000111001101101101110011000000000000
000001000000000111000100000101001100000000000000000000
000010000000001000000110000000000000000000000000000000
000000001000000111000010010000000000000000000000000000
000000000000100111100000000111011010000110100000000000
000000000001000000100010100111011001001111110000000000
000100000010001011100000011101001111110011110100000100
000000000000011111000010001111011101110111110000000000
000010000000001111000110000011000000011001100000000000
000000000000001011000011110000101011011001100000000000

.logic_tile 3 16
000010100000101111100010100000000000000000100100000000
000000000000000111000110000000001000000000000001100000
001000000000000011100000001101001000100010000000000000
100000000000000011100011110001111110001000100000000000
110000100001101101100011000000001010000100000110000010
110000001000001111000110110000000000000000000000000000
000000000000100000000011000000000001000000100100000010
000000000001000000000010000000001011000000000000100000
000000000001000000000011010001001011000000000000000000
000000000000101101000011100111111001000000100000000000
000000000000000000000110001101011001100000000000000000
000000000001010000000000001011001110000000000000000000
000100001000001001100010000000000000000000100100000000
000000000000001111000000000000001100000000000010000010
110000000000001000000000000011011010100010000000000000
100000000000000001000000000001111101000100010000000000

.logic_tile 4 16
000000000001010000000000010111000001000000001000000000
000000000000001111000010110000101000000000000000000000
000000000000000000000000000101001001001100111000000010
000000000000001011000000000000101100110011000000000000
000000000100000000000011110011101001001100111000000010
000000000000000000000111100000101101110011000000000000
000010100000101000000000000011001001001100111000000000
000000000001000111000011110000001010110011000000000100
000001100000000000000111110111001000001100111000000000
000000000000001111000011010000001001110011000000000000
000001000000100011100010000011001001001100111000000000
000000100001000000100111110000101011110011000000000000
000000000000001000000000010011001000001100111000000010
000001000010000111000011000000101000110011000000000000
000010100000010000000111000111101000001100111000000010
000000000001010000000100000000101011110011000000000000

.logic_tile 5 16
000000000000000111100000001111011101110000010110000100
000010000000010000100010001111001001110010110001000000
001010100000010000000011110000000000000000000100000100
100000000000011111000111100101000000000010000000100001
010001000100000001000011100000011010000100000100000000
110010100000001001000100000000010000000000000000100010
000000000000000000000111110001001010110011000000000000
000000000000000000000111101011101111000000000000000000
000000000100000001010011011001011000101101010101000000
000000000000000000100111010111011101101000010001100000
000000000000000111010010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000011001000000110000111011101101001110101000000
000000000000101011000011100101001000010100100010000000
000100001110000111000011101101101110001100000010000000
000000000000000000100100001011111100000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000100100000100000000000000000000000000000
000001000001000000000000000000000000000000
000010101100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000010001100100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000010000000000000000000000000000
000000100110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000001000001010111100000000000000000000000000000000000
000010100000110111100011110000000000000000000000000000
001001001110000000000110000000000000000000000000000000
100000100000000101000000000000000000000000000000000000
010000000000100000000111000111001101101000010100000000
010000000000010000000111001101101111111000100010000011
000000001110010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001110000001000000001001000000000000000000000000
000000000000001111100011000001000000101001010010000101
000000101110000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000001110000000000000010011101010100010000000100000
000000000000000000000010000001111100000100010000000000
110001000000000000000011100011011111101000010100000000
100010000000000000000000000011111001111000100000100001

.logic_tile 8 16
000000000010000000000110011000001000101000000000000000
000000000000000000000011001101010000010100000000000100
001100100000000001100111110001111001001000000100000010
100011101010000111000111110000101001001000000011000000
110000000000000000000000011000011100101000000000000000
110010000100000111000011111101010000010100000000000100
000001000000010111100010001101101101000000000000000000
000010100000100111000000001001001010000010000000000000
000000000000001000000000000001101011110000110000000000
000000000000000011000000001001001100110000100000000000
000000000000000000000110001000011111000000100010000000
000000000110001111000000001111001110000000010000000000
000000000000000000000010001000011001001000000101000000
000000000000000000000100001001011000000100000011000001
000101001000001111000000001001101100000010000000000000
000110100000001001000010001001001011000000000000000000

.logic_tile 9 16
000000000110000011100000010001111100110100010110000010
000000000001000111000011010001011001010100100000000001
001000000000001101100000000001111000000010100000000000
100000000000000011000010101111011100000011010000000000
110000000000001000000111010111001011101001000100000010
110000000000011011000111011001101010011101000010000000
000110000001001101100010000001000001111001110100000011
000101001010100101000000000001101010110000110000000000
000001000000001011100010010101011110101011110101100000
000000100000000111000010110011111101110111110010000000
000010100001000000010011100101011011101001000101000000
000001000000100000000100001101111000011101000010000000
000000000000000001100011111011101101000110000000000000
000000100000000000000011100001101001000111000000000000
010000000000000000000000010111001100111110110100000000
100000000100000000000010001011001011111110100000100000

.logic_tile 10 16
000000000000010011100010001101100000110110110100000000
000000100000100000100000000111101101010110100001100000
001000000000000000000000010011001110101011110110000000
100000001110000000000011110101110000000011110000000000
110011100000001001000000000001001110001100110000000000
000011000000001111000000000000010000110011000000000000
000000000001010001000110010101101011010110000000000000
000010000100000000100010000011001111111111000000000000
000000000000000101100111001000001100110110100110000001
000000000000000000000011001101011101111001010010000000
000010000001001000000110100000000000010110100000000000
000000000010001101000100000001000000101001010000000100
000000001000001000000110001111011111010110110000000000
000000000000001011000011100101001100100010110000000000
110000000001001101000000001001111010010110110000000000
100000000000100101100011011011101001010001110000000000

.logic_tile 11 16
000001001010001101100011111111101100100000000000000000
000000000100000101000110101101001100110000010000000000
001000000000000000000011101000011010111100010010000010
100000000000000000000100000101001000111100100000000000
110000000000000011100010100001101101100011110100000010
000010001100000001000000000000111100100011110000000100
000000000000000001100111011101001001001011100000000000
000000000000000111000111100011011111101011010000000000
000001000100010111000110000001000000101001010010000100
000000100000100001100000001101101000110110110000000000
000000100000000011100010001111111010100000010000000000
000011100000000001000000001101011010010000010000000000
000000000000000011100000010011011111101000010000000000
000010100000000000100011110111001011000100000000000001
110000000000100001000000011011011010101000010000000000
100000000000000111000011011011011111000000010000000000

.logic_tile 12 16
000011000001010111100011101011111111111000000000000000
000000000001101111000100001101001000010000000000100000
000000000000000000000000000001001111100001010000000000
000000000000001111000000001011011101100000000000000000
000000000000100001100011100111111010101000000000000000
000000000000010000000100001111001011100000010000000001
000000001100011000000111011000001010111100010010000000
000000000000000111000111101101001000111100100001000000
000000000011010000000111100101101000101000010000000000
000000000001011111000000000001011111000100000000000000
000000000110000001000111101111101110101000010000000001
000000001010000000000000000111111101000000100000000000
000010100000000000000010010111001110101000000010000000
000011100000000001000011110001100000111101010000000000
000000001000001000000111101111001100101000000000000100
000000000000000011000000000111101110010000100000000000

.logic_tile 13 16
000001000000000000000000000011001000001100111000000001
000000100000000000000010010000000000110011000000010000
000000100000000000000000000001101000001100111000000000
000000000010000000000010110000100000110011000000000001
000000000000000000000000000101101000001100111000000000
000000000000100000000000000000100000110011000000000010
000000100000000000000000000111101000001100111010000000
000100000000000000000010010000000000110011000000000000
000001001100000101100000010000001000001100111000000000
000010100000000000000010100000001001110011000010000000
000000000000010000000010000011001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000010000111100000000000001000001100111000000001
000000100000000000100000000000001110110011000000000000
000000100001000001000000000000001001001100111000000001
000000000001000000100000000000001101110011000000000000

.logic_tile 14 16
000001000000000000000000000001111110111110110110000001
000000100000000001000000001101101010111001110000000000
001000000000000111100011100011111010110001010000000000
100000000000000111000010100000111101110001010000000000
000000001010001101000011111000011010111000100000000000
000000000110001001000111001101001110110100010000000000
000010100000001001100111110000011011111100010010000100
000001001100000001000111100111001111111100100000000100
000001000100000000000110100000000001110110110100000000
000000000000000111000000000011001001111001110010000000
000000000000000000000010001001111010111000000000000000
000000000000001001000011101011011010100000000000000000
000000001000001111100000000101011001110000100000000000
000000000110000111000000000001101100100000010000000000
110000000000101000000011100101111111110100010000000000
100000000000011011000110000000111011110100010000000000

.logic_tile 15 16
000001000000000000000111101101101111000000000000000000
000110000000000000000110100111101101010010100000000000
001010000000001000000111001011011110000110100000000000
100000000000000001000000001011111011001111110000000000
000000000000000001100000010000001101110111110110000000
000000000001010000000011110101001100111011110000000000
000000000001000111100010000001001110101011110100000000
000000000010001111000010100000100000101011110001000000
000000000000010101100110001111001100000011110000000000
000000000000001111000110010101110000000010100000000100
000000000000001000000110111101111001100000110000000000
000000000000001001000011011111101110000000110000000000
000000000000000011100000000001111111101100000000000000
000000101010000111000010010011101000001100000000000000
110000001101001111000010000011011111010111100000000000
100001000000001011000011111001111010001011100000000000

.logic_tile 16 16
000000001011010000000000000111111011000010000000000000
000000000001000000000000000011111011000000000000000001
001010100000001000000111011001111100001011100000000000
100001000000000111000111110011001100101011010000000000
110010000001011000000000001101101100100000000000000000
110000000000100111000000000111011101010110100000000000
000000000010001000000110000000011010010100000000000010
000000000000100101000010010101010000101000000010000000
000000000000001111000111111001101101010110110000000000
000000000000000101000111110011101001010001110000000000
000000000000000011010000000011011110010111100000000000
000000000010000111110000000111011111001011100000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000011010000000000000000000000000000
110000001100000001000011010101100000100000010100000000
100000000000000000100110100000101010100000010000000000

.logic_tile 17 16
000001000000000000000000000000001011110000000100000000
000100000000001111000000000000001010110000000000000000
001000000000000001100111100111001110101000000100000000
100000000000000000000000000000010000101000000000000100
110000000000001000000000000011101110010111100000000000
010000000001010001000000000111101000000111010000000000
000000000000010111100000001011101100110000100000000000
000010000000000000000010000001001111010000100001000000
000000000000010101100000001101000000000000000000000100
000000001010100101000011100101000000101001010000000100
000000000000000000000011101111011111000110100000000000
000000000000001001000000001001101011001111110000000000
000000000000001001100010110011011110101000000110000000
000000000000001011000010000000010000101000000000000000
110000000000000111000010110011111111110000100000000000
100000000000001001100010000000011110110000100000000001

.logic_tile 18 16
000000000110000001100000000111100000000000000100000000
000000000000000001000000000000100000000001001001000000
001010100001001000000000010000000000000000100100000000
100000000000100011000010000000001100000000001000000000
110000000000001000000110010101011110010000100000000000
110000000000001011000011101011011011000000010001000000
000000000000001011100000000111011101000110100000000000
000100000000000001100011100111011100001111110000000000
000010000000000011100000000101100000000000000110000000
000000000000000000000011100000100000000001001000000000
000000000000010111100000010111011011000110100000000000
000000000000000000000011010001001100001111110000000000
000000000000001111000111000101111100010111100000000000
000000000000000001100000000001001110001011100000000000
110000000001000000000000001001111000000100000000000000
100000001000100000000010001101011011001100000001000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000001111101100000011110100100100
000000000010000000000000000001001101000111110000100000
001000000000001000000011101011011111010111100000000000
100000000000000111000000001001101110000111010000000000
010000000100000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011011000010110100100000000
000000000000000000000011011011010000111110100000100010
000000000000000000000000001011011111011111000100000000
000000001010000000000000000111111111001111000010100000
000000000000001001000000000111101110010111100000000000
000000000000010111100000000111001101000111010000000000
000000000000000001000011111011000000010110100111000000
000000001010001011000010001111101110111001110000000000

.logic_tile 2 17
000000000100110000000110001101111001111000000100000001
000000000000001001000000001101101101111101000001000010
001000000000001111000000011101111100100000000000000000
100000000000000001000010000101001001000000000000000100
010000100000010111000011110101011110010101010000000000
110001000000001001100011010000000000010101010010000000
000000000000000001100011000001111000000000000000000000
000000000100001101100011001101101111000100000000000000
000000000000010111100011110011001100100010000000000000
000000000110000001000011000111011000001000100000000000
000010000000001001000010001011011110001100000000000000
000001000000000101100010001111111110000000000000100000
000000000100010111000010011000000000011001100000000000
000000000000001101000110000111001010100110010000000100
000000000000000101100110001111001101110011000000000000
000000000000001111100010010011101101000000000000000000

.logic_tile 3 17
000001100010001111000011111000001110010101010010000000
000001000000000001100111100001010000101010100000000000
000000000001011001100000000111001101111000000010000000
000000001010101011000000000001111010010000000000000000
000000000000000001000000000011101110010101010000000000
000000000000000000000000000000000000010101010000000000
000100000000001001100000000111000000000000000000000000
000000000000001001100000001011000000111111110000000000
000011000001010011100010011001111110000010000000000000
000001000000000000000111011111001000000000000000000000
000000000000000001000011110001001010010101010000000000
000000000001000000100011000000100000010101010000000100
000000000000000111000111100011011101101000000000000000
000000000001000001000110001111011010100000010000000000
000000000001110000000010010011011101101001000000000000
000000000001110111000111111001111111100000000010000000

.logic_tile 4 17
000000000001000000000011100001101000001100111010000000
000000001010100000000011110000001110110011000000010000
000000001100000111100111100001001001001100111000000000
000000000000001111000000000000101110110011000000000000
000000000010000111000000010101001001001100111000000000
000000000000010111100011100000101101110011000000000100
000000000110000101100000000111101000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000010100000000000000001101001001100111000000010
000000000000000001000000000000101010110011000000000000
000000000000000001000111000001101001001100111000000100
000000000000000000010011000000001100110011000000000000
000000100000000001000000000001001000001100111000000010
000001001010000000000000000000101100110011000000000000
000001000000000011100000000101001001001100111000000000
000000100000000001100000000000001101110011000010000000

.logic_tile 5 17
000000000101010001000010100101011011110010110000000000
000000000000001101100100000111011011010010110000000000
001010000000000000000111100111011001101011010000000000
100000000000000111000000000001001001000111100000000000
000010100000000001100111000000000000110110110100000000
000000001110001001000111100001001101111001110010000000
000000000000001001100011101011001110111110100110000000
000000001010000111000111101011011110111110110000000000
000010100110001111100000010101101011110010110000000000
000000000000000001100011110111011011010010110000000000
000000000000101000000111101101011000010100000000000000
000000000001010001000100001001100000000010100000000000
000000000000011011100111101000001000111111010101000000
000000000000101111100000000101011010111111100001000000
000000000000000000000111111011111110111111110100000000
000000000000000000000111101111011100010110110001000000

.ramb_tile 6 17
000000000100111011100010000011001110000000
000000010000111111100100000000010000000100
001010000000001000000011100111101110000010
100001000000001111000100000000100000000000
010000000000101001000111110001001110000000
110000000001011101000111010000110000100000
000110000001011111000010000001001110000000
000101001010101011000000001101000000010000
000000000000000011100000000101101110000000
000000000000000000000000000101010000010000
000010000001010000000000000101101110100000
000010000000000000000010010001000000000000
000000001110000001000000001101001110000010
000000100000000000000010001101010000000000
010010000001010000000011101011101110000000
010000000000000000000000001001100000100000

.logic_tile 7 17
000000000000010000000110000001001110000110100000000000
000000000001010000000000000111111111001111110000000000
001110000000100000000011001000011001000011100000000000
100000000101011101000100000111001101000011010000000000
010000000000001001100010001011001111000010100000000000
110000000000100001000010000111001010000011100000000000
000010000001010001000010100000011000111111000110000000
000000000000000001000100000000001010111111001000000001
000000000000000001000010001011101100101001010111000000
000000000000000000000000000011010000000001010010000000
000100000000101111100110001101100000110110110100000000
000000001111000001100000000101101111010110100000100101
000000000110001111000110110011111000111101010000000100
000000000000000011100111010000010000111101010001000000
110000100110010101100000000101000000110110110100000001
100001000000000001100000001101001111010110100010000000

.logic_tile 8 17
000100001010100011100111100011001010010110100100000011
000000000000010001000110000101000000111110100010000000
001100001111101000000000010101001101000110100000000000
100000000000110101000010001101101100001111110000000000
010010100000000111000011100001011011000001110011000010
010011100000000111000011101111001101000000100000000000
000010100001001111100111100111101111001101000010000000
000000000000001011000100000001101010001000000010000000
000000000000001001100000001000011111111000110000000011
000000000000001011000011110101001001110100110000000000
000010000000010111000010010111111000101000010000000000
000000000000000000100111101111001001000000010010000000
000000000000000111000010000001011101101000000000000000
000000000000000000100011111011111000011000000000000000
000000001110001011000111100001011011001101000010000000
000000000100001101100000000001011010001000000000000100

.logic_tile 9 17
000000001110000000000110100001100000000000001000000000
000000100000000001000100000000101100000000000000000000
000000000000100111000111000101101000001100111010000000
000000000101000000000100000000101100110011000000000000
000000000000000001000011000011101000001100111000000000
000000000000000000100000000000101010110011000000000100
000010000001100011100010000001001000001100111000000000
000000000000010000000100000000001001110011000000000000
000000000110000011000011100011101000001100111001000000
000000000001010001000000000000001011110011000000000000
000010000001010011000010000101101000001100111000000000
000000101010001111000100000000001101110011000000000000
000001000000000000000011100111101000001100111000000000
000000100000000000000100000000101111110011000000000010
000011100000000000000000010011101001001100111000000100
000011000110100000000010110000001000110011000000000000

.logic_tile 10 17
000000000000001111000110101011001000111110100110000001
000000000001010111100000000011010000101001010000000000
001010000000000000000000011111111000001111110000000000
100010000100001001000010000011001110001001010000000000
110000000000100000000000001011000001101111010100000000
000000000001000000000010111011001001001111000010000001
000000100000000001100000001101100000110110110110000000
000000001000000000000000000111001100010110100010000000
000000000001000011000000001101011100001111110000000000
000100000000100011000010010111111000000110100000000000
000010100010001011100011011111111110011110100000000000
000001001110000001100111011111101110011101000000000000
000010101100010001100000000001011101010110110000000000
000001100000100001000000000011011110010001110000000000
110010100000000001000110100111001100110110100100000001
100001000000000111000011000000011100110110100000000000

.logic_tile 11 17
000000000001011111000111100001011111100000000000000000
000000000001100111100010000001011100110000010000000000
001011000010001000000110100011011000101111000100000000
100010100010001101000011110000101011101111000001000000
110000000000000000000110100001011011100000000000000000
000000000001010101000010110001001101111000000000000000
000001001110100000000010100001001100111110110010000000
000010100011010111000000001001101111111001110000000100
000001000000001101100000001011011100111110110000000000
000000000001001011000011100111001100111110100001100000
000000000110000001000010011001111010111101010000000000
000010101100101001000111101011110000111100000000000100
000000100000001000000000010101011001111001010010000101
000001000000000001000010000000011001111001010000000100
110000000000000001000000010001101010101001010000000010
100000000000000000100011100111110000111110100010000000

.logic_tile 12 17
000000000000010101100111100001001111111000110001000001
000000001110110000000100000000101010111000110001000000
000000000000000111100111101000001111000111000000000000
000001000110000101100000000011001101001011000000000000
000000000100000011100011000101100000110110110001000001
000000000100000111100000000011001101010110100000000000
000000100000001001100110000001111110111001010000000000
000000000000101111000000000000011001111001010001000110
000000000000000000000000001001001000101001010010100000
000000101110000011000010011101010000111110100000000000
000000100000000111000011100101011111100000000000000000
000001001110000000100100000101101001110100000000000000
000000001100001011100000010111101110101001000000000000
000000000000101111000011110101011011100000000000000000
000000000000000011100011100101011111101000000000000000
000000000001010001100000001111001000011000000000000000

.logic_tile 13 17
000111000000000000000000000000001001001100111000000001
000001000000000000000000000000001011110011000000010000
001000000001100111100000000000001000001100111000100000
100000000011010000100000000000001101110011000000000000
010000100000000000000111000000001000001100111000000001
110001001110101111000100000000001110110011000000000000
000000000000001000000010100000001000001100111000000100
000000001010101111000100000000001110110011000000000000
000010101010000001000110100011101000001100111010000000
000001000000010111100000000000100000110011000000000000
000000100000000000000110001111101000100101010100000000
000010100100000000000000000001101010101010010000000010
000000000000000101100011100111101100111001000000000000
000000001000000101000000000000001100111001000000000000
000000100000000000000110101111001100101001010000000000
000000000000001001000100000101100000010101010000000000

.logic_tile 14 17
000000000001000001000110101011100001100000010000000000
000010100001010000000111110101001101110110110001000000
000010000110001000000011001000001001101100010000000000
000000000000001001000010010101011100011100100000000000
000000000000100000000111111001011011100000000000000001
000000000000011111000011110001011001101001010000000000
000000100000001111100011000111101101101100010000000000
000100000000001111100110000000011100101100010000000000
000000000000000000000111101111111000101000010010000000
000000001010000001000111111101011100000000010000000000
000100001001001111000000000011100000101001010000000010
000000000000100101000010010101001101111001110011000000
000010000000000111000000011111001000000010100000000000
000001001010001111000011001111011110000010000001000000
000000000000000101100010000111101010010111100000000000
000000000000100001000000001111111011001011100001000000

.logic_tile 15 17
000010000001010000000000000011001111100000000000000000
000001000000100001000000001101111000110000010000000000
001000001000000000000000000111111101101001000000000000
100000000010000111000000000011011010000110000000000000
000000000000000000000111100000001100111001000010000000
000000000001000101000000000011011110110110000000000000
000000001101010101000000000111011010111110100100000000
000000000000100101000000000000100000111110100000000100
000000000000000011100111100111001100101000010000000000
000000001010000111000010000111111011000100000000000000
000000000000000111000010010001011101111011110100000000
000000000000101001000111000111001111110011110000000000
000000001111111001000110111101011100111110100100000000
000000000000011111100011001111010000010110100001000100
110000001000000001000010011001001101000110100000000000
100000000000001111000010010011011110001111110000000000

.logic_tile 16 17
000000000000010011100000001101111010110000100000000000
000000000000000000100010100011011100100000010000000000
001000001000001000000110101111011001010000100000000000
100000000000001111000000001111001001100000000000000000
000000100000011001100000001111101111010111100000000000
000001001100000011000000001111011101001011100000000000
000001100000100000000011100101101101010100000000000000
000010100001000111000110000111111101000100000000000000
000000000000000101100000010000000000110110110100000000
000000000100001001000010001111001001111001110001100000
000000000000001000010010001011101100110100000000000000
000000000000001001000110000101001010010100000000000000
000001000000001011100010011011000000101111010100000000
000010000000000011100110101111001010001111000011000000
110000000000000000000011011011011100100001010000000000
100000000001011011000110010101001000000001010000000000

.logic_tile 17 17
000000000000010001100000000001011011010000000001000000
000000000000000000100000000000011000010000000000000000
001000000000000000000000001000000000100000010100000000
100000000000001001000000000011001100010000100000000000
110010000000000101000000000000001111110000000100000000
010000000000000000000000000000011010110000000000000000
000000001110000101000000000111001110101000000100000010
000000000100001001100010100000010000101000000000000100
000000000001010001100110110001011010100010110000000000
000000000110000000000011001111011110101001110000000000
000000000001010101100000001111001110000000000000000000
000000000000100000000000000101010000010100000001000000
000000000000000101100110010011000000010000100000000100
000000000000000000000010000000101010010000100010000000
110000001010100000000000000000000001001001000000000100
100000000000000000000000000011001100000110000001000000

.logic_tile 18 17
000010100000000111100000001001011101011111100000000000
000000000000000000100011100011001001101110000000000000
001000000000001000000000000000000000000000100100000000
100000000000000001000011100000001100000000001000000000
010000000000000001100000011011101111010111100000000000
010000000000000000000010001111111110001011100000000000
000010100000000111000111000001100000000000000100000000
000000000000000000100100000000100000000001001000000000
000000000000000111100000001111011100000110100000000000
000000000000000000000011111101011010001111110000000000
000000000000000001000011101000000000000000000100000000
000000000000000001100000000111000000000010001000000000
000000100001010000000000011101011110000001000000000000
000001001010101001000011000011101101001001000001000000
110000000000001001100011000101111001010100000000000000
100000000010001011000110000011001111000100000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000110
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000100000000000000111000001011001100000000000
000000000000000000000010000000101101011001100010000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000100000000110010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000010000000000000000000000001011001101111000000000000
000000000000000000000000000011101101010110100000000000

.logic_tile 2 18
000001000100000000000110001001101100111111100100000000
000000000110000000000000000101111100111110100000000100
001000000000001111000110111111001011100011110000000000
100000000000001011000010000101111000010110100000000000
000001000000000111000010011001101111110010110000000000
000000000000100000100110001011001000100001110000000000
000000000000001111100000001011101111100010000000000000
000000000000001011000000000111001100000100010000000000
000000000000010101100010101001011100000000000000000000
000000000110000111000011111001111010100001000000000000
000000000000000011100010000011011000111111010101000000
000000001010001111100110010011011011011111100000000001
000000000000001001000011111000001110010101010000000000
000000000000000011100111011011010000101010100000000000
000010000000000000000010001111101101110010110000000000
000001000000000111000100000001111010010010110000000000

.logic_tile 3 18
000000000001000101000010100101111101101001000000000000
000000001000100000100011101011011010100000000000000000
001000000000000111100010111011111011100000010000000000
100000000000000000000111100011101010010000010000000000
000010000000001101100110000101111000101000010000000000
000000000000000001000110101001001011000000010000000000
000000000001011111100110100000000001110110110100000000
000000000000001011000010111011001001111001110000000001
000000000010001000000010110101111000101000010000000100
000000000000000101000110101111001100000000010000000000
000000000001000011000011000000000000101111010100000000
000000000000100000010010000101001000011111100000000100
000000000001010000000011011001011011111111000110000000
000000001010000000000010001001111011111111010000000000
000010100000000000000000000001101010111011110110000000
000001001010000000000000001111101011010111110000000000

.logic_tile 4 18
000010100000000111000000000101001001001100111000000000
000000001100100000000000000000001000110011000000010000
000010101110111000000011110011101000001100111000000000
000000000001110111000011110000001000110011000000000001
000001000111011011100000010101101001001100111000000000
000000000000000011000011100000001001110011000000000000
000001000010000000000010000101001000001100111000000000
000010100000001001000100000000001110110011000000000000
000000100000000000000000000111001001001100111000000001
000000001010000000000011010000101110110011000000000000
000000000000001000000000000111101000001100111000000001
000000000000001111010000000000101011110011000000000000
000000100010000000000000000001101001001100111000000010
000001000010001001000010010000101011110011000000000000
000000000000000001000010000011001001001100111000000000
000000000000000000100110010000101111110011000000000000

.logic_tile 5 18
001010000000010000000010001001101001101000010000000000
000010100000000000000100001001011101010010100000000000
001000000000000001000000010000000000000000000110000000
100000000100000000100010000111000000000010000010000001
110000000000000111100011100011100000010000100010000010
010000000110000000100000000000001110010000100010000100
000000000000100001000011101101111110101000010000000000
000000000000000111100000001011101100000000010000000000
000000000001010001100000000000000000011001100000000000
000000000100100111100010000011001010100110010000000010
000000000000000011000011100000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000011000010010001000000001001011011110110100000000000
000010001100000001000000000101101111110000110000000000
000001001110000111100010000101011101000001100000000000
000010101110000000000011100000111111000001100000000000

.ramt_tile 6 18
000010000001001000000000000011101100000000
000000001000100111000000000000100000010000
001000000001110001100110000111011110000001
100000001010110000100100000000010000000000
110000000000100000000110000111001100001000
110000000001000000000110010000100000000000
000010000001110000000011001001011110000000
000000000001111001000000000101010000100000
000000000001010111100011001101001100000000
000000000000101001100100001011100000010000
000010000000000000000111001101111110000100
000000001110000001000110010001110000000000
000000000000000001000011100011001100001000
000010000000000000000110011101100000000000
110000000000000000000111101011011110000000
010010001010000000000100001001010000010000

.logic_tile 7 18
000000000000001000000111000000000000000000000000000000
000000000000000011000010100000000000000000000000000000
001000100110001101000000000001001001101011110110000010
100001000100001111000011111001011011111011110000000000
110000000000000000000000000101101011000110100000000000
110000000100000000000010001011011010000110000000000000
000000001100010001000000000000000000000000000000000000
000010000000000111000010000000000000000000000000000000
000001000000000000000000010000001111001100000000000000
000000001010000000000010110000011001001100000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000011110000000000000000000000000000
000010000000000000000011100000000000000000000000000000
010000101110100000000000001001111001010111100000000000
100001000110011111000000000001011110000111010000000000

.logic_tile 8 18
000000000000001011100111100101011010111001010000000001
000000000000001011000010000000101011111001010000000000
001000001111101000000000001101111000000000000110000000
100001000001111011000000000011001111010000000011000000
110001001110000111100010110001011111100001010000000000
110000100000000000100110001001101100010000000000000000
000000000000010011100000000001000001000000000110000010
000000001110100111000000001111001100100000010001000000
000000000000000000000000001111011100000000000111000000
000000001100000111000011010101101000100000000010000000
000000000000001011000000000011001011010000000011000000
000000000000001111000000000001001111100001010000000000
000010000000000000000010000011101111000000010100000000
000001000000000000000010010000011000000000010010000000
000000100001001000000000000011101101101000000000000000
000001000000001001000010001001011110100100000010000000

.logic_tile 9 18
000010100010111111000111000101101001001100111010000000
000000000000100101100100000000001110110011000000010000
000000000000000011100000000011101001001100111000000000
000000000100000111000000000000101000110011000000000010
000000000000000011100111000111001000001100111000000000
000000000000000000100000000000001010110011000010000000
000100000000000000000111010001001000001100111000000000
000000000000000001000011010000001101110011000000000000
000010000000000000000010000001001001001100111000000000
000001000001011111000000000000001011110011000000000000
000011100000000000000000000011001001001100111010000000
000010101100000000000010000000001011110011000000000000
000000001110000000000000000001001001001100111000000000
000000000001010001000000000000101000110011000010000000
000000000000011011000000000101001001001100111000000000
000000000010001001100000000000101110110011000000000000

.logic_tile 10 18
000100000110000000000000000011100000000000001000000000
000000000001000000000011100000001001000000000000000000
000000100110000000000000000011001000001100111010000000
000001000100000000000000000000101011110011000000000000
000001000000100000000111110000001000001100111000000000
000010000001000000000111000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000001100100000000000000000001101110011000000000000
000001001000000000000011110111001000001100111000000000
000010100000000000000010110000000000110011000000100000
000010100000010011100000000000001001001100111000000000
000001000101110000000000000000001111110011000000000000
000001000000000000000000010000001001001100111000000001
000000000000000001000011010000001111110011000000000000
000000000001100000000010010000001000001100111000000100
000000001100010000000110100000001111110011000000000000

.logic_tile 11 18
000001000000000001100110111101101100011110100000000000
000010000000010001000011100101101001011101000000000000
001101000000001000000000010001011101100001010000000000
100010101000001001000010001101001101100000000000000000
110000100000010011100111100001001101011110100000000000
000011100000000000100110001001101000101110000000000000
000010100010000101100000011000011111110110100100100000
000000000000001101000010000101011110111001010000000010
000101001011010011100000011000000000000000000110000100
000010000000000000000011011001000000000010000000000000
000000000001111001100111000101011110101111000100000000
000000000011011011000100000000111110101111000000100100
000010000010001000000000000001011100111001010000000100
000000000000000001000000000000001101111001010000000000
110000001100010111000111000111101011100000000000000000
100000000000001111000000001101001101110100000000000001

.logic_tile 12 18
000101000000000111100110101101011101111111110000000000
000010100000000101100000000111011111111001010001000000
001000000000001011100111100101011111101111010000000000
100000000000001011000011011011111010111111010001000000
110000001010100000000111101001111001100000000010000000
000000000110011111000111110011011001111000000000000000
000000000000001000000110000001000000000000000110000000
000001001110000111000010100000000000000001000001000000
000000000000001011100011001111111011111111010010000000
000000000000001111100011001111111011111111000000000000
000000100000000001000111000001101100000110100000000000
000000001100001001000100001001001100001111110000000000
000000000000010001100000001011101010101011110010000010
000000000110000000100000001111011101111011110000000000
110100101000000001100010010001101110010111100000000000
100100000001010000000011000001001100000111010000000000

.logic_tile 13 18
000100000000110000000000011101011100010111100000000000
000000000000110000000011000101111100001011100000000010
001100000000001000000111011111001010101000000000000001
100000000110000111000111100011110000111101010000000000
110000000000000111000010001011111000111101010000000001
000000000000000000100111101011010000010100000000000000
000000000001000101100000011001100001101001010000100000
000000000111010000100011011101101100100110010000000000
000000000010000000000010000000011100110001010000000000
000000000001001111000100001001001010110010100000000010
000010100001000011100010010000000001000000100101000010
000010100000000000000011110000001110000000000000000100
000010001110100101100010000011101010110100010000000010
000000000000010000000100000000011110110100010000000000
110000000001011000000000000001100001101001010000000000
100000001000001001000000001011001100100110010000000000

.logic_tile 14 18
000000000001010000000011110011001010101000000000000000
000000000001000000000111110011000000111101010000000000
001010000000001001100110001001101110111110100100000000
100001000000100001100011100101010000111111110001000000
000000000110001111100000000000011110000111000000000000
000000000001011111100000001011001110001011000001000000
000000000000000011100111010011001010111000100000100000
000000000000100001100111110000001111111000100000000000
000000000000001011100000001111101110010111100000000000
000000000000001011000010000101101001000111010000000000
000000000000000111100010001101111000010111100010000000
000000001000001001000110010011111001001011100000000000
000000000000001101100011001011111000111101010000000100
000000000001010011000010011011110000111100000000000000
110010100000100000000000001011101101111000000000000000
100000000000010001000011011101001000010000000000000000

.logic_tile 15 18
000000000100001111100111000001011101000110100000000000
000000000010001011000110011011001011001111110000000000
001000100001000001000111100111000001001001000000000000
100000000000000000100100000001101010000000000000000000
000000000000000101000010110001100000110110110100000001
000010100010000101000111000000101010110110110001000000
000000001000001101000010000000001010101111110100000000
000001000000000111000011111001011110011111110001000000
000001001000001000000000001111001011000010100000000000
000000000000000111000010000111101101000010000000000001
000000000000000001000000001101101101100000000000000000
000000000100000000000010000111001011110000010000000100
000000100000001011100011000000000000101111010110000100
000001000100000001100010100001001001011111100000000000
110000000000001011100000000111000001000110000010000100
100000000000101011000000001101001000000000000000000011

.logic_tile 16 18
000000000000001001100111110001111100101011110100000000
000010100100000111100010010000110000101011110001000100
001010000000001101000010100111111001010000100000100000
100000000000000111000000001001101011000000010000000000
000000001000000111000110000001100000101111010100000000
000000000001000101100000000000001110101111010001000100
000010000000000101000000010011001011000000000000000000
000000001000000111100010000101001010101001000000000000
000000000000000000000011001111100000101111010110000000
000000000110001101000100000101001011001111000001000000
000010001000000101100110101001011010000010000000000000
000000000000000000000100001111101000000000000000000000
000000000000000111100111000111101100010111100000000000
000000000000000000000100001111011000001011100000000000
110000000000000000000010010001000001001001000000000100
100000000000001011000010110000101100001001000000000000

.logic_tile 17 18
000000000000000000000110011111101110000000000000000000
000000000101010111000010001001111011000110100001000000
001000000000000101000011111001001010100000000010000010
100000000000000000100010000011101010000000000000000000
110010000001110011100011111101001100000010000000000000
010010100110011101100111010101101110000000000000000000
000000000000000001000111111111000000000000000000000000
000000000000000101000011010111100000010110100001000000
000001100011011001010110110101101001000000000000000100
000010100100000011100011110001011111000000010000000000
000000000000001001000000010000011110000100000100000000
000001000000000101000010100000000000000000001010000000
000001000000010101100010110001111011010111100000000000
000010000000000000000011010011111100000111010000000000
110001000000001001000110000101111101000000100000000000
100010000000000101100010101011111000100000010000000000

.logic_tile 18 18
000000000001000001100000010000011100101000000100000000
000000000100100000000011110011000000010100000001000000
001000000110001000000000000101000000100000010100000000
100000000000001011000000000000001100100000010000000000
010010101001110001100010110000000000000000000000000000
010000000100010000000111100000000000000000000000000000
000000000000000000000000000101000000001001000001000000
000000000000000000000000000000001100001001000000000000
000000001010001001000000000000000001100000010100000000
000000000100000001100000001101001100010000100000000000
000000001100001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000100001010000000000000111101010101000000100000000
000001000000100000000000000000110000101000000011000000
110001001100001011100000011001111110001111110000000000
100010100000000011000010000111001000000110100001000000

.ramt_tile 19 18
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 20 18
000000000000001001000000011011011100010111100000000000
000000000000000001100010000011011101000111010000000000
001000001100010000000111101000000000000000000100000000
100001000001000000000100000011000000000010001011000000
110000000000000000000000000111111000010000110000000000
110000000001001101000011100000111000010000110000000000
000000000000000000000111000000000000000000000000000000
000100000000100000000100000000000000000000000000000000
000000000110000011100000001001001011100001010000000000
000000000000000000000010011101001101000010100010000000
000000000000000111000111100001011111000000010000000100
000000000000001001100111101101101110010110100000000000
000000000000000000000111000001111100101000000000000000
000000000000000000000000000000100000101000000000000000
110000000000101001000000010000000000000000000000000000
100000000000011111000011010000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000011000000000000011111000110110100000000000
000000000100000001000000000101111101111100000000000000
001000000000001000000111001011001111101011010000000000
100000000000000001000011111001111100000111100000000000
000000000100101101100000001000000001110110110100000000
000010000000001101100000001101001010111001110000000010
000000000000001111100110001111001110111100000000000000
000000000000000011000000000011101111110000000000000000
000100000001011001000000000011011001111110000000000000
000110001010010101100011111011011100011110000000000000
000010100001000001000111100001101101101111000000000000
000000000110100001000100000101111110101001010000000000
000000000010000001100010010111011010111111010101000000
000000000000000000000011010011101000011111100000000000
000000000001010000000000000001111100101000010000000000
000000000000000011000000000011001111100001010000000000

.logic_tile 3 19
000000000000001000000010000111011000100001010000000000
000000001010001111000011101011111001010000000000000000
001000000000001101100111110001111111111100000000000000
100000000000000111000111101001001011110000000000000000
000000100000000111100010111101011000110011110100000000
000000000000000000100111001001101011111011110010000000
000100000001011111000000010101101101101000000000000000
000000000110000111000011100111011001100100000000000000
000000100000000101100110100011011100100000000010000000
000001000110000000000011110001001101110000010000000000
000000000000000011000111001101001110101111000000000000
000000001010000000000000000101001001101001010000000000
000000000000001111100011010011101100101000010000000000
000000000100000101000110101011111000000100000000000000
000000001000001001100000001011001111101001000000000000
000000000000000101000000000111111001100000000000000000

.logic_tile 4 19
000010100000010000000000000101101000001100111000000000
000010000000000111000000000000101110110011000000010000
000000000000101000000111100001001000001100111000000000
000000000111011101000100000000001011110011000000000000
000000000000000000000000000001101001001100111000000000
000000000010000000000010010000101010110011000000000000
000100000000000101100000010011001001001100111000000000
000000000000000000100010110000101100110011000000000000
000000000000000001000000000011101000001100111000000000
000000000000000000100011010000101111110011000000000000
000010000000000111000011100111101001001100111000000001
000000000000000000000000000000001110110011000000000000
000000100000000011100010010111001001001100111000000000
000000000010000000000011010000101000110011000000000000
000000000001001001000010000111101000001100110000000010
000000000000100011000000000011100000110011000000000000

.logic_tile 5 19
000011100001000001100110011101111110110011110100000000
000000000000100000000011011011101100111011110000100000
001000000000100111100010111001001110101000010000000000
100000000111000000000011110001111110001000000000000000
000010100000000011100000010001101001111011110100000000
000000000000000000100011100000111010111011110000100000
000000000000010001100000000111001010101111000000000000
000000000000000101000010111101001101101001010000000000
000010101110100111100111000111101101111110000000000000
000000000110001101100100000101101001011110000000000000
000000000000101111100111010001011111100000010000000000
000000000001001111100111100111111100101000000000000000
000010000101101111100110001011011100100011110000000000
000000000110111111100100000111011010101001010001000000
000001000010001011100110011011111100110111110100000000
000000100000000001000111010101011000110110110011000000

.ramb_tile 6 19
000010000010000000000011100101011110100000
000000010010011001000000000000010000000000
001001001100000001000000000101101110000000
100010000000000000100000000000100000000001
110010000000001000000000000011111110000000
110001000110000111000000000000010000000100
000110100001000000000011101011001110000001
000101000000000000000000000001100000000000
000000000000000000000010010111011110000000
000000001010000111000011010001110000000000
000000000000001111100000000011001110000000
000000000000001111100010001011000000000000
000000000000000001000111101111111110000100
000000001111000000100111100111010000000000
110000000000010111100000010011101110000000
010000001110001011000011101001100000010000

.logic_tile 7 19
000000000000000000000010010011001001000001110000000001
000010100000000111000011110011111110000000010000000000
001000000001011000000000000000000000000000000000000000
100010000000000101000000000000000000000000000000000000
110000000000100000000010000001011110000100000000000000
110000001001000000000010101001111100010100100000000010
000011000001000101100000000001101110001001000000000000
000010100000100001000000001111001001000101000000000000
000000000001001001000010010001011111010000100000000000
000000000000000011100110110011101010010100000000000000
000000000000110111000000001001001010101111010100000010
000000100100101101100000000101011011111111100000000001
000000000000000011100111100001001101010000100000000010
000000000100000000100011110011101100010100000000000000
010001001110010101000000001101001101101011110110000010
100010000000001111100010110101111100110111110000000001

.logic_tile 8 19
000000000000000011100110000101111001100011110100000100
000000000000100011100111000000101011100011110010000000
001010000001001001100010110000001101111100010010000100
100000000010101001000110000001001001111100100000000000
110000000000000001000000001101100001110110110100000000
000000100000000101000000001001101000101001010001000000
000010101110101001000110001111100000110110110110000000
000000000000011111100111101101101001010110100001000000
000001000100000000000000001011111100100000000010000000
000000100000001111000000000101011111111000000000000000
000010100000000111000010011101011101011110100000000000
000000000000000000100011010101011110011101000000000000
000010000010000000000111100111111111001111110000000000
000000000000000000000000001001101110001001010000000000
110000000001100001000110011001011100011110100000000000
100000000000011001100011010111011010101110000000000000

.logic_tile 9 19
000010101001111101100000000111001001001100111000000000
000000000001111111000011100000101010110011000010010000
000000100000100000000000010001001001001100111000000000
000000001001010111000011010000001010110011000001000000
000000000000000000000000000101001000001100111010000000
000000100001010000000010000000101110110011000000000000
000010101100100011100000000011001000001100111000000000
000000000000000001000000000000001000110011000000000000
000010101110000001000110100111101001001100111000000100
000001000000000001000100000000101000110011000000000000
000000000000000000000111100001001000001100111001000000
000000000000000000000110010000101101110011000000000000
000001101111000011100000000011101001001100111000000000
000010001010110000100011110000101101110011000000000100
000100000001010000000000000001101000001100111000000000
000010000000000000000010000000101100110011000000000000

.logic_tile 10 19
000000001000001000000011110001001000001100111000000100
000000000000001111000111110000100000110011000000010000
000010100001000000000000000000001001001100111000000000
000001000000100000000000000000001011110011000010000000
000000000000000000000010000000001000001100111001000000
000001000000000000000110000000001000110011000000000000
000000001000010000000000000101001000001100111001000000
000000000001110000000010000000100000110011000000000000
000100000000000000000000000000001000001100111000000000
000000000110000000000000000000001111110011000000000001
000010101110000000000000000011101000001100111000000000
000001000001011111000000000000000000110011000000000000
000000001010000000000010000000001000001100111000000000
000000001010000000000100000000001001110011000001000000
000001101110000000000000000000001000001100111000000000
000011000000000000000000000000001011110011000000000000

.logic_tile 11 19
000000000100100101000000010001001011110110100100000010
000000000001001101100011000000011001110110100011000000
001000000000101101100110111001001101010110110000000000
100000000000001111000010111001101100010001110000000000
110001100000100111100000000101111000001011100000000000
000011000001000000000011100101001100101011010000000000
000001100110001000000111110001000001110110110110000001
000011100000001011000011001101001110010110100000000000
000000000001000011100000010011111011000111010000000000
000000000000100111000010000011011011101011010000000000
000000000000000011100000000111001100100011110100000000
000000101001000111100000000000111011100011110010000000
000000000000010001100010001011011111101000000000000010
000000001100101111000100000011011000010000100000000000
110000000000001000000000010000001110100011110100000000
100000000010001111000011100111001011010011110001000010

.logic_tile 12 19
000000000001110001100011111000000000000000000100000001
000000001110001111000111101101000000000010000000000100
001000100000100001100000011000001000000011100000000000
100001000000010000000011000011011001000011010000000000
110000000000001111100111000011001110111111110001000000
000110101110001011000111100001011101111001010000000001
000010001000110000000111100000000000000000100110000101
000000000000100111000011100000001011000000000000000000
000110101010000011100000000001111110111111110010000000
000001001010000000000010001111001101110110100000000000
000000000001010001000000000001111111000110100000000000
000000000001000000010000001001111010001111110000000000
000000000000000000000111000111101011111110110010000000
000000001010000000000011010101101110111101010000000000
110000000001001011100111011101001100101111010010000000
100000000000001011100011111101111000111111010000000000

.logic_tile 13 19
000000000001010000000110101111011001111110110010000000
000000000001111111000100001001011011110110110001000000
001010100001001000000111111001000001111001110000000000
100000000000000111000011001111001011110000110000100100
110010000000100000000011111011001010101000000000000000
000001000000010111000011100011101110100100000000000000
000010000111010000000110010000000000000000100100000010
000001000110000000000010000000001011000000000000000110
000110100000000000000011100111000000101001010000000001
000000001110000000000100001101101000111001110001000000
000101000001000111000000001000000000000000000100000100
000000100110101111100000000011000000000010000001000000
000100001000001011100000011001001010101000000000000000
000000000100000101000010000001101110100100000000000000
110010100000000000000000000001101111100000010000000000
100000000000000111000010001001001110010000010000000000

.logic_tile 14 19
000000100111000111000010010101101100010111100000000000
000001001100101111100011001001111000000111010000000000
001100000000000111000000000011000001101001010000000000
100000000000000000000011111001101010111001110000000100
110000000010010001000011101011111000101000000000000000
000000000000000000100100001001001010011000000000000000
000011100000001101000000000101001111111000000000000000
000000000100001011100011100001011100010000000000000100
000000001110100101100011110011101100010111100010000000
000010100000000000100110001001111011000111010000000000
000100000000000011100011100111101111111001000000000000
000000001000000000100100000000101000111001000000000010
000000000000110101100010001001000001101001010010000000
000000000000100000000100000101101111110110110011000001
110001000000000000000111100000000000000000000100000010
100000000100000000000100000011000000000010000010000000

.logic_tile 15 19
000001000000101111100011111101001111010111100000000000
000000000100000011000011111001001010000111010000000000
001000000000000001100111101101111001011111110100000000
100000000000001101000010010001101111101011110000000000
000000000001000001000111100101101100101000000000000000
000001000000101001000011111101011100011000000000000000
000000100101001111100011111011001000000111010000000000
000000000000000011100111111011111011010111100000000000
000000001000001000000011101001001111010111100000000000
000000000000001011000011111001011100001011100000100000
000000001110001011100011110001001011010111100000000000
000010100100000011100111011001101001000111010000000000
000000000000001001000000011101111110010111100000000000
000010000001010111100011011111101000000111010001000000
110000000000000000000011100011101111000010000010000000
100000000000100101000011000000101100000010000000000101

.logic_tile 16 19
000010100000000111100111101001011100010111100000000000
000000000100000000100011111001001010000111010000000000
001000000010000001100010110001001101000000000000000001
100000000000001101000110110101101011000110100000000000
010010000001011111100011100111101101001000000000000000
110011000100000001000100000000001110001000000000000000
000000000000001111100000001011111001000000000000000000
000000000000000001000010011011001001000000100000000000
000010100000100101000000001000011010101000000100000100
000000000111011011000000000101000000010100000000000000
000000000000100001000110001000000000100000010100000000
000000000001000101000010100001001001010000100000000000
000000100000000000000110100001101000000001010000000100
000011000110000000000011100000010000000001010000000000
110000000110100001000000000111011101000010000000000000
100000000001011111000010001111111111000000000000000000

.logic_tile 17 19
000010000001001101000000000011111001100000000000000000
000000000001111001100010001011101110000000000000000000
001001000000001001000000010001101000000001010010000000
100010100000000101100010000011110000000000000000000000
010010100000001001000111100111011010000010000000000000
110000000000001001100010110001101010000000000000000000
000000000000001011100111110000011010000000110000000000
000000000100001001100111010000011010000000110001000000
000000000000100111100000011000011011010000110000000000
000010000110000000100010000101011101100000110000000010
000000001000100001000110001001101001111111000000000000
000000000001010000100010110011011111010110000000000000
000000000000100000000000000000000001100000010110000000
000000000110000000000010111001001001010000100000000000
110000000000000001100000010001111000000010000000000000
100000000010000000100010001101101000000000000000000000

.logic_tile 18 19
000010000001000000000111100000000000000000000000000000
000000000100100000000100000000000000000000000000000000
001000000000100000000011100000000000000000000000000000
100010100001000000000000000000000000000000000000000000
110010000100000000000110000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001111000000000000001001000000001000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001001111010100001010000000000
000000000000000000000000001111101011000010100000000000
110000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000001000000000111101001111101000110000000000000
000000000000100000000000000011101011000010000000000000
001000000000101111000010101000000000000000000110000000
100000000011000001100110100011000000000010001010000000
110010101010100101000110000111011011000001000000000000
010000000000000000000011101101111010000010100000000100
000000000000000111100110010111111000000110100000000000
000000000000000000100011110111101011001111110000000000
000000000000000000000000011000000000000000000100000000
000000000110000000000011100101000000000010001010000000
000000000000000111100000011011111000000001010000000000
000000000000100001100010001111111001000001000001000000
000000000000100001100000000101011001000110100000000000
000000000000010011000010000101101111001111110000000000
110010101010100000000010000000001110110000000000000000
100000000000010000000010100000001011110000000000000000

.logic_tile 21 19
000000000000000111100111001111001010100001010000000001
000000000001000000100011111001101001000010100000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111011001101100000000000000
000000000010000000000000001001011010001100000001000000
000000000000000001000010000001011100100000000000000001
000000000000000000100110101111001001101001010000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000010000000000000000001000000000
000000000000000001000010000000001101000000000000001000
001000000000000001100000000001000000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000001000000110000101001000001100111100000000
000000000000000001000000000000100000110011000000000001
000000000000000000000000000101101000001100111100000100
000000000000000000000010100000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001101110011000000000000
110000000000000000000000000101101000001100111100000001
100000000000000000000000000000100000110011000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000010000000000000000101100000010110100000000000
000000000000010000000000000000000000010110100000100000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000000010110100000000000
000000000000001101000000001101000000101001010000100000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000100001010111000110110000000001001111000000000000
000000000000001001100110000000001001001111000000000000
000000000000001000000111110000001010000011110000000000
000000000010001011000111000000000000000011110000000000
000000000001100101100000000011101101110110100000000000
000000000010100000100000000001001110111100000000000000
000000000000000000000011100000000000010110100000000000
000000001010000000000000001001000000101001010000000000
000000100000100111000010000011011101101000010000000000
000001000000000000000100001001101011010010100000000000
000000000000000001000000000000000000010110100000000000
000000000000010000000000000001000000101001010000000001
000000000000000000000000000000011000000011110000000000
000000001000000000000000000000010000000011110000000101
000010000000000011100000000000011000000011110000000010
000000000000000000100000000000000000000011110001000000

.logic_tile 3 20
000000100000001111100000000101101010110000110000000000
000001000110000001100000001111001101110000000000000000
001000000000001001100000001111011001100000010000000000
100000001110000101000011101011011110010100000000000000
000000000001001001000000000101111101110110100000000000
000001000110101111000000001111001110111100000000000000
000000000000001111100000011101101101101000000000000000
000000000000000111100010011011001011010000100000000000
000010000001011001100000010011000001101111010111000000
000000001010000011000010000000001000101111010000000000
000000000000001111000011100011101011110000010000000000
000000000000000011100000001111001101100000000000000000
000000100000000111100111100001100000111111110100000000
000000001010100000000111110001000000101001010000000010
000000000000001001000000000000000000001111000000000000
000000000000101101100000000000001000001111000000000000

.logic_tile 4 20
000001100000001000000110001011101100101000010000000000
000010000000000111000000001011111100001000000000000000
001000000000000001100111001111101101100001010000000000
100000000000000000000011101011101100010000000000000000
000000000001010001000000001001011000111111110100000000
000000000110001001000000000011101000101101010010000000
000000000001010000000000001011001111100000000000000000
000000000000000000000000001001011101110000100000000000
000000100001011000000010001111101011101011010000000000
000000000000010111000000000111001001001011010000000000
000001100000001011100010010000011000001100110000000000
000011100110000001100111010000011010001100110000100000
000000000000000101000111000111011100101000000000000000
000000000000000111100111000101011100100100000000000000
000001000000001111000110100011001111100000000000000000
000000001100000111000100001111001101110000100000000000

.logic_tile 5 20
000000000000001000000011100001101000000100100000000000
000000100000001111000111100000011000000100100000000000
001000000000010111100110110011111000101011010000000000
100000000000001111100010101111001010000111100000000000
000000000000001101100010101000011100101011110110000000
000000001010001111000111101001010000010111110000000000
000001000000001111000000000000001101111110110100000000
000000100000000001000000000011001001111101110001000000
000000000001001001100111001111001011100011110000000000
000001000110100001000000000101111100101001010000000000
000000100001010000000110000101001010111110100101000000
000001000000000111000000000000100000111110100000000000
000000000000000000000000000111101100010101010010000000
000000001010000000000010010000010000010101010000000000
000000001010000000000000001101101001101000010000000000
000000001100000011000000000101011000010010100000000000

.ramt_tile 6 20
000000000001000000000000000101011010000010
000000001000000111000000000000000000000000
001000101011010000000000000101011000100000
100001000000001001000000000000100000000000
110000000000011000000110100111011010000000
110000000000001111000110000000100000010000
000000100110000000000000011011011000000000
000001000000001001000011010111100000000000
000000000001000000000000011101011010000000
000000001000000001000011001011100000000000
000000101000000000000011000111111000000000
000001001010000000000010000111100000000000
000000000000000000000111100011111010000000
000000001001011001000010000001100000000000
110000000110011111100111101011011000000000
110000000001011111000000001101000000010000

.logic_tile 7 20
000001000001000000000010101101101100101001010110100001
000010101010000101000010101111010000101010100000000000
001010100000000111100011100011000001100000010111000000
100010101111000111100000001011001011111001110000000010
110000100000000000000010100111101101101000110111000000
110000000000000000000110010000111010101000110001000000
000110000000000001000010000001111101000000010000000000
000011001100000101000010100011011001000010110001000000
000000000001001111100011110011011000110100010100100000
000000000110100011000011010000101001110100010011000010
000010001000000000000000000101100000100000010110000000
000001000110000000000010001011101001111001110001100000
000000000000000000000111000101001100101001010100000010
000000000000000000000000000001110000010101010010000000
000000000000100000000111010101001100111101010100100000
000010000000010000000111101011110000101000000010000001

.logic_tile 8 20
000000000000001101000110000011111010001011100000000000
000010100001010001000110011111001001010111100000000000
001000000000011011100010010001001111010110000000000000
100001000100100111100111111111111001111111000000000000
110000000000001001000110000001101010001011100000000000
000000000001011111000000001111001001010111100000000000
000000000001000000000110010001101110011110100000000000
000000000000101111000111110001011100101110000000000000
000001000000000001000010010101100001110110110100000000
000010100000000000100010000001101011101001010010100000
000010000000000111100000000111001011110110100100000001
000000000000000000100000000000001011110110100000100000
000100000101010001100111001011000000101111010101000000
000110000000000000000011111001101101001111000000100000
110000000000100000000000001101000000110110110110000000
100000000001000000000000001101101001010110100000000000

.logic_tile 9 20
000000000001000000000000000011001000001100111000100000
000000000000100000000000000000001010110011000000010000
000000000000010000000011100011101000001100111000000000
000000000110100000000100000000101111110011000000000010
000001000000000001000111100001101001001100111000000000
000000100000000000000100000000101010110011000010000000
000101001011001111000011100101001001001100111000000001
000000100111000011000010000000101101110011000000000000
000000000000000111100000000111101000001100111000000000
000000000100010111100000000000001110110011000000000010
000001000000000000000010010111101001001100111000000000
000000100000010000000011000000001011110011000010000000
000000000000100011000000000111001001001100111000000000
000001000000001001000010000000001011110011000010000000
000100000100000001000000001011001000001100110000000000
000100000100000001000000000101000000110011000000000000

.logic_tile 10 20
000000000000010011100000000011001000001100111000100000
000000000000000000000000000000000000110011000000010000
000000000000100101100000000111001000001100111000000000
000000000001000000100000000000100000110011000000000000
000000000100000000000000000001101000001100111000000000
000000000000010000000000000000000000110011000001000000
000000000100011000000000010000001001001100111000000000
000000000000001101000011100000001010110011000000000100
000000000000000001000111100011001000001100111000000000
000010000000000000000000000000100000110011000000000000
000000000001110000000000000111001000001100111000000000
000000000100100000000000000000000000110011000000000100
000001000100000111000011100101101000001100111010000000
000010000100000000000100000000100000110011000000000000
000110101010000000000000000000001000001100111000000010
000101000000100000000000000000001000110011000000000000

.logic_tile 11 20
000000000000100101100111101001001110011110100000000000
000000000100000000000110110111001011101110000000000000
001000000000100111000110001111111100010110110000000000
100000000001010000000000000101011110010001110000000000
110000000000000101000010011101011100111111110001100000
000000000000001011100011111111101100110110100000000100
000011000111101111100111000101011100110110100110000000
000001000000000101100010110000001001110110100000000000
000000000000100000000000010001011110111110100110000000
000000000111010111000011111001100000101001010000000000
000000001000000101100110111011001101101011110010000000
000000101010001111000011111001011101110111110010000000
000000000000001011100000011111011010101011110100000000
000000000110000011100011101101110000000011110010000000
110000101000101011100010000111011011101000010000000000
100001100001000111000000000101001000001000000000000000

.logic_tile 12 20
000010100000000000000010000111100001000000001000000000
000000001010000000000100000000101111000000000000000000
000000000001010001000000000111001001001100111000000000
000000000000100000100000000000001100110011000000000100
000000000100000000000000000001001000001100111000000000
000000001011000000000010000000100000110011000000000000
000001000001000001100000000000001000001100111000100000
000000000000000000100000000000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000010100000000000000000000000001010110011000000100000
000000001001000011100000000000001001001100111000000000
000000001110100000000000000000001000110011000000000000
000010001000100101100000010011001000001100111000000000
000001100000010000000010100000100000110011000000000000
000000000000100000000011100000001000001100111000000000
000000000001000000000010000000001111110011000000000000

.logic_tile 13 20
000100000000000001000111110000011001101000110000000001
000000000000010111000110101111011011010100110000000000
001010100001000000000011101000000000010110100000000000
100000000100100111000111111101000000101001010000000000
110001000001010000000011100000000001000000100100000000
000010000000100000000100000000001111000000000000000110
000010100001110000000011000011101010010111100000000000
000000000010010000000011101001111000001011100000000000
000010101010101000000110000001011100000110100000000000
000001000001000111000000000001111001001111110000000000
000000000100000000000011100111101101010111100000000000
000000000000000000000011101001001111001011100001000000
000000000000000000000110101000000000000000000110000010
000000000000010000000000000001000000000010000010000000
110000000001010111100111100000011000001111110011000000
100000100100000000000110010000011101001111110000000000

.logic_tile 14 20
000011001011001000000000011111011111100000010000000000
000000001100100111000011111001001110010100000000000000
001001000000001111100111100101100000011111100000000000
100010000111000101100110010000101101011111100010000000
000000000110000001100000010000001111111001010011000100
000000000000000000100011110001011111110110100000000100
000001000000000011000110011011100001011111100100000000
000000000000001001100011110101001000101001010000000000
000010000111000000000110100111101111100001010000000000
000000001010100000000000001001001110010000000010000000
000000000000000000000000000101101010101000010000000000
000000000000011001000010011101001110000100000000000000
000010000000010011100000001001100000010110100000000000
000001000000100001000010000001100000111111110001000010
110000000000000111000111101011101111010111100000000000
100001000000000001100011111101101111001011100000000000

.logic_tile 15 20
000000000000000101000011100101111111010111100000000000
000000000000000000000110100101101111000111010000000000
000010000110001000000000000101101101000110100000000000
000000000000001001000011011111101110101001010001000000
000000000000000111100111111001011011100001010000000000
000000000000000001100011001011001001010000000000000000
000001100000001111100111111011001011010110100000000000
000001000000001011000110010111111101010110000000000000
000010000000010011100000011011001000010110000000000000
000000001010001001100010000101011111111111000000000000
000000001000001011100111111111111110010111100000000000
000000001010001111100011000111101010000111010001000000
000000000000000101100010011011101011000011110000000000
000000000110000000000111000001011100000011010000000000
000000100000011001000111111001001111010110100010000000
000000000000001111000111100111101111010010100000000000

.logic_tile 16 20
000000001110001001000010100001101011010000100000000100
000000000110000111100010001011001110000000100000000000
001000000000100101000000000001001010101000000100100100
100000000110011101100000000000000000101000000000000000
010010100000000001100010110101011100101000000100000000
010000001100000001000110000000100000101000000000000000
000001000000000001110010000101101010100000000001000000
000000100010001001000011111001011110000000000000000000
000010100000000001000000010011101010010100000000000000
000000000000010000000010000000110000010100000000000000
000000000000100011100110101001111100000000000000000000
000000000000000000100110011111011100001000000000000000
000010000000010111000110101001011010000110100000000000
000000001010000001000000001111001110001111110000000000
110000000000000101000011001101101111100010110000000000
100000000000001001100011001101111110010110110000000000

.logic_tile 17 20
000000100011000111100000010111001010000001010000000000
000001000000110000000010001001110000101001010000000000
001000000000000001100000000101000000100000010100000000
100000000000000111000000000000001100100000010000100000
110000000000000111000000000001000000100000010100000000
010000001010000000100011110000001001100000010000000000
000000000000001011100000001111000000101001010110000000
000000000000000111000000001011100000000000000001000001
000000000000010001100000010001000000010000100000000000
000000000100000000000011000000001001010000100000000001
000000000000000000000110101000011000101000000100000000
000000000000001001000000000001000000010100000000000001
000000000000000000000110001001100000000000000000000001
000000000100000000000010110001000000101001010000000000
110000000000000000000000000011111011100011110000000001
100000000000000000000000000000001010100011110010000001

.logic_tile 18 20
000000000000001000000000000011101101000110100000000000
000000001100000111000000001011001011001111110000000000
001000000000000000000011100001111111000001010000000000
100000001010001001000100000101001111010010100000000100
110000000000011000000000010001100000000000000110000000
110000001000000101000011000000100000000001001000000000
000000000000000001100110000001001100000000000000000000
000000000000000000000000000111001011000110100001000000
000011001000000111000000000011100000000000000100000000
000010100000000111100010000000100000000001001000000010
000000000000010111000010000011101101010111100000000000
000000000110000111000000001101011001000111010000000000
000010100000001000000011111111001100000001010000000000
000001000000000001000110000101100000010110100000000000
110101001110000001000000010011000000000000000110000000
100010100100000000100010000000000000000001001001000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 20
000000000000000000000011100111101101100001010000000000
000000000000000000000000001011001000000001010001000000
000000000000000000000111010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000010000000000111100111110000000000000000000000000000
000001000000000111000111100000000000000000000000000000
000010100000001000000111011001111010000011010000000001
000000000000000001000011101011111001000011000000000000
000000000000001101000010010001111010010111100000000000
000000000000000011000011010101111011000111010000000000
000000000001001101100010000011011111100000110000000100
000000001010001011000111111101101110000000110000000000
000000000000000101100000000101011011010100000010000000
000010000000000000000000000111001101001000000000000000
000000000000001001000000001011011100110100000000000000
000000000000001011000000000011001101101000000000000000

.logic_tile 21 20
000000000000000000000000001011100000010000100000000000
000000000000000000000010010111001101110000110000000000
000000000000000111000110000001111111110100000000000000
000000000000001101100010111111011110010100000000000000
000000000000000000000110001011001100010111100000000000
000000000000010001000000000011011001001011100000000000
000000000000000000000000001011101001000110100000000000
000000000000000000000000000011111000001111110000000000
000000000000001111000011010111011000010100000000000000
000000000000000101000110000011110000111100000000000000
000010100000001011100000000000001010011100000000000000
000000000000000011000010000111011111101100000000000000
000000000001000001000110101111000000001001000000000000
000000000000100101100011101001101111010110100000000000
000000000000001111000111001011101110010111100000000000
000000000000000101100000000011001010000111010000000000

.logic_tile 22 20
000010000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000110000111001000001100111100000000
100000000000000000000000000000000000110011000001000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000000001001100000000101101000001100111110000000
000000000000000001000000000000100000110011000000000000
110000100000001001100000000000001001001100111100000000
100001000000000001000000000000001001110011000001000000

.logic_tile 23 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001001000000101001010000100001
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000100000000000000000000001101001110000000000000000000
000100000000000000000000001011111010000010000000000000
001000000000000000000000000000000000001111000000000000
100000001010000000000000000000001010001111000001000000
110000000000101111000000010000000000000000000000000000
110000000111001101000011010000000000000000000000000000
000000000000001111000000001000000000010110100000000001
000000000000001101000000000101000000101001010000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000111100000010110100000000000
000001000100000000000011100000100000010110100010000000
000000000000101000000111101000001110101000000100000101
000000000001000001000110000101000000010100000011000011
110000000000000000000111100000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 2 21
000010100000000101000010100101100001000000001000000000
000000001000100101000000000000001111000000000000001000
000010100000000101100000000011000000000000001000000000
000000000001000000000000000000001100000000000000000000
000000000001000000000000000111000001000000001000000000
000001000001110000000000000000101011000000000000000000
000000000000001101100110000011100000000000001000000000
000000000000001111100100000000101000000000000000000000
000000000011001011100110000011000001000000001000000000
000000000000101001100111100000101010000000000000000000
000000000000000000000011110011100000000000001000000000
000011100000000001000111110000001001000000000000000000
000010100001100000000000000011100000000000001000000000
000000100110000000000011000000101000000000000000000000
000000100000000000000010000011000001000000001000000000
000001001100000000000100000000101000000000000000000000

.logic_tile 3 21
000101100000000111000011100001000001000000001000000000
000101000000000000100100000000001111000000000000001000
000000000000000101100000000001101001001100111000000000
000000000100001001100000000000001100110011000000000000
000000000000000000000011100001101001001100111000000000
000001000100000000000000000000001011110011000000000000
000000100000000000000010110111001000001100111000000100
000000000000000000000010110000001001110011000000000000
000000000000000000000110010101101000001100111000000000
000000000110000000000111100000101111110011000000100000
000000000000000111000010000101001000001100111000000100
000000000000000000100100000000101101110011000000000000
000000100000001001100111100111001001001100111000000000
000001000010001001100000000000001110110011000000000000
000000000000000111100011100011001001001100111000000000
000000000001010000010000000000101101110011000000000000

.logic_tile 4 21
000001000000000000000010010011001010101000000000000000
000000001000000000000110101001111110011000000001000000
001000000000000000000110110000000000110110110000000001
100010101000000000000010100111001001111001110011000100
000000000000000000000010001101011100101000010000000000
000001000010000000000010011001101111000000010000000000
000000100000000000000111000000000000000000000100100000
000000001110000000000100000011000000000010000000000000
000000000000011111000011000101011110101001000000000000
000000100100001101000000001101111110100000000000000000
000001100110000111000000001111001100110000010000000000
000010100000000000100000000111001011010000000000000000
000000100000010111100110100000000001001111000000000000
000000001000000111000100000000001011001111000011000000
110000001010000101100000001111101110100000010000000000
100000000000001101100011101001001011010000010000000000

.logic_tile 5 21
000000000000000101000000010001000001110110110100000000
000000000000100000100010100000001000110110110000000001
001011000000001101100110110111111100110110100000000000
100000000000000101000010000101011100111100000000000000
000000000000000001100000010111101101110110100000000000
000000000000101111000011110011101101110000110000000000
000000000000000000000000000011001101101100000000000000
000000000100000000000000001111011111110100000000000000
000000100001000011100000010000011001111110110100000000
000000000110100011100010000101001001111101110010000000
000000000000000000000000010001000000101111010110000000
000000000000000000000011110000101011101111010000000000
000001100001000111000000011111001010010100000000000000
000001001000000000000011110111100000000010100000000000
000000000000000001000000001000001110101011110101000000
000000000000000000000010001001000000010111110000000000

.ramb_tile 6 21
000000000001000011100000010011001110100000
000000010000000000100011110000010000000000
001000001000100000000000000111001100000000
100000001111000000000000000000110000100000
010000000000001001000111010101001110000000
010000000000001011000110110000110000100000
000000100000001000000000000011101100000000
000001000100001101000000000111110000010000
000000000000000111100000000101101110000010
000000000001001001100010100101010000000000
000011000001000111000000000011001100001000
000010100100101001100010010001010000000000
000000000000001000000010000011101110000001
000000000011001101000110101101010000000000
110000000001010011100000000111101100000000
010000000000000000000000000101010000100000

.logic_tile 7 21
000000000011000011100000001001011000001101000000000000
000000000001100000100011101001011011000100000000000000
001010000001000000000111010111101111110110100000000000
100000000000100000000111100011011011110000110000000000
010000000000000001100010001000001010111000100101000000
010000000000001101000000001011001100110100010001000000
000010001010100000000000010101011100010000100000000000
000010100101000000000011110001101101010100000000100000
000010100000000111100110001111000000111001110110100000
000001000000000001100100001011001110100000010000100000
000010100000000011000000010101011111101000010000000000
000001000000000001000011000011001110100001010001000000
000000000000001111100111100011101111111001000100000000
000000001000000001000111010000011101111001000010000100
000000000000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.logic_tile 8 21
000000101100000111000000000011001011000001010010000000
000000000000000000000000001111111001000001100010000001
001000000000010001100000000000011101101111000100000000
100001001010000000000011110101011100011111000011000000
110000000000000001000111110000011000111100010010000001
000000000000000111100111010111001010111100100010000000
000011001011000011100000000111111100110110100110000000
000010100001100001100000000000111110110110101000000000
000000000000001101000010001111001011000001010010000000
000000000100001101000000000101111001000010010000000000
000010000000000101100000010101011111100000000000000000
000000000000000000000011010001101111110000100000000000
000000000001100011100110110000000000000000100101000000
000001000000110001100010100000001100000000000000000100
110000001110100111100010101000011100101111000110000000
100000000001000000100010010101011100011111000000000010

.logic_tile 9 21
000000000000000101100000000000000001000000100100000000
000010000000000000000000000000001111000000000000000100
001000001110100000000110000000011010000100000100100000
100000000101000111000000000000010000000000000001000000
000000000000100111000000000000000000000000100110000000
000000000000000000100000000000001111000000000000000000
000110100000101011100111100000001010000100000100000000
000000000010010001000100000000000000000000000001000000
000000001110000000000010000111111111101000010000000000
000000000001000111000000000011101010001000000000000000
000001001011000000000000000001111101011110100000000000
000000100000001111000010011011011001011101000000000000
000101000000000000000011101000000000000000000100000000
000010100000000000000100000111000000000010000000000100
000000101101010001000010001000011100111001010000000010
000001000000001001000011100101001000110110100000000001

.logic_tile 10 21
000000000110000000000000000000001001001100111000000100
000000100000100000000011110000001011110011000000010000
001000000000000000000111100000001001001100111000000000
100000000100100000010111110000001001110011000000000000
110000000000010011100011100000001000001100111000000000
000000000000000000100100000000001001110011000000000000
000000100000000000000010000101001000001100111000000100
000001001001000000000000000000000000110011000000000000
000100000001000000000000000000001000001100111000000000
000000000000001001000000000000001011110011000000000000
000000101000001000000110010001101000001100111000000000
000001001010101011000111010000100000110011000000000000
000000001100000000000000000111001001010010100000000000
000000000000000001000000000011001101110101110000000000
110000000001000000000000011011100001110110110101000000
100000101110000000000010001111001101101001010010000001

.logic_tile 11 21
000000001000110101100111110011000000000000000100000000
000000000000110111000110100000000000000001000000000001
001011000000001011100111101001001100000111010000000000
100010000000000101100000000001011000010111100000000000
110010101100001000000110101111101000001111110000000000
000011000001001011000100000101011000001001010000000000
000101001110000101100111110011001111110000010010000000
000010000000000111000111100101001010100000000000000000
000010100000001111100000011000011111110110100100000000
000000000000000111100011101111011011111001010010000010
000000001011100000000000000111101010111011110000000000
000010001101110000000000001111011110110011110000000100
000000000001010001000000000101111001010110000000000000
000000001000000011000010100001101000111111000000000000
110110000001001011100110001001001001010010100000000000
100001000000101011000011101001011000110011110000000000

.logic_tile 12 21
000000000100001000000010000001001000001100111000000100
000000100001001011000000000000100000110011000000010000
000010100000000000000000000000001000001100111000100000
000001000000000000000000000000001111110011000000000000
000001000110001000000000010000001001001100111000000100
000010000010000101000010110000001101110011000000000000
000000100000110000000000000000001000001100111000000000
000001000011110011000000000000001010110011000000000000
000100000000000000000000000011101000001100111000000000
000100000000000000000000000000000000110011000000000000
000101001001010101000000000000001000001100111000000000
000000000001000000100010000000001011110011000000000001
000000000000000000000000010101101000001100111000000000
000000000000010000000010110000000000110011000000100000
000010000010000000000000000001001000001100111000000010
000001001100000000000000000000000000110011000000000000

.logic_tile 13 21
000010000000100111100110001000000000000000000100000001
000001100000000000100100001101000000000010000000000000
001000100010100000000000000111100000101001010010000000
100000000001010111000011101011101000111001110001000000
110010000000000011100110110001011011100000000000000000
000011100000000011000010000101111000110000010000000000
000010000001000001000111000000000000000000000100000000
000001000100101111000011010011000000000010000000000001
000100000000000001100011110111101111111110110000000000
000010000000000000000111011101011010110110110001100000
000110000000000000000000011001101101101111010000000100
000000000000000000000010011111111010111111010001000000
000000000001110111000000010101001011111110110000000100
000000000000100000000011011011011101111110100001000000
110000000100100000000110000111001011100001010000000000
100001000000010001000010111001001011100000000000000000

.logic_tile 14 21
000000001000000011100111110001111111000110100001000000
000000100000000101100111011111101111001111110000000000
001000000000001000000111110001000000000000000100100010
100001000000011011000111010000100000000001000001000000
110000000001011000000000001011011101010111100000000000
000000000000101001000000001111001000001011100000000000
000000100010000000000000010001011000111111110000000000
000011000110000000000010011011001110111001010000100100
000001100000000001000110110001000000000000000100000000
000000000100000000100010000000000000000001000010000100
000000000000010111100000000001111000111111010000100000
000010000000100000100000001001011010111111000001000100
000000000010000000000111000000011010010111110000100000
000000000000000001000100001011010000101011110001000000
110000000001010001000010000000011110000100000101000000
100000000110000111000000000000000000000000000000000100

.logic_tile 15 21
000000000001010111100010111001000000001001000000000000
000000000001101111000111110011101111101001010000000000
000101000001010000000011110101011010010111100000000000
000000000000001111000011100001011101000111010000000100
000010000110100011000111101001101100010111100001000000
000001001011010000100111110001101101000111010000000000
000000000000000000000011100001111010010111100000000000
000000001000001001000010001101111000001011100000000000
000001000110100111100010000001011101000110100000000000
000000100010010000100010100001001011001111110001000000
000000000000000011100010001101011111000110100000000000
000000000000000101000000001101101010001111110000000000
000000000000001001000011111001011100010111100010000000
000010100100010001100011001101011110000111010000000000
000000000000100001000000000000001000110000100001000000
000000000001000000100000001111011110110000010000000000

.logic_tile 16 21
000000100000010001100011100011011101000001000000000100
000001000000000000100110001001011000001001000000000000
000000000000001001000110011111101111010111100000000000
000001000000000111100011110111101111001011100000000000
000000001110010101000111001111011110010111100000000000
000000000000000000000110111001101001000111010000000000
000000000000000111100111011011011111000000000000000000
000000000000000111000110001001101011000000100000000000
000001000001011001100111000101111101000010000000000000
000000100100100011000010101111001011000000000000000000
000000000000101101000111110011011100101001000000000000
000010000001001011000011011011001001000110000000000000
000000101100001001000110111101001110000010000000000000
000011100001011111100011100101101011000000000000000000
000000000001010011100011011101011100101110000000000000
000010000100000011100010100001011000011110100000000000

.logic_tile 17 21
000010000000011000000111100011000000101001010100000000
000001000000100001000100000001100000000000000000000010
001010100000000101000110000001000000000000000000000000
100000000000000000000000001011000000101001010010000000
110010100100000000000011101101011001000010000000000000
110000000000001101000100001011001111000000000000000010
000000000000100000000011101000000000010000100000000000
000000000000011111000100000101001010100000010001000000
000010001010000000000110100011111110010100000010000000
000000000000000000000000000000110000010100000000000000
000000000000110000000110110101011011010000100000000010
000000000000000000000010001111111001000000100000000000
000010100000010000000111010011111110101000000100000000
000000000110101001000111000000110000101000000000000000
110000001010000011100010110001011110010111100000000000
100000001010000000100110001001001110001011100000000000

.logic_tile 18 21
000000000000000111000000000011011110101000000000000000
000000000000000000100011100000100000101000000010000000
001000000000000000000000010000000000000000100100100000
100001000000000000000010000000001011000000001000000000
010000000000000001100000001011101101110100000000000000
010000000110000000000011011001001111101000000001000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000000111000000000010001000000000
000010100001000011100110000111100000101001010000000000
000000000100100000000000000101000000000000000010000000
000010101110000011100111000000011011110000000000000000
000000000000000000100000000000011110110000000000000000
000001000000000000000000001001011101000110100000000000
000010100000000001000000000101011110000000000000000000
110000000000001001000011001000000000000000000100000000
100000000000001011000000001011000000000010001000000000

.ramb_tile 19 21
000000000001010000000000000000000000000000
000000000001110000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000001000111100001011100000010100000000000
000010000000001111000100000001011110000001000000000001
000000000000001001000010111101111010110000100000100000
000000000000000111100111101001101111100000010000000000
000010101001010000000000000111101001001001010000000000
000001000100100000000011100000011001001001010000000000
000001100000000011100010001111011100100000110000000000
000010100000001101100011100001101101000000110001000000
000010100000001000000111000101101111000010000000000000
000000000000000111000100000111101111000011000000000000
000000000000001000000110010011101110100000000000000000
000000000000000001000010001011111011010110100000000100
000000000000010111100010000111111010000010100000000000
000000000000001111000110000011101110000001000000000000
000000000000000011100110100001111110100001010000000000
000000000000001001100010001111001001000010100000000000

.logic_tile 21 21
000000000000001111000000001001001011010111100000000000
000000001010000001000010010111001010001011100000000000
000000000000000001100000000000001010011100000000000000
000000000000000000000000001111011100101100000000000000
000000000000000001000110010011111101110000100000000000
000000000000000111000010100101101011100000010001000000
000000000000000001000111001111011100010111100000000000
000000000000000001100100000101001010000111010000000000
000000000001000111000000000111100000010000100000000000
000000000110100000000011011001001000110000110000000000
000000000000001101100111000011001110000110100000000000
000000000000001011000011100001111010001111110000000000
000000000000000001000010001001111110000001010000000000
000000000000000000000110001011000000101001010000000000
000000000000000001000111000101111110101001000000000000
000000000000000001100100001111111011001001000000000000

.logic_tile 22 21
000000000000000000000110000101001000001100111100000000
000000001010000000000000000000000000110011000000010000
001000000000000001100000000101001000001100111100000010
100000000000000000000000000000000000110011000000000000
000000100000001001100000000111001000001100111100000000
000001001010000001000000000000100000110011000001000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001001110011000001000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000001000000110000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000001
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000001

.logic_tile 23 21
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000001000011100000001101111001000000000100000000
000001000000100000100011101111011000010000000000000000
001000100000001011100011101000011000000000100000000000
100001000000000011000000000111001000000000010001000001
110000000000000011000000001101111000000000000100000000
110000000000000000000000000001011001010000000000000000
000000000001011000000110100101000000010110100010000000
000000000110101011000100000000000000010110100000000000
000000000000000000000111001101111001000000000100000000
000000001000000000000100000001011111000000100000000000
000000000000001000000000000101100000010110100000000000
000000000000000111000000000000100000010110100010000000
000000000000000000000010001000000000010110100010000000
000000000000000000000100000011000000101001010000000000
110000000000001000000110001000000000100000010000000100
100000000000001011000000000001001101010000100010000000

.logic_tile 2 22
000001000000000000000000000011100000000000001000000000
000000100010000000000000000000101011000000000000010000
000000101010011101100000010111100001000000001000000000
000001000000100011000010100000101000000000000000000000
000010101110001111000110100111100000000000001000000000
000000000000101111100000000000101111000000000000000000
000010100000001111100000010001100001000000001000000000
000000000000001111100011100000001100000000000000000000
000000000101000000000110000011000000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000111000010000101100001000000001000000000
000000000000000000100100000000001010000000000000000000
000000000000010000000010000101000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000111100111110001100001000000001000000000
000000001100000000000011110000101011000000000000000000

.logic_tile 3 22
000010100000000111100011100011101001001100111000000100
000000000010000000100011110000101101110011000000010000
000000000000000111000011100001001000001100111000100000
000010101011001111000100000000101111110011000000000000
000010100000000001000011100001001000001100111000100000
000000000000000000000100000000101011110011000000000000
000000100000010111100000000101001001001100111000000000
000000000000000000100000000000001000110011000000100000
000010000110001000000000000001001001001100111000000000
000000000110000111000000000000001010110011000000000000
000000000000010000000111010011001001001100111000000000
000000000000000000000111110000001111110011000000000010
000000000001000000000011110111101001001100111000000000
000000000000000000000111100000001000110011000000000010
000010000000001000000000010111001001001100111000000000
000000001001010101000010100000101001110011000000100000

.logic_tile 4 22
000000000000000011000000001011001100100000010000000000
000000001000000000000000001111011110010000010000000000
001010000000000000000000000000001010000011110000000000
100000000000000000000000000000010000000011110001000000
110000000000010001000111101000000000010110100000000000
110001000010000000000000001101000000101001010000100000
000000000000000101100011100011101111111000000000000000
000000000001000000100100001011101110100000000000000000
000000000000000011000011100001000000010110100000000000
000001001000100000000000000000000000010110100001000000
000000000001000000000110100000011010000011110010000000
000000000000001001000110110000000000000011110000000000
000000000000000101000111100111100000010110100000000000
000001001000000001000100000000100000010110100001000000
110000000000001000000111001011101010000001000100000000
100000000000001101000111101011001110000000000001000000

.logic_tile 5 22
000000000000001000000011000001000000001100110000000000
000001000000100101000000000000101110110011000000000000
001001000100100011000000000101111100101000010000000000
100010000000011001000000000111011111100001010000000000
000000100000011101000000010011011010000101000000000000
000000000110000001100010000000101101000101000000000000
000000000000000001100000011101011100101000000000000000
000010100000001001000010000011001010100000010000000000
000000000001010000000011110001111110001100110000000000
000000001000100000000011110111010000110011000000000000
000001101010001111100000010111111101100011110000000000
000000000001010001000011110111011110101001010000000000
000000000001000011100000011111101101110010110000000000
000001000000001001100011110001011110100001110000000000
000010100000000111000000010001000001101111010100000000
000000000100001101000010011101001011111111110000100000

.ramt_tile 6 22
000000000000001101100000000111101110001000
000001000000001111100000000000010000000000
001000001010000000000011100101001100001000
100000000000001001000000000000110000000000
110001000000000111100011100001001110000000
110010100110001001000000000000010000100000
000011000000100000000011100101101100000000
000010001010010000000100000101110000100000
000000000000000000000000011011101110010000
000000000000100000000010101011010000000000
000010100000100001000000000101001100000000
000001000000010000000010010111010000100000
000000000000000000000011111001101110100000
000000000000100001000110100111110000000000
010100100000101111000000001001001100000000
010101000101011011000011101111010000100000

.logic_tile 7 22
000000000000000101000011101011111101001001000000000000
000000000000000000100000000111101101000101000000000000
001000000000001000000000010000001110101100010101000000
100000000111010001000011010001001001011100100001000100
010010100000000011000111000011000000010110100000100000
110000000001010000000011010000100000010110100000100100
000001000110000000000000000011000001100000010111000000
000010000110001111000010111001001111111001110000000010
000000100010001011100010101011101100010100000000000000
000001000100010111100010001011001010100000010000000000
000001000000100011100010100001100000111001110110000000
000010000001000000100110011001001011100000010001000000
000001000000000101100000001101111101000000100000000000
000000100000000000100000001011001001101000010000000000
000010100000000001000000011000001100101100010110000010
000000000000000000000010001101011001011100100001000000

.logic_tile 8 22
000001000000001000000000010111101011010000000000000000
000010100010000001000011111111011000010110000000000000
001000001011010000000000001111111001000000100000000000
100000001110001001000011100111001010101000010000000000
010000100000000000000110010111011111000001010000000100
010001000000000000000011100011101000000001100000000000
000001000001011000000111001001111000010100000000000000
000000100001001011000100000111011110100000010000000000
000000000000000001100000010011100001111001110110100000
000000000000000011000010001011101111010000100000100000
000001000000100000000010001011100000100000010110000100
000000100111001001000010001011001100111001110000000000
000000000000001000000011110011100001111001110100100010
000000000000010101000111000001101011010000100001000000
000010001110000101100110101011101010101000000100100000
000010100000001001000100001011110000111101010011000000

.logic_tile 9 22
000000001100000000000010010111000000000000000100100000
000000000000000000000011100000100000000001000000000000
001001000000000000000011010101001100010110110000000000
100010001010000000000010001101011001010001110000000000
000001000000000011100000001011101100000001110000000001
000000000110000000100010001001111110000000100000000000
000000000001010001000010100111111011010000000000000011
000000001011100000000100001011011101101001000010000000
000000000000100000000110101011011100010000000000000000
000000000001011001000110100101111001010010100000000110
000000100110100000000010000000001110000100000100000000
000001000111010000000010000000010000000000000010000000
000010000000000111100010010000000000000000000110000000
000000000001010000000011000011000000000010000000000000
000000000001010111000000000011101011001111110000000000
000000000000100000000000001001101001000110100000000000

.logic_tile 10 22
000000000000000001100110011000000000000000000100000000
000000000000000011000011111001000000000010000001000000
001000000000000001100000010000001000000100000100000000
100000000100000000100011000000010000000000000001000000
000001000000000000000111001001011101000001110000000000
000000000000000001000100001101001111000000010010000000
000000000000100001000111000000000001000000100101000000
000000000100010001000100000000001000000000000000000000
000001000010000000000111000011101111010000000001000000
000010100000000000000100001101001011010110000010000001
000000001010000001000000001101101110010110110000000000
000101000101010000100010000101011010010001110000000000
000001000000001000000110101111101100010111110000000100
000000100000000001000000001011110000000001010000000000
000000100000000000000010000001011011001001000010000000
000010001000000000000010011001011100000101000001000000

.logic_tile 11 22
000000100001101001000000001111101101100000000000000000
000001000000010001100000000001111010110100000000000000
001000001001001101100111010011101100111110110001000000
100000100000100111000010000111001010111101010000000000
110000001010010000000110000101011011101111010000000000
000000000000000111000000000001001111111111100000100100
000000000000001001000110000101111001111001010000100000
000000001010001001100000000000111101111001010000000000
000000000100000000000011100000000001000000100110000000
000010000000010111000100000000001101000000000000000100
000100100000011000000011110101000000000000000110000010
000111100000000101000010110000100000000001000000000000
000010100000000000000111000001111000100011110101000000
000000000010001001000100000000101111100011110000000000
110000000000010000000111100101111001101000010000000000
100000000010000000000011100001001111000100000000000000

.logic_tile 12 22
000000000000001000000000000000001001001100111000100000
000000000000101001000000000000001111110011000000010000
000000001010001000000000000001001000001100111000000100
000001000001010101000000000000000000110011000000000000
000000000001001000000000000011001000001100111000000000
000000000000100111000000000000000000110011000000000000
000110000000000000000000000000001000001100111010000000
000000000001001111000000000000001010110011000000000000
000000000000010011100111000111001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000100000000000000000000001000001100111000000000
000001001100000000000000000000001101110011000000000000
000001000010010000000000000101101000001100111000000000
000010000000100000000011100000000000110011000000000000
000010000000000000000111000001101000001100111000000010
000000000100000000000000000000000000110011000000000000

.logic_tile 13 22
000000000001000011100000010111000000000000001000000000
000000000001110000000011010000001001000000000000000000
000000000000000000000111010101101000001100111010000000
000001001000000000000011000000101011110011000000000000
000001001100001000000010100001001000001100111000000000
000000000000001011000011100000001100110011000000000000
000000001110000011100111100011001000001100111000000000
000000000000010000000100000000101010110011000010000000
000000000000001000000111010111001001001100111001000000
000000000001000111000111000000101001110011000000000000
000010000110000011100000000111001001001100111000000000
000000000010000000000000000000101001110011000010000000
000010100000101000000111110011001001001100111000000000
000001000000001011000110110000101010110011000010000000
000010100000000000000000000101001001001100111001000000
000000100000000000000000000000101100110011000000000000

.logic_tile 14 22
000000000000000001000011010000000001000000100100000000
000000001110000000000010100000001000000000001001000100
001011101011001000000010010000000000000000000100000001
100110100001011011000111110011000000000010000000000100
110000001010000111000011010101011011010111100000000001
000010000000000000100011100111111010000111010000000000
000010100001001111100000000101001101111001000000100000
000000001000100001100011100000101100111001000000000000
000001000110001101100000000011101111010111100000000000
000000000000000101100000001001101001000111010000000000
000000000001001011100111000111111101010000100010000000
000000001010101011000000000001101010000000100000000000
000000000000001111100000000000011000000100000110000100
000000000001010011100000000000010000000000000000000000
110000000000100000000010100101001111010111100010000000
100000000000000000000000001001001011001011100000000000

.logic_tile 15 22
000000000000000001000111100101100000101111010110000000
000000000110000000100011000000101100101111010000000000
001001001100001111100010010111001000010111100000000000
100010100000001101100111100011111001000111010000000000
000000000001110001100000000001111000010000100000100000
000010100000110000000000000111011010000000100000000000
000000000000100001000111001111011100010111100000000000
000000000001000000000110001111011101000111010000000000
000010000000001011100111101111101100010111100000000000
000001000000000101000000000011011110001011100000000000
000000000000001101100000000111011000000110100000000000
000000000100000111000011100001001101001111110010000000
000011100000000001000111101111011101110000100000000001
000010101110000000000010001101101111100000010000000000
110001001100011000000110000101111000010111100000000000
100000100000000011000011111011011100001011100000000000

.logic_tile 16 22
000000000000000000000110000111111111000001000000000000
000000000100000000000010011001101001001001000000000000
001010000000001000000000000101100001001001000000100000
100000000000000111000011110000101011001001000000000000
110000001110000000000000000000001001001100000000000000
010000000001010000000010010000011101001100000000000000
000010000000101000000110000000011100101000000110000000
000000000001010101000010011001010000010100000000000000
000000000000000000000111111000000000100000010100000000
000000000010000101000011110011001100010000100000100000
000000000001011000000000000001111110010110000000000000
000000000000000001000010011011011110111111010000000000
000000000000010000000110100101101010000001000000000000
000000100000001111000000001111011001000001010000000010
110000000000001000000010001000011010101000000100000000
100000000000000101000010111101010000010100000000000000

.logic_tile 17 22
000011100001010000000110010111011010101000000100000000
000010101000001001000011000000010000101000000000000000
001000000001010000000000000011001110101000000100000000
100000000000000000000000000000000000101000000000000000
010010000000100000000110100011011110010100000000000000
010001000110010000000000000000100000010100000001000000
000000000000000000000110000001000000100000010100000000
000000000000000000000010110000001001100000010000000000
000000000001011000000110100011011110101000000100000000
000000000100000101000000000000100000101000000000000010
000000000010000011000000000001000000010000100000000001
000000000000000000000000000000001001010000100000000000
000010000001011001100010101000000000100000010000000000
000000001100000001000100001101001111010000100000000010
110001000000001000000000001101001110000010000000000000
100010100000000001000000000011101001000000000000000000

.logic_tile 18 22
000010100000000101100000010000000000000000000100000000
000000001110001011000011100001000000000010001000000000
001000000000000101000000001111100000001001000000000000
100010100000000000100000001011001000010110100000000000
010000100000001001100011100101001100000110100000000000
110011001010000001000110010111101111001111110000000000
000000000000001111100000000000011100000100000100000000
000000000000001011000000000000010000000000001000000000
000010000000000011100000000111001111011100000000000000
000000000000000000000000000000011101011100000000000000
000000000000100000000111110000000000001001000010000000
000000001001000000000111100001001010000110000000000010
000000000001011111000110010001111010100000110000000000
000000000000001011000010000000001010100000110010000000
110000100010001011100000001101101001010000110010000000
100000001010000001000000000111011010100000010000000000

.ramt_tile 19 22
000011000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000001000000000001001111011010111100000000000
000000000000000111000010110101001100001011100000000000
000010000000011011100011101111101000010100000000000000
000000000000000111000111111001110000111100000001000000
000000001000101111000010001101100001001001000000000001
000000000001001111000010001001101011101001010000000000
000000100000011011100011110001111011101001000010000000
000001000000001111100111011101011100000110000000000000
000000000110000000000111000101011000101001000000000000
000000000110000000000000000001111010001001000000000000
000000000001001111000000000101111110010000110000000000
000000000000100101000011110000101110010000110000000000
000000000001011000000011100001101101000010110010000000
000000001110100001000000001101111101000001010000000000
000000000000000111000011100101101110010100000000000000
000001000000000000100100000101110000111100000000000000

.logic_tile 21 22
000000000000000000000000010101000000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000000000001100000000001000000000000001000000000
100000001010000000000000000000100000000000000000000000
010000100000001000000110000000001000001100111100000001
100001000000000111000000000000001101110011000000000000
000000000000001000000110000101001000001100111100000001
000000000000100001000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000001010000000000000111101000001100111100000000
000000000000100000000000000000100000110011000000000010
110000000000000000000000010101101000001100111100000000
100000000000000000000010000000100000110011000000100000

.logic_tile 22 22
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000001010000
001000000000000000000110000000001000001100111100000000
100000000000000000000000000000001100110011000000000100
000000000010100000000000000000001000001100111100000000
000000000001010000000000000000001001110011000001000000
000000100001110000000000010111001000001100111100000000
000001000000000000000010000000100000110011000010000000
000000100000001001100000000111101000001100111100000000
000000000000000001000000000000000000110011000001000000
000000000010000000000000000111101000001100111100000000
000000100000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000010
110000000000001001100000000000001001001100111110000000
100000000000000001000000000000001001110011000000000000

.logic_tile 23 22
000000000000001001100000000000000000001111000100000000
000000000000000001000000000000001000001111000011000000
001010000000010001100000000001000000001100110100000000
100001000000000000000000000000001000110011000001000000
010000000000001111100111100000000000000000000000000000
100000000000001111100000000000000000000000000000000000
000000000001000101100010000111111011110000100000000000
000000000000000000000000001111101110010000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000111101010010111100000000000
000100000000000000000000000101011110000111010000000000
000000000000001000000000001001100000001001000000000000
000000000001011111000011101101001010101001010010000000
110000000000000101000010000000000000000000000000000000
100000001010000001100000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000110000111111001000111000000000000
000000000000000101000010111011101001000010000000000000
001010100000000101100000000101000000010110100010000000
100000000110000000100010110000100000010110100000000000
000000000000000000000010001001011011100001010000000000
000000000000001101000110100111111100101001010010000000
000000100001000101000000001011011011000000000000000000
000001000110100101100010000111001011100001010000000000
000000000000001000000000000101101110111101110100000000
000000000000000001000011110000001001111101110000000000
000010000000001001000000011101111100000010000000000000
000000000000000001000010000001011010000000000000000000
000000000000000000000000000101011100111101010100000000
000000000000000111000000000001100000111111110000000000
000000000000000001100000011001001000000010000000000001
000000000000001001000010000101011011000000000000000000

.logic_tile 2 23
000000000101010101100000010011100001000000001000000000
000001000100000000000011110000101100000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000001111000000000000101101000000000000000000
000000000000100000000000000101100001000000001000000000
000001001011000000000000000000001000000000000000000000
000000000000001111100000010111000000000000001000000000
000000000000001111100011100000001111000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000111000000001101000000000000000000
000000000000011111100011100111100001000000001000000000
000000000100000111100000000000001011000000000000000000
000000100100001111100000000111000000000000001000000000
000001000100000111100011110000001001000000000000000000
000000000000010011100111000101100000000000001000000000
000000000000000000000100000000001000000000000000000000

.logic_tile 3 23
000000000000000001100000010001001001001100111000000100
000000000000000000100010010000001001110011000000010000
000010101000100001100000000101001001001100111000000000
000000000001010000100011110000101000110011000000000010
000000000000000111100011100111101000001100111000000100
000000000000000000100100000000101010110011000000000000
000000001000010101100000000001001001001100111000000000
000000000000001111100000000000101010110011000000000010
000000000000001000000110100111001001001100111000000000
000000000000000111000000000000001010110011000001000000
000000000000100111100000000111001000001100111010000000
000000000100010000100000000000001101110011000000000000
000000000000001001000000010011101001001100111000000000
000000001000010101100011110000001110110011000000000000
000000000000000101100000010011001000001100111000000000
000000000000000000000010100000001111110011000010000000

.logic_tile 4 23
000000000010000001000000010000000000001111000010000000
000000000000101001000011010000001000001111000000000000
001000000001010000000000010101011000100000000101000000
100000000000010000000011000101011000000000000000000000
010000000000010001000000001011001011000010000000000000
010000001010101001000011101101011111000000000000000001
000001000000000000000010110011100000010110100000000000
000010000000000000000011000000100000010110100001000000
000000001110000001100000000011100001000110000010000000
000000000000000000000000000000101111000110000000100110
000010100000000000000011100000000001001111000000000000
000000000111000001000010000000001111001111000001000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010001000000
110000100000010111000110001101011110100000000100000000
100001000000000000000010001101001010000000000000000000

.logic_tile 5 23
000010001100000111100010111001011010101011110100000000
000010100000001111100011101011111000101111110000000001
001000000000001000000110001001101101001000000000100000
100000000100000101000011101011001111000000000001000000
000001001000001000000011100101011101000001100000000000
000000100110001111000000000000011001000001100000000000
000000000000000000000000010001001010110000010000000000
000000001000000111000010000111111100100000000000000000
000000000001011001100110011101111110111110000000000000
000000000010001011000110000001001111011110000000000000
000000000000101000000111100000001101111111010101000000
000000000001010001000111101011011001111111100000000000
000000001011001000000010001011111010101001010000000000
000000000110001111000100000011101111010010000000000000
000000000000001000000000000001111001110010110000000000
000000000000000111000011100001011110100001110000000000

.ramb_tile 6 23
000000000000100101100011100111001010000000
000001011011000000100110000000110000010000
001000000001000000000111000111001010000000
100000000000100000000100000000100000010000
110000001110000001000111010001001010000000
010000001010000000100010010000110000010000
000010101110000000000010001011101010000000
000001000000001011000010010101100000100000
000000100001010000000010010101101010000000
000001001110000001000011111001110000100000
000010101100000000000000000011001010000000
000000000000000001000010001011000000000000
000000000110000000000010011001001010000000
000000000000000000000011101101010000000100
110000000000000000000000001101001010000000
010000000000000000000000001001100000000000

.logic_tile 7 23
000001101100001000000010010000001100010100000111000001
000000000000000001000010000001010000101000000000000100
001000000110000001000000000011011100001101000000000000
100000000000000000100010111101011001000100000000000000
010000000000000000000111110011100000111111110000000000
010000000000000000000011111101000000010110100000000000
000000001101011101100010100000011010000100000110000001
000000100000000111000100000000010000000000000010000110
000100100000001000000110000001111111010000110000000000
000001000000000011000000000000001100010000110000000000
000000000110001001000000001101111000111110100010000000
000010101100000111000010110011110000111111110000000000
000000000000001000000111101001001110010000000000000000
000000000101000011000000001111101111010010100000000000
110000000000000000000010100101101101010000000000000010
100000000000001111000100001001001010100001010000000000

.logic_tile 8 23
000000000000000000000111001011100000111111110100000010
000000000000000111000011100001100000010110101000000000
001001100000101000000110011011001110001001000000000000
100110000001000101000011000101101100000101000000000000
010100001100011000000011111011001100000001010000000000
010000000000001111000010111011101110000010010000000000
000000001010101111100000001001111111000100000000000000
000000000000011111000011111001101100101000000000100110
000001000001001001000110111011001010010000000000000000
000010100000000111100011100101011110010110000000000000
000000000000000001100011100001001011000010000000000000
000000001111010000000011111001011011000000000000000000
000000101110101001000000000011001010010000000000000000
000001000000000001000000000011001110010110000000000000
110100000110000001000010101111100000000000000000000000
100000000000000000000110111111101110001001000000000000

.logic_tile 9 23
000000000000011000000000010101011100001101000000000001
000000000000001111000010001001111100000100000001000000
001000000000000000000000000011011100010000100000000001
100000001000000000000000001101001110010100000010000000
000000000001000000000110000000000000000000000100000000
000000000000000001000010000001000000000010000001000000
000100000000000000000000000000001100000100000100000000
000000001100100000000000000000010000000000000000000000
000011100000001111100000000000011110000100000100000000
000010000000001101100010010000010000000000000010000000
000001000001011000000111100000000000000000100100000000
000010001000000001000000000000001100000000000001000000
000001000100000000000000000111101010001001000000000000
000000100000000111000000001101011100000101000000000011
000000000000111000000000000000000000000000100100000000
000001000000010011000011100000001010000000000010000000

.logic_tile 10 23
000000000000000000000000011101001011010000000010000001
000000000110000000000011001111011010010010100000000000
001001000000000000000000010001011001010000100010000000
100010000000000000000010000101111101101000000010000000
000000000100000001100000010011000000111001110000100000
000010000001001001100011001011101111110000110000000000
000000000000001101100110000011101001010000000000000000
000010100000000001000000000101011010100001010010000100
000000000000100001000111000000001100000100000100000000
000000000101000000100110010000000000000000000001000000
000010100000001000000011100101101001000000100000000010
000000000000000111000000000101111110101000010010000000
000000000001100111000110100000000000000000100100000000
000000000001110000000000000000001110000000000001000000
000010000000000000000010000000001010000100000101000000
000010100000100111000100000000000000000000000000000000

.logic_tile 11 23
000000100000000000000011101011011110100000000000000000
000011000000000001000110011001111110110000100000000000
000000000000000001100000010001001100110110100001000000
000000000000000000100011010000111110110110100000000001
000000001011000111000000010111111010101001000000000000
000000000000100000100010000001011111100000000000000000
000010101010000000000011100001001111100000000000000000
000010100000000000000011001011001011111000000000000000
000000000000001000000111011000001110111000110010000000
000010000000000001000111101101011100110100110000100000
000000000010000000000110011011011100101111010000000000
000001000000000000000010101011111001111111100001000100
000000000100001001000111010101011000111111110010000000
000000000000000101000111010101101101111001010010000010
000000001011001000000000001001101111100001010000000000
000000000000001011000011110111111111010000000000000000

.logic_tile 12 23
000000000000100000000000000101101000001100111000000000
000010100000000000000000000000100000110011000000010000
001011000010100000000000000011101000001100111000100000
100010100000010000000000000000100000110011000000000000
110001000100100000000000000000001000001100111010000000
000010101011010000000000000000001100110011000000000000
000000000000100000000110010000001000001100111000100000
000000000000000000000011110000001101110011000000000000
000000001010000000000010110000001000001100111000000001
000000000010001111000111010000001101110011000000000000
000000000000000000000000000101101000001100111000000000
000000000001000000000010110000100000110011000000000010
000000001000000000000111100000001001001100110000000000
000000001010000000000000000000001111110011000000000000
110001000001010000000010100000001110000100000100000001
100010000000000000000100000000010000000000000000000000

.logic_tile 13 23
000000001010001011100111000001001000001100111000000001
000000000001001011000000000000001010110011000000010000
000000000000010111100011110001001000001100111000000001
000000000110000000000011100000001001110011000000000000
000001000010001011100000000001101000001100111010000000
000000000001010011100000000000101101110011000000000000
000001000000000000000000000011101000001100111000100000
000000100000000000000010000000101010110011000000000000
000000001000000000000000000111101001001100111000000000
000000000000000000000010000000101001110011000000000010
000100000000010000000000000111001000001100111001000000
000000001010000000000011000000001111110011000000000000
000000000000000111100111000101101001001100111000000000
000000001101000000100011100000101111110011000010000000
000000000000100000000111010111001001001100111000000001
000000001011010000000111100000101000110011000000000000

.logic_tile 14 23
000000000110000000000111101011101111100110110000000000
000000000000000000000000001111011010101001110000000001
000001000000000111000000010111011011110110100000000010
000000000000100000100011000101101100110101010000000000
000001000001001000000111001011111000111111000000000000
000000000000011111000000001011001110101011000000000100
000000000000000111000111001011011011101110100000000000
000000000100001001100000000011001111011110100000000001
000000000101101000000010001011111011110011110000000000
000000000000000011000000001101001010100011010000000001
000000000010000001000000011101111000101111010000000001
000000000000000000000010110011011001000111010000000000
000001000001110111000011111011101101101111010000000100
000010000000110111000111100101011110001011100000000000
000001000001000111000111000101011011110110100000000001
000000100000000000100110010111101100110101010000000000

.logic_tile 15 23
000000000011110001000010100011111111101001000000000000
000101000110000000000111110101001011111001100000000000
000000000010100000000010101101101000100100010000000010
000000000001011111000100001111111010110100110000000000
000000000000001111000111101111001011111001100000000000
000000001110000001100010111101111110110000010010000000
000000000000001000000111011101111000111000000000000000
000010000000000001000010111111101101111010100000000000
000000000000000111100111011011101001100000010000000000
000000000001010000000111111101011101111101010000000000
000000001110100011100010011101101111110000010000000000
000000000100010001000111011001111010110110010000000000
000011000000000111100011100101111100000110100000000000
000011000000010000100110010111111101001111110000000000
000000100000001011100000000011101010110100000000000000
000000000000011011000010010001011100101000000000000000

.logic_tile 16 23
000000000001010000000111100000011110000100000100100100
000010101100001111000100000000000000000000001000000000
001000000000000111100111010001101101110110100000000000
100000000000000101100110001011001001111000100000000010
110010000000110000000011101001011110000000000000000000
010010000100001011000010000111111000001001010000100000
000000000000000000000010100001111110000010000000000000
000000000000000001000000000101011111000000000000000000
000000100001011111100111011011101011010000100010000000
000001001000000101100011101011111001000000010000000000
000001000000100000000111001000001010111110100000000000
000010100000010000000010000101010000111101010000100011
000010000011000000000011000111001101010111100000000000
000001000000100011000010001111001011000111010000000000
110000000000101101100010011000000000000000000100000000
100000000001010111000111110001000000000010001010100000

.logic_tile 17 23
000000000010010111000000000000001010000100000100000001
000000001110000101100000000000000000000000001000000001
001000000000001000000111110111111000010111100010000000
100000000000000001000111101101101111000111010000000000
110000000000010000000110010111011010010000100000000000
010000000000001001000011010011011011000000010000000001
000000000000000111100000000111111011010111100000000000
000000000000000000000010000001001001000111010000000000
000000101001010000000111100111100000000000000110000000
000001001010100101000010000000000000000001001000000001
000010100000000011100010001111011110110000100000000000
000000000000000000000000001111111101010000100000000000
000010000000000000000110100000011100000100000100000000
000010100000000001000011010000010000000000001000000100
110001000000001111100010011001011000010111100010000000
100000100100001111100010000011011110001011100000000000

.logic_tile 18 23
000000000010001000000000001111011010010111100000000000
000000001110000001000000001011001111001011100000000000
000000000000000111000111000101011111010111100000000000
000000000000000111000100000101011010000111010000000000
000010100001010111000000000000000000000000000000000000
000000000000100101100011110000000000000000000000000000
000000000000001111000000010101111001000010100000000000
000000000000001011000011101101001001000001000000000000
000000000001000000000111101011111010000000100000000000
000000001110100000000000000101011000000000110000000010
000010100000000111100000011011101110000100000000000000
000000000000000111100011100001001101001100000000000000
000010000001010001100111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 20 23
000100000000001011100010100011101110010111100000000000
000001000000000001000100000011111011000111010000000000
000000100000001101000110000001011101001001010000000000
000001000000000111000000000000001011001001010000000100
000010000001001011100011100011111001011100000000000000
000000001010101111000110000000111111011100000000000000
000000000000000101000111000101001100100001010000000000
000000001010000000100111100101011011000001010001000000
000000000000000101100000011011111000100000110000000000
000000000000000111000011000111101010000000110010000000
000000000000010101100011000001111010100001010010000000
000000000000001001000000000001001011000010100000000000
000000000000010000000000000001001100001001010000000001
000000000000000111000010010000101100001001010000000000
000000000000100001000111100101111101010111100000000000
000000000000010000100100000111101100000111010000000000

.logic_tile 21 23
000000000000001001100000000000001000001100111100100000
000000001110000001000000000000001000110011000000010000
001000000000000000000110010000001000001100111100000000
100000000000000000000010000000001000110011000000000000
010000000000010000000000010101001000001100111100100000
100000000000000000000010000000100000110011000000000000
000010100000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000100000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000010
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000000000001001001100111100000000
000010100000000000000000000000001001110011000000100000
110000001100001001100000000000001001001100111100000000
100001000000000001000000000000001001110011000010000000

.logic_tile 22 23
000000000000000001100110010000001000001100111100000001
000000000000000000000010000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000001010000000000000000001000001100111100000000
000000001010000000000000000000001001110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000001000000101000000000000111101000001100111110000000
000010100001000001000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000001100000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001000000000000101101000001100111100000000
100000000000000001000000000000100000110011000000000000

.logic_tile 23 23
000000000000001101100110101001101010010111100000000000
000000000000000001000000000111011100001011100000000000
000000000100100111100110100111011111000110100000000000
000000000000000000100000000111001001001111110000000001
000000000000001101000111111001001111000110100000000000
000000000000001011000110100111101011001111110000000001
000000000000000000000111111101011110010111100000000000
000000000000010000000110101101101110001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000111000000001011001010010111100000000100
000000000000000000000000000011001000000111010000000000
000000000000000111100000000101000000001001000000000000
000000000000000111000000000001001101010110100000000100
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000011100000000000100000010100000000
000000000000000000000011100101001011010000100010000000
001000000001000101000110110000000001001111000010000000
100000000000100101100111110000001001001111000000000000
110000000000010011000011100001011011000001000100000000
110000000000000000100100001001101001000000000000000000
000000000000001000000010100101011100101000000000000000
000000000000001011000100000000100000101000000000000000
000000000001000101000010000111000000010110100010000000
000000000000100101000000000000000000010110100010000000
000000000000001000000110100000001010110000000110000000
000000000000000011000000000000001101110000000000000000
000000000010001000000010000011101101110000000000000000
000000000010000111000000000011101000000000110000000000
110010100000000000000000001000011010000010100000000001
100001000110000000000000000001010000000001010011100011

.logic_tile 2 24
000000000100000101100000000101100001000000001000000000
000001000000100000000000000000101101000000000000010000
000010100000001000000000010101100000000000001000000000
000000000000000111000011110000101011000000000000000000
000000000001010001000000010111100001000000001000000000
000001000000100000000011110000101001000000000000000000
000000000001011000000111100011000001000000001000000000
000000001010001111000011110000101100000000000000000000
000000000000000000000000000001000001000000001000000000
000001001000000000000011110000001100000000000000000000
000000000000001111100000000111000001000000001000000000
000000000000001111000010000000001010000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000010101001000111100001000000000
000000001100000011000010110000000000111100000000000000

.logic_tile 3 24
000000000001001000000000000101101000001100111000100000
000000000001001111000000000000101000110011000000010000
000000000000000000000011100111101000001100111000000100
000000000000000000000011110000001011110011000000000000
000001000001000111000111010011001000001100111000100000
000000000000000000000111100000101011110011000000000000
000000000000001000000000010011001001001100111000000000
000000000000000111000011010000001100110011000000100000
000000100000001000000111110111001001001100111000000010
000000000000100111000010100000101001110011000000000000
000000000000100111100000000101001001001100111000000000
000000000000010000100000000000001111110011000000000010
000010000000000101100000010001101000001100111000000000
000000000100000000000011110000101101110011000000000100
000001000000000101100000010111001001001100111000000000
000000100000000000000010100000001010110011000000000010

.logic_tile 4 24
000000100000000111000000001101011001000010000000000000
000000000000100000000000000111111000000000000000000000
001000000000101000000111110011100000010110100000000000
100000000001000001000011000000100000010110100001000000
110010001110000000000000000001000000010110100000000000
110001101010000000000010000000000000010110100001000000
000000000000000000000000000001100001001001000000000000
000000000000000000000000001011101100000000000001000000
000100000000000000000110101011101101000000000110000000
000100000000100000000100001001011100100000000000000000
000010000001100001000000000000011110000011110000000000
000000000001110001000010000000010000000011110001000000
000010000000000000000011100111100000010110100000000000
000000000000000000000000000000000000010110100001000000
110000000000000111100010000000000000000000000000000000
100000000000011111000000000000000000000000000000000000

.logic_tile 5 24
000000000000001000000010101001000000111111110101000000
000000001000001011010000001101100000101001010000000000
001010100000110111000111110001000000100000010000000000
100001000001011001000011100000001110100000010010000001
000000000000000000000011101011111001101000010000100000
000001000000100000000111101011111001010010100000000000
000000000000001111000110001001101100111100010100000001
000000000111010001000000000101011100111101010010000100
000000000000100111000000011111100000100000010000000000
000000000101000000000011000111001110000000000000000000
000010100000001001100010011011101010101011010000000000
000100000000001001000010000001011011000111100000000000
000110001000000101100000001001111101110010110000000000
000100000000101001100000000011111010010010110000000000
000000000000100001000000001001101010101001010000000000
000000000001010111100000000011111011010010000000000000

.ramt_tile 6 24
000000001100000000000000000101001110010000
000000000000000000000000000000100000000000
001000000000100000000000000111011100000000
100000000001010011000000000000000000000000
110000000001100000000011110011101110000001
110000000111110001000111110000000000000000
000011001001110111000000000101011100000010
000010000001110000000011100101100000000000
000001000000100000000011101111001110000000
000010100001000000000000001011100000000001
000001001000000011000000001001111100000100
000000100100000001100010001111000000000000
000000001100000111000111101011001110000000
000010000000001001100010010101100000000000
110000100000000111000011001111111100000000
110001000000000000100011111101100000000000

.logic_tile 7 24
000000000001000101100010101101000000101001010000000000
000000000000101001000011101001101010100000010000000000
001001001000000011100011111011101100101100000000000000
100000100000001111100110001111011101110100000010000000
010000000001000001000010010011101111111110000000000000
010010100000000101000011000001011100101101000000000000
000010100000000101100000001011111000010000100000000000
000001000001000101100000000001101000010100000000000000
000000000000101000000010010001111001001000000000000000
000000000001000001000110000111011101001110000000000000
000001000100101001000000001101101100000010100000000000
000000100000011101000010000101001110000011010000000000
000100000001001111100000010111100001101111010100000100
000100000001011101100011101101001110001111000000000001
110001001110000001100000010000000000000110000000000000
100000100000001001000011100101001001001001000000000001

.logic_tile 8 24
000000000000000000000011101111111100101001010110000000
000000000000000101000010101001110000010101010000000100
001000001011011000000000000000001110111110100000000000
100000000001110101000010100101000000111101010010000000
110010101100000101000110100011111100110100010100000000
010000000000000011000000000000101010110100010001100000
000000000000000000000000011000011111101100010100000001
000000000001010101000010100101001101011100100001000000
000000000000000011000000000011101101110100010110000000
000000000010000000000010010000101000110100010000100000
000011101000100011100010000001000001100000010010000000
000001000000000000100100000000001011100000010010000010
000010100000000111000000000011101000110100010100100000
000001000000000000000011100000111001110100010011000100
000010100000100111100000000000001011111001000100000000
000000000000000000000010001111011101110110000001000000

.logic_tile 9 24
000001000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
001001000000000111100011111001111111000001110000000000
100000100100000111100110000001111101000000010001000001
000100000000001000000000000111111011001001000000000000
000101000000000001000000000011001000000101000000000000
000000000000101111100011000000011110111110100100000000
000000000101000011100000001111000000111101010000000001
000011100001011000000000001101101011001000000000000000
000010100010100101000000001101001000001110000000000000
000010101000000111100111101001101111000100000000000000
000000000010100000100100001111011010010100100000000000
000000000000000111000111100000000000000000000110000000
000000000000000000000111110111000000000010000000000000
000010000001001001000011010111111011000000100001000000
000001000000000111000110100101101100010100100010000000

.logic_tile 10 24
000001000000010001110011100001000000000000000100000000
000010001010000000100110000000000000000001000000000000
001000000000001000000000011001011001010000100000000001
100000000000000001000010000011101111101000000010000000
000000100000101000000000000101011101000001110000000000
000001000000010001000011101001001110000000010010000001
000010101100000001100010000011111011001000000010000000
000000100000100000000000000111101100001101000000000000
000001000000000000000000000000001000000100000110000000
000000100000000000000000000000010000000000000000000000
000000001001000001000000010101100000000000000100000000
000000000010100001000011100000100000000001000001000000
000000000000001000000000000000000001000000100100000000
000000100000000111000000000000001100000000000000000000
000000000000100111100000011001011000010000100000000001
000000000000010000100011000011111011101000000000000000

.logic_tile 11 24
000000000000010000000000001101011010100000010000000000
000000000100000000000000000001111110010000010000100000
001001000000000000000011100000001100000100000100000000
100010100000001011000011100000010000000000000001000010
110000001100000000000000001101011101100000000000000000
000000000000000000000010001001111000111000000000000000
000000100000000000000000000000000000000000000110000000
000001000000000101000011100011000000000010000000000000
000000001011011101100000010000011110000100000100000100
000000000000000111100010010000010000000000000010000010
000000000000000000000111101000011110111000110010000000
000000100000000000000100001001011111110100110000000010
000000001000110011100000010000000000000000100110000000
000000000001010000000010000000001100000000000010000000
110001000000000000000110111000000000000000000100000000
100000000000000000000111010101000000000010000000000011

.logic_tile 12 24
000000000000000000000011100001100001000000001000000000
000000001000000000000100000000001100000000000000000000
000000000000000111000110100111101001001100111000000000
000100001100000000000100000000101101110011000001000000
000000001000000111000111100011001001001100111000000000
000000001110000000100110000000001101110011000000000001
000000000000000001000000000101001000001100111000000001
000000001000010000000010010000101011110011000000000000
000001000010000001000010000101101000001100111000000000
000010000000001001100011010000101101110011000000000001
000001001010100000000111000011001001001100111000000000
000010000000000011000110010000001001110011000000000001
000000000100000000000000000011001000001100111000000000
000000001100000000000000000000101010110011000010000000
000000000000010000000010000101101000001100111000000000
000000100000100000000100000000001001110011000010000000

.logic_tile 13 24
000001000110000000000010000101001001001100111010000000
000000100000000000000100000000001111110011000000010000
000000000000000011000010000011101000001100111000000001
000000000100000000000100000000001101110011000000000000
000001000000001111000011110001101001001100111000000000
000010000000000011100111110000101101110011000010000000
000001000000000000000000000011001000001100111000000000
000010101000000000000000000000101110110011000010000000
000000001011000000000111100001101000001100111000000100
000000000000100001000011100000001100110011000000000000
000000000100011000000000010101001000001100111000000000
000000000000111101000010110000101011110011000010000000
000001000000001001000000000001001000001100111000000000
000010000000000111100000000000101010110011000000000001
000001000000000000000111000111001001001100111000000100
000000001000000001000100000000001110110011000000000000

.logic_tile 14 24
000010000000000111000000000011011100101110100000000000
000011000001001111000011111101101010011110100000000000
000000000000000000000010001101111110101110100000000000
000000001000000111000111111001101011011110100000000000
000000001000011011100010011001111101101110100000000000
000000000000101011000011001001101010101101010000000100
000001100000010111100111000011001111011111100000000000
000000000000100000000100000001011111011111110000000000
000000000010001001000011010001101101100110110000000000
000000100100000101000011100111101110101001110000000001
000010101010100011100000001001011110101110100000000000
000000000000010000100011111001101010011110100010000000
000000000001000111100110100001001110100011110000000000
000000000000100001100000001011001000100010100000000000
000000000000000011100000011011111001100110110000000000
000001001100100000100010001001101100010110110000000001

.logic_tile 15 24
000000000000001101000010110111100000010000100010000001
000010101010000001100110000000101110010000100001000101
001010000001000000000000000001011111101111110100100101
100000001000101111000000000111011110001111110010000100
110000000010001001100010100001011011110111110100100001
010010100000000001000010110001011010010111110001000000
000000100000000101000000010111101010111111100110000000
000001000000001111000010000101011001011111100001000010
000010100001001000000110000101111110011111110000000000
000000000000100001000010010101011110101001010000000000
000001000001000000000000000111011001011110100000000000
000000100000000000000000001011001111111101010000000000
000000001000001001000110100111111010011110100000000000
000000000000000101100010111001101110111101010000000000
000000000000001001100010100111001100111111100100100000
000000000000000001000110001101101111101111010001000110

.logic_tile 16 24
000010100001010101100010101111011100101000010000000000
000000000001011001000100001011101100010101110000000000
000100000000000001000110110111001011111001100000000000
000000000100000000100011100001111011110000100000000000
000000000000000101000110111011011100101000010000000000
000000000000000000100010100101101011010101110000000000
000000000000000001100110111111101110101000010000000000
000000000000000000000011101111111011101010110000000000
000000100001000001100011100011101100111001000000000000
000001000000101001000000000001101111111010000000000000
000000000000000001000011111101111001111100010000000000
000000001110000000000110000011111000101000100000000000
000000000001010000000111010101111000111001010000000000
000000001100100000000011000101111111011001000000000000
000000100000000000000110000111011000111100010000000000
000000100000000000000010110001111001010100010000000000

.logic_tile 17 24
000010100000000000000000000101011000001001010000000000
000001000110000000000000000000111100001001010000000000
001000100000000001100011101011011100001100000000100000
100000000000000000000100001101101010101100000000000000
110000000000001001000000010111111001010111100000000000
110001001110000001000010000101001111001011100000000000
000000000000000000000111110101100000000000000100100000
000000000000000000000011100000100000000001001000000000
000000001000000000000000010000000000000000100100000100
000000000110000001000011000000001110000000001000100000
000000000000000000000010000000000001000000100100000000
000000000000001001000000000000001001000000001000000010
000010100001000111100010010000001110000100000100000000
000000001110100000100111100000010000000000001000100000
110000000000001000000011101000000000000000000100000000
100001000000001101000000001011000000000010001000100000

.logic_tile 18 24
000010000000010000000110111101001101110100000000000000
000000000000101101000010000001001111101000000000000000
000000000000001000000010001001101101000010000000000000
000000000000000001000110111011111010000000000000000000
000000000001001011100000001111001010000001010000000000
000000000000101011000010001011100000010110100000000000
000000000000000111100011111000001010101000000000000000
000000001000001101100110101101000000010100000000000000
000010000000000111000000001001101010000110000000000000
000000000000000000000011100101111111000001000000000000
000000000000010000000011110000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000000100000000000000110000001001010010111100000000000
000000000000000001000011110001111010001011100000000000
000010100001000000000111100101101000000000110000000000
000100000000000000000100000111111100010000110010000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001110000000000000000000000000000
000010100001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000001000010010111001010010100000000100000
000000000000100000000011101011000000111100000000000000
000000000010000111100000000101011110101000000000000000
000000000000000000100000000000110000101000000000100000
000000000000000001000111110111111101010111100000000000
000000001010001101100110000101001010000111010000000000
000010100000000011100010101001001100010111100000000000
000010100000000000100100001011101000001011100000000000
000000000000001000000110110011101100010111100000000000
000000000000000011000010100111011010000111010000000010
000000001100000011100010000011000000001001000000000000
000000000000000000000100001101001001010110100000000000
000000000001001001000000000000011001110000000010000000
000000000000001011000000000000001011110000000000000000
000000000000001000000011100000000000000000000000000000
000000100000000101000000000000000000000000000000000000

.logic_tile 21 24
000000000001010000000000010000001000001100111100100000
000000000000000000000010000000001100110011000000010000
001000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000001000000
010000000000000000000110000000001000001100111100000000
100000001010000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000001011000000000000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000001000000110010000001001001100111100000000
000000000001010001000010000000001000110011000000000001
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000010000000
110000100000000000000000000000001001001100111100000000
100001000000000000000000000000001101110011000000100000

.logic_tile 22 24
000000000000000000000000000111001000001100111100100000
000000000000000000000000000000000000110011000000010000
001000100000000000000110000111001000001100111100000000
100001000000000000000000000000000000110011000001000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000010
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000001000000001100000010000001001001100111110000000
000000000000000000000010000000001100110011000000000000
000000000010001001100000000000001001001100111100000000
000000000000000001000000000000001101110011000000100000
110000000000001000000000000000001001001100111110000000
100000000100000001000000000000001001110011000000000000

.logic_tile 23 24
000000000000000001000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
001010100000000111000010010101011000001001010010000000
100000000000001001000110000000001011001001010000000000
000000000000001101000010110111000001001100110100000000
000000000000001011100011010000101010110011000000100001
000000000000000011100111100101101011011100000000000000
000000000000000000100100000000111001011100000000000000
000000000000000000000000001101011111101100000010000000
000000000000000000000000000001001001001100000000000000
000000000000001000000000000111011001001001010000000000
000000000000000111000000000000101000001001010001000000
000000000000000000000110011001001000010100000000000000
000000000000000000000010000011010000111100000000000000
110000000000000000000000000000000000000000000000000000
100000001000000001000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000001110001011100111010001011001000000010100000000
000000000000000001000111010101101001000000000000000000
001000000000000011100000011000000000100000010100000000
100000000000000000100011000111001001010000100010000000
110000000000000011100010100011001101000010000000000000
010000000000000000000000000001011111000000000010000000
000000000000000011100000011101000000101001010100000000
000000000000000000100010001011100000000000000010000000
000000000000000001100110000101100000010110100000000101
000000000000000000000010000001100000000000000011100000
000000000000000000000111001001011000000000000110000000
000000000000000000000100000001111000000000010000000000
000000000000000000000000001001011000000000010101000000
000000000000000000000000001001001001000000000000000000
110000000000000000000110000101111000000000000100000000
100000000000000111000000000001011001000000100000000000

.logic_tile 2 25
000100000000000011100000000011101001001100111000000000
000100000010000000100000000000001111110011000000010000
001000000000001111100000010000001001111100001000000000
100000000000000111000011010000001000111100000000000000
010000000001011011100011000111001001001000010000000000
110001000010001111100000000011001011010010000000100000
000000100000010000000010100111111000010100000100000000
000001000000100000000000000000000000010100000011100001
000000001100001000000110001001000001100000010100000000
000000000000001001000100001011001000000000000000000000
000000000000000111000000000101011000001111000000000000
000000000000000000000010000101011101000111000000000000
000000000011011000000000001111100000000000000100000000
000000000000100001000000000111000000101001010000100001
000000000000000001100011100001100000101001010100000000
000000000000000001000000001011000000000000000000000000

.logic_tile 3 25
000000000001000101010000000000001000111100001000000000
000001000000000000100000000000000000111100000000010100
001000000000001001100110101111111100100000000000000000
100000000100100101000000000001101000000000000000000000
010000000000000001000010000000011111101000010000000000
110000000100000011000000000111011011010100100010000000
000000000000001000000110111101101100000010000000000000
000001000000000001000011011111111111000000000011000100
000000100100000001000000010000011011110000000100000000
000000000000000000100010100000011110110000000000000000
000010100000000101000000011001101100000010000000000000
000001000000001111000010000011011010000000000000000000
000000000000000111000010000011011111000000100100000000
000001001000000000000111111111001110000000000000000000
110000000000000001000110001011101011000010000000000000
100000000000000011000011111001101010000000000000000000

.logic_tile 4 25
000000000000000101100010101111011110000000000100000000
000000000000000101000000000101001010000100000000000000
001000000000000000000000000101011111000100000100000000
100000001110000000000000000111011110000000000010100000
110000000000000001000000000001011011100000000100000000
010000000000010000100000000000101100100000000000000000
000000000000000011100000001101011010010000000110000000
000000000000000001100000000111001110000000000000000000
000001000001011000000000010001011100100000000000000100
000010000110000101000011100011001000000000000000000000
000000000000000001000010001101101010000000000100000000
000000000000001111000100000111001110000001000011000000
000000000000001000000010000001000001100000010100000001
000000000000101101000000000000101010100000010000000000
000000000000000000000111001101001111111001110100000001
000000000000000001000000001011011010110110100000000000

.logic_tile 5 25
000100000000001101000010111111001010000000010000000000
000100000000000111110010000111111000000000000000000000
001010100000011101100111111000011010101000010010000010
100010100000101111000010100111011001010100100000000100
000000100001001011100110101101011000000010000000000000
000010100000000101000011101001011011000000000000000000
000000000000001000000110001000001010010110000100000000
000000001010010001000000000101001111101001000000100000
000001100000010001100000001000001000010100000010100000
000010100110100000000000001011010000101000000001000100
000000000000010101100010111001011111000000000000000000
000000000000100000100110001011111000000001000000000000
000000000000000000000000010001000000000000000100000000
000001000010100000000011110000000000000001000000000000
110000000000000001100011101001100000100000010100000000
100000000000000001000100000011001100000000000010000000

.ramb_tile 6 25
000001101110000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000
000001000100000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 25
000000000100001000000000000000000001001001000000000000
000000000000000001000010111011001100000110000000000000
001000000110000000000000000011000000111001110000000000
100000001010000111000000000000001101111001110010000000
010000001100000111100000011101111110010011100000000000
010000000000100000100010000001111010101011010000000000
000000000000000000000000010000011101111100110000000000
000000000010001001000011010000011010111100110000100000
000000000000101000000110010000000000000000000000000000
000000000011001111000011110000000000000000000000000000
000000000000010000000000010111100001000110000110000000
000000000000000001000011000000101110000110000000000000
000001000001010000000000000111001010010010100000000000
000010000000000001000000000001011010000001010000000000
110001100110000111100011010000000000000000000000000000
110010000000001001000011100000000000000000000000000000

.logic_tile 8 25
000000000000000001100111001101011001000001010000000000
000010000001010000000010000011101111000010010001000000
001000000000000111100111000111001111000000100000000000
100000100000000000000100001001101010101000010000000000
110000000000000111100000000011011110101000000101100000
010000000000000000100010111001000000111101010000000000
000000000001001101100010010111111010000010100000000000
000000000000100111000110110000000000000010100010000010
000000000000000111100000011101101000000001010000000000
000000000000100000000011111101111110000010010000000000
000000000000000001000000011011101000101001010110000000
000000000000000001000010000011110000101010100000000100
000100000000010001000011100001001010010000000000000000
000100000000000000100000000101111110010110000000000000
000011100000001101000111001001000000100000010100000000
000010101001010001100100001001101000110110110011000000

.logic_tile 9 25
000000000000001111010111010111001100000000100000000000
000000000000000001000010000101101110101000010000000000
001001000110000101000000001000001100110001010100100000
100010000000100101000000001011011011110010100011000000
010100000000010011100011101011011110001000000000000000
110110100000000001100110100111011010001110000000000000
000000000110100000000000000001101100101001010100100000
000000000000011001000000000101010000101010100001000000
000000000000000111000000010000001110110100010100000100
000000000000011011000011001011001000111000100001000001
000000001101000101100110101001001100101001010100000000
000001000001010001100100000011110000101010100011000000
000000000000001011100000010001001001000110100000000000
000000000000001101100010100011011100000001010000000000
000001001000000011100000011000001101110001010100000000
000010100000000000000010100101011000110010100010000000

.logic_tile 10 25
000000000110000000000111010000011100000100000100000000
000000100000001111000011000000000000000000000001000000
001000100001010000000000000000000001000000100101000000
100001000000001111000000000000001111000000000000000000
000000000111010000000000001000000000000000000100000000
000010000000000001000010001101000000000010000000000000
000000000001011000000010000001101101010000000010000000
000000000000000011000000000101001101101001000010000000
000000001110001000000010010101111101001001000001000001
000000000001000001000010001011011110000101000000000001
000000000000000001000010000001011100111000000000000010
000001000000000001100000001011001001100000000000000000
000000000000000001100000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111100000001001001110001000000000000101
000000000000000000000011001011101010001101000001000000

.logic_tile 11 25
000001000000001111010000001101111010001101000010000000
000010100000000011000011111101101000001000000000000110
001011100001000101000000011101001110101011110001000000
100000001110001001000011101011111010000111010000000000
110010000000001000000011101011111100110110100010000000
000001000001011011000010011111011011110101010000000000
000000100000000000000111010000000001000000100100000000
000001000011010001000110100000001000000000000000000011
000001000000000000000000011001000000000000000010000000
000000000000000000000011011011001001010000100000000000
000000001010000101100011110001111101000000100000000010
000010100000100001100011110111101111000000110000000000
000000000000000000000110001101001110010111100000000000
000000001010000111000110000001111101001011100000000000
110000000000010101000110010111100000000000000100000000
100001000000000000100110000000000000000001000000100010

.logic_tile 12 25
000000000000000000000010000111101001001100111000000000
000000000000000000000100000000001011110011000010010000
000000000000000000000000010101001000001100111000000000
000000000000000000000011010000101001110011000010000000
000000000000100111100111100011101001001100111000000000
000000000000010001000000000000101101110011000010000000
000000000000000000000111100001101000001100111000000000
000000000000000000000111100000101101110011000010000000
000010000100000000000111100011101000001100111000000000
000001000000000000000100000000001110110011000010000000
000000100000010111100011100111101001001100111001000000
000001000000000000100111100000001011110011000000000000
000000000100000001000000000111001000001100111000000000
000000000000000001000000000000001010110011000010000000
000000000000001011100010000111101000001100111000000000
000000000111011101000000000000101010110011000010000000

.logic_tile 13 25
000000000001000011100000000001101001001100111000000000
000000000000100000100000000000001010110011000010010000
000010101000000011100111010111001001001100111000000000
000000000110000000100011000000101101110011000010000000
000000001110000000000010000011001001001100111000000000
000000000001010011000000000000001101110011000000000010
000000000001010011100111100011001000001100111000000001
000000000010000000000100000000001000110011000000000000
000000001010010111000010000111101001001100111000000000
000000000000000001000010000000101001110011000010000000
000011000000000000000110100011001000001100111000000001
000010001010000000000110000000101010110011000000000000
000000001111000000000010000001101000001100111010000000
000000000000100000000100000000101011110011000000000000
000001000000000000000000000101101000001100110000000000
000010101010000000000010011011100000110011000000100000

.logic_tile 14 25
000001000001011000000010101011011001111111000000000000
000010001100101011000000001111011101101001000000000000
001010100000001101000010100001001100111111000000000000
100000000000001011100100001111001101010111000010000000
110000000000000111100010001001111011111111000000000000
110000000001000000100000000011101111101001000000000000
000000000000000000000010101101011111101011010000000000
000000000100000111000110011001111110001011100000000000
000000000000001001000111001001111100101110000000000000
000000100001000011000111111111111010101101010000000001
000000000001010000000010010000001111011111110100000000
000000001010101111000011101001001000101111110011000011
000000000000001001000111101111101111110011110000000000
000000000000000111100110001111101011100001010000000000
000000000000001000000111001011011001111111000000000000
000000000000000111000011001001101011010110000000000000

.logic_tile 15 25
000100001010000011000000001001011111110011110000000000
000000000110000101000000001111011010010010100000000000
001000000000100101000111000011111111101110000000000000
100000001100001001100000001101011111011110100000000000
110001000000010000000110101011101101011111110000000000
010010000000100000000011011101111000101001010000000000
000000000000000111100010101111111100110011110000000000
000000000000000000000000000011111100100001010000000000
000010100000000001100010010111111001110110100000000000
000000000000000000100011111111111111111000100010000000
000000000000001111000010010000000000000000000000000000
000000000000001011000111000000000000000000000000000000
000000000000001000000111100001111110110110100100100100
000000001110001001000100001101001000111111110011100000
000001000110101111100010111111111110110110100000000000
000010100001010101000111001111011110111000100000000000

.logic_tile 16 25
000000000000001000000111000001101101111001010000000000
000000001000000001000110100101001001011001000000000000
001000000000000111000110011001111010110111110110000100
100000000000000101100011010101011110101011110000100001
010010000001000101000011100101001001010110110000000000
110010100001100000100110011111111110111001110000000000
000000000000000111100110110101101000111111100100000000
000010000100001101100011010111011111011111100001100011
000001000000000101000111001011111010110001010000000000
000010100100000000100010001111011000110001100000000000
000000000000000011100111100000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000000100010001101100110011001101100100001010000000000
000001000000001001000010001011111110000001010000000010
000000100000011111000110001011011101010111100000000000
000001000010011101000100001011101110000111010000000000

.logic_tile 17 25
000000000001011111000011101111111000000000000000000000
000000000000100111100111011111011000010010100000000010
000000000010000101000111000011001001000110100000000000
000000000000001101100100001001111010001111110000000000
000000000000010001000111011001101010010000110000000001
000010000000100001100011110101111010100000010000000000
000000100000000001100010101101001001010111100000000000
000000000000000101000100001011111000000111010000000000
000010100000000001000111111101000000101001010000000000
000001000000000000000111010111000000000000000000000000
000000000000000111100010000000001111011100000000000000
000000001000000000100000001111011100101100000000000000
000000000000000000000110001001001101000110100000000000
000000000000000000000010010001011110000000000010000000
000000000000001001000110001001011010010111100000000000
000000000000000001100000001011111100001011100000000000

.logic_tile 18 25
000000000001010001100110001011011111110000000100000000
000000000000100000000000001111011101110110000001000010
001010000000000001010110011111011110000010000000000000
100000000000000000100011000111101111000000000000000000
000010000000010101000010001011001101110100010100100000
000000000000100001000111101011011100010000100000000001
000000000000000101000000001011001101000010000000000000
000000000000100000100000001001011100000000000000000000
001000000000000111100010000011001011110000000100000000
000000001110001101000110111101011101110110000000100001
000000000000000101000000010111001010100000000000000000
000000000000100001100011011001001000000000000000000001
000000000000000101000011111011011001100100010100000000
000000001100000000100010001001001101010100100000000011
110000000000000011100010000101111100110000000100000000
100000000000001111000011010011011010110001010000100000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000111000000000101111011010111100000000000
000001000000000000000000000011011100001011100000000000
001000000000000101000000010011111110010100000000100000
100000000010001001100011100001000000111100000000000000
000000000000000111100111000101101110110000100000000000
000000001110000000100010110101111011100000010001000000
000000001100001111000000011101111101010111100000100000
000000000000000111000011010011001110001011100000000000
000000000000001111000110110001100001001001000000000000
000000000000000111000010101011001010101001010000100000
000000001010000111000010001101111001000110100000000000
000000000000000001100100001111001011001111110000000000
000000100001010000000011101101001100000001010000000000
000001000000000000000010100101110000101001010000000010
110001000001001001100000010001101111100100010100000100
100000100000000101000010100011111101101000010000000001

.logic_tile 21 25
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000000010000001000001100111100000000
100000000000000000000010000000001000110011000000000001
010001000000000000000110010101001000001100111100000000
100000000010000000000010000000100000110011000000000000
000000000000001000000110000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111110000000
000000000001000000000000000000001100110011000000000000
000001000001001000000000000000001001001100111100000000
000010100110100001000000000000001001110011000000000000
110000000000000000000000000101101000001100111100000000
100001000000000000000000000000100000110011000000000000

.logic_tile 22 25
000001000000000001100000000000001000001100111100100000
000000000000000000000000000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000100
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000000000100000000110010101001000001100111110000000
000000000001000000000010000000100000110011000000000000
000000000000001000000000000000001001001100111110000000
000000000000000001000000000000001100110011000000000000
000000000000101000000000000111101000001100111100000100
000000000001000001000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000010000110000000000010000000100000110011000000000000
110000000000000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 23 25
000000000000000000000000011101100000001001000000000000
000000000000000000000010001101101110101001010001000000
000000000000001111100110110001000001001001000000000000
000000000000101111000010101111101110101001010000000000
000000000000000000000000011011011001010111100000000000
000000000000000000000011010101011111001011100000000000
000000000100000111000111010001111001010111100000000000
000000000000000000000110001111101000000111010000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011100000010000100000000000
000000000000000000000010001111101101110000110000000000
000000000000000001000011100111011100011100000000000000
000000000000000000000110000000101111011100000000000000
000000000000000001100010000111011110010100000000000000
000000000000001001000000001101000000111100000001000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000101000011100001000001000000001000000000
000000000000000111100000000000001110000000000000001000
000000000000000011100000000101100000000000001000000000
000000000000001101100000000000001011000000000000000000
000000000000000111000000000011100000000000001000000000
000000000000000000000010110000001000000000000000000000
000000000000001011000000010111000000000000001000000000
000000000000001011100011010000001001000000000000000000
000100010000001000000000000101100000000000001000000000
000100010000000101000000000000001100000000000000000000
000000010000000101100000010011100001000000001000000000
000000010000000000000010100000101011000000000000000000
000000010000000101100000010001100001000000001000000000
000000010000100000000010100000001000000000000000000000
000000010000000001000000000101000000000000001000000000
000000010000000000000000000000001111000000000000000000

.logic_tile 2 26
000000000000000000000000000000011010000011110000000000
000000000000000000000011100000000000000011110000000000
000000000000000101000010100000001010000011110000000000
000000000000000000100100000000010000000011110000000000
000000000000000001000010100001100000010110100000000000
000000000010000000000110110000100000010110100000000000
000000000000000001000000000101101011100010000000000000
000000000000001101000011101101011011001000100000000000
000101011110000000000000000001111000100110000000000000
000110110000000001000000000011101001100100010000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001101000000101001010000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001101001101111111000000000000
000000010000000000000000000101001000000000000000000000

.logic_tile 3 26
000000000000000000000000010111101011000000000000000000
000000000000000000010010001101101010000010000000000000
001000000000000000000000000011101001000010000000000000
100000000000000000000000001011011101000000000000000000
110000000000000111000110011101000000101001010100000000
110000000000000001100011010101100000000000000010000000
000000100000000011100000000101000000000000000000000000
000001000000000000100010011111000000101001010000000000
000000010000000000000110101111111010000000000100000000
000001011000000000000000000101011110000000100000000010
000000010000001000000111000000000000100000010110000100
000100010000000001000110001101001010010000100010000000
000000010001000111100011110000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000010011111010000000000000000000
000000010000000001000010010101101111001000000000000000

.logic_tile 4 26
000000001110001000000110100101100000000000000000000000
000000000000000011000000000001000000010110100000000000
001000000000000000000111000001111100111001000000000000
100000000000000111000111101111111001100110000000000000
010000000000000000010011101011101001010101010000000000
110000000010100000000000001101111111100110100000000000
000000000000000000000011111011111000000000000100000000
000000000000000101000111010011001100000010000000000000
000000010000000001000000001000011010010100000010000001
000000010000000000000000000111010000101000000000000000
000000010000000001000010001011111000100000000100000000
000000010000000001100110010011001100000000000000100000
000001010000000001000000010000011011000000110000000000
000000110000000000100010000000001110000000110010000000
110000010000000001000011101011101110000100000100000000
100000010000000000100100001001001100000000000000000000

.logic_tile 5 26
000100001100001111100000001101011111100000000000000000
000100000000000111100010110011111000000000000000000000
001000000000011000000010110111111110000000100000100000
100000000000101111000011010000011100000000100000000000
110000000000111101100000011011111001100000110000000000
110000000000110101000011101001011011100000010000000000
000000000000100001100010100111011111010111110000000000
000000000001010000000100000001011101100011110010000000
000000010001001111100010000111111101101001010100000001
000000011000001001000010001001001010110100010000000001
000010110000001111000011100011001110010100000000000000
000000010000000011100000000000100000010100000000000000
000000010000001001000111110011001110000010100000000000
000010010000000001000010000001101100000010000000000000
110001010000001001000111000111001010010110100000000000
100000010001010001000110001111001010000001000010000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000101000000000000000000000000000000
000000100000010000000000000000000000000000
000000000111010000000000000000000000000000
000000000000000000000000000000000000000000
000000010111010000000000000000000000000000
000000110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000

.logic_tile 7 26
000000000000001011100010010000001000100000000000000000
000000000000101111000111110011011010010000000001000000
001000000000000111000110011111101110000110100000000000
100000000000001001000011101001101110001001000000000000
010000000000001111100010100011101101110001110000000000
010000000000000111100000000001101011110000110000000000
000000100000001101000010100000011000110100000000000000
000000000001010001100110101011011000111000000010100000
000000010001000001000111001101011011011110100000000000
000000010010000101000000000101011110011101000000000000
000001011010000000000011111101111101010110100110100000
000010010000000001000011100101111111000110101001000000
000101011110001111000010001001101110111101110000000000
000110110000000001000110010011011011111111110010000000
110001110000101001100010001001101110100000000000000000
010010010000000111000111110111011001000000000000000000

.logic_tile 8 26
000000000000001101100110000011100000000000000100000100
000001000000000001000010010000000000000001000000000000
001000000000000111000111000000001111001100000010000100
100000000000000000000011100000011000001100000011000010
000000000000000111100010100000000000000000100100000000
000000000000000000100100000000001001000000000000000000
000000001011010000000000000101000000001111000111100000
000000000001010000000000001001101000011111100001000000
000000010010001111100010100001111110000000010000000000
000000010000000111000100000101101000000001110000000101
000000010000000001000110001111101101000000100000000000
000000010000000101000000001111001101000000110000100000
000100010001101000000011001000001110101000000000000000
000100010001011001000000000011000000010100000010000000
000000010000000111000000010111011000000010000000000000
000000010001010111100010001011111100000011000000000000

.logic_tile 9 26
000001000000000000000000011101111110111110110110000001
000010100000000000000011111011111101111001110000000000
001000000000001000000111001101101101111110110100100000
100000000000001011000010101111111001111110100010000000
010000000000000001000011100011111011000110100000000000
110000000001010000000000000101101000000110000000000000
000000000000001111000110001011001100111111010100000001
000000000000100011000011101111011111111111000000000100
000000010001010000000011110111111111101111010100000000
000000010000100011000011101011011001111111100010000100
000000111010000000000011010001000000100000010010000100
000000010000000000000010000000101110100000010000100000
000000010100001000000000010101101101000111000000000000
000001010000001011000010000101011111000011000000000000
010000011100000000000011011101101011010110100000000000
100000010000000011000011001011001010000001000000000000

.logic_tile 10 26
000000000001110000000000000000000000000000000100000000
000000000001011101000000000001000000000010000000100000
001001000000000111100010110011101100010000100010000000
100010000000000111000110001101101100010100000001000000
000000001000000011100000001000011110000010100010000100
000000000000000000000010001111000000000001010000000010
000000000000000101100111000101011011111101110010000000
000000000000000111100110000000001011111101110000000000
000001011100001011100000010111100001000110000010000011
000100010000010001000011111111001111010110100000000110
000000010000000000000111001001100001101001010000000010
000000010000000000000010011001101000111001110000000100
000000010000100000000111101011111111101000010000000000
000000010001000000000000001101111000000000010000000000
000000010001001000000010001101101101101000000000000000
000000011001010111000110010101111111100100000000000000

.logic_tile 11 26
000000000000101001000011110011111110011111110010000000
000000001111010111100011100101111000001111110000000000
000010000001010001100110111101111111010110100000000000
000001000000100000000011001001101010101001000000000000
000000000000000001000111110001001110010111100000000000
000000000000000111100110001011101011000111010000000000
000001100010010111100010001111011000111111100000000000
000011000000101001000110001101111010101001000010000000
000000011100000001100000000101001100010111110000000010
000000010000000000000010000000100000010111110000000100
000010010000001000000011001111101010100000010000000000
000000010001001011000000001011101000111101010000000000
000001010000000000000010101001111100101001110010000000
000010110000001111000100000101011001101000100000000000
000000110000000001000111001101111101110110010010000000
000001010000000111000111110111001101101001000000000000

.logic_tile 12 26
000000000110000111100011100101001000001100111000000000
000000000010000011000000000000101000110011000010010000
000000000000000000000111110101001000001100111000000000
000000001100000000000011110000001000110011000001000000
000000000001001011100000000101101001001100111000000000
000000000000100011100011000000101111110011000010000000
000001000000000000000000010011001000001100111000000000
000000100000000000000011100000001111110011000000000000
000000010001010000000000000101001001001100111000000000
000000010000100101000000000000001101110011000000000000
000011010000100111100000000111101001001100111000000001
000011011101000000100010010000001100110011000000000000
000000010101010111000000000001001000001100111000000000
000000010000100000100010000000101110110011000010000000
000011010000000011000011100001101001001100111001000000
000011110000000000100100000000101001110011000000000000

.logic_tile 13 26
000000000000010011100110100001001101100110110000000000
000010100000101111000000000111001110101001110000000000
001000000000000001000000001101011110101110100000000000
100000000100000000100000001011001010101101010000000000
110000000000100011100011101001011110101011110000000000
110010100010110001000000000111011101000111010000000000
000000000000000011100000010011111110111111000000000000
000000000000001101100010001111111001101001000000000000
000000011000001111100000011101111000110110100110000010
000010110000001111000011010011101000111111110010100000
000000010000000001100010000101111110110110100000000000
000000010000000101000011111111011110111000100000000000
000000010001011111000010000111011111110110100000000000
000000011000100001000010001101101111111000100000000000
000000010000000111100110111000001101011111110100100011
000000010000001111100011110101001100101111110010100000

.logic_tile 14 26
000000000110000101100000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
001001000010001111000010101011111110110110100000000000
100000100000001011100110100111111000110100010000000000
110000000000000000000111110101111000111111100111000001
010000000000001111000110100011101001011111100000100010
000001000000000101000011111011011001101111110110100100
000010101000000000000010000011011001001111110010000000
000000010100000011100010011011101011111111000000000000
000000010000000001100111100011111101101001000000000000
000000010000001001000110000111111010001011110000000000
000000010000000111000010001011001100010111110000000000
000000011010000000000000001011101111100010110000000000
000000010001001111000000001011101000101001110000000000
000001010000000111000110000101101011010111100010000001
000010111100001111100010000101111111000111010000000000

.logic_tile 15 26
000000000000001001100011110101011100101000100010000000
000000000000001011000011111101111001111100100000000000
001000000000000011000011110001111110110110100100000101
100000000000001101000011010111001010111111110011000000
110001000000001111000110100101101001100010110000000000
010011000000001011000011100101011011010110110000000000
000001000100101101000110101101111001110011110000000000
000010100110010111100010100001111001100001010000000000
000000011000000000000000000000000000000000000000000000
000000010000010000000010000000000000000000000000000000
000000010000110101100110011111001111011110100000000000
000000010000000000000010001101011111111101010000000000
000010010000001001000111010011101111101111110110100001
000000010000001001000110000001011010001111110001100010
000000010100100011000111000111111100111001010000000000
000000010001000000000110010001111011011001000000000000

.logic_tile 16 26
000000000000001011100111010101101011001000000000000000
000000000100001011100011101111011011101001010010000000
001000000000001111100011110111101100110111110100100000
100000000000001111100010000101101000101011110000100010
010000000000000101000111001111111100101100010000000000
010000000000001101000010000101111011011100010000000000
000000000000000001000011100001100001010000100000000000
000000000000010111000110111111001011110000110000000000
000000010000001001100000010001111000011111110000000000
000000010000001001000010000101011000101001010000000000
000000110101010011100011100101011000101000100000000000
000001010001110111000010110011111110111100100000000000
000000011000000000000110011111111100101100010000000000
000000011100001001000011111011011011101100100000000000
000000010001011000000110010011011101111001110000000000
000000010000001111000010011001101100101000000000000000

.logic_tile 17 26
000000000000000000000010000001011110101001110100000100
000000000000000000000000000011111010000000100000000000
001000000001000000000110011101111001000010000000000000
100000000000000000000010001001011011000000000000000000
000000000001010111100010001111101100110000000100000001
000000001110100000100110000011101011110110000000000000
000000000000000101000000000111001111000010000000000000
000001000000000000100011111111011110000000000000000001
000000010110011001000000000000001011110000000000000000
000010011000100011000011100000011001110000000000000000
000000010001001001000000000111111111101101010100000000
000000010000000101100000001001011111001000000000000000
000010010000010101100110110111011110100001010100000000
000001011010100000000010101011111011010001100000000000
110000010000001001000110111101001111101101010100000000
100000010000000101100011000011111111000100000000000000

.logic_tile 18 26
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001010000000000000001000
000000000000000101100010100111111011001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000010101101001001100111000000000
000000000000010101000010100000101111110011000000000000
000000100000000111000110110101101001001100111000000000
000000000000000000100010100000101101110011000000000000
000010011010000000000000000101001001001100111000000000
000001010000000000000000000000101111110011000000000000
000000010000000000000010000111101001001100111000000000
000000010000000000000000000000101001110011000000000000
000000010000000000000000000101001001001100111010000000
000000010000000000000000000000001111110011000000000000
000000010000000101000010000111101001001100111000000000
000000010000000000100000000000101000110011000000000000

.ramt_tile 19 26
000001000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 20 26
000000000000101000000111001001111001010111100000000000
000000000001011001000000001001101010001011100000000000
001000100000100111100110011011101100101000100110000000
100001000000000000000111111011001111010100100000000001
000000000000000000000111000101111000010111100000000000
000000001000000000000000001101101111000111010000000000
000000000000001011100000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000010000000000000010000011101001010111100000000000
000000010000001001000010000001011010000111010000000000
000000011000001001000011101111001011010111100000000000
000000010000000011100100000001011010000111010000000000
000000010001011001000010010001111110011100000000000000
000000010000000001100111010000001101011100000000100000
110000010000001000000000000101000000010000100000000000
100000010000000001000000001011101110110000110000100000

.logic_tile 21 26
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000000000110011000010010000
001000000000000000000110000000001000001100111100000000
100000000000000000000000000000001100110011000010000000
010000100000001000000000000000001000001100111100000000
100001000000000001000000000000001101110011000000000000
000000000000010000000000010000001000001100111100000000
000000000000000000000010000000001001110011000000000100
000000010000000001100000010111101000001100111100000000
000000010110000000000010000000000000110011000000100000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000010
000000010001010000000000000101101000001100111100000001
000000010010000000000000000000100000110011000000000000
110000010000001001100000000000001001001100111100000000
100000010000000001000000000000001001110011000010000000

.logic_tile 22 26
000000000000000000000000000101001000001100111110000000
000000000000000000000000000000000000110011000000010000
001000000000000000000110010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000001000000
000000000000010000000000000111001000001100111100000000
000000000000000000000000000000100000110011000001000000
000000010000000001100000010000001001001100111100000100
000000010000000000000010000000001100110011000000000000
000000110000001001100000000000001001001100111100000000
000001010000000001000000000000001100110011000000000000
000000010000000000000110000000001001001100111110000000
000000010000000000000000000000001001110011000000000000
110000010000000000000000001000001000001100110100000000
100000010000000000000000001001000000110011000001000000

.logic_tile 23 26
000000000000000001100110010001011011001001010000000000
000000000000000000000010000000001101001001010000100000
000000000000001000000111001000001000011100000000000000
000000000000000001000000001101011010101100000000000000
000000000000001000000000010111001011010111100000000000
000000000000000011000011010011011011000111010000000000
000000000000000101100010001101111110010111100000000000
000000000000000001000010001011011011001011100000000000
000000010000000000000000000001100001001001000000000000
000000010000001111000011111011101011101001010000000000
000000010000000001000111001000011001011100000000000000
000000010000000000000110000011001010101100000001000000
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000111000111100101111110000001010000000000
000000010000000000000000001001100000010110100000000010

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000100000000001000000110000000001000111100001000000000
000100000000000001000100000000000000111100000000010000
001000000000001000000110000000011000000011110000000000
100000000000001001000110110000010000000011110000000000
000000000000001000000000001000000000010110100000000000
000000000000000011000000001111000000101001010000000000
000000000000000000000000010001011001110110100000000000
000000000000000000000010001001001011010110100010000000
000000010000000111000000001000000000010110100000000000
000000010000000001100000001011000000101001010000000000
000000010000000001100000010111111100100010000000000000
000000010000000000000010100101111100000100010000000000
000000010000000000000000000011111001100000000000000000
000000010000000000000000000011011001001000000000000000
000000010000000000000110000111111000001100110100000000
000000010000000000000000000000110000110011000000000000

.logic_tile 2 27
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001101000000000000001000
001000000000000000000000010101100000000000001000000000
100000000000000000000010000000100000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001001100110100000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000110000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000010110000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
000000010000000000000110000111101000001100110100000000
000000010000000000000000000000100000110011000000000000

.logic_tile 3 27
000000000000000000000010110000011100111111000110000001
000000000000000101010111100000001011111111000000000000
001000000100001000000010110101011001110110110000000000
100000000000000001000010011011001010010111110010000000
000000000000001111100110000000000000001001000000000000
000000000000001001000000001001001000000110000000000000
000000000000000111000010101101111101110111110000000000
000000000000001101000110111001111011101011110000000000
000000011100000000000111001101000001000000000000000000
000001010000000000000000000101001101010000100000000000
000000010000000101100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000100000000000001000000000100000010000000000
000000010001010000000000001001001001010000100000000000
000100010000000000000000000000011010110000000000000000
000000010000000000000000000000011001110000000010000000

.logic_tile 4 27
000000000000000000000011100000001000110000000000000000
000000001000000111000110000000011000110000000000000000
001000000000000000000110100101111101000010100000000000
100000000000001001000000000111111010000011010000000000
000000001100001111100011111011000000110000110000000000
000001000000000101100110101111101100100000010000000000
000000000000001000000011100001101011000000010000000000
000000000000001001000100000000001110000000010000000000
000100010000000001100010100101011000000000110111000000
000100010000000011000100001101111111000010110010100111
000000010000000000000000010101001001001000000000000000
000000011110000000000010000101011001000110000000000000
000000010000001000000110000001101100101001010100000000
000000010000000001000000000011100000000010100010100000
000000010000011000000110000000011011000001000000000001
000000010000100001000000000111011010000010000000000001

.logic_tile 5 27
000000000001000101000011110111011110001011010110000101
000000000000001001000111010001011101000111010011000011
001000000000011000000111110011111001001100000000000000
100000001100100001000111101111001111000100000000000000
000000000000100101000111010001011111110111110110000000
000000000001000000100010000101011110111001110010000011
000000000000001000000000001111000000011111100110000001
000000000000000101000010101101101001101001010000000000
000101011100001001100011100011011111101001010111100000
000110110000001001000111110011011001101001110010100001
000000010001010000000000011011111101000000000000000000
000001010000101111000011100111101010010000000000000000
000000011110000000000110010001100000000000000000000000
000000010000000001000011001001101011001001000000000000
000000010000001001100000010000000000001001000010000100
000000010000000011000011101101001101000110000000000000

.ramb_tile 6 27
000110000000100000000000000000000000000000
000101000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001010000110000000000000000000000000000
000010010000110000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010001010000000000000000000000000000
000000010010100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000001000000111000010100011001110000000010000000000
000000000000000101100000000000011010000000010000000010
001000000000000111100000010101101111000000000000000000
100000001000000000100010000001001110001000000000000000
000000101010000001100111111000001010011110100111000100
000010100010001111000110001001011111101101010000100110
000001000011001001000000001101001100000000000110100001
000010000000000001100000000111111110000100000011100001
000000011010010101100000011001111100100000000000000000
000000010001110000000011010011011110000000000000000000
000000010000000111000110110000000001100000010010000001
000000010000000111100011010101001110010000100000100000
000101010000000111100110110101111101010110100000000000
000100110000001001100011100001001101000010000000000000
000001011000000000000000000111000000111111110000000001
000010010000001111000000001001000000010110100000000000

.logic_tile 8 27
000000000000000000000000001101000000010110100010000000
000010100000000000000000001111101111100000010000000000
000000001011001000000000011101000000000000000000000000
000000000000001011000011010111101010000110000010000000
000100001010001000000110100000001101111111000000100100
000100100000000111000010010000001110111111000000000000
000000000000000000000000011111111000100000000000000000
000000000000000000000011100111011100101000000001000000
000000010000100111100000000111011100000010100010000000
000001010000010000100000000000000000000010100000000000
000000011000000111100000000000000000001111000000000000
000000011100000000100000000000001111001111000000000000
000010011101011000000110000000011010000011110000000000
000001010000100111000111110000010000000011110000000000
000000010100001001000010100001101110010110100000000000
000000010000000001000100001101010000010100000000000111

.logic_tile 9 27
000000100000001000000110010011001100000001010000000000
000100000000000101000011100000100000000001010000000000
001000001010000000000000000001001110000010100000100000
100000000000001111000000000000110000000010100001000100
110000001010000000000000010000001011111100110000000000
010000000000000000000010100000011000111100110000000000
000000000000000000000111100001011000111000000110000000
000000000000001111000110110111001001010000000000000010
000010010000001111100010011111011010101001010010000000
000001010001011011000010001101110000000010100000000100
000000010000000000000011100101101110000001010010000000
000000010000000000000100000000100000000001010000100001
000100010110000001100110100101111110100000010100000000
000100010000000111100011000001011100101000000010000000
110000010000000000000000010000000001001111000000000000
100000110000000000000010000000001101001111000000000000

.logic_tile 10 27
000001000000001101000010100101111100010111110001000000
000010100000000111100011100000100000010111110000000000
001000001000000101100000011101101010101111010010000001
100000000000000000000011011111011000111111100000000000
000000001010001000000010101000001000000001010000000001
000000000000000101000111101001010000000010100000000000
000000000000000101100000010000000000000000100100000001
000000000001010000000010000000001001000000000010000100
000000011010000000000010011101001011010100100000000000
000000010000001001000010100111011101000000100000100010
000000010000000001100011101011101100010111100000000000
000000010000000000000010010001111101001011100000000000
000000010000001000000000000011101110011110100000000000
000000010000000011000000000001101100101110000000000000
000000010000010011100000010000001000000011000010000001
000000010000000000000010110000011010000011000010000010

.logic_tile 11 27
000001000000010000000010000111001101101101010010000000
000000100000100000000000000101001100011000100000000000
001000000000001111100000001101001111101110000000000000
100000000000000101000000001101111000101111010010000000
110000001000001001000110101011000000001100110000000000
000000000001001011100000000111100000110011000000000000
000000000000001000000000010001100000000000000100000000
000000000000001111000011010000000000000001000000000011
000000010000001111100110001111011011101000000000000001
000000110000000011000010000011101101111001110000000000
000000010000000111100000000101001101100010110000000000
000000010000000011000010001001101110101011110010000000
000001010000100000000011110111101010110011110001000000
000010011110010111000011001011001011100011010000000000
110000010000100001000111101000011110000001010010000001
100000010000010111000000000011010000000010100010000101

.logic_tile 12 27
000000000001101001000000000001001000001100111000000000
000000001100010011000011000000001111110011000000010000
000000000000000000000000000011101000001100111010000000
000000000000000000000010010000001010110011000000000000
000000001011000000000111010111101000001100111000000000
000000101100000111000111100000101001110011000001000000
000000000000000001000000010101101000001100111000000000
000000000001010000100010110000001011110011000010000000
000000110000000001000111000011101001001100111000000000
000000010000100000100100000000101001110011000000000000
000000011000000000000010000001001000001100111010000000
000000011110100001000000000000001101110011000000000000
000000010000000000000010100011001000001100111000000000
000000010000010000000000000000001011110011000000000010
000000110000000000000000001000001001001100110000000000
000000010000000101000010000111001011110011000010000000

.logic_tile 13 27
000000000000001101000010101101101000110111110100000001
000010100001010101100011110101111100010111110001000100
001000000000001000000110011111111101101011010000000000
100000001100000101000111111001101111000111010000000000
010000000000000000000000001001101011111111000110000101
010000100000000011000010111011111001111111100001100001
000000000000001111000010101111001110110011110000000000
000000000001000011000010111001101010010010100000000000
000000010100001001000000011011000001010110100000000000
000000010001001111100011101101001110111001110000000000
000000010000001000000000001001001110110011110000000000
000001010000001001000010001001001111010010100000000001
000000010000100111100011100001111010101011010000000000
000010110000010000000111111011101110001011100000000000
000011110000000101000010001111011000100010110000000000
000010010000000000000011111001001000010110110000000000

.logic_tile 14 27
000010100000000000000010100011011001111111000000000000
000001000001010000000011110101111000010110000000000000
000000100000001000000010111011101000111111000000000000
000000000000001111000011110101111100101011000000000000
000000000000001001100011101011101010001011110000000000
000000000000000011000010100101111110010111110000000000
000000000000001101000000011111001101100010110000000000
000001000000001011100010001001111011010110110000000000
000001011000101001000111111011111111010011110000000000
000011011101011011000111111001101010110011110000000000
000000010000101111100010001011101101101110000000000000
000000010010011111000010001001001111011110100000000000
000000010110100111100111100011101011110110100000000000
000000011111000000100100001101001101111010100000000000
000010110001001000000000001101101110001111010000000000
000011110000001001000011111011001001101111010000000000

.logic_tile 15 27
000001100001010101000110000000001111000000110010000001
000010000000101001000000000000011111000000110000000000
001000000000000000000000000001011111011111000000000000
100000000010001001000000000111001111111111000000000000
110011100001010001100010100101101011101111110100000010
010011100000101101000010111111001100001111110001000011
000000000000000000000000001001011110011110100000000000
000000000000101001000010101011001110111101010000000000
000011010000100001100010100001011100011110100000000000
000001010001000000100011110111001000111110100000000000
000000010000001101000110001001001111010110110000000000
000000010000001001100000001101001100111001110000000000
000000010001011111100110110101001101110111110110000111
000000010000100111100010100101101000101011110010000010
000000010000000101000111010001101010101111110110100101
000000010000000000100010001011011001001111110010000000

.logic_tile 16 27
000000000000000101000111100011101000011111000000000000
000100000000000000000111101111011010111111000000000000
001010000000001111100110100111101011101001110010000000
100011000000001011100000001011111000101000100000000000
010010000000000101000010011000000000000000000100000000
010001001100000000000110001011000000000010001010000000
000000000000000001100010000101011010111000000000000000
000101001000000000000110000111101100111010100000000000
000000010001010111000010010000000001000000100100000000
000000010000100000100011010000001011000000001011000110
000000010110000111100010001011001010100001010000000000
000000010001000000100010011001111111110101010000000000
000010110000000000000111011101011011000110100000000000
000001011111010001000111110001111110001111110000000000
110000011100000101100110000101001101110101010000000000
100000010000000000000000000001111101110100000000000000

.logic_tile 17 27
000000000001010101000011011101111110010111100000000000
000100000000100000100111010011101001000111010010000000
001000001010000001100110011101011000110000000100000001
100001000000000111100110011011101000110110000000000000
000010000000000001100011111001001100101000000100000000
000001001100000000100011011011011011101110000000000010
000000000000000000000111100101001100100100010100000000
000000000000001001000110111001101000010100100000000010
000000010000011000000010000001011010101101010100000001
000000010000100101000000001111001011000100000000000011
000010110000001111000110111101001010100100010100000000
000100010000001011000010100011101000010100100000000000
000000010000000001000011101001111000000010000000000000
000000010000000000000110001001011100000000000000000000
110000010000000000000000000111011010010010100000000000
100000010000000001000000001111011011110111110000100000

.logic_tile 18 27
000000000000000000000000010111101000001100111000000000
000000001110000000000010100000001011110011000000010000
000000000000001000000000000111001001001100111010000000
000000000000001111000000000000001110110011000000000010
000010100000000101100110110111101001001100111000000000
000000001110000000000011100000001110110011000010000010
000000000000000000000000000011101000001100111000000000
000000000010000000000000000000001011110011000010000000
000000010000000000000000000111101001001100111000000000
000000010000000000000000000000001000110011000010000000
000010010001010001000000000011101001001100111000000000
000000010000100001000000000000001100110011000000000010
000000010000100001000000000111101000001100111000000000
000000010000010000000000000000001001110011000000000000
000000010000000001000000000101001001001100111000000000
000000010000000001000000000000001110110011000000000000

.ramb_tile 19 27
000011000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000111101111011110000010000000000000
000000000000000000000110110011111100000000000000100000
001001000000001101000000010011101001100001010100100000
100000000000001111100011101001111101010001100001100000
000000000000001000000110000011111101101000100100000000
000000000000001111000010111001011011101000010000100010
000000000000001111100111111000000001100000010000000000
000000000000000011000011010001001110010000100000000000
000000010000101001000111001101101011010000110000000000
000000010001000111000100000111001001100000010001000000
000000010000000011100010001101101110101000000110000100
000000010000001111100011111011011011011101000000100000
000000010000010000000111110011101100101000000100000000
000000010000100000000011110011111001101110000001100100
110000011000000111100000001001101010000010100000000000
100000010000000001000011111101011100000010000000000100

.logic_tile 21 27
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010010
001000000000000001100000000111001000001100111100100000
100000000000000000000000000000000000110011000000000000
010000000000000000000000000111001000001100111100000100
100000000100000000000000000000100000110011000000000000
000000000000001000000110000000001000001100111100000100
000000000000000001000000000000001101110011000000000000
000000010000000000000110000101101000001100111100000000
000000010000000000000000000000000000110011000000000010
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000100000
000001010000001001100000010111101000001100111100000000
000010110000000001000010000000100000110011000000100000
110000010000000000000000010101101000001100111100000100
100000010000000000000010000000100000110011000000000000

.logic_tile 22 27
000000000000001000000111011111001101010111100000000000
000000000000000001000111010111011001001011100000000000
000000000000000000000110011101111011000010110000000000
000000000000000000000011001001101010000001010001000000
000000000000000101000110000111001000010111100000000000
000000000000000000000011100101011101000111010000000000
000000000000001011100011101111101000010111100000000000
000000000000001111100000000111111110001011100000000000
000000010000001101000011110011001100000001010000000000
000000010000000111100011011101100000010110100000000000
000000010000001000000000000001001100001001010000000000
000000010000000001000000000000011011001001010000000100
000000010000000000000111011101111110110000100000000000
000000010000000111000010000011011100100000010001000000
000000010000001101000010010000001110010000110000000000
000000010000000011100010111011011111100000110000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000010110000011010000011110010000000
000000000000000000000111010000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101010100010000000000000
000000000000000000000010001101111111001000100000000000
000000001100000000000000010000000000000000000100000000
000000000000000000000011010101000000000010000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000

.logic_tile 2 28
000000000000001101000000000111000000000000001000000000
000000000010000011100010110000101000000000000000001000
000010000000001011100110110101100001000000001000000000
000000000110000011000011010000101001000000000000000000
000000000000001001000000000101100000000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000000101000111100001100000000000001000000000
000000000000000000100110110000101010000000000000000000
000100000000000111100000000001000001000000001000000000
000100000000100000000000000000001100000000000000000000
000000000000000001000000000001000001000000001000000000
000000000000000001000000000000101100000000000000000000
000000000000000000000000010011000001000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 3 28
000000000000000000010110000000011000001100000000000000
000000000000001101000000000000001101001100000000000000
000000000000000101000000000011001010010100000000000000
000000000000000000100000000000110000010100000010000000
000000000000000001100010100000000000000110000000000000
000000000010001101000100000111001010001001000000000000
000000000000000111000111101111001011000010000000000000
000000000000000000100100001011011110000000000000000000
000100000000001000000000000001101000010100000000000000
000100000000000001000010100001010000000000000000000000
000000000000000000000010100101111010101001010000000000
000000000000000000000000001111100000101000000000000000
000001100000000101000000000011111110000010000000000000
000010100010000000000010010101101110000000000000000000
000000000001010000000000000000001100000010100000000000
000000000000100101000000000101000000000001010010000000

.logic_tile 4 28
000000000000001111000010110001011111010100000000000000
000000000000100101000110100001011011101100000000000000
000000000000001000010010101000001100000010100000000000
000000000000001011000100000101000000000001010000000000
000000000000001001000110000101011101000000000000000000
000000000000000001000010101101001100100000000000000000
000000000000000000000010101001101011110000010000000000
000000000000001101000010011011001010110000000000000000
000100000000100000000011100001001101010110100000000000
000100000001001101000100000101111111010000000000000000
000000000000001001100010011001011100110000000000000000
000000000000000001000110101101111011100000000000000000
000000101110001000000000001001001111001111110000000000
000000000000000101000000001111001110000110100000000000
000000000000000001000110010001000001001001000000000000
000000000000000000100010000000101001001001000000000000

.logic_tile 5 28
000000000000001011000000011111011000101001010000000000
000000000000000011010010101001101000101001000000000000
001010100001011001000000010001011011000000010000000000
100000001100000111100011001101101100101001010000000000
000000000000000101100000000000000001000110000000000001
000000000000100000000010100111001100001001000000000000
000000000000000101000010101001101100111001110110000001
000000000000001101100010100101011100111101110010000000
000000000000000101000000011011001111110100110000000000
000000001000100000100010000111001111101000010000000000
000000000001011001100000000101011111101110000000000000
000000000000101011000000000001001011101001010000000000
000000101110001001000000000111011111000011000000000000
000000000000001101000011110101101011000011100000000000
000000000000001101000110001000000000100000010000000000
000000000000000001100000001101001011010000100000000000

.ramt_tile 6 28
000100001100000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001001111000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000001100000000001100000001001000000101001010000000000
000010000000000000000010011101000000111111110000000001
001000000000001111000110000011000000101001010000000000
100000000000000001000100000101000000000000000000000000
010000000000001000000000001111101111101000000000000000
010000000010001001000000000111111101001000000001000000
000000000110000111100010101011111011000000000000000000
000000000001000000000000001001001101000100000000000000
000000100000000000000110001111100001010000100000000000
000000000000000111000000001111001010000000000000000000
000010100000001000000010010000011010111100110000000000
000000000000001011000110000000011101111100110000100000
000000000000000000000000011001100000101001010000000000
000000000000000000000011100001000000000000000001000000
110000000000101001000111100000000000000000000100000010
100000000000011011000111110001000000000010000000100000

.logic_tile 8 28
000001000000000000000000000001100000000000001000000000
000000101010001001000000000000001111000000000000001000
000000000000100101000110000001100000000000001000000000
000000000000010000000110100000101010000000000000000000
000000101110000000000000000011100001000000001000000000
000000001110001001000000000000001110000000000000000000
000000000110000000000010000101100001000000001000000000
000000000000000000000100000000101001000000000000000000
000000001010011000000110100011100000000000001000000000
000010100010101011000000000000101100000000000000000000
000000000000001101100110100001000000000000001000000000
000000000000001011000011000000001101000000000000000000
000000000000000000000111000111100001000000001000000000
000000100000000000000000000000001100000000000000000000
000000000000001001000000010011100001000000001000000000
000000000000000101100011010000101111000000000000000000

.logic_tile 9 28
000000000000000000000111000000000000000000100110000000
000000000000000000000110110000001100000000000000100000
001000001000100000000000001000011010101000000000000000
100000000000010000000000000101010000010100000001000000
110000000000000011100000000000000000001111000000000000
010000000000000000000000000000001010001111000000000100
000000000110100000000111001000000000010110100000000000
000000000000010101000000000111000000101001010000000000
000001000000100000000000011000000000010110100000000000
000000100001010001000011101011000000101001010000000000
000000000110001000000010010000001110000011110000000000
000000000001010111000011100000010000000011110000000000
000001000000000000000010000001000001000000000000000000
000010000010000000000000001001101100001001000000000000
000000000000001000000000000000000001001111000000000000
000000000000001111000000000000001101001111000000000000

.logic_tile 10 28
000000000000000000000111110000000000000000000000000000
000000001110000000000110000000000000000000000000000000
001000000000000000000010101101111100010110100000000000
100010100001000000000000001111111010000010000000000000
110000000000001000000000001001100000101001010000000000
000000000000000101000000001011100000000000000000100000
000000000000000011100111100001000000000000000110000000
000000000000000000000100000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100001100000010111100000100000010010100010
000010000000010000000010000000101001100000010000100010
000100001000100000000000000000011101011001010100000000
000100000001000000000000001001001010100110100000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 11 28
000000000000101001000010110011101100110110100000000000
000000000001010111000010001101001111110110010000000000
000000001000001111100111000111111001001000000000000000
000000000000000111000100001011001001001101000000000000
000001001110000001100110100001001001110111110000000000
000010000000100000000000001111011101010010100000000000
000000000000001000000111000101101100100000010000000000
000000000001010001000111111111101101010100100001000000
000000000000001011100011010011011000000001000000000000
000000000001010011100010101011101000100001010000000000
000000001010000111100000011111001001110110100000000000
000000000001010000000011001111011010111000100000000001
000000001110001111100110011101101100111001010000000000
000000000000000001100111001101111100100010100000000010
000000000000000101100000010111001010010110110000000000
000000000001000000000011101111001110100010110000000000

.logic_tile 12 28
000000000000001001000011101001111100101000010000000000
000000000000001111000010111111001101101010110000000000
001000001010000011100000011101011001100010110000000000
100000000000001111110010011101101111010110110000000000
110000001000001111100010010011011111011111110111000100
110001000000100001100011001001011011011111100001000000
000000000000011101100110111011111110000000000000000100
000000000000100001100010001011001111000110100000000000
000000000110100101000000011001000000001100110000000000
000000101100110001000010001011100000110011000000000000
000000000000000001000110000001101100110110100110100010
000000000000001001000011110111101010111111110000100000
000000000000001111100010011001001010100110110000000000
000000100000000101000110000101011010101001110000000000
000000001010000111000111011001001111010111100000000000
000000000001000111000011000101001110000111010000000000

.logic_tile 13 28
000000000001001111000010101011111101011110100000000000
000000000000001011100010100101101111111101010000000000
001000000000100101000010100011011100110110100000000000
100000100000010000100110011011101100111010100000000000
110000001011010101000010100011111110110000100000000000
110000000001110101000100000000001001110000100000000000
000000001010000101100011100001011001110111110100000101
000000000111010000000000000111011000101011110001000000
000001000000000011100010000000001000001111110110000010
000010100000000000000010010000011011001111110011000000
000010100000000101100011110011111011100110110000000000
000001000000001111000111110011111111010110110000000000
000000000000000000000011101101011101010110110000000000
000000000000100001000000001111011110110110110000000000
000000001001000101100111100001001011101111110100100011
000000000000100001000110010001001001001111110010100000

.logic_tile 14 28
000000000110010101000111101111011101100010110000000000
000000000000100101100100001001101011010110110000000000
001000000010000101100110010000000000000000000000000000
100010000000001001000010000000000000000000000000000000
110000001100000111100110001001011010110110100110000000
110000000000000001100010001111001100111111110001000010
000000001010000001100010001001011001111111100110000101
000000000000001001000011101111001001011111100000000000
000000000000000000000000001001101001101011010000000000
000000000000000101000000001101011100000111010000000000
000000000000000011100111101011101010110110100010000001
000000000000001111100111110111101110111000100000000011
000000000000000111100010000101011101101011110000000000
000000000001011001100011100111011110000111010000000000
000001000000001101100110001101011010011110100000000000
000010000000000011100110101101101011111110100000000000

.logic_tile 15 28
000000000000000000000110000111111000011110100000000000
000000000000000000000010101001101110111101010000000000
001000000000001101100000010001100001000000000000000000
100000000000001111000010000011001101010000100001000000
010000000000000011100011100101111100111000000000000000
110000100000000000100000001001101010111010100000000000
000000000001000001000111001111011101010011110000000000
000000000001001101000110011111001000110011110000000000
000001000000001001000110000001001101110111110110000001
000010000000001011000100000011111101010111110011000000
000001000010001001100110111101111011111100010000000000
000000000000000001000010101101011110101000100000000000
000000001010001001000000000111111001011111000000000000
000000000010001011100000000111101111111111000000000000
000000000000101001100110001001111110110111110100100000
000000000000011011100010000101101110010111110001100011

.logic_tile 16 28
000000000000010111100111101011111110000010000010000110
000000000000100000000110001111011110000000000001000010
001000000000000000000110110111011100111001010000000000
100000000000000000000011101001111101100110000000000000
000010100000000001100011100011011010101000100000000000
000001000000000000000000001001101111111100100001000000
000000000000001001100110001101111100101000010000000000
000000000000000001000000001001001101101110010000000000
000000100001010111100111011111001101100001010000000000
000000000000100000000110101001011100111010100000000000
000000000000000001000000010001101110111001010000000000
000000000000001111100011111111111101011001000000000000
000000000110000111000111110011001110111001110000000000
000000100000000001100010010101101011010100000000000000
110000000000000000000011010011011010110100010110000001
100000000000000000000111010001111100111001010000100000

.logic_tile 17 28
000000000000001000000000001001101111000010000000000000
000000000000001111000010111101001001000000000000000000
001000000000001001100111111000000000100000010010000000
100000000000001011100110011001001101010000100010000010
110000000001010000000000001011111111000000010000000000
110000000000101101000000000101001100000000000000000000
000000000000000111100110000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000100000011000000011100101111100100000000000000000
000000000000100001000000000001111100000000000000000000
000000000000001001100010000000001000110000000000000000
000000000000000001000000000000011010110000000000000000
000000000001011000000010000000000001000000100100000000
000000000000100101000100000000001000000000001011000000
110000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 18 28
000000000001010111100000000011001001001100111010000000
000001000000101111100000000000001001110011000000010000
000000000000000000000000000101001000001100111010000000
000000000000000000000011110000001011110011000000000000
000000000000100001000000000011101000001100111000000000
000000000001010000000011110000001010110011000010000001
000000000000000000000111100011001000001100111010000000
000000000100000000000100000000101100110011000000000001
000000000000000001000000000011001001001100111010000000
000000000000000000000011110000001011110011000000000000
000000000000000111000000000001001000001100111000000000
000000000000000001000000000000001100110011000010000000
000000000000000000000000000001001000001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000011101000001100111000000001
000000000000000000000000000000001100110011000010000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 28
000000000000000001100111101001001111000000000000000000
000000000000000000000110101011011100000001000010000000
001000000000001011000110011011011010000010000000000000
100000000000011011100011111111111110000000000000000000
000000000000000000000111010001011011100000000000100000
000000000000000000000110001111111010000000000001100000
000000000000101101000011110001101011000010000000000000
000000000000000001100110001011011010000000000000000000
000010100110001000000010010101011001110000000110000000
000001000000001111000011101011101111110110000000000000
000000000000000111000111010111111000101000000110000000
000000001001011111100011111111111011101110000000000000
000000000000000000000110010001111101000010000000000000
000000001110000001000011111001111110000000000000000000
110000000000000001100111111011011110101001000110000000
100000000000000000000011100011011011010101000000100000

.logic_tile 21 28
000000000000010001100000000101001000001100111100100000
000000000000100000000000000000000000110011000000010000
001000000000000001100110010000001000001100111100000000
100000000000000000000010000000001000110011000000000000
010000000000001000000000010101001000001100111100000001
100000000000000001000010000000100000110011000000000000
000000000010000000000000000000001000001100111100100000
000000000000000000000000000000001101110011000000000000
000000000001010000000110000111101000001100111100000000
000000000000100000000000000000000000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
110000000100001000000000000000001001001100111100000000
100000000000000001000000000000001001110011000010000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000101100000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000010000000
000000000000001101000000010000001000001100111100000000
000000000000000001100010000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000000000000000010101101000001100111100000000
000000000000000101000010000000100000110011000000000000
000000000000000000000110000111101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 29
000000000000000000000000010000001000111100001000000000
000000000000001101000010100000000000111100000000010000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000001000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000001101100110110011111110101111000000000000
000000000000000101000010101111001110001111000010000000
000000000000000000000000001101111010110011000000000000
000000000000000000000000001011101010000000000000000000
000000000000001011100000000000011010000011110000000000
000000000000000001100010000000010000000011110000000000
000000000000001000000000010000000000001111000000000000
000001000000000001000010100000001001001111000000000000
000000000000001001100000001001011011110011000000000000
000000000000001011100000000011011110000000000000000000

.logic_tile 3 29
000000000000000000000000010011001011010000000000000000
000000000000000000000011101011111001000000000010000000
000000000000001111100000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000011101000000001100000010000000000
000000000010000000000010000001001011010000100000000000
000000000000000101000110100111101001100000000000000000
000000000000000000000000000000111000100000000000000000
000000000000001000000010011111011100100010000000000000
000000000000001101000110100011101100000100010000000000
000000000000000011000000000001011110000000000000000000
000000000000001111100000001101110000010100000000000000
000000000000000000000000010111111000101000000000000000
000000000000000000000011101101100000000000000000000000
000000000000000000000110001101101010010110100000000000
000000000000000000000011101111010000000010100000000000

.logic_tile 4 29
000000000000100000000000010000000001010000100000000000
000000000001000000000010001001001100100000010000000000
000000000001011111100000000011000001100000010000000000
000000000000100001100000001101001100000000000000000000
000000000000001111100111110001100000010110100000000000
000000001000000101000010011101000000000000000000000000
000000000000000101100110010001111111101001000000000000
000000000000000000000010000101011011011111000000000000
000000000000001000000000000000001010010000000000000000
000000000000000001000000000011011110100000000000000000
000000000000001001100000000101111010000010100000000000
000000000000001101100000000000010000000010100000000000
000000000000000101100010010000000000000110000000000000
000000000000100000000010000101001111001001000000000000
000000000000000000000010000111011100000000000000000000
000000000000000000000000001111000000010100000000000000

.logic_tile 5 29
000000001100001000000010000001100000001001000000000000
000000000000000101000000000000001010001001000000000000
000000000000000101100110000111111011100000000000000000
000000000000000000000000000000011100100000000001000000
000000100000000101100000001001111010001001010000000000
000000000000001111000000001111111010101001010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001100000001100000010001001101111100010000000000
000000000000001111000010000001101100111100000000000000
000000000000001111000000000011001100000011010000000000
000000000000001011000000000101011110000011000000000000
000000000000001000000000000000000000000000000000000000
000000001000100001000011000000000000000000000000000000
000000000000000011100111000000000000001001000000000000
000000000000000000100100000101001111000110000010000000

.ramb_tile 6 29
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001001100000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000001001000001101111010010000000
100000000000000000000000000011101101001111000000000000
110000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001100111110011111010101000000000000000
000000000000010000000011100000100000101000000010100000
000001000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000100000000
100000000001000000000000000000010000000000000001000001

.logic_tile 8 29
000000000000000000000000010000001000111100001000000000
000000000000000000000011100000000000111100000010010000
001000000000000111100000010111000000010110100000000000
100000000000000000100010000000100000010110100000000100
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000001011101000111111110000000000
000000000000000000000000000001010000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000100001011000000000010011011101111111101010110000010
000100000000000000000011111001111100111110000010000000
110000000000001000000000000000000001001111000000000000
100010100000000111000000000000001110001111000000000100

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010000001100000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 10 29
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001100101000000010000001
000000000000000000000000000101000000010100000011000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100011000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000101000000001011000000001111000000000000
000000000000000000000010100101001110101111010000000000
001000000000001111100110001101101101010111110000000000
100000000000001111100100000001101011101111010000000000
010000000000001000000111100101000000001100110000000000
110000000000001011000100000000001001110011000000000000
000000000000000111100010010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000001001100000001101101111101101010000000000
000000000000001111000000000111001011011000100000000000
000000000000001000000111011101111001111100010000000000
000000100001010001000010101001101101010100010000000000
000000000001000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000001100000001011111100101111110110000011
000000000000000000000010011111011000001111110001100000

.logic_tile 13 29
000000001110001000000010100101001100101000000000000000
000000000000000101000000000111001111110110110000000000
000000000000000001100110101101101101001011110000000000
000000000000000000100000000011011011101011110000000000
000000000000001000000000011101101001001011110000000000
000000000000000011000010010101111110010111110000000010
000000000000000001100010111001011101000000010000000000
000000000001010101100011110101001000101001010000000000
000000000110001001000000010000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000000000111100000010101101100101000100000000000
000000000000001111000011110101101011111100010000000000
000000000000010111100011101001111011011111110000000000
000001000001100000000000000101111101010110100000000000
000000000000000111100000001101111011001011110000000000
000000000000000000000000000011011011101011110000000000

.logic_tile 14 29
000000000110000000000110000000000000000000000000000000
000000100000001111000010100000000000000000000000000000
001000000000000101000000001001001010011111110000000000
100000000000000101000000000001111101010110100000000000
110001001100000000000011101011101000110111110110000100
110010000000000101000110100001111110101011110000100010
000000000000001001100111001001001100001011110000000000
000000000000001001000000000001011101010111110000000000
000001000000000000000111111101001111111001010000000000
000010100000000000000010000011111011100110000000000000
000000000000001000000110101101111111111101010000000000
000000000000001111000000000111101010010100100000000000
000010000000010001000111011011011000011110100000000000
000001000000100000000010001111101000111101010000000000
000000000100001111100110010101101111111111100110000000
000000000000000001000010000101001111101111010001100000

.logic_tile 15 29
000000000001010111100011111001001001110100010000000000
000000000000100000100110100001011010110100110000000000
000000000000001000000010100101001110101001000000000000
000000000000000111000011101111011000111001100000000000
000001000000000011100111100101111000111000110000000000
000010000000000000000100000111011010100100010000000000
000001000000000001100110100101011010101000000000000000
000000000000000101000000000001011110111001110000000000
000010000000000001100110010011001111111101010000000000
000001001110000000000010001101001001100000010000000000
000000000000000001000000000101011011100000010000000000
000000000000000000000000000001011001111101010000000000
000000001000000111000110010001011100111001110000000000
000000000000000111100110011011001001010100000000000000
000000000000000000000000000111001110101001110000000000
000000000000000000000000001011101001010100110000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000101000000001011001110000010000000000000
000000001110000000000000000011011111000000000000000000
001000000000000000000111111101001101111000100100000000
100000000000000000000010001001011111101000000010000010
000000000001010101000000011011111111000000000000000000
000000000000100000000011101001011111000010000000000000
000000000000000001000000001101001111110100010100000100
000000000000001001000000001001011010100000010000000000
000000000000000101100000011001011001100000010100000000
000000000000000000000011101111011010100010110010000000
000000000000001101100000000101001111101000000100000000
000000000000000101000010000011001001101110000000100000
000000000110000001000110110101011001101011010100000000
000000000000000000100010100101111001000001000000100010
110000000000000000000110110011111101101101010100000001
100000000000000000000010100001101001001000000010000000

.logic_tile 18 29
000000000000000011100110100101101001001100111010000000
000000000000000000000000000000101001110011000010010000
000000000000000101100110100101001001001100111000000000
000000000000001111000011110000101000110011000000000000
000000000000000101100010000001001000001100111000100000
000000000000000000000000000000001011110011000000000000
000000000000001000000010000101101000001100111000000000
000000000000000101000010000000101001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101011110011000000000000
000010000000000000000000000001101001001100111000000000
000001000000000000000000000000001011110011000000000010
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000101101001001100110000000000
000000000000000000000000000000101010110011000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000011111101000010000000000000
000000000000000000000010101101011101000000000000000000
001000000000001000000000010000000000000000000000000000
100000000000011111000011110000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100111110001100000100000010000000000
000000000000000000100010000000001010100000010000000000
000000000000000000000000000011001111101000100110000010
000000000001010001000011101001011001101000010000000000
110000000000000000000000000011001000100001010110000000
100000000000000000000000000111011111010001100000100000

.logic_tile 21 29
000000000001011000000110000000001000001100111100100000
000000000000100001000000000000001000110011000000010000
001000000000001001100000000000001000001100111100000000
100000000000000001000000000000001100110011000000000010
010000000000010000000000000111001000001100111100100000
100000000000100000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000010000001001001100111110000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000100
110000000000000000000110000111101000001100110100000000
100000000000000000000000000000100000110011000000100000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000001011000000001100110100000000
000000000000000000000000000011000000110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000000001111000000100000
100000000000000000000000000000001110001111000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001000000000000011000000000000001000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000001000001100111100000001
000001000000000000000000000000001001110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000010
000000000000001000000110000000001001001100111100000000
000000000000000101000000000000001000110011000000100000
000000000000000001100110110000001001001100111100000000
000000000000000000000010000000001100110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000100000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000100000110011000000100000

.logic_tile 9 30
000000000000000000000000000000011100001100110100100000
000000000000000000000000000000011100110011000000000000
001000000000000000000000000000000000010110100000000000
100000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010010000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110001101101100000010000000000000
000000000000000000000100000111011111000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000110100
000001110000000100
000011111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000000110000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000011000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000010000000011110
000000010000011100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000011110000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011010000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000001110000000000
000000000000000001
000000000000101110
000000000000010100
001001110000000100
000000000000000000
000001111000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 CLK$SB_IO_IN_$glb_clk
.sym 5 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 6 CLK$SB_IO_IN_$glb_clk
.sym 7 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 9 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 10 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 11 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 13 iomem_wdata[27]
.sym 14 iomem_wdata[24]
.sym 15 iomem_wdata[20]
.sym 16 iomem_wdata[19]
.sym 17 iomem_wdata[21]
.sym 20 iomem_wdata[16]
.sym 21 iomem_wdata[23]
.sym 22 iomem_wdata[19]
.sym 23 iomem_wdata[20]
.sym 25 iomem_wdata[21]
.sym 26 iomem_wdata[23]
.sym 27 iomem_wdata[26]
.sym 28 iomem_wdata[16]
.sym 29 iomem_wdata[31]
.sym 31 iomem_wdata[29]
.sym 33 iomem_wdata[18]
.sym 34 iomem_wdata[18]
.sym 36 iomem_wdata[22]
.sym 38 iomem_wdata[17]
.sym 39 iomem_wdata[30]
.sym 40 iomem_wdata[25]
.sym 41 iomem_wdata[17]
.sym 43 iomem_wdata[28]
.sym 44 iomem_wdata[22]
.sym 45 iomem_wdata[16]
.sym 46 iomem_wdata[24]
.sym 47 iomem_wdata[16]
.sym 48 iomem_wdata[17]
.sym 49 iomem_wdata[25]
.sym 50 iomem_wdata[17]
.sym 51 iomem_wdata[18]
.sym 52 iomem_wdata[26]
.sym 53 iomem_wdata[18]
.sym 54 iomem_wdata[19]
.sym 55 iomem_wdata[27]
.sym 56 iomem_wdata[19]
.sym 57 iomem_wdata[20]
.sym 58 iomem_wdata[28]
.sym 59 iomem_wdata[20]
.sym 60 iomem_wdata[21]
.sym 61 iomem_wdata[29]
.sym 62 iomem_wdata[21]
.sym 63 iomem_wdata[22]
.sym 64 iomem_wdata[30]
.sym 65 iomem_wdata[22]
.sym 66 iomem_wdata[23]
.sym 67 iomem_wdata[31]
.sym 68 iomem_wdata[23]
.sym 101 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 102 soc.memory.ram01_WREN
.sym 103 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 104 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 105 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 106 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 107 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 108 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 131 soc.memory.rdata_0[16]
.sym 132 soc.memory.rdata_0[17]
.sym 133 soc.memory.rdata_0[18]
.sym 134 soc.memory.rdata_0[19]
.sym 135 soc.memory.rdata_0[20]
.sym 136 soc.memory.rdata_0[21]
.sym 137 soc.memory.rdata_0[22]
.sym 138 soc.memory.rdata_0[23]
.sym 142 soc.memory.wen[2]
.sym 160 soc.memory.wen[3]
.sym 180 iomem_addr[15]
.sym 189 iomem_addr[13]
.sym 203 soc.memory.rdata_0[16]
.sym 206 soc.memory.wen[2]
.sym 208 soc.ram_ready
.sym 209 soc.memory.rdata_0[23]
.sym 211 iomem_wdata[27]
.sym 215 soc.memory.rdata_0[17]
.sym 220 soc.memory.rdata_0[20]
.sym 222 soc.memory.rdata_0[21]
.sym 226 iomem_wdata[19]
.sym 230 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 231 iomem_wdata[30]
.sym 235 iomem_wdata[28]
.sym 237 iomem_wdata[21]
.sym 246 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 247 soc.memory.rdata_0[19]
.sym 248 iomem_wdata[16]
.sym 250 iomem_wdata[19]
.sym 255 iomem_wdata[25]
.sym 256 soc.memory.rdata_0[22]
.sym 257 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 260 iomem_wdata[17]
.sym 261 soc.memory.rdata_0[27]
.sym 262 iomem_wdata[25]
.sym 264 iomem_wdata[17]
.sym 265 soc.memory.rdata_0[18]
.sym 267 iomem_addr[12]
.sym 268 iomem_wdata[23]
.sym 269 iomem_addr[5]
.sym 270 iomem_wdata[20]
.sym 273 iomem_wdata[23]
.sym 275 iomem_addr[5]
.sym 276 soc.memory.rdata_1[19]
.sym 278 soc.memory.rdata_1[20]
.sym 279 iomem_wdata[24]
.sym 280 soc.memory.rdata_1[21]
.sym 281 soc.memory.rdata_0[28]
.sym 282 soc.memory.rdata_1[22]
.sym 284 iomem_wdata[22]
.sym 286 iomem_addr[12]
.sym 287 iomem_addr[11]
.sym 288 soc.memory.rdata_1[27]
.sym 289 soc.memory.rdata_1[17]
.sym 290 soc.memory.rdata_1[28]
.sym 292 soc.memory.cs_0
.sym 293 iomem_wdata[22]
.sym 305 iomem_wdata[26]
.sym 309 iomem_wdata[26]
.sym 316 iomem_wdata[30]
.sym 317 iomem_wdata[27]
.sym 323 iomem_addr[8]
.sym 325 iomem_wdata[31]
.sym 329 iomem_wdata[18]
.sym 335 soc.memory.rdata_0[30]
.sym 336 iomem_wdata[29]
.sym 337 iomem_wdata[29]
.sym 339 iomem_wdata[18]
.sym 349 $PACKER_VCC_NET
.sym 351 soc.memory.wen[2]
.sym 353 iomem_wdata[16]
.sym 357 soc.memory.wen[2]
.sym 359 CLK$SB_IO_IN_$glb_clk
.sym 366 iomem_addr[7]
.sym 367 iomem_addr[8]
.sym 368 iomem_wdata[27]
.sym 369 iomem_wdata[30]
.sym 371 iomem_wdata[26]
.sym 372 iomem_addr[4]
.sym 373 iomem_wdata[25]
.sym 376 iomem_addr[11]
.sym 377 iomem_wdata[31]
.sym 380 iomem_addr[9]
.sym 381 iomem_addr[3]
.sym 382 iomem_addr[12]
.sym 383 iomem_addr[2]
.sym 384 iomem_addr[2]
.sym 385 iomem_addr[15]
.sym 386 iomem_wdata[29]
.sym 388 iomem_addr[6]
.sym 389 iomem_addr[3]
.sym 390 iomem_wdata[24]
.sym 391 iomem_addr[5]
.sym 392 iomem_wdata[28]
.sym 393 iomem_addr[10]
.sym 394 iomem_addr[13]
.sym 395 iomem_addr[14]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[24]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[25]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[26]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[27]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[28]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[29]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[30]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[31]
.sym 466 soc.memory.rdata_0[24]
.sym 467 soc.memory.rdata_0[25]
.sym 468 soc.memory.rdata_0[26]
.sym 469 soc.memory.rdata_0[27]
.sym 470 soc.memory.rdata_0[28]
.sym 471 soc.memory.rdata_0[29]
.sym 472 soc.memory.rdata_0[30]
.sym 473 soc.memory.rdata_0[31]
.sym 514 iomem_addr[4]
.sym 520 soc.memory.rdata_0[31]
.sym 526 iomem_addr[7]
.sym 527 soc.simpleuart_reg_div_do[2]
.sym 531 iomem_addr[9]
.sym 532 iomem_addr[3]
.sym 533 soc.memory.rdata_0[29]
.sym 535 iomem_addr[2]
.sym 536 iomem_addr[10]
.sym 540 soc.memory.rdata_0[24]
.sym 542 soc.memory.rdata_0[25]
.sym 543 iomem_addr[2]
.sym 551 iomem_wdata[24]
.sym 559 soc.simpleuart_reg_div_do[1]
.sym 560 soc.simpleuart_reg_div_do[4]
.sym 562 soc.simpleuart_reg_div_do[24]
.sym 563 soc.memory.rdata_0[26]
.sym 564 iomem_addr[14]
.sym 565 soc.memory.rdata_1[31]
.sym 566 iomem_addr[6]
.sym 567 soc.memory.rdata_1[24]
.sym 568 soc.memory.rdata_1[23]
.sym 569 soc.memory.rdata_1[25]
.sym 570 iomem_wdata[28]
.sym 571 soc.memory.rdata_1[26]
.sym 572 soc.simpleuart_reg_div_do[18]
.sym 573 iomem_addr[14]
.sym 577 iomem_addr[7]
.sym 580 iomem_wdata[26]
.sym 591 iomem_addr[16]
.sym 594 iomem_addr[14]
.sym 596 iomem_addr[6]
.sym 598 soc.memory.wen[3]
.sym 600 iomem_addr[5]
.sym 603 iomem_addr[8]
.sym 605 iomem_addr[10]
.sym 606 soc.memory.wen[3]
.sym 607 iomem_addr[9]
.sym 608 iomem_addr[4]
.sym 609 iomem_addr[15]
.sym 611 soc.memory.ram01_WREN
.sym 612 soc.memory.wen[2]
.sym 615 iomem_addr[12]
.sym 616 iomem_addr[11]
.sym 618 soc.memory.wen[2]
.sym 619 soc.memory.ram01_WREN
.sym 620 iomem_addr[13]
.sym 621 soc.memory.cs_0
.sym 622 iomem_addr[7]
.sym 623 soc.memory.wen[2]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[2]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[3]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[3]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[2]
.sym 636 soc.memory.ram01_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[2]
.sym 639 soc.memory.ram01_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[3]
.sym 642 soc.memory.cs_0
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[3]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 693 soc.memory.rdata_1[16]
.sym 694 soc.memory.rdata_1[17]
.sym 695 soc.memory.rdata_1[18]
.sym 696 soc.memory.rdata_1[19]
.sym 697 soc.memory.rdata_1[20]
.sym 698 soc.memory.rdata_1[21]
.sym 699 soc.memory.rdata_1[22]
.sym 700 soc.memory.rdata_1[23]
.sym 741 iomem_addr[16]
.sym 742 iomem_addr[8]
.sym 747 iomem_addr[10]
.sym 748 soc.memory.wen[3]
.sym 749 soc.memory.rdata_1[16]
.sym 754 soc.memory.rdata_1[18]
.sym 758 iomem_addr[9]
.sym 759 iomem_addr[4]
.sym 762 soc.memory.ram01_WREN
.sym 775 iomem_addr[8]
.sym 789 iomem_wdata[24]
.sym 792 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 793 soc.memory.rdata_1[30]
.sym 794 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 796 soc.simpleuart_reg_div_do[30]
.sym 797 soc.simpleuart_reg_div_do[31]
.sym 800 iomem_wdata[25]
.sym 802 iomem_wdata[30]
.sym 805 iomem_wdata[31]
.sym 807 $PACKER_GND_NET
.sym 812 iomem_wdata[27]
.sym 824 $PACKER_VCC_NET
.sym 832 $PACKER_VCC_NET
.sym 836 $PACKER_GND_NET
.sym 844 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 912 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 920 soc.memory.rdata_1[24]
.sym 921 soc.memory.rdata_1[25]
.sym 922 soc.memory.rdata_1[26]
.sym 923 soc.memory.rdata_1[27]
.sym 924 soc.memory.rdata_1[28]
.sym 925 soc.memory.rdata_1[29]
.sym 926 soc.memory.rdata_1[30]
.sym 927 soc.memory.rdata_1[31]
.sym 981 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 982 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 987 soc.memory.rdata_1[29]
.sym 1012 soc.simpleuart_reg_div_do[17]
.sym 1014 iomem_wdata[18]
.sym 1017 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1018 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 1019 iomem_wdata[20]
.sym 1020 soc.simpleuart_reg_div_do[20]
.sym 1021 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 1023 soc.simpleuart_reg_div_do[21]
.sym 1024 iomem_wdata[23]
.sym 1025 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 1026 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 1027 iomem_wdata[24]
.sym 1033 iomem_wdata[29]
.sym 1035 iomem_wdata[29]
.sym 1130 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 1131 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 1132 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 1133 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 1134 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 1135 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 1136 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 1137 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 1178 soc.simpleuart.recv_divcnt[12]
.sym 1179 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 1180 $PACKER_VCC_NET
.sym 1188 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 1194 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 1201 soc.simpleuart_reg_div_do[28]
.sym 1212 soc.simpleuart.recv_divcnt[14]
.sym 1224 soc.simpleuart.recv_divcnt[8]
.sym 1228 soc.simpleuart_reg_div_do[22]
.sym 1229 iomem_wdata[22]
.sym 1230 soc.simpleuart_reg_div_do[29]
.sym 1233 iomem_wdata[9]
.sym 1235 soc.memory.cs_0
.sym 1236 soc.simpleuart_reg_div_do[23]
.sym 1243 iomem_wdata[16]
.sym 1396 iomem_addr[7]
.sym 1418 soc.simpleuart.recv_divcnt[22]
.sym 1430 soc.simpleuart.recv_divcnt[16]
.sym 1435 soc.simpleuart_reg_div_do[25]
.sym 1437 soc.simpleuart_reg_div_do[26]
.sym 1438 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 1439 iomem_wdata[28]
.sym 1441 soc.simpleuart_reg_div_do[18]
.sym 1443 soc.simpleuart_reg_div_do[24]
.sym 1450 iomem_wdata[26]
.sym 1572 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 1574 gpio_led_pmod[7]
.sym 1576 soc.simpleuart.recv_divcnt[26]
.sym 1603 soc.simpleuart.send_divcnt[1]
.sym 1610 soc.simpleuart.send_divcnt[6]
.sym 1626 soc.simpleuart.recv_divcnt[30]
.sym 1636 soc.simpleuart.recv_divcnt[31]
.sym 1642 soc.simpleuart.send_divcnt[7]
.sym 1644 iomem_wdata[24]
.sym 1647 soc.simpleuart_reg_div_do[30]
.sym 1648 soc.simpleuart_reg_div_do[31]
.sym 1650 gpio_led_g[3]
.sym 1656 iomem_wdata[31]
.sym 1657 iomem_wdata[30]
.sym 1658 iomem_wdata[27]
.sym 1662 $PACKER_GND_NET
.sym 1802 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 1821 soc.simpleuart.send_divcnt[15]
.sym 1824 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 1826 soc.simpleuart.send_divcnt[14]
.sym 1844 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 1849 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 1850 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 1852 soc.simpleuart_reg_div_do[20]
.sym 1856 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 1857 iomem_wdata[23]
.sym 1858 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 1859 iomem_wdata[20]
.sym 1860 soc.simpleuart_reg_div_do[21]
.sym 1863 iomem_wdata[29]
.sym 1870 iomem_wdata[29]
.sym 2033 soc.simpleuart.send_divcnt[22]
.sym 2039 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 2040 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 2048 soc.simpleuart.send_divcnt[18]
.sym 2050 soc.simpleuart.send_divcnt[19]
.sym 2051 soc.simpleuart_reg_div_do[16]
.sym 2053 soc.simpleuart.send_divcnt[17]
.sym 2055 soc.simpleuart.send_divcnt[23]
.sym 2071 soc.simpleuart_reg_div_do[1]
.sym 2075 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 2076 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 2077 soc.simpleuart_reg_div_do[22]
.sym 2078 soc.simpleuart_reg_div_do[23]
.sym 2080 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 2082 soc.simpleuart_reg_div_do[7]
.sym 2083 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 2084 soc.simpleuart_reg_div_do[29]
.sym 2086 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 2087 iomem_wdata[9]
.sym 2093 iomem_wdata[16]
.sym 2190 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 2191 soc.simpleuart_reg_div_do[20]
.sym 2192 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 2193 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 2194 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 2195 soc.simpleuart_reg_div_do[21]
.sym 2196 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 2197 soc.simpleuart_reg_div_do[23]
.sym 2242 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 2245 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 2252 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 2258 soc.simpleuart.send_divcnt[31]
.sym 2261 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 2263 soc.simpleuart.send_divcnt[30]
.sym 2265 soc.simpleuart.send_divcnt[26]
.sym 2283 iomem_wdata[26]
.sym 2284 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 2286 soc.cpu.is_alu_reg_imm
.sym 2289 soc.simpleuart_reg_div_do[25]
.sym 2291 soc.simpleuart_reg_div_do[26]
.sym 2293 iomem_wdata[28]
.sym 2296 soc.cpu.mem_rdata_q[14]
.sym 2297 soc.simpleuart_reg_div_do[24]
.sym 2396 soc.simpleuart_reg_div_do[22]
.sym 2397 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2398 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 2399 soc.simpleuart_reg_div_do[19]
.sym 2400 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 2401 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 2402 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2403 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 2408 soc.cpu.mem_do_rdata
.sym 2451 soc.simpleuart_reg_div_do[21]
.sym 2469 iomem_wdata[21]
.sym 2478 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 2488 $PACKER_GND_NET
.sym 2489 soc.simpleuart_reg_div_do[20]
.sym 2492 soc.simpleuart_reg_div_do[31]
.sym 2494 soc.simpleuart_reg_div_do[30]
.sym 2496 iomem_wdata[24]
.sym 2501 gpio_led_g[3]
.sym 2504 iomem_wdata[30]
.sym 2508 iomem_wdata[31]
.sym 2510 iomem_wdata[27]
.sym 2604 soc.simpleuart_reg_div_do[27]
.sym 2605 soc.simpleuart_reg_div_do[25]
.sym 2606 soc.simpleuart_reg_div_do[26]
.sym 2608 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 2609 soc.simpleuart_reg_div_do[24]
.sym 2610 soc.simpleuart_reg_div_do[31]
.sym 2611 soc.simpleuart_reg_div_do[30]
.sym 2615 iomem_addr[15]
.sym 2623 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 2631 soc.cpu.mem_rdata_q[7]
.sym 2655 soc.simpleuart_reg_div_do[19]
.sym 2671 gpio_led_g_SB_DFFESR_Q_E
.sym 2675 iomem_wdata[29]
.sym 2699 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 2703 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 2707 iomem_wdata[23]
.sym 2709 iomem_wdata[20]
.sym 2710 soc.cpu.is_alu_reg_imm
.sym 2813 gpio_led_g[7]
.sym 2817 gpio_led_g[3]
.sym 2824 iomem_addr[13]
.sym 2862 soc.simpleuart_reg_div_do[31]
.sym 2868 soc.simpleuart_reg_div_do[24]
.sym 2884 soc.cpu.trap
.sym 2890 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 2895 soc.cpu.mem_do_wdata
.sym 2904 soc.simpleuart_reg_div_do[27]
.sym 2907 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 2908 soc.simpleuart_reg_div_do[26]
.sym 2910 iomem_wdata[25]
.sym 2912 iomem_wdata[9]
.sym 2915 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 2919 soc.cpu.is_alu_reg_reg
.sym 2930 iomem_wdata[16]
.sym 3028 iomem_wdata[23]
.sym 3053 soc.cpu.mem_la_wdata[2]
.sym 3109 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 3111 soc.cpu.mem_wordsize[1]
.sym 3136 soc.cpu.pcpi_rs2[25]
.sym 3137 iomem_wdata[24]
.sym 3141 soc.cpu.is_alu_reg_imm
.sym 3142 soc.cpu.mem_rdata_q[14]
.sym 3145 iomem_wdata[8]
.sym 3147 iomem_wdata[28]
.sym 3250 iomem_wdata[25]
.sym 3251 iomem_wdata[9]
.sym 3253 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 3260 soc.cpu.decoded_imm[8]
.sym 3261 gpio_led_r[2]
.sym 3272 iomem_wdata[14]
.sym 3280 iomem_wdata[15]
.sym 3298 iomem_wdata[31]
.sym 3310 iomem_wdata[27]
.sym 3342 gpio_led_r_SB_DFFESR_Q_E
.sym 3344 iomem_wdata[30]
.sym 3348 soc.cpu.pcpi_rs2[9]
.sym 3350 iomem_wdata[24]
.sym 3351 soc.cpu.mem_rdata_q[13]
.sym 3353 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 3354 soc.cpu.mem_rdata_q[12]
.sym 3357 soc.cpu.pcpi_rs2[8]
.sym 3456 iomem_wdata[24]
.sym 3457 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 3460 iomem_wdata[8]
.sym 3461 iomem_wdata[28]
.sym 3462 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 3463 iomem_wdata[12]
.sym 3470 soc.cpu.pcpi_rs1[0]
.sym 3487 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 3488 soc.cpu.pcpi_rs2[9]
.sym 3507 soc.cpu.mem_la_wdata[1]
.sym 3512 soc.cpu.mem_wordsize[2]
.sym 3518 soc.cpu.pcpi_rs2[10]
.sym 3520 iomem_wdata[9]
.sym 3530 soc.cpu.alu_out_q[24]
.sym 3547 soc.cpu.pcpi_rs1[25]
.sym 3548 soc.cpu.mem_la_wdata[5]
.sym 3550 soc.cpu.pcpi_rs1[10]
.sym 3552 soc.cpu.mem_rdata_q[14]
.sym 3553 gpio_led_r[5]
.sym 3555 gpio_led_r[4]
.sym 3557 gpio_led_r[6]
.sym 3559 gpio_led_r[2]
.sym 3560 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 3561 gpio_led_r[7]
.sym 3562 soc.cpu.is_alu_reg_imm
.sym 3563 gpio_led_r[3]
.sym 3664 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 3671 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 3676 soc.cpu.pcpi_rs2[16]
.sym 3677 soc.cpu.mem_wordsize[2]
.sym 3693 iomem_wdata[12]
.sym 3696 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 3713 soc.cpu.pcpi_rs2[24]
.sym 3715 soc.cpu.instr_sub
.sym 3723 iomem_wdata[12]
.sym 3726 soc.cpu.pcpi_rs2[12]
.sym 3727 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 3746 soc.cpu.pcpi_rs2[15]
.sym 3756 soc.cpu.instr_sub
.sym 3758 iomem_wdata[16]
.sym 3759 soc.cpu.pcpi_rs1[6]
.sym 3763 gpio_led_g[1]
.sym 3769 soc.cpu.pcpi_rs2[21]
.sym 3770 soc.cpu.is_alu_reg_reg
.sym 3771 soc.cpu.pcpi_rs2[28]
.sym 3779 soc.cpu.instr_sub
.sym 3900 soc.cpu.cpuregs_wrdata[2]
.sym 3922 soc.cpu.pcpi_rs2[19]
.sym 3933 soc.cpu.pcpi_rs2[27]
.sym 3944 soc.cpu.pcpi_rs1[11]
.sym 3955 soc.cpu.pcpi_rs1[23]
.sym 3973 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3974 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 3975 soc.cpu.is_alu_reg_imm
.sym 3976 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 3979 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 3980 soc.cpu.mem_rdata_q[14]
.sym 4085 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4088 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4110 soc.cpu.alu_out_q[26]
.sym 4160 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 4164 soc.cpu.pcpi_rs2[26]
.sym 4197 soc.cpu.pcpi_rs2[9]
.sym 4199 soc.cpu.mem_wordsize[1]
.sym 4200 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 4201 soc.cpu.mem_rdata_q[13]
.sym 4202 soc.cpu.pcpi_rs2[8]
.sym 4204 soc.cpu.mem_rdata_q[12]
.sym 4205 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 4312 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 4313 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4315 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4317 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4318 soc.cpu.instr_sub
.sym 4354 soc.cpu.mem_la_wdata[1]
.sym 4360 soc.cpu.mem_la_wdata[4]
.sym 4390 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4401 gpio_led_g[6]
.sym 4419 soc.cpu.pcpi_rs1[10]
.sym 4422 resetn
.sym 4423 soc.cpu.mem_rdata_q[14]
.sym 4424 gpio_led_r[5]
.sym 4426 gpio_led_r[2]
.sym 4427 gpio_led_r[4]
.sym 4428 gpio_led_r[6]
.sym 4429 soc.cpu.is_alu_reg_imm
.sym 4430 gpio_led_r[3]
.sym 4432 gpio_led_r[7]
.sym 4434 soc.cpu.mem_rdata_q[12]
.sym 4539 soc.cpu.instr_sltu
.sym 4540 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 4541 soc.cpu.instr_sltiu
.sym 4542 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4543 soc.cpu.instr_slt
.sym 4544 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4545 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4546 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 4565 soc.cpu.pcpi_rs1[4]
.sym 4581 soc.cpu.pcpi_rs2[12]
.sym 4602 soc.cpu.pcpi_rs1[6]
.sym 4603 soc.cpu.instr_sub
.sym 4604 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 4617 soc.cpu.pcpi_rs1[3]
.sym 4618 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4621 soc.cpu.mem_la_wdata[7]
.sym 4626 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 4629 soc.cpu.instr_sub
.sym 4646 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 4647 soc.cpu.pcpi_rs1[6]
.sym 4653 gpio_led_g[1]
.sym 4654 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 4658 soc.cpu.instr_sub
.sym 4659 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 4660 soc.cpu.is_alu_reg_reg
.sym 4661 soc.cpu.pcpi_rs2[28]
.sym 4766 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 4767 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4768 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 4769 soc.cpu.instr_bne_SB_LUT4_I3_O
.sym 4770 soc.cpu.is_slti_blt_slt
.sym 4771 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 4772 soc.cpu.is_sltiu_bltu_sltu
.sym 4773 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 4791 soc.cpu.mem_la_wdata[0]
.sym 4792 soc.cpu.pcpi_rs2[14]
.sym 4803 $PACKER_VCC_NET
.sym 4809 soc.cpu.pcpi_rs2[9]
.sym 4810 soc.cpu.decoded_imm[19]
.sym 4811 soc.cpu.pcpi_rs2[8]
.sym 4832 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4834 soc.cpu.pcpi_rs1[14]
.sym 4836 soc.cpu.pcpi_rs1[9]
.sym 4838 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4844 soc.cpu.pcpi_rs1[10]
.sym 4845 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 4847 soc.cpu.pcpi_rs2[15]
.sym 4852 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 4872 soc.cpu.pcpi_rs1[11]
.sym 4877 soc.cpu.mem_rdata_q[14]
.sym 4879 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 4883 soc.cpu.is_alu_reg_imm
.sym 4884 soc.cpu.mem_rdata_q[13]
.sym 4886 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 4887 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 4888 soc.cpu.is_alu_reg_imm
.sym 4991 soc.cpu.instr_bge
.sym 4992 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4993 soc.cpu.instr_slti
.sym 4994 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 4995 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 4996 soc.cpu.instr_bne
.sym 4997 soc.cpu.is_slti_blt_slt_SB_LUT4_I0_O
.sym 4998 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 5013 soc.cpu.instr_bgeu
.sym 5023 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 5043 soc.cpu.pcpi_rs1[16]
.sym 5046 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I0
.sym 5048 soc.cpu.pcpi_rs1[19]
.sym 5051 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5053 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5062 soc.cpu.pcpi_rs1[17]
.sym 5082 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 5084 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5085 soc.cpu.pcpi_rs1[22]
.sym 5088 soc.cpu.mem_rdata_q[12]
.sym 5091 soc.cpu.instr_blt
.sym 5092 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 5097 soc.cpu.mem_wordsize[1]
.sym 5197 soc.cpu.instr_or
.sym 5198 soc.cpu.instr_srl
.sym 5199 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 5200 soc.cpu.instr_sra
.sym 5201 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 5202 soc.cpu.instr_xori
.sym 5203 soc.cpu.instr_ori
.sym 5204 soc.cpu.instr_xor
.sym 5207 soc.cpu.cpuregs_wrdata[18]
.sym 5213 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 5225 soc.cpu.pcpi_rs2[28]
.sym 5248 soc.cpu.mem_rdata_q[12]
.sym 5250 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5252 soc.cpu.instr_bne
.sym 5257 soc.cpu.pcpi_rs1[27]
.sym 5258 soc.cpu.pcpi_rs1[28]
.sym 5259 soc.cpu.pcpi_rs2[27]
.sym 5268 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 5274 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 5290 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5291 soc.cpu.pcpi_rs1[27]
.sym 5293 gpio_led_r[4]
.sym 5294 gpio_led_r[6]
.sym 5295 gpio_led_r[5]
.sym 5297 gpio_led_r[2]
.sym 5298 gpio_led_r[7]
.sym 5300 gpio_led_r[3]
.sym 5432 soc.cpu.instr_ori
.sym 5436 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 5459 soc.cpu.is_slli_srli_srai
.sym 5460 soc.cpu.instr_xori
.sym 5475 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 5476 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 5504 soc.cpu.is_alu_reg_reg
.sym 5505 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 5509 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5512 gpio_led_g[1]
.sym 5614 LED_R_SB_LUT4_O_I0
.sym 5615 pwm_r.counter_SB_DFF_Q_7_D
.sym 5616 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 5617 LED_R$SB_IO_OUT
.sym 5618 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 5619 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5620 LED_R_SB_LUT4_O_I1
.sym 5621 pwm_r.counter[1]
.sym 5634 gpio_led_r[1]
.sym 5643 soc.cpu.mem_do_rinst
.sym 5826 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 5828 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 5831 LED_G_SB_LUT4_O_I2
.sym 5832 pwm_r.counter[0]
.sym 5833 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 5872 soc.cpu.cpu_state[6]
.sym 5893 gpio_led_r[1]
.sym 5948 pwm_g.counter[1]
.sym 6055 pwm_g.counter[2]
.sym 6056 pwm_g.counter[3]
.sym 6057 pwm_g.counter[4]
.sym 6058 pwm_g.counter[5]
.sym 6059 pwm_g.counter[6]
.sym 6060 pwm_g.counter[7]
.sym 6163 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6285 pwm_g.counter[1]
.sym 6673 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 6674 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 6675 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 6676 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 6677 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 6678 UART_RX_SB_LUT4_I2_I1
.sym 6679 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 6680 soc.simpleuart.recv_state[1]
.sym 6697 iomem_addr[12]
.sym 6717 soc.memory.rdata_0[27]
.sym 6721 soc.memory.wen[3]
.sym 6725 soc.memory.wen[2]
.sym 6726 soc.memory.rdata_0[19]
.sym 6728 soc.memory.rdata_0[22]
.sym 6730 soc.memory.rdata_0[17]
.sym 6731 soc.ram_ready
.sym 6733 soc.memory.rdata_1[27]
.sym 6734 soc.memory.rdata_1[21]
.sym 6735 soc.memory.rdata_0[28]
.sym 6736 soc.memory.rdata_0[20]
.sym 6738 soc.memory.rdata_1[19]
.sym 6739 soc.ram_ready
.sym 6740 soc.memory.rdata_1[20]
.sym 6742 soc.memory.rdata_1[17]
.sym 6743 soc.memory.rdata_1[28]
.sym 6744 soc.memory.rdata_1[22]
.sym 6745 iomem_addr[16]
.sym 6746 soc.memory.rdata_0[21]
.sym 6748 soc.ram_ready
.sym 6749 soc.memory.rdata_1[19]
.sym 6750 soc.memory.rdata_0[19]
.sym 6751 iomem_addr[16]
.sym 6756 soc.memory.wen[2]
.sym 6757 soc.memory.wen[3]
.sym 6760 soc.memory.rdata_1[27]
.sym 6761 iomem_addr[16]
.sym 6762 soc.memory.rdata_0[27]
.sym 6763 soc.ram_ready
.sym 6766 soc.memory.rdata_1[21]
.sym 6767 soc.ram_ready
.sym 6768 iomem_addr[16]
.sym 6769 soc.memory.rdata_0[21]
.sym 6772 soc.memory.rdata_1[20]
.sym 6773 soc.memory.rdata_0[20]
.sym 6774 soc.ram_ready
.sym 6775 iomem_addr[16]
.sym 6778 soc.ram_ready
.sym 6779 soc.memory.rdata_1[17]
.sym 6780 iomem_addr[16]
.sym 6781 soc.memory.rdata_0[17]
.sym 6784 soc.memory.rdata_0[28]
.sym 6785 iomem_addr[16]
.sym 6786 soc.ram_ready
.sym 6787 soc.memory.rdata_1[28]
.sym 6790 iomem_addr[16]
.sym 6791 soc.memory.rdata_1[22]
.sym 6792 soc.ram_ready
.sym 6793 soc.memory.rdata_0[22]
.sym 6825 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6826 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6827 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6828 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6829 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 6830 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6831 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6832 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 6833 soc.simpleuart_reg_div_do[8]
.sym 6836 soc.simpleuart_reg_div_do[8]
.sym 6837 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 6841 soc.memory.rdata_1[31]
.sym 6844 soc.memory.rdata_0[26]
.sym 6845 soc.memory.rdata_1[25]
.sym 6846 soc.memory.rdata_1[23]
.sym 6847 soc.memory.rdata_1[26]
.sym 6848 soc.memory.rdata_1[24]
.sym 6856 soc.memory.rdata_0[24]
.sym 6857 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6863 soc.memory.rdata_0[29]
.sym 6864 iomem_addr[2]
.sym 6865 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 6867 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 6869 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 6874 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6878 soc.memory.ram01_WREN
.sym 6880 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 6882 soc.simpleuart_reg_div_do[13]
.sym 6885 soc.simpleuart.recv_divcnt[2]
.sym 6887 soc.simpleuart.recv_divcnt[3]
.sym 6888 iomem_addr[16]
.sym 6889 soc.memory.rdata_1[29]
.sym 6890 iomem_addr[16]
.sym 6891 soc.simpleuart.recv_divcnt[5]
.sym 6903 soc.simpleuart_reg_div_do[7]
.sym 6904 soc.simpleuart_reg_div_do[1]
.sym 6907 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6915 soc.simpleuart_reg_div_do[4]
.sym 6917 soc.simpleuart_reg_div_do[5]
.sym 6919 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6920 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6923 soc.simpleuart_reg_div_do[3]
.sym 6924 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6925 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 6926 soc.simpleuart_reg_div_do[6]
.sym 6927 soc.simpleuart_reg_div_do[2]
.sym 6929 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6930 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 6931 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6932 soc.simpleuart_reg_div_do[8]
.sym 6934 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 6936 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 6937 soc.simpleuart_reg_div_do[1]
.sym 6940 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 6942 soc.simpleuart_reg_div_do[2]
.sym 6943 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 6946 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 6948 soc.simpleuart_reg_div_do[3]
.sym 6949 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 6952 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 6954 soc.simpleuart_reg_div_do[4]
.sym 6955 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 6958 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 6960 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 6961 soc.simpleuart_reg_div_do[5]
.sym 6964 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 6966 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 6967 soc.simpleuart_reg_div_do[6]
.sym 6970 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 6972 soc.simpleuart_reg_div_do[7]
.sym 6973 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 6976 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 6978 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6979 soc.simpleuart_reg_div_do[8]
.sym 7008 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7009 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7010 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7011 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7012 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7013 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7014 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7015 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7020 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 7022 soc.memory.rdata_1[30]
.sym 7024 soc.memory.rdata_0[18]
.sym 7025 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 7026 iomem_wdata[17]
.sym 7027 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7029 soc.simpleuart_reg_div_do[5]
.sym 7031 soc.simpleuart_reg_div_do[7]
.sym 7032 soc.simpleuart.recv_divcnt[6]
.sym 7033 soc.simpleuart_reg_div_do[3]
.sym 7034 soc.simpleuart_reg_div_do[15]
.sym 7036 soc.simpleuart_reg_div_do[6]
.sym 7037 soc.simpleuart.recv_divcnt[10]
.sym 7038 soc.simpleuart_reg_div_do[16]
.sym 7039 soc.simpleuart.recv_divcnt[11]
.sym 7040 soc.simpleuart_reg_div_do[15]
.sym 7041 soc.simpleuart.recv_divcnt[12]
.sym 7042 soc.simpleuart_reg_div_do[8]
.sym 7043 iomem_wdata[30]
.sym 7044 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 7049 soc.simpleuart_reg_div_do[14]
.sym 7050 soc.simpleuart_reg_div_do[10]
.sym 7054 soc.simpleuart_reg_div_do[9]
.sym 7057 soc.simpleuart_reg_div_do[11]
.sym 7064 soc.simpleuart_reg_div_do[16]
.sym 7066 soc.simpleuart_reg_div_do[15]
.sym 7067 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7069 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7070 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7071 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7072 soc.simpleuart_reg_div_do[13]
.sym 7073 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7074 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7075 soc.simpleuart_reg_div_do[12]
.sym 7076 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7080 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7081 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 7083 soc.simpleuart_reg_div_do[9]
.sym 7084 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7087 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 7089 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7090 soc.simpleuart_reg_div_do[10]
.sym 7093 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 7095 soc.simpleuart_reg_div_do[11]
.sym 7096 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7099 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[12]
.sym 7101 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7102 soc.simpleuart_reg_div_do[12]
.sym 7105 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[13]
.sym 7107 soc.simpleuart_reg_div_do[13]
.sym 7108 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7111 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[14]
.sym 7113 soc.simpleuart_reg_div_do[14]
.sym 7114 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7117 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[15]
.sym 7119 soc.simpleuart_reg_div_do[15]
.sym 7120 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7123 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 7125 soc.simpleuart_reg_div_do[16]
.sym 7126 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7156 soc.simpleuart.recv_divcnt[1]
.sym 7157 soc.simpleuart.recv_divcnt[2]
.sym 7158 soc.simpleuart.recv_divcnt[3]
.sym 7159 soc.simpleuart.recv_divcnt[4]
.sym 7160 soc.simpleuart.recv_divcnt[5]
.sym 7161 soc.simpleuart.recv_divcnt[6]
.sym 7162 soc.simpleuart.recv_divcnt[7]
.sym 7165 soc.simpleuart_reg_div_do[19]
.sym 7166 soc.cpu.mem_wordsize[2]
.sym 7167 soc.simpleuart_reg_div_do[14]
.sym 7168 iomem_addr[5]
.sym 7169 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7171 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7172 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 7173 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 7174 soc.simpleuart_reg_div_do[9]
.sym 7175 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7177 soc.simpleuart_reg_div_do[11]
.sym 7178 soc.simpleuart_reg_div_do[10]
.sym 7181 soc.simpleuart.recv_divcnt[15]
.sym 7182 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7183 soc.simpleuart.recv_divcnt[8]
.sym 7185 soc.simpleuart_reg_div_do[12]
.sym 7187 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7188 soc.simpleuart_reg_div_do[27]
.sym 7191 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 7196 soc.simpleuart_reg_div_do[22]
.sym 7197 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7198 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7199 soc.simpleuart_reg_div_do[17]
.sym 7200 soc.simpleuart_reg_div_do[24]
.sym 7201 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7207 soc.simpleuart_reg_div_do[23]
.sym 7210 soc.simpleuart_reg_div_do[18]
.sym 7211 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7212 soc.simpleuart_reg_div_do[20]
.sym 7214 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7217 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7220 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 7223 soc.simpleuart_reg_div_do[21]
.sym 7224 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 7226 soc.simpleuart_reg_div_do[19]
.sym 7228 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[17]
.sym 7230 soc.simpleuart_reg_div_do[17]
.sym 7231 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7234 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[18]
.sym 7236 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7237 soc.simpleuart_reg_div_do[18]
.sym 7240 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[19]
.sym 7242 soc.simpleuart_reg_div_do[19]
.sym 7243 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7246 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[20]
.sym 7248 soc.simpleuart_reg_div_do[20]
.sym 7249 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7252 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[21]
.sym 7254 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7255 soc.simpleuart_reg_div_do[21]
.sym 7258 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[22]
.sym 7260 soc.simpleuart_reg_div_do[22]
.sym 7261 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 7264 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[23]
.sym 7266 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 7267 soc.simpleuart_reg_div_do[23]
.sym 7270 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 7272 soc.simpleuart_reg_div_do[24]
.sym 7273 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7302 soc.simpleuart.recv_divcnt[8]
.sym 7303 soc.simpleuart.recv_divcnt[9]
.sym 7304 soc.simpleuart.recv_divcnt[10]
.sym 7305 soc.simpleuart.recv_divcnt[11]
.sym 7306 soc.simpleuart.recv_divcnt[12]
.sym 7307 soc.simpleuart.recv_divcnt[13]
.sym 7308 soc.simpleuart.recv_divcnt[14]
.sym 7309 soc.simpleuart.recv_divcnt[15]
.sym 7313 iomem_wdata[25]
.sym 7314 iomem_addr[12]
.sym 7315 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7317 soc.simpleuart_reg_div_do[23]
.sym 7320 iomem_addr[11]
.sym 7321 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 7322 iomem_wdata[9]
.sym 7323 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7324 soc.simpleuart_reg_div_do[22]
.sym 7325 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7327 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7332 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 7333 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7334 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7338 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 7343 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 7344 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 7346 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7347 soc.simpleuart_reg_div_do[26]
.sym 7349 soc.simpleuart_reg_div_do[28]
.sym 7350 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 7353 soc.simpleuart_reg_div_do[25]
.sym 7354 soc.simpleuart_reg_div_do[30]
.sym 7355 soc.simpleuart_reg_div_do[31]
.sym 7356 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7359 soc.simpleuart_reg_div_do[29]
.sym 7366 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 7369 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 7372 soc.simpleuart_reg_div_do[27]
.sym 7375 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[25]
.sym 7377 soc.simpleuart_reg_div_do[25]
.sym 7378 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 7381 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[26]
.sym 7383 soc.simpleuart_reg_div_do[26]
.sym 7384 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 7387 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[27]
.sym 7389 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 7390 soc.simpleuart_reg_div_do[27]
.sym 7393 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[28]
.sym 7395 soc.simpleuart_reg_div_do[28]
.sym 7396 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 7399 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[29]
.sym 7401 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 7402 soc.simpleuart_reg_div_do[29]
.sym 7405 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[30]
.sym 7407 soc.simpleuart_reg_div_do[30]
.sym 7408 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7411 $nextpnr_ICESTORM_LC_29$I3
.sym 7413 soc.simpleuart_reg_div_do[31]
.sym 7414 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7421 $nextpnr_ICESTORM_LC_29$I3
.sym 7449 soc.simpleuart.recv_divcnt[16]
.sym 7450 soc.simpleuart.recv_divcnt[17]
.sym 7451 soc.simpleuart.recv_divcnt[18]
.sym 7452 soc.simpleuart.recv_divcnt[19]
.sym 7453 soc.simpleuart.recv_divcnt[20]
.sym 7454 soc.simpleuart.recv_divcnt[21]
.sym 7455 soc.simpleuart.recv_divcnt[22]
.sym 7456 soc.simpleuart.recv_divcnt[23]
.sym 7458 iomem_wdata[9]
.sym 7459 iomem_wdata[9]
.sym 7460 iomem_wdata[24]
.sym 7462 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 7463 iomem_addr[14]
.sym 7465 soc.simpleuart_reg_div_do[25]
.sym 7466 soc.simpleuart.recv_divcnt[15]
.sym 7467 soc.simpleuart_reg_div_do[26]
.sym 7468 iomem_addr[6]
.sym 7470 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7473 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7475 soc.simpleuart_reg_div_do[19]
.sym 7477 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7478 soc.simpleuart.send_divcnt[14]
.sym 7479 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7480 iomem_addr[16]
.sym 7481 soc.simpleuart_reg_div_do[13]
.sym 7483 iomem_addr[16]
.sym 7484 soc.simpleuart.recv_divcnt[17]
.sym 7506 soc.simpleuart.recv_divcnt[16]
.sym 7508 soc.simpleuart.recv_divcnt[18]
.sym 7509 soc.simpleuart.recv_divcnt[19]
.sym 7511 soc.simpleuart.recv_divcnt[29]
.sym 7514 soc.simpleuart.recv_divcnt[24]
.sym 7517 soc.simpleuart.recv_divcnt[27]
.sym 7519 soc.simpleuart.recv_divcnt[21]
.sym 7520 soc.simpleuart.recv_divcnt[30]
.sym 7524 soc.simpleuart.recv_divcnt[24]
.sym 7532 soc.simpleuart.recv_divcnt[18]
.sym 7535 soc.simpleuart.recv_divcnt[21]
.sym 7543 soc.simpleuart.recv_divcnt[29]
.sym 7549 soc.simpleuart.recv_divcnt[16]
.sym 7553 soc.simpleuart.recv_divcnt[30]
.sym 7562 soc.simpleuart.recv_divcnt[19]
.sym 7568 soc.simpleuart.recv_divcnt[27]
.sym 7596 soc.simpleuart.recv_divcnt[24]
.sym 7597 soc.simpleuart.recv_divcnt[25]
.sym 7598 soc.simpleuart.recv_divcnt[26]
.sym 7599 soc.simpleuart.recv_divcnt[27]
.sym 7600 soc.simpleuart.recv_divcnt[28]
.sym 7601 soc.simpleuart.recv_divcnt[29]
.sym 7602 soc.simpleuart.recv_divcnt[30]
.sym 7603 soc.simpleuart.recv_divcnt[31]
.sym 7611 gpio_led_g[3]
.sym 7616 soc.simpleuart_reg_div_do[30]
.sym 7621 soc.simpleuart.recv_divcnt[28]
.sym 7622 soc.simpleuart_reg_div_do[14]
.sym 7624 soc.simpleuart_reg_div_do[6]
.sym 7625 soc.simpleuart_reg_div_do[16]
.sym 7626 soc.simpleuart_reg_div_do[3]
.sym 7627 soc.simpleuart_reg_div_do[15]
.sym 7628 soc.simpleuart_reg_div_do[5]
.sym 7629 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 7630 soc.simpleuart_reg_div_do[0]
.sym 7631 soc.simpleuart_reg_div_do[10]
.sym 7637 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7645 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7649 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7653 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 7654 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7657 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7659 soc.simpleuart.send_divcnt[7]
.sym 7660 soc.simpleuart.send_divcnt[0]
.sym 7661 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7662 soc.simpleuart.send_divcnt[2]
.sym 7663 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7664 soc.simpleuart.send_divcnt[3]
.sym 7665 soc.simpleuart.send_divcnt[6]
.sym 7666 soc.simpleuart.send_divcnt[4]
.sym 7667 soc.simpleuart.send_divcnt[1]
.sym 7668 soc.simpleuart.send_divcnt[5]
.sym 7669 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[1]
.sym 7671 soc.simpleuart.send_divcnt[0]
.sym 7672 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 7675 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[2]
.sym 7677 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 7678 soc.simpleuart.send_divcnt[1]
.sym 7681 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[3]
.sym 7683 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 7684 soc.simpleuart.send_divcnt[2]
.sym 7687 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[4]
.sym 7689 soc.simpleuart.send_divcnt[3]
.sym 7690 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 7693 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[5]
.sym 7695 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 7696 soc.simpleuart.send_divcnt[4]
.sym 7699 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[6]
.sym 7701 soc.simpleuart.send_divcnt[5]
.sym 7702 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 7705 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[7]
.sym 7707 soc.simpleuart.send_divcnt[6]
.sym 7708 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 7711 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 7713 soc.simpleuart.send_divcnt[7]
.sym 7714 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7743 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7744 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7745 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 7746 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7747 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7748 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7749 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7750 soc.simpleuart.send_divcnt[0]
.sym 7753 soc.cpu.pcpi_rs1[24]
.sym 7758 soc.simpleuart.recv_divcnt[27]
.sym 7759 soc.simpleuart_reg_div_do[20]
.sym 7766 soc.simpleuart.recv_divcnt[26]
.sym 7767 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7768 soc.simpleuart_reg_div_do[27]
.sym 7772 soc.simpleuart.send_divcnt[2]
.sym 7773 soc.simpleuart_reg_div_do[12]
.sym 7774 soc.simpleuart.send_divcnt[3]
.sym 7776 soc.simpleuart.send_divcnt[4]
.sym 7778 soc.simpleuart.send_divcnt[5]
.sym 7779 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 7786 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7792 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7794 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7796 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7798 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7802 soc.simpleuart.send_divcnt[14]
.sym 7804 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7805 soc.simpleuart.send_divcnt[8]
.sym 7806 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7807 soc.simpleuart.send_divcnt[9]
.sym 7809 soc.simpleuart.send_divcnt[10]
.sym 7810 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 7811 soc.simpleuart.send_divcnt[11]
.sym 7813 soc.simpleuart.send_divcnt[12]
.sym 7814 soc.simpleuart.send_divcnt[15]
.sym 7815 soc.simpleuart.send_divcnt[13]
.sym 7816 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[9]
.sym 7818 soc.simpleuart.send_divcnt[8]
.sym 7819 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 7822 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[10]
.sym 7824 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7825 soc.simpleuart.send_divcnt[9]
.sym 7828 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[11]
.sym 7830 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 7831 soc.simpleuart.send_divcnt[10]
.sym 7834 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[12]
.sym 7836 soc.simpleuart.send_divcnt[11]
.sym 7837 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7840 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[13]
.sym 7842 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 7843 soc.simpleuart.send_divcnt[12]
.sym 7846 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[14]
.sym 7848 soc.simpleuart.send_divcnt[13]
.sym 7849 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 7852 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[15]
.sym 7854 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 7855 soc.simpleuart.send_divcnt[14]
.sym 7858 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[16]
.sym 7860 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 7861 soc.simpleuart.send_divcnt[15]
.sym 7890 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7891 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 7892 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7893 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7894 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7895 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7896 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7897 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 7902 soc.simpleuart_reg_div_do[22]
.sym 7903 soc.simpleuart_reg_div_do[7]
.sym 7904 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 7905 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7906 iomem_wdata[22]
.sym 7909 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 7911 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7912 soc.memory.cs_0
.sym 7913 soc.cpu.mem_rdata_q[25]
.sym 7914 soc.simpleuart.send_divcnt[6]
.sym 7915 soc.simpleuart.send_divcnt[8]
.sym 7916 soc.simpleuart_reg_div_do[20]
.sym 7917 soc.simpleuart.send_divcnt[9]
.sym 7919 soc.simpleuart.send_divcnt[10]
.sym 7921 soc.simpleuart.send_divcnt[11]
.sym 7922 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7923 soc.simpleuart.send_divcnt[12]
.sym 7924 soc.simpleuart_reg_div_do[21]
.sym 7925 soc.simpleuart.send_divcnt[13]
.sym 7926 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[16]
.sym 7931 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 7935 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7938 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7947 soc.simpleuart.send_divcnt[19]
.sym 7948 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 7949 soc.simpleuart.send_divcnt[17]
.sym 7951 soc.simpleuart.send_divcnt[23]
.sym 7952 soc.simpleuart.send_divcnt[16]
.sym 7953 soc.simpleuart.send_divcnt[18]
.sym 7954 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 7955 soc.simpleuart.send_divcnt[22]
.sym 7957 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7959 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7960 soc.simpleuart.send_divcnt[20]
.sym 7961 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7962 soc.simpleuart.send_divcnt[21]
.sym 7963 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[17]
.sym 7965 soc.simpleuart.send_divcnt[16]
.sym 7966 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 7969 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[18]
.sym 7971 soc.simpleuart.send_divcnt[17]
.sym 7972 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 7975 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[19]
.sym 7977 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 7978 soc.simpleuart.send_divcnt[18]
.sym 7981 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[20]
.sym 7983 soc.simpleuart.send_divcnt[19]
.sym 7984 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 7987 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[21]
.sym 7989 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 7990 soc.simpleuart.send_divcnt[20]
.sym 7993 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[22]
.sym 7995 soc.simpleuart.send_divcnt[21]
.sym 7996 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 7999 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[23]
.sym 8001 soc.simpleuart.send_divcnt[22]
.sym 8002 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 8005 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[24]
.sym 8007 soc.simpleuart.send_divcnt[23]
.sym 8008 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 8038 soc.simpleuart.send_divcnt[1]
.sym 8039 soc.simpleuart.send_divcnt[2]
.sym 8040 soc.simpleuart.send_divcnt[3]
.sym 8041 soc.simpleuart.send_divcnt[4]
.sym 8042 soc.simpleuart.send_divcnt[5]
.sym 8043 soc.simpleuart.send_divcnt[6]
.sym 8044 soc.simpleuart.send_divcnt[7]
.sym 8048 soc.cpu.pcpi_rs2[24]
.sym 8049 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 8051 soc.simpleuart_reg_div_do[24]
.sym 8053 soc.simpleuart_reg_div_do[25]
.sym 8056 soc.cpu.mem_rdata_q[14]
.sym 8058 soc.cpu.is_alu_reg_imm
.sym 8059 soc.simpleuart_reg_div_do[18]
.sym 8061 soc.simpleuart.send_divcnt[14]
.sym 8062 soc.simpleuart.send_divcnt[16]
.sym 8063 soc.simpleuart.send_divcnt[15]
.sym 8064 soc.simpleuart_reg_div_do[23]
.sym 8066 soc.simpleuart_reg_div_do[2]
.sym 8067 soc.simpleuart_reg_div_do[19]
.sym 8068 soc.simpleuart.send_divcnt[7]
.sym 8069 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 8070 soc.simpleuart.send_divcnt[20]
.sym 8072 soc.simpleuart.send_divcnt[21]
.sym 8073 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[24]
.sym 8080 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 8082 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 8089 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 8090 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8092 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8094 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 8095 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 8096 soc.simpleuart.send_divcnt[30]
.sym 8099 soc.simpleuart.send_divcnt[24]
.sym 8101 soc.simpleuart.send_divcnt[25]
.sym 8104 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 8105 soc.simpleuart.send_divcnt[27]
.sym 8106 soc.simpleuart.send_divcnt[26]
.sym 8107 soc.simpleuart.send_divcnt[28]
.sym 8108 soc.simpleuart.send_divcnt[31]
.sym 8109 soc.simpleuart.send_divcnt[29]
.sym 8110 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[25]
.sym 8112 soc.simpleuart.send_divcnt[24]
.sym 8113 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 8116 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[26]
.sym 8118 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 8119 soc.simpleuart.send_divcnt[25]
.sym 8122 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[27]
.sym 8124 soc.simpleuart.send_divcnt[26]
.sym 8125 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 8128 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[28]
.sym 8130 soc.simpleuart.send_divcnt[27]
.sym 8131 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 8134 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[29]
.sym 8136 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 8137 soc.simpleuart.send_divcnt[28]
.sym 8140 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[30]
.sym 8142 soc.simpleuart.send_divcnt[29]
.sym 8143 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8146 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CI[31]
.sym 8148 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8149 soc.simpleuart.send_divcnt[30]
.sym 8152 $nextpnr_ICESTORM_LC_31$I3
.sym 8154 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 8155 soc.simpleuart.send_divcnt[31]
.sym 8184 soc.simpleuart.send_divcnt[8]
.sym 8185 soc.simpleuart.send_divcnt[9]
.sym 8186 soc.simpleuart.send_divcnt[10]
.sym 8187 soc.simpleuart.send_divcnt[11]
.sym 8188 soc.simpleuart.send_divcnt[12]
.sym 8189 soc.simpleuart.send_divcnt[13]
.sym 8190 soc.simpleuart.send_divcnt[14]
.sym 8191 soc.simpleuart.send_divcnt[15]
.sym 8200 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8201 soc.simpleuart.send_divcnt[7]
.sym 8202 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 8208 soc.simpleuart.send_divcnt[2]
.sym 8209 soc.simpleuart.send_divcnt[24]
.sym 8210 soc.simpleuart.send_divcnt[23]
.sym 8211 soc.simpleuart.send_divcnt[25]
.sym 8212 soc.simpleuart_reg_div_do[16]
.sym 8213 soc.simpleuart_reg_div_do[22]
.sym 8214 soc.simpleuart.send_divcnt[17]
.sym 8215 soc.simpleuart.send_divcnt[27]
.sym 8216 soc.simpleuart.send_divcnt[18]
.sym 8217 soc.simpleuart.send_divcnt[28]
.sym 8218 soc.simpleuart.send_divcnt[19]
.sym 8219 soc.simpleuart.send_divcnt[29]
.sym 8220 $nextpnr_ICESTORM_LC_31$I3
.sym 8226 iomem_wdata[23]
.sym 8229 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 8230 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 8231 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 8232 soc.simpleuart_reg_div_do[23]
.sym 8233 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 8234 iomem_wdata[20]
.sym 8235 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8236 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 8238 soc.simpleuart_reg_div_do[16]
.sym 8239 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8241 soc.simpleuart.send_divcnt[16]
.sym 8243 iomem_wdata[21]
.sym 8245 soc.simpleuart_reg_div_do[8]
.sym 8246 soc.simpleuart_reg_div_do[21]
.sym 8248 soc.simpleuart.send_divcnt[23]
.sym 8249 soc.simpleuart.send_divcnt[8]
.sym 8252 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8254 soc.simpleuart.send_divcnt[21]
.sym 8261 $nextpnr_ICESTORM_LC_31$I3
.sym 8265 iomem_wdata[20]
.sym 8270 soc.simpleuart.send_divcnt[16]
.sym 8271 soc.simpleuart.send_divcnt[23]
.sym 8272 soc.simpleuart_reg_div_do[16]
.sym 8273 soc.simpleuart_reg_div_do[23]
.sym 8276 soc.simpleuart_reg_div_do[21]
.sym 8277 soc.simpleuart_reg_div_do[8]
.sym 8278 soc.simpleuart.send_divcnt[8]
.sym 8279 soc.simpleuart.send_divcnt[21]
.sym 8282 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 8283 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 8284 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 8285 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 8291 iomem_wdata[21]
.sym 8294 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8295 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8297 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8302 iomem_wdata[23]
.sym 8304 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 8305 CLK$SB_IO_IN_$glb_clk
.sym 8306 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8331 soc.simpleuart.send_divcnt[16]
.sym 8332 soc.simpleuart.send_divcnt[17]
.sym 8333 soc.simpleuart.send_divcnt[18]
.sym 8334 soc.simpleuart.send_divcnt[19]
.sym 8335 soc.simpleuart.send_divcnt[20]
.sym 8336 soc.simpleuart.send_divcnt[21]
.sym 8337 soc.simpleuart.send_divcnt[22]
.sym 8338 soc.simpleuart.send_divcnt[23]
.sym 8343 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 8344 iomem_wdata[20]
.sym 8345 soc.simpleuart_reg_div_do[21]
.sym 8346 soc.cpu.is_alu_reg_imm
.sym 8347 soc.simpleuart_reg_div_do[20]
.sym 8351 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 8352 iomem_wdata[20]
.sym 8353 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8355 soc.simpleuart.send_divcnt[30]
.sym 8357 soc.simpleuart.send_divcnt[31]
.sym 8358 soc.simpleuart_reg_div_do[30]
.sym 8359 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8360 soc.simpleuart_reg_div_do[27]
.sym 8363 soc.simpleuart.send_divcnt[26]
.sym 8364 soc.simpleuart_reg_div_do[26]
.sym 8365 iomem_wdata[26]
.sym 8366 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8372 soc.simpleuart_reg_div_do[27]
.sym 8373 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8374 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 8376 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8377 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8378 soc.simpleuart_reg_div_do[31]
.sym 8379 soc.simpleuart_reg_div_do[30]
.sym 8380 iomem_wdata[22]
.sym 8381 soc.simpleuart_reg_div_do[28]
.sym 8382 soc.simpleuart_reg_div_do[26]
.sym 8383 soc.simpleuart_reg_div_do[19]
.sym 8384 soc.simpleuart_reg_div_do[2]
.sym 8386 soc.simpleuart.send_divcnt[7]
.sym 8387 soc.simpleuart_reg_div_do[7]
.sym 8388 soc.simpleuart_reg_div_do[22]
.sym 8389 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8391 soc.simpleuart.send_divcnt[19]
.sym 8392 soc.simpleuart.send_divcnt[2]
.sym 8394 soc.simpleuart.send_divcnt[30]
.sym 8395 soc.simpleuart.send_divcnt[31]
.sym 8397 iomem_wdata[19]
.sym 8398 soc.simpleuart.send_divcnt[26]
.sym 8399 soc.simpleuart.send_divcnt[27]
.sym 8400 soc.simpleuart.send_divcnt[28]
.sym 8402 soc.simpleuart.send_divcnt[22]
.sym 8403 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8406 iomem_wdata[22]
.sym 8411 soc.simpleuart.send_divcnt[28]
.sym 8412 soc.simpleuart.send_divcnt[2]
.sym 8413 soc.simpleuart_reg_div_do[2]
.sym 8414 soc.simpleuart_reg_div_do[28]
.sym 8417 soc.simpleuart_reg_div_do[31]
.sym 8418 soc.simpleuart.send_divcnt[31]
.sym 8419 soc.simpleuart.send_divcnt[30]
.sym 8420 soc.simpleuart_reg_div_do[30]
.sym 8424 iomem_wdata[19]
.sym 8429 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8430 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8431 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8432 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8435 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8436 soc.simpleuart_reg_div_do[22]
.sym 8437 soc.simpleuart.send_divcnt[22]
.sym 8441 soc.simpleuart_reg_div_do[27]
.sym 8442 soc.simpleuart_reg_div_do[26]
.sym 8443 soc.simpleuart.send_divcnt[27]
.sym 8444 soc.simpleuart.send_divcnt[26]
.sym 8447 soc.simpleuart.send_divcnt[7]
.sym 8448 soc.simpleuart_reg_div_do[7]
.sym 8449 soc.simpleuart.send_divcnt[19]
.sym 8450 soc.simpleuart_reg_div_do[19]
.sym 8451 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 8452 CLK$SB_IO_IN_$glb_clk
.sym 8453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8478 soc.simpleuart.send_divcnt[24]
.sym 8479 soc.simpleuart.send_divcnt[25]
.sym 8480 soc.simpleuart.send_divcnt[26]
.sym 8481 soc.simpleuart.send_divcnt[27]
.sym 8482 soc.simpleuart.send_divcnt[28]
.sym 8483 soc.simpleuart.send_divcnt[29]
.sym 8484 soc.simpleuart.send_divcnt[30]
.sym 8485 soc.simpleuart.send_divcnt[31]
.sym 8486 iomem_addr[12]
.sym 8491 soc.simpleuart_reg_div_do[28]
.sym 8494 gpio_led_b_SB_DFFESR_Q_E
.sym 8496 gpio_led_b[3]
.sym 8497 soc.cpu.is_alu_reg_reg
.sym 8498 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 8499 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 8500 iomem_wdata[22]
.sym 8501 soc.simpleuart_reg_div_do[29]
.sym 8502 iomem_wdata[21]
.sym 8503 iomem_wdata[30]
.sym 8504 soc.simpleuart_reg_div_do[24]
.sym 8506 gpio_led_r[0]
.sym 8507 iomem_wdata[19]
.sym 8510 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 8511 iomem_wdata[31]
.sym 8512 soc.simpleuart_reg_div_do[25]
.sym 8513 iomem_wdata[27]
.sym 8519 iomem_wdata[30]
.sym 8520 iomem_wdata[27]
.sym 8524 iomem_wdata[24]
.sym 8527 soc.simpleuart_reg_div_do[27]
.sym 8528 soc.simpleuart_reg_div_do[25]
.sym 8535 iomem_wdata[31]
.sym 8537 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 8538 soc.simpleuart.send_divcnt[27]
.sym 8544 soc.simpleuart.send_divcnt[25]
.sym 8548 iomem_wdata[25]
.sym 8549 iomem_wdata[26]
.sym 8553 iomem_wdata[27]
.sym 8559 iomem_wdata[25]
.sym 8567 iomem_wdata[26]
.sym 8576 soc.simpleuart_reg_div_do[25]
.sym 8577 soc.simpleuart_reg_div_do[27]
.sym 8578 soc.simpleuart.send_divcnt[25]
.sym 8579 soc.simpleuart.send_divcnt[27]
.sym 8582 iomem_wdata[24]
.sym 8590 iomem_wdata[31]
.sym 8595 iomem_wdata[30]
.sym 8598 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 8599 CLK$SB_IO_IN_$glb_clk
.sym 8600 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8625 gpio_led_r[0]
.sym 8638 iomem_wdata[8]
.sym 8639 iomem_wdata[28]
.sym 8641 soc.simpleuart_reg_div_do[25]
.sym 8644 iomem_wdata[24]
.sym 8647 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 8648 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 8649 iomem_wdata[25]
.sym 8652 gpio_led_g_SB_DFFESR_Q_E
.sym 8655 soc.cpu.mem_la_wdata[3]
.sym 8656 soc.cpu.mem_la_wdata[6]
.sym 8657 gpio_led_g[7]
.sym 8658 gpio_led_r[0]
.sym 8668 gpio_led_g_SB_DFFESR_Q_E
.sym 8677 iomem_wdata[23]
.sym 8691 iomem_wdata[19]
.sym 8701 iomem_wdata[23]
.sym 8725 iomem_wdata[19]
.sym 8745 gpio_led_g_SB_DFFESR_Q_E
.sym 8746 CLK$SB_IO_IN_$glb_clk
.sym 8747 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8772 iomem_wdata[30]
.sym 8773 iomem_wdata[15]
.sym 8774 iomem_wdata[11]
.sym 8775 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 8776 iomem_wdata[31]
.sym 8777 iomem_wdata[27]
.sym 8778 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 8779 iomem_wdata[14]
.sym 8782 soc.cpu.mem_wordsize[1]
.sym 8784 gpio_led_g[7]
.sym 8786 soc.cpu.mem_rdata_q[13]
.sym 8787 soc.cpu.trap_SB_LUT4_I3_O
.sym 8788 iomem_wdata[10]
.sym 8791 iomem_wdata[24]
.sym 8792 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8795 soc.cpu.mem_rdata_q[12]
.sym 8798 soc.cpu.pcpi_rs2[23]
.sym 8799 soc.cpu.mem_la_wdata[7]
.sym 8800 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 8801 gpio_led_g[3]
.sym 8802 soc.cpu.pcpi_rs2[31]
.sym 8804 iomem_wdata[8]
.sym 8805 soc.cpu.pcpi_rs1[21]
.sym 8806 soc.cpu.pcpi_rs2[31]
.sym 8807 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 8815 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8823 soc.cpu.mem_la_wdata[7]
.sym 8824 soc.cpu.pcpi_rs2[23]
.sym 8835 soc.cpu.mem_wordsize[1]
.sym 8837 soc.cpu.mem_wordsize[2]
.sym 8864 soc.cpu.mem_wordsize[2]
.sym 8865 soc.cpu.pcpi_rs2[23]
.sym 8866 soc.cpu.mem_la_wdata[7]
.sym 8867 soc.cpu.mem_wordsize[1]
.sym 8892 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8893 CLK$SB_IO_IN_$glb_clk
.sym 8920 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 8921 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 8922 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 8924 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 8925 soc.cpu.alu_out_q[5]
.sym 8926 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 8928 soc.cpu.decoded_imm[18]
.sym 8930 soc.cpu.mem_wordsize[2]
.sym 8931 gpio_led_r[5]
.sym 8932 soc.cpu.mem_rdata_q[14]
.sym 8933 gpio_led_r[6]
.sym 8934 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 8935 gpio_led_r[4]
.sym 8936 iomem_wdata[20]
.sym 8937 gpio_led_r[3]
.sym 8939 gpio_led_r[2]
.sym 8940 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8941 gpio_led_r[7]
.sym 8942 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8943 soc.cpu.pcpi_rs2[15]
.sym 8947 soc.cpu.pcpi_rs2[14]
.sym 8948 soc.cpu.mem_rdata_q[12]
.sym 8949 soc.cpu.is_slli_srli_srai
.sym 8950 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8952 soc.cpu.mem_la_wdata[0]
.sym 8962 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 8963 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 8971 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 8972 soc.cpu.pcpi_rs2[25]
.sym 8974 soc.cpu.mem_la_wdata[1]
.sym 8983 soc.cpu.mem_wordsize[2]
.sym 8987 soc.cpu.pcpi_rs2[9]
.sym 8989 soc.cpu.mem_wordsize[1]
.sym 8993 soc.cpu.mem_wordsize[1]
.sym 8994 soc.cpu.pcpi_rs2[25]
.sym 8995 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 8996 soc.cpu.mem_wordsize[2]
.sym 8999 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 9000 soc.cpu.pcpi_rs2[9]
.sym 9002 soc.cpu.mem_wordsize[1]
.sym 9011 soc.cpu.mem_wordsize[2]
.sym 9012 soc.cpu.mem_wordsize[1]
.sym 9013 soc.cpu.mem_la_wdata[1]
.sym 9014 soc.cpu.pcpi_rs2[9]
.sym 9039 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 9040 CLK$SB_IO_IN_$glb_clk
.sym 9066 iomem_wdata[16]
.sym 9067 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 9068 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 9069 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 9070 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_I0
.sym 9071 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 9072 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 9073 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 9074 soc.cpu.decoded_imm[25]
.sym 9079 soc.cpu.pcpi_rs2[21]
.sym 9080 soc.cpu.pcpi_rs2[18]
.sym 9082 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 9088 gpio_led_g[1]
.sym 9090 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9092 gpio_led_r[2]
.sym 9093 soc.cpu.pcpi_rs1[1]
.sym 9094 gpio_led_r[0]
.sym 9095 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 9096 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9098 soc.cpu.alu_out_q[5]
.sym 9099 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9100 gpio_led_r[7]
.sym 9101 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 9111 soc.cpu.pcpi_rs2[24]
.sym 9114 soc.cpu.pcpi_rs2[8]
.sym 9118 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 9124 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 9125 soc.cpu.mem_wordsize[1]
.sym 9131 soc.cpu.pcpi_rs2[12]
.sym 9132 soc.cpu.mem_la_wdata[4]
.sym 9135 soc.cpu.mem_wordsize[2]
.sym 9136 soc.cpu.mem_la_wdata[0]
.sym 9137 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 9138 soc.cpu.pcpi_rs2[28]
.sym 9140 soc.cpu.pcpi_rs2[24]
.sym 9141 soc.cpu.mem_wordsize[2]
.sym 9142 soc.cpu.mem_wordsize[1]
.sym 9143 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 9146 soc.cpu.pcpi_rs2[8]
.sym 9147 soc.cpu.mem_wordsize[1]
.sym 9148 soc.cpu.mem_wordsize[2]
.sym 9149 soc.cpu.mem_la_wdata[0]
.sym 9164 soc.cpu.mem_wordsize[1]
.sym 9165 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 9167 soc.cpu.pcpi_rs2[8]
.sym 9170 soc.cpu.mem_wordsize[2]
.sym 9171 soc.cpu.mem_wordsize[1]
.sym 9172 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 9173 soc.cpu.pcpi_rs2[28]
.sym 9176 soc.cpu.mem_la_wdata[4]
.sym 9177 soc.cpu.mem_wordsize[2]
.sym 9178 soc.cpu.mem_wordsize[1]
.sym 9179 soc.cpu.pcpi_rs2[12]
.sym 9182 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 9183 soc.cpu.mem_wordsize[1]
.sym 9184 soc.cpu.pcpi_rs2[12]
.sym 9186 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 9187 CLK$SB_IO_IN_$glb_clk
.sym 9213 soc.cpu.alu_out_q[24]
.sym 9214 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 9215 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 9216 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 9217 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 9218 soc.cpu.alu_out_q[3]
.sym 9219 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 9220 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 9227 iomem_wdata[28]
.sym 9228 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9231 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9235 soc.cpu.pcpi_rs2[25]
.sym 9237 gpio_led_g[0]
.sym 9238 soc.cpu.mem_la_wdata[3]
.sym 9239 gpio_led_g[6]
.sym 9240 soc.cpu.pcpi_rs1[24]
.sym 9241 soc.cpu.pcpi_rs1[31]
.sym 9242 soc.cpu.mem_la_wdata[4]
.sym 9244 soc.cpu.mem_la_wdata[6]
.sym 9245 gpio_led_g[7]
.sym 9246 soc.cpu.alu_out_q[24]
.sym 9248 soc.cpu.mem_la_wdata[3]
.sym 9256 soc.cpu.pcpi_rs1[24]
.sym 9258 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9271 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9276 soc.cpu.pcpi_rs2[24]
.sym 9277 soc.cpu.pcpi_rs2[24]
.sym 9280 soc.cpu.pcpi_rs1[24]
.sym 9288 soc.cpu.pcpi_rs1[24]
.sym 9289 soc.cpu.pcpi_rs2[24]
.sym 9329 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9330 soc.cpu.pcpi_rs1[24]
.sym 9331 soc.cpu.pcpi_rs2[24]
.sym 9332 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9360 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 9361 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 9362 soc.cpu.alu_out_q[25]
.sym 9363 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 9364 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 9365 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 9366 soc.cpu.alu_out_q[26]
.sym 9367 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 9368 soc.cpu.pcpi_rs1[5]
.sym 9369 soc.cpu.alu_out_q[3]
.sym 9372 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 9374 soc.cpu.mem_wordsize[1]
.sym 9376 soc.cpu.mem_wordsize[1]
.sym 9378 soc.cpu.alu_out_q[27]
.sym 9379 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 9380 soc.cpu.alu_out_q[11]
.sym 9382 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9383 soc.cpu.pcpi_rs2[17]
.sym 9384 soc.cpu.pcpi_rs2[26]
.sym 9385 soc.cpu.pcpi_rs2[23]
.sym 9386 soc.cpu.pcpi_rs2[24]
.sym 9387 soc.cpu.mem_la_wdata[7]
.sym 9388 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9389 gpio_led_g[3]
.sym 9391 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 9392 soc.cpu.pcpi_rs2[29]
.sym 9393 soc.cpu.pcpi_rs1[21]
.sym 9394 soc.cpu.pcpi_rs2[31]
.sym 9395 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9507 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9508 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9509 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 9510 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9511 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 9512 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9513 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9514 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9516 soc.cpu.pcpi_rs1[24]
.sym 9519 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 9521 soc.cpu.mem_rdata_q[12]
.sym 9523 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 9529 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 9530 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9531 soc.cpu.pcpi_rs1[12]
.sym 9532 soc.cpu.instr_sub
.sym 9533 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9535 soc.cpu.pcpi_rs2[15]
.sym 9536 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9537 soc.cpu.mem_rdata_q[12]
.sym 9539 gpio_led_pmod[3]
.sym 9540 soc.cpu.mem_la_wdata[0]
.sym 9541 soc.cpu.is_slli_srli_srai
.sym 9542 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9558 soc.cpu.mem_la_wdata[4]
.sym 9560 soc.cpu.mem_la_wdata[1]
.sym 9582 soc.cpu.mem_la_wdata[1]
.sym 9599 soc.cpu.mem_la_wdata[4]
.sym 9662 soc.cpu.mem_la_wdata[5]
.sym 9666 soc.cpu.alu_out_q[8]
.sym 9667 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9668 soc.cpu.pcpi_rs2[11]
.sym 9670 soc.cpu.instr_sub
.sym 9671 soc.cpu.pcpi_rs2[21]
.sym 9673 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9677 soc.cpu.instr_sub
.sym 9678 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9679 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 9680 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 9681 soc.cpu.pcpi_rs1[1]
.sym 9682 soc.cpu.instr_sub
.sym 9683 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9684 gpio_led_r[7]
.sym 9685 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 9686 soc.cpu.pcpi_rs1[1]
.sym 9687 gpio_led_r[0]
.sym 9688 gpio_led_r[2]
.sym 9689 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9703 soc.cpu.pcpi_rs2[24]
.sym 9704 soc.cpu.mem_rdata_q[13]
.sym 9705 soc.cpu.mem_rdata_q[14]
.sym 9707 soc.cpu.pcpi_rs2[12]
.sym 9708 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9717 soc.cpu.is_alu_reg_reg
.sym 9719 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9721 soc.cpu.mem_rdata_q[12]
.sym 9722 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9726 soc.cpu.mem_la_wdata[7]
.sym 9728 soc.cpu.is_alu_reg_reg
.sym 9729 soc.cpu.mem_rdata_q[14]
.sym 9730 soc.cpu.mem_rdata_q[13]
.sym 9731 soc.cpu.mem_rdata_q[12]
.sym 9736 soc.cpu.pcpi_rs2[24]
.sym 9746 soc.cpu.pcpi_rs2[12]
.sym 9759 soc.cpu.mem_la_wdata[7]
.sym 9764 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9767 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9774 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9775 CLK$SB_IO_IN_$glb_clk
.sym 9776 resetn_SB_LUT4_I3_O_$glb_sr
.sym 9809 soc.cpu.pcpi_rs2[24]
.sym 9810 soc.cpu.pcpi_rs1[2]
.sym 9813 soc.cpu.mem_rdata_q[13]
.sym 9815 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9816 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9820 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9824 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9825 gpio_led_g[6]
.sym 9826 soc.cpu.instr_bltu
.sym 9827 soc.cpu.mem_la_wdata[6]
.sym 9828 soc.cpu.pcpi_rs1[31]
.sym 9829 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9830 gpio_led_g[0]
.sym 9831 soc.cpu.pcpi_rs1[7]
.sym 9832 soc.cpu.pcpi_rs1[24]
.sym 9833 gpio_led_g[7]
.sym 9834 soc.cpu.instr_sub
.sym 9835 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 9843 soc.cpu.mem_rdata_q[12]
.sym 9844 soc.cpu.is_alu_reg_imm
.sym 9846 soc.cpu.mem_rdata_q[13]
.sym 9847 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 9849 soc.cpu.mem_rdata_q[12]
.sym 9851 soc.cpu.pcpi_rs2[8]
.sym 9854 soc.cpu.mem_rdata_q[14]
.sym 9857 soc.cpu.pcpi_rs2[9]
.sym 9861 soc.cpu.is_alu_reg_reg
.sym 9862 soc.cpu.pcpi_rs2[15]
.sym 9869 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9870 soc.cpu.mem_rdata_q[14]
.sym 9873 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 9875 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 9876 soc.cpu.mem_rdata_q[14]
.sym 9877 soc.cpu.mem_rdata_q[13]
.sym 9878 soc.cpu.mem_rdata_q[12]
.sym 9881 soc.cpu.mem_rdata_q[14]
.sym 9883 soc.cpu.mem_rdata_q[12]
.sym 9884 soc.cpu.mem_rdata_q[13]
.sym 9887 soc.cpu.mem_rdata_q[13]
.sym 9888 soc.cpu.mem_rdata_q[14]
.sym 9889 soc.cpu.is_alu_reg_imm
.sym 9890 soc.cpu.mem_rdata_q[12]
.sym 9894 soc.cpu.pcpi_rs2[8]
.sym 9899 soc.cpu.mem_rdata_q[13]
.sym 9900 soc.cpu.mem_rdata_q[14]
.sym 9901 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 9902 soc.cpu.mem_rdata_q[12]
.sym 9906 soc.cpu.pcpi_rs2[9]
.sym 9911 soc.cpu.pcpi_rs2[15]
.sym 9917 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 9919 soc.cpu.is_alu_reg_reg
.sym 9921 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9922 CLK$SB_IO_IN_$glb_clk
.sym 9923 resetn_SB_LUT4_I3_O_$glb_sr
.sym 9960 soc.cpu.pcpi_rs2[9]
.sym 9961 soc.cpu.mem_rdata_q[13]
.sym 9962 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9963 soc.cpu.instr_blt
.sym 9964 soc.cpu.pcpi_rs2[8]
.sym 9965 soc.cpu.pcpi_rs1[15]
.sym 9967 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9968 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9969 soc.cpu.pcpi_rs2[8]
.sym 9970 soc.cpu.pcpi_rs1[13]
.sym 9971 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9972 soc.cpu.pcpi_rs2[29]
.sym 9973 gpio_led_g[3]
.sym 9974 soc.cpu.pcpi_rs2[23]
.sym 9975 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 9976 soc.cpu.pcpi_rs1[21]
.sym 9977 soc.cpu.pcpi_rs2[23]
.sym 9978 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 9979 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9980 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 9982 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 9983 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9989 soc.cpu.instr_sltu
.sym 9991 soc.cpu.instr_slti
.sym 9992 soc.cpu.instr_bne_SB_LUT4_I3_O
.sym 9994 soc.cpu.instr_bgeu
.sym 9995 soc.cpu.is_slti_blt_slt_SB_LUT4_I0_O
.sym 9997 soc.cpu.instr_bge
.sym 9999 soc.cpu.instr_sltiu
.sym 10000 soc.cpu.pcpi_rs2[23]
.sym 10001 soc.cpu.instr_slt
.sym 10002 soc.cpu.instr_bne
.sym 10003 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 10005 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 10007 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I0
.sym 10009 soc.cpu.is_slti_blt_slt
.sym 10010 soc.cpu.instr_bltu
.sym 10011 soc.cpu.is_sltiu_bltu_sltu
.sym 10013 soc.cpu.instr_blt
.sym 10017 soc.cpu.instr_bge_SB_LUT4_I0_O
.sym 10018 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 10019 soc.cpu.is_sltiu_bltu_sltu
.sym 10022 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I0
.sym 10023 soc.cpu.is_sltiu_bltu_sltu
.sym 10024 soc.cpu.is_slti_blt_slt_SB_LUT4_I0_O
.sym 10025 soc.cpu.instr_bgeu
.sym 10029 soc.cpu.pcpi_rs2[23]
.sym 10034 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 10035 soc.cpu.instr_bne_SB_LUT4_I3_O
.sym 10036 soc.cpu.is_slti_blt_slt
.sym 10037 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 10040 soc.cpu.instr_bge_SB_LUT4_I0_O
.sym 10041 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 10042 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 10043 soc.cpu.instr_bne
.sym 10047 soc.cpu.instr_slt
.sym 10048 soc.cpu.instr_slti
.sym 10049 soc.cpu.instr_blt
.sym 10052 soc.cpu.instr_bgeu
.sym 10053 soc.cpu.instr_bne
.sym 10054 soc.cpu.instr_bge
.sym 10055 soc.cpu.is_sltiu_bltu_sltu
.sym 10058 soc.cpu.instr_sltu
.sym 10059 soc.cpu.instr_sltiu
.sym 10061 soc.cpu.instr_bltu
.sym 10064 soc.cpu.instr_slt
.sym 10065 soc.cpu.instr_sltu
.sym 10066 soc.cpu.instr_sltiu
.sym 10067 soc.cpu.instr_slti
.sym 10069 CLK$SB_IO_IN_$glb_clk
.sym 10102 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 10104 soc.cpu.pcpi_rs1[20]
.sym 10111 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 10112 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10113 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 10116 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10117 soc.cpu.pcpi_rs1[23]
.sym 10118 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10119 soc.cpu.is_sll_srl_sra
.sym 10120 gpio_led_pmod[3]
.sym 10121 soc.cpu.mem_rdata_q[12]
.sym 10122 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10124 soc.cpu.pcpi_rs1[30]
.sym 10125 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10127 soc.cpu.instr_bge_SB_LUT4_I0_O
.sym 10129 soc.cpu.is_slli_srli_srai
.sym 10130 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10138 soc.cpu.is_alu_reg_imm
.sym 10139 soc.cpu.mem_rdata_q[13]
.sym 10140 soc.cpu.is_slti_blt_slt
.sym 10141 soc.cpu.instr_xori
.sym 10142 soc.cpu.mem_rdata_q[12]
.sym 10143 soc.cpu.pcpi_rs2[28]
.sym 10145 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 10147 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10148 soc.cpu.mem_rdata_q[14]
.sym 10151 soc.cpu.instr_xor
.sym 10152 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 10153 soc.cpu.instr_bge_SB_LUT4_I0_I3
.sym 10155 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10156 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10159 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 10160 soc.cpu.pcpi_rs2[27]
.sym 10163 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10169 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 10171 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10177 soc.cpu.pcpi_rs2[28]
.sym 10181 soc.cpu.is_alu_reg_imm
.sym 10182 soc.cpu.mem_rdata_q[13]
.sym 10183 soc.cpu.mem_rdata_q[12]
.sym 10184 soc.cpu.mem_rdata_q[14]
.sym 10188 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10190 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10194 soc.cpu.pcpi_rs2[27]
.sym 10201 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10202 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 10205 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 10206 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 10207 soc.cpu.is_slti_blt_slt
.sym 10208 soc.cpu.instr_bge_SB_LUT4_I0_I3
.sym 10211 soc.cpu.instr_xori
.sym 10214 soc.cpu.instr_xor
.sym 10215 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10216 CLK$SB_IO_IN_$glb_clk
.sym 10217 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10242 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 10243 soc.cpu.instr_bge_SB_LUT4_I0_I3
.sym 10244 soc.cpu.instr_bge_SB_LUT4_I0_O
.sym 10245 soc.cpu.is_slli_srli_srai
.sym 10246 soc.cpu.instr_slli
.sym 10247 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10248 soc.cpu.is_sll_srl_sra
.sym 10249 soc.cpu.instr_srai
.sym 10250 soc.cpu.alu_out_q[21]
.sym 10254 soc.cpu.instr_bge
.sym 10255 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10256 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 10257 soc.cpu.pcpi_rs1[26]
.sym 10258 soc.cpu.pcpi_rs1[25]
.sym 10259 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10261 soc.cpu.pcpi_rs2[28]
.sym 10263 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10264 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10265 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10266 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 10272 gpio_led_r[7]
.sym 10273 soc.cpu.pcpi_rs1[1]
.sym 10275 gpio_led_r[0]
.sym 10276 gpio_led_r[2]
.sym 10277 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10283 soc.cpu.instr_or
.sym 10284 soc.cpu.mem_rdata_q[14]
.sym 10285 soc.cpu.is_alu_reg_imm
.sym 10286 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10288 soc.cpu.mem_rdata_q[12]
.sym 10289 soc.cpu.mem_rdata_q[13]
.sym 10292 soc.cpu.mem_rdata_q[14]
.sym 10294 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10296 soc.cpu.mem_rdata_q[12]
.sym 10297 soc.cpu.instr_ori
.sym 10300 soc.cpu.instr_srl
.sym 10301 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10302 soc.cpu.instr_sra
.sym 10306 soc.cpu.is_alu_reg_reg
.sym 10311 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10314 soc.cpu.instr_xor
.sym 10316 soc.cpu.mem_rdata_q[14]
.sym 10317 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10318 soc.cpu.mem_rdata_q[13]
.sym 10319 soc.cpu.mem_rdata_q[12]
.sym 10322 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10324 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10328 soc.cpu.instr_or
.sym 10329 soc.cpu.instr_srl
.sym 10330 soc.cpu.instr_xor
.sym 10331 soc.cpu.instr_sra
.sym 10334 soc.cpu.is_alu_reg_reg
.sym 10335 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10340 soc.cpu.instr_or
.sym 10341 soc.cpu.instr_ori
.sym 10346 soc.cpu.mem_rdata_q[12]
.sym 10347 soc.cpu.is_alu_reg_imm
.sym 10348 soc.cpu.mem_rdata_q[14]
.sym 10349 soc.cpu.mem_rdata_q[13]
.sym 10352 soc.cpu.mem_rdata_q[13]
.sym 10353 soc.cpu.mem_rdata_q[14]
.sym 10354 soc.cpu.is_alu_reg_imm
.sym 10355 soc.cpu.mem_rdata_q[12]
.sym 10358 soc.cpu.mem_rdata_q[14]
.sym 10359 soc.cpu.mem_rdata_q[12]
.sym 10360 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10361 soc.cpu.mem_rdata_q[13]
.sym 10362 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10363 CLK$SB_IO_IN_$glb_clk
.sym 10364 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10389 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10390 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10391 LED_R_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10392 LED_R_SB_LUT4_O_I2
.sym 10393 LED_R_SB_LUT4_O_I3
.sym 10394 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 10395 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10396 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10401 $PACKER_VCC_NET
.sym 10402 soc.cpu.is_alu_reg_imm
.sym 10405 soc.cpu.instr_srl
.sym 10407 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 10408 soc.cpu.mem_rdata_q[13]
.sym 10409 soc.cpu.instr_sra
.sym 10410 soc.cpu.instr_lb
.sym 10411 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 10413 soc.cpu.pcpi_rs1[31]
.sym 10414 gpio_led_g[0]
.sym 10417 gpio_led_g[7]
.sym 10418 gpio_led_g[6]
.sym 10422 soc.cpu.pcpi_rs1[31]
.sym 10424 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 10430 gpio_led_r[2]
.sym 10431 pwm_r.counter_SB_DFF_Q_7_D
.sym 10433 gpio_led_r[3]
.sym 10434 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10435 gpio_led_r[6]
.sym 10439 gpio_led_r[7]
.sym 10440 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 10442 gpio_led_r[4]
.sym 10443 gpio_led_r[1]
.sym 10444 gpio_led_r[5]
.sym 10446 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10451 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 10452 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10455 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10456 LED_R_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10459 gpio_led_r[0]
.sym 10462 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[1]
.sym 10464 pwm_r.counter_SB_DFF_Q_7_D
.sym 10465 gpio_led_r[0]
.sym 10468 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[2]
.sym 10470 gpio_led_r[1]
.sym 10471 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 10474 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[3]
.sym 10476 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 10477 gpio_led_r[2]
.sym 10480 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[4]
.sym 10482 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10483 gpio_led_r[3]
.sym 10486 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[5]
.sym 10488 gpio_led_r[4]
.sym 10489 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10492 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[6]
.sym 10494 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10495 gpio_led_r[5]
.sym 10498 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[7]
.sym 10500 gpio_led_r[6]
.sym 10501 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10504 $nextpnr_ICESTORM_LC_22$I3
.sym 10506 gpio_led_r[7]
.sym 10507 LED_R_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10538 pwm_r.counter[2]
.sym 10539 pwm_r.counter[3]
.sym 10540 pwm_r.counter[4]
.sym 10541 pwm_r.counter[5]
.sym 10542 pwm_r.counter[6]
.sym 10543 pwm_r.counter[7]
.sym 10545 soc.cpu.mem_wordsize[1]
.sym 10551 soc.cpu.mem_wordsize[1]
.sym 10552 soc.cpu.instr_lh
.sym 10555 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 10559 soc.cpu.mem_rdata_q[13]
.sym 10562 gpio_led_g[3]
.sym 10564 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10568 soc.cpu.pcpi_rs1[21]
.sym 10572 $nextpnr_ICESTORM_LC_22$I3
.sym 10577 LED_R_SB_LUT4_O_I0
.sym 10580 LED_R_SB_LUT4_O_I2
.sym 10581 LED_R_SB_LUT4_O_I3
.sym 10583 pwm_r.counter[0]
.sym 10584 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10585 gpio_led_r[6]
.sym 10591 LED_R_SB_LUT4_O_I1
.sym 10593 gpio_led_r[0]
.sym 10594 gpio_led_r[1]
.sym 10598 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10599 pwm_r.counter[6]
.sym 10608 pwm_r.counter[1]
.sym 10613 $nextpnr_ICESTORM_LC_22$I3
.sym 10619 pwm_r.counter[0]
.sym 10622 pwm_r.counter[1]
.sym 10628 LED_R_SB_LUT4_O_I2
.sym 10629 LED_R_SB_LUT4_O_I0
.sym 10630 LED_R_SB_LUT4_O_I1
.sym 10631 LED_R_SB_LUT4_O_I3
.sym 10634 pwm_r.counter[6]
.sym 10640 gpio_led_r[6]
.sym 10641 pwm_r.counter[1]
.sym 10642 gpio_led_r[1]
.sym 10643 pwm_r.counter[6]
.sym 10646 gpio_led_r[0]
.sym 10647 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10648 pwm_r.counter[0]
.sym 10649 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10653 pwm_r.counter[1]
.sym 10655 pwm_r.counter[0]
.sym 10657 CLK$SB_IO_IN_$glb_clk
.sym 10691 soc.cpu.mem_wordsize[2]
.sym 10703 LED_R$SB_IO_OUT
.sym 10710 pwm_g.counter_SB_DFF_Q_7_D
.sym 10733 pwm_r.counter_SB_DFF_Q_7_D
.sym 10734 gpio_led_g[1]
.sym 10735 pwm_g.counter[3]
.sym 10738 pwm_g.counter[6]
.sym 10746 gpio_led_g[3]
.sym 10750 pwm_g.counter[1]
.sym 10757 pwm_g.counter[3]
.sym 10772 pwm_g.counter[6]
.sym 10787 gpio_led_g[1]
.sym 10788 gpio_led_g[3]
.sym 10789 pwm_g.counter[1]
.sym 10790 pwm_g.counter[3]
.sym 10793 pwm_r.counter_SB_DFF_Q_7_D
.sym 10801 pwm_g.counter[1]
.sym 10804 CLK$SB_IO_IN_$glb_clk
.sym 10830 LED_G_SB_LUT4_O_I0
.sym 10831 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10832 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10833 LED_G$SB_IO_OUT
.sym 10834 LED_G_SB_LUT4_O_I1
.sym 10835 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10836 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 10837 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10839 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 10844 gpio_led_g[1]
.sym 10883 pwm_g.counter[4]
.sym 10884 pwm_g.counter[1]
.sym 10885 pwm_g.counter[6]
.sym 10890 pwm_g.counter[3]
.sym 10892 pwm_g.counter[5]
.sym 10895 pwm_g.counter[0]
.sym 10897 pwm_g.counter[2]
.sym 10902 pwm_g.counter[7]
.sym 10903 $nextpnr_ICESTORM_LC_3$O
.sym 10905 pwm_g.counter[0]
.sym 10909 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10911 pwm_g.counter[1]
.sym 10915 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10917 pwm_g.counter[2]
.sym 10919 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10921 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10924 pwm_g.counter[3]
.sym 10925 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10927 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10929 pwm_g.counter[4]
.sym 10931 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10933 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 10936 pwm_g.counter[5]
.sym 10937 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10939 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 10941 pwm_g.counter[6]
.sym 10943 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 10947 pwm_g.counter[7]
.sym 10949 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 10951 CLK$SB_IO_IN_$glb_clk
.sym 10977 pwm_g.counter[0]
.sym 10978 pwm_g.counter_SB_DFF_Q_7_D
.sym 10991 pwm_g.counter[5]
.sym 10995 pwm_g.counter[2]
.sym 11001 gpio_led_g[7]
.sym 11002 gpio_led_g[0]
.sym 11034 pwm_g.counter[0]
.sym 11039 pwm_g.counter[1]
.sym 11081 pwm_g.counter[1]
.sym 11082 pwm_g.counter[0]
.sym 11098 CLK$SB_IO_IN_$glb_clk
.sym 11231 soc.simpleuart.recv_state[2]
.sym 11232 soc.simpleuart.recv_state[3]
.sym 11233 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11234 UART_RX_SB_LUT4_I2_O
.sym 11235 soc.simpleuart.recv_state[0]
.sym 11236 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11251 iomem_addr[2]
.sym 11262 soc.memory.rdata_0[30]
.sym 11271 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11276 soc.memory.rdata_0[29]
.sym 11278 soc.simpleuart.recv_state[1]
.sym 11281 soc.memory.rdata_1[23]
.sym 11282 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 11283 soc.memory.rdata_1[24]
.sym 11284 UART_RX_SB_LUT4_I2_I1
.sym 11286 soc.memory.rdata_0[24]
.sym 11287 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 11288 soc.ram_ready
.sym 11289 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11291 iomem_addr[16]
.sym 11293 soc.memory.rdata_0[23]
.sym 11294 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11295 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11297 soc.simpleuart.recv_state[2]
.sym 11298 soc.simpleuart.recv_state[3]
.sym 11300 soc.memory.rdata_1[29]
.sym 11301 soc.simpleuart.recv_state[0]
.sym 11302 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11305 soc.simpleuart.recv_state[0]
.sym 11307 soc.simpleuart.recv_state[1]
.sym 11310 soc.simpleuart.recv_state[0]
.sym 11311 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11312 soc.simpleuart.recv_state[2]
.sym 11313 UART_RX_SB_LUT4_I2_I1
.sym 11316 iomem_addr[16]
.sym 11317 soc.ram_ready
.sym 11318 soc.memory.rdata_0[23]
.sym 11319 soc.memory.rdata_1[23]
.sym 11322 soc.simpleuart.recv_state[2]
.sym 11323 UART_RX_SB_LUT4_I2_I1
.sym 11324 soc.simpleuart.recv_state[0]
.sym 11325 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11328 iomem_addr[16]
.sym 11329 soc.memory.rdata_0[29]
.sym 11330 soc.memory.rdata_1[29]
.sym 11331 soc.ram_ready
.sym 11334 soc.simpleuart.recv_state[1]
.sym 11335 soc.simpleuart.recv_state[3]
.sym 11340 soc.memory.rdata_0[24]
.sym 11341 soc.ram_ready
.sym 11342 iomem_addr[16]
.sym 11343 soc.memory.rdata_1[24]
.sym 11346 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11347 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 11348 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11349 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 11350 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11351 CLK$SB_IO_IN_$glb_clk
.sym 11352 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11357 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 11358 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11359 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 11360 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 11362 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 11363 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11369 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 11370 UART_RX$SB_IO_IN
.sym 11374 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 11375 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 11376 soc.simpleuart_reg_div_do[8]
.sym 11379 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 11380 soc.simpleuart_reg_div_do[15]
.sym 11399 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11403 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 11408 soc.memory.rdata_1[18]
.sym 11409 iomem_addr[10]
.sym 11413 soc.simpleuart.recv_divcnt[1]
.sym 11417 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11418 soc.simpleuart.recv_divcnt[3]
.sym 11419 soc.simpleuart_reg_div_do[1]
.sym 11420 soc.simpleuart.recv_divcnt[4]
.sym 11421 iomem_addr[16]
.sym 11422 soc.simpleuart.recv_divcnt[5]
.sym 11428 soc.ram_ready
.sym 11445 soc.simpleuart.recv_divcnt[1]
.sym 11451 soc.simpleuart.recv_divcnt[4]
.sym 11452 soc.simpleuart.recv_divcnt[5]
.sym 11454 soc.simpleuart.recv_divcnt[6]
.sym 11457 soc.simpleuart.recv_divcnt[7]
.sym 11461 soc.simpleuart.recv_divcnt[0]
.sym 11462 soc.simpleuart.recv_divcnt[2]
.sym 11464 soc.simpleuart.recv_divcnt[3]
.sym 11470 soc.simpleuart.recv_divcnt[4]
.sym 11475 soc.simpleuart.recv_divcnt[3]
.sym 11481 soc.simpleuart.recv_divcnt[6]
.sym 11487 soc.simpleuart.recv_divcnt[2]
.sym 11493 soc.simpleuart.recv_divcnt[0]
.sym 11497 soc.simpleuart.recv_divcnt[7]
.sym 11505 soc.simpleuart.recv_divcnt[5]
.sym 11510 soc.simpleuart.recv_divcnt[1]
.sym 11516 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11517 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 11518 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 11519 soc.simpleuart.recv_divcnt[0]
.sym 11520 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11521 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 11522 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11523 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11529 iomem_addr[3]
.sym 11530 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 11531 soc.ram_ready
.sym 11532 iomem_addr[10]
.sym 11536 soc.memory.rdata_0[25]
.sym 11537 soc.simpleuart_reg_div_do[12]
.sym 11538 soc.simpleuart_reg_div_do[4]
.sym 11539 iomem_addr[9]
.sym 11542 soc.simpleuart.recv_divcnt[9]
.sym 11543 soc.simpleuart.recv_divcnt[7]
.sym 11544 iomem_wdata[27]
.sym 11546 soc.simpleuart_reg_div_do[3]
.sym 11548 soc.simpleuart.recv_divcnt[12]
.sym 11550 soc.simpleuart.recv_divcnt[13]
.sym 11551 soc.simpleuart_reg_div_do[9]
.sym 11568 soc.simpleuart.recv_divcnt[9]
.sym 11573 soc.simpleuart.recv_divcnt[8]
.sym 11576 soc.simpleuart.recv_divcnt[13]
.sym 11578 soc.simpleuart.recv_divcnt[14]
.sym 11579 soc.simpleuart.recv_divcnt[11]
.sym 11581 soc.simpleuart.recv_divcnt[12]
.sym 11585 soc.simpleuart.recv_divcnt[10]
.sym 11587 soc.simpleuart.recv_divcnt[15]
.sym 11593 soc.simpleuart.recv_divcnt[13]
.sym 11598 soc.simpleuart.recv_divcnt[14]
.sym 11602 soc.simpleuart.recv_divcnt[8]
.sym 11611 soc.simpleuart.recv_divcnt[11]
.sym 11615 soc.simpleuart.recv_divcnt[12]
.sym 11620 soc.simpleuart.recv_divcnt[15]
.sym 11628 soc.simpleuart.recv_divcnt[9]
.sym 11632 soc.simpleuart.recv_divcnt[10]
.sym 11647 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 11650 iomem_wdata[30]
.sym 11651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11652 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 11653 iomem_addr[4]
.sym 11656 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 11657 iomem_addr[9]
.sym 11659 soc.simpleuart_reg_div_do[4]
.sym 11660 soc.simpleuart_reg_div_do[6]
.sym 11662 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 11664 soc.simpleuart.recv_divcnt[14]
.sym 11666 soc.simpleuart_reg_div_do[13]
.sym 11667 soc.simpleuart_reg_div_do[12]
.sym 11668 soc.simpleuart.recv_divcnt[8]
.sym 11669 soc.simpleuart_reg_div_do[2]
.sym 11670 soc.simpleuart.recv_divcnt[9]
.sym 11672 soc.simpleuart_reg_div_do[11]
.sym 11673 soc.simpleuart.recv_divcnt[1]
.sym 11691 soc.simpleuart.recv_divcnt[0]
.sym 11692 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11693 soc.simpleuart.recv_divcnt[5]
.sym 11694 soc.simpleuart.recv_divcnt[6]
.sym 11697 soc.simpleuart.recv_divcnt[1]
.sym 11700 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11706 soc.simpleuart.recv_divcnt[2]
.sym 11707 soc.simpleuart.recv_divcnt[3]
.sym 11708 soc.simpleuart.recv_divcnt[4]
.sym 11711 soc.simpleuart.recv_divcnt[7]
.sym 11712 $nextpnr_ICESTORM_LC_14$O
.sym 11715 soc.simpleuart.recv_divcnt[0]
.sym 11718 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11719 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11721 soc.simpleuart.recv_divcnt[1]
.sym 11722 soc.simpleuart.recv_divcnt[0]
.sym 11724 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11725 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11726 soc.simpleuart.recv_divcnt[2]
.sym 11728 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11730 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11731 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11732 soc.simpleuart.recv_divcnt[3]
.sym 11734 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11736 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11737 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11738 soc.simpleuart.recv_divcnt[4]
.sym 11740 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 11742 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11743 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11744 soc.simpleuart.recv_divcnt[5]
.sym 11746 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 11748 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11749 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11750 soc.simpleuart.recv_divcnt[6]
.sym 11752 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 11754 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11755 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11756 soc.simpleuart.recv_divcnt[7]
.sym 11758 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 11760 CLK$SB_IO_IN_$glb_clk
.sym 11761 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11774 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 11775 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 11776 soc.simpleuart.recv_divcnt[17]
.sym 11777 gpio_led_pmod[0]
.sym 11781 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 11783 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 11784 soc.simpleuart_reg_div_do[19]
.sym 11785 soc.simpleuart_reg_div_do[13]
.sym 11786 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11791 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 11794 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11797 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 11798 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11806 soc.simpleuart.recv_divcnt[11]
.sym 11811 soc.simpleuart.recv_divcnt[8]
.sym 11812 soc.simpleuart.recv_divcnt[9]
.sym 11817 soc.simpleuart.recv_divcnt[14]
.sym 11818 soc.simpleuart.recv_divcnt[15]
.sym 11820 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11821 soc.simpleuart.recv_divcnt[10]
.sym 11824 soc.simpleuart.recv_divcnt[13]
.sym 11828 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11831 soc.simpleuart.recv_divcnt[12]
.sym 11835 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11836 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11837 soc.simpleuart.recv_divcnt[8]
.sym 11839 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 11841 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11842 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11843 soc.simpleuart.recv_divcnt[9]
.sym 11845 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 11847 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11848 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11850 soc.simpleuart.recv_divcnt[10]
.sym 11851 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 11853 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11854 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11856 soc.simpleuart.recv_divcnt[11]
.sym 11857 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 11859 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11860 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11861 soc.simpleuart.recv_divcnt[12]
.sym 11863 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 11865 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11866 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11868 soc.simpleuart.recv_divcnt[13]
.sym 11869 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 11871 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11872 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11873 soc.simpleuart.recv_divcnt[14]
.sym 11875 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 11877 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11878 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11879 soc.simpleuart.recv_divcnt[15]
.sym 11881 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 11883 CLK$SB_IO_IN_$glb_clk
.sym 11884 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11893 iomem_wdata[11]
.sym 11896 iomem_wdata[11]
.sym 11897 soc.simpleuart.recv_divcnt[28]
.sym 11899 soc.simpleuart_reg_div_do[10]
.sym 11900 soc.simpleuart_reg_div_do[0]
.sym 11901 iomem_wstrb[0]
.sym 11902 soc.simpleuart_reg_div_do[14]
.sym 11903 soc.simpleuart.recv_divcnt[10]
.sym 11904 soc.simpleuart_reg_div_do[6]
.sym 11905 soc.simpleuart.recv_divcnt[11]
.sym 11906 soc.simpleuart_reg_div_do[3]
.sym 11907 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 11908 soc.simpleuart_reg_div_do[5]
.sym 11909 soc.simpleuart.recv_divcnt[20]
.sym 11910 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11911 soc.simpleuart_reg_div_do[4]
.sym 11912 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 11913 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 11914 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 11915 soc.simpleuart.recv_divcnt[23]
.sym 11916 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 11917 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11919 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 11920 gpio_led_pmod_SB_DFFESR_Q_E
.sym 11921 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11930 soc.simpleuart.recv_divcnt[20]
.sym 11931 soc.simpleuart.recv_divcnt[21]
.sym 11936 soc.simpleuart.recv_divcnt[18]
.sym 11937 soc.simpleuart.recv_divcnt[19]
.sym 11940 soc.simpleuart.recv_divcnt[22]
.sym 11943 soc.simpleuart.recv_divcnt[17]
.sym 11946 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11949 soc.simpleuart.recv_divcnt[23]
.sym 11950 soc.simpleuart.recv_divcnt[16]
.sym 11954 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11958 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11959 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11960 soc.simpleuart.recv_divcnt[16]
.sym 11962 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 11964 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11965 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11967 soc.simpleuart.recv_divcnt[17]
.sym 11968 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 11970 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11971 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11972 soc.simpleuart.recv_divcnt[18]
.sym 11974 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 11976 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11977 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11978 soc.simpleuart.recv_divcnt[19]
.sym 11980 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 11982 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11983 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11985 soc.simpleuart.recv_divcnt[20]
.sym 11986 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 11988 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 11989 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11991 soc.simpleuart.recv_divcnt[21]
.sym 11992 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 11994 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 11995 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11996 soc.simpleuart.recv_divcnt[22]
.sym 11998 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 12000 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 12001 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12003 soc.simpleuart.recv_divcnt[23]
.sym 12004 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 12006 CLK$SB_IO_IN_$glb_clk
.sym 12007 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12022 soc.simpleuart.recv_divcnt[21]
.sym 12026 soc.simpleuart.recv_divcnt[18]
.sym 12027 soc.simpleuart_reg_div_do[27]
.sym 12028 soc.simpleuart.recv_divcnt[19]
.sym 12030 soc.simpleuart.recv_divcnt[20]
.sym 12032 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 12033 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 12034 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 12035 iomem_wdata[27]
.sym 12036 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 12037 soc.simpleuart_reg_div_do[24]
.sym 12038 soc.simpleuart.send_divcnt[15]
.sym 12039 soc.simpleuart_reg_div_do[9]
.sym 12040 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 12041 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 12042 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 12043 soc.simpleuart_reg_div_do[9]
.sym 12044 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 12051 soc.simpleuart.recv_divcnt[26]
.sym 12053 soc.simpleuart.recv_divcnt[28]
.sym 12057 soc.simpleuart.recv_divcnt[24]
.sym 12058 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12070 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12074 soc.simpleuart.recv_divcnt[25]
.sym 12076 soc.simpleuart.recv_divcnt[27]
.sym 12078 soc.simpleuart.recv_divcnt[29]
.sym 12079 soc.simpleuart.recv_divcnt[30]
.sym 12080 soc.simpleuart.recv_divcnt[31]
.sym 12081 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 12082 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12083 soc.simpleuart.recv_divcnt[24]
.sym 12085 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 12087 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 12088 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12089 soc.simpleuart.recv_divcnt[25]
.sym 12091 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 12093 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 12094 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12096 soc.simpleuart.recv_divcnt[26]
.sym 12097 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 12099 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 12100 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12101 soc.simpleuart.recv_divcnt[27]
.sym 12103 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 12105 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 12106 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12108 soc.simpleuart.recv_divcnt[28]
.sym 12109 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 12111 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 12112 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12113 soc.simpleuart.recv_divcnt[29]
.sym 12115 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 12117 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 12118 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12119 soc.simpleuart.recv_divcnt[30]
.sym 12121 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 12125 soc.simpleuart.recv_divcnt[31]
.sym 12126 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12127 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 12129 CLK$SB_IO_IN_$glb_clk
.sym 12130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12131 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12132 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 12133 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 12134 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 12135 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 12136 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 12137 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 12138 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 12141 soc.cpu.pcpi_rs1[26]
.sym 12143 soc.simpleuart.recv_divcnt[24]
.sym 12146 soc.cpu.mem_rdata_q[30]
.sym 12147 soc.simpleuart.recv_divcnt[25]
.sym 12150 soc.cpu.mem_rdata_q[29]
.sym 12151 soc.simpleuart.recv_divcnt[27]
.sym 12155 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 12156 soc.simpleuart.recv_divcnt[26]
.sym 12157 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 12158 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 12160 soc.simpleuart.recv_divcnt[28]
.sym 12161 soc.simpleuart.send_divcnt[0]
.sym 12162 soc.simpleuart.recv_divcnt[29]
.sym 12163 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12164 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 12165 soc.simpleuart_reg_div_do[11]
.sym 12166 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 12174 soc.simpleuart_reg_div_do[3]
.sym 12175 soc.simpleuart_reg_div_do[15]
.sym 12176 soc.simpleuart.send_divcnt[14]
.sym 12178 soc.simpleuart_reg_div_do[14]
.sym 12179 soc.simpleuart_reg_div_do[10]
.sym 12181 soc.simpleuart_reg_div_do[13]
.sym 12183 soc.simpleuart_reg_div_do[4]
.sym 12184 soc.simpleuart_reg_div_do[5]
.sym 12186 soc.simpleuart_reg_div_do[0]
.sym 12187 soc.simpleuart.send_divcnt[0]
.sym 12190 soc.simpleuart.send_divcnt[5]
.sym 12196 soc.simpleuart.send_divcnt[4]
.sym 12198 soc.simpleuart.send_divcnt[15]
.sym 12199 soc.simpleuart_reg_div_do[9]
.sym 12200 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12202 soc.simpleuart.send_divcnt[3]
.sym 12203 soc.simpleuart.send_divcnt[13]
.sym 12205 soc.simpleuart_reg_div_do[13]
.sym 12206 soc.simpleuart_reg_div_do[15]
.sym 12207 soc.simpleuart.send_divcnt[13]
.sym 12208 soc.simpleuart.send_divcnt[15]
.sym 12211 soc.simpleuart_reg_div_do[5]
.sym 12212 soc.simpleuart.send_divcnt[5]
.sym 12213 soc.simpleuart_reg_div_do[0]
.sym 12214 soc.simpleuart.send_divcnt[0]
.sym 12220 soc.simpleuart_reg_div_do[10]
.sym 12223 soc.simpleuart_reg_div_do[15]
.sym 12224 soc.simpleuart_reg_div_do[14]
.sym 12225 soc.simpleuart.send_divcnt[15]
.sym 12226 soc.simpleuart.send_divcnt[14]
.sym 12229 soc.simpleuart_reg_div_do[9]
.sym 12235 soc.simpleuart.send_divcnt[4]
.sym 12236 soc.simpleuart_reg_div_do[3]
.sym 12237 soc.simpleuart.send_divcnt[3]
.sym 12238 soc.simpleuart_reg_div_do[4]
.sym 12244 soc.simpleuart_reg_div_do[15]
.sym 12249 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12250 soc.simpleuart.send_divcnt[0]
.sym 12252 CLK$SB_IO_IN_$glb_clk
.sym 12253 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12254 soc.simpleuart_reg_div_do[18]
.sym 12255 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12256 soc.simpleuart_reg_div_do[17]
.sym 12257 soc.simpleuart_reg_div_do[16]
.sym 12258 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 12259 gpio_led_pmod_SB_DFFESR_Q_E
.sym 12260 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 12261 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12267 soc.simpleuart_reg_div_do[14]
.sym 12268 soc.simpleuart_reg_div_do[2]
.sym 12271 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 12273 soc.simpleuart_reg_div_do[13]
.sym 12274 iomem_addr[16]
.sym 12275 soc.simpleuart_reg_div_do[23]
.sym 12276 soc.simpleuart_reg_div_do[12]
.sym 12278 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12279 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12281 gpio_led_pmod_SB_DFFESR_Q_E
.sym 12283 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 12284 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 12285 soc.simpleuart.send_divcnt[1]
.sym 12287 gpio_led_r[5]
.sym 12296 soc.simpleuart.send_divcnt[1]
.sym 12297 soc.simpleuart_reg_div_do[12]
.sym 12299 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12300 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12301 soc.simpleuart.send_divcnt[6]
.sym 12302 soc.simpleuart.send_divcnt[17]
.sym 12305 soc.simpleuart.send_divcnt[18]
.sym 12308 soc.simpleuart_reg_div_do[6]
.sym 12311 soc.simpleuart.send_divcnt[12]
.sym 12313 soc.simpleuart_reg_div_do[19]
.sym 12314 soc.simpleuart_reg_div_do[20]
.sym 12318 soc.simpleuart_reg_div_do[23]
.sym 12319 soc.simpleuart_reg_div_do[18]
.sym 12321 soc.simpleuart_reg_div_do[17]
.sym 12322 soc.simpleuart_reg_div_do[21]
.sym 12324 soc.simpleuart_reg_div_do[1]
.sym 12328 soc.simpleuart_reg_div_do[12]
.sym 12329 soc.simpleuart_reg_div_do[17]
.sym 12330 soc.simpleuart.send_divcnt[12]
.sym 12331 soc.simpleuart.send_divcnt[17]
.sym 12334 soc.simpleuart_reg_div_do[20]
.sym 12340 soc.simpleuart_reg_div_do[21]
.sym 12346 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12347 soc.simpleuart_reg_div_do[1]
.sym 12348 soc.simpleuart.send_divcnt[1]
.sym 12349 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12353 soc.simpleuart_reg_div_do[18]
.sym 12361 soc.simpleuart_reg_div_do[19]
.sym 12364 soc.simpleuart.send_divcnt[6]
.sym 12365 soc.simpleuart.send_divcnt[18]
.sym 12366 soc.simpleuart_reg_div_do[6]
.sym 12367 soc.simpleuart_reg_div_do[18]
.sym 12370 soc.simpleuart_reg_div_do[23]
.sym 12377 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 12378 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12379 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12380 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12381 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12382 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12383 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 12384 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12385 iomem_wstrb[0]
.sym 12389 soc.cpu.mem_rdata_q[14]
.sym 12392 soc.simpleuart_reg_div_do[16]
.sym 12393 soc.simpleuart.send_divcnt[18]
.sym 12395 soc.simpleuart_reg_div_do[22]
.sym 12398 soc.simpleuart.send_divcnt[17]
.sym 12403 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 12404 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12407 gpio_led_pmod_SB_DFFESR_Q_E
.sym 12408 soc.cpu.mem_xfer
.sym 12409 soc.simpleuart.send_divcnt[20]
.sym 12410 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12424 soc.simpleuart.send_divcnt[6]
.sym 12427 soc.simpleuart.send_divcnt[1]
.sym 12433 soc.simpleuart.send_divcnt[0]
.sym 12434 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12436 soc.simpleuart.send_divcnt[2]
.sym 12437 soc.simpleuart.send_divcnt[3]
.sym 12442 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12446 soc.simpleuart.send_divcnt[4]
.sym 12447 soc.simpleuart.send_divcnt[5]
.sym 12449 soc.simpleuart.send_divcnt[7]
.sym 12450 $nextpnr_ICESTORM_LC_17$O
.sym 12453 soc.simpleuart.send_divcnt[0]
.sym 12456 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12457 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12458 soc.simpleuart.send_divcnt[1]
.sym 12460 soc.simpleuart.send_divcnt[0]
.sym 12462 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12463 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12465 soc.simpleuart.send_divcnt[2]
.sym 12466 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12468 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 12469 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12471 soc.simpleuart.send_divcnt[3]
.sym 12472 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 12474 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 12475 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12476 soc.simpleuart.send_divcnt[4]
.sym 12478 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 12480 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 12481 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12482 soc.simpleuart.send_divcnt[5]
.sym 12484 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 12486 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 12487 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12489 soc.simpleuart.send_divcnt[6]
.sym 12490 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 12492 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 12493 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12494 soc.simpleuart.send_divcnt[7]
.sym 12496 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 12498 CLK$SB_IO_IN_$glb_clk
.sym 12499 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12500 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12501 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12502 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 12503 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12504 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 12505 gpio_led_g[4]
.sym 12506 gpio_led_g[5]
.sym 12507 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 12512 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 12519 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 12521 soc.simpleuart_reg_div_do[30]
.sym 12522 soc.simpleuart_reg_div_do[26]
.sym 12523 soc.simpleuart_reg_div_do[27]
.sym 12524 iomem_wstrb[2]
.sym 12525 soc.simpleuart.send_divcnt[22]
.sym 12526 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 12527 gpio_led_g[4]
.sym 12528 gpio_led_g[1]
.sym 12530 soc.simpleuart.send_divcnt[15]
.sym 12531 iomem_wdata[27]
.sym 12532 iomem_wdata[16]
.sym 12533 soc.simpleuart_reg_div_do[24]
.sym 12535 soc.simpleuart_reg_div_do[9]
.sym 12536 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 12542 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12544 soc.simpleuart.send_divcnt[11]
.sym 12545 soc.simpleuart.send_divcnt[12]
.sym 12546 soc.simpleuart.send_divcnt[13]
.sym 12548 soc.simpleuart.send_divcnt[15]
.sym 12550 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12555 soc.simpleuart.send_divcnt[14]
.sym 12557 soc.simpleuart.send_divcnt[8]
.sym 12558 soc.simpleuart.send_divcnt[9]
.sym 12567 soc.simpleuart.send_divcnt[10]
.sym 12573 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 12574 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12576 soc.simpleuart.send_divcnt[8]
.sym 12577 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 12579 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 12580 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12582 soc.simpleuart.send_divcnt[9]
.sym 12583 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 12585 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 12586 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12587 soc.simpleuart.send_divcnt[10]
.sym 12589 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 12591 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 12592 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12594 soc.simpleuart.send_divcnt[11]
.sym 12595 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 12597 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 12598 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12600 soc.simpleuart.send_divcnt[12]
.sym 12601 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 12603 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 12604 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12606 soc.simpleuart.send_divcnt[13]
.sym 12607 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 12609 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 12610 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12611 soc.simpleuart.send_divcnt[14]
.sym 12613 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 12615 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 12616 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12618 soc.simpleuart.send_divcnt[15]
.sym 12619 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 12621 CLK$SB_IO_IN_$glb_clk
.sym 12622 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12623 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12624 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 12625 gpio_led_b[1]
.sym 12626 gpio_led_g_SB_DFFESR_Q_E
.sym 12627 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 12629 gpio_led_b[3]
.sym 12630 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 12632 iomem_addr[2]
.sym 12636 gpio_led_g[5]
.sym 12637 soc.mem_valid
.sym 12638 soc.simpleuart_reg_div_do[25]
.sym 12640 iomem_wdata[3]
.sym 12641 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12642 soc.simpleuart_reg_div_do[10]
.sym 12644 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12645 soc.simpleuart_reg_div_do[24]
.sym 12647 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 12648 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 12649 iomem_wdata[11]
.sym 12650 soc.simpleuart_reg_div_do[11]
.sym 12652 soc.simpleuart.send_divcnt[24]
.sym 12653 iomem_wdata[16]
.sym 12654 soc.cpu.mem_wordsize[1]
.sym 12656 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12658 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 12659 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 12665 soc.simpleuart.send_divcnt[17]
.sym 12666 soc.simpleuart.send_divcnt[18]
.sym 12670 soc.simpleuart.send_divcnt[22]
.sym 12672 soc.simpleuart.send_divcnt[16]
.sym 12676 soc.simpleuart.send_divcnt[20]
.sym 12679 soc.simpleuart.send_divcnt[23]
.sym 12683 soc.simpleuart.send_divcnt[19]
.sym 12684 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12692 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12693 soc.simpleuart.send_divcnt[21]
.sym 12696 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 12697 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12698 soc.simpleuart.send_divcnt[16]
.sym 12700 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 12702 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 12703 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12705 soc.simpleuart.send_divcnt[17]
.sym 12706 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 12708 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 12709 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12711 soc.simpleuart.send_divcnt[18]
.sym 12712 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 12714 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 12715 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12717 soc.simpleuart.send_divcnt[19]
.sym 12718 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 12720 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 12721 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12722 soc.simpleuart.send_divcnt[20]
.sym 12724 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 12726 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 12727 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12728 soc.simpleuart.send_divcnt[21]
.sym 12730 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 12732 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 12733 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12735 soc.simpleuart.send_divcnt[22]
.sym 12736 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 12738 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 12739 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12740 soc.simpleuart.send_divcnt[23]
.sym 12742 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 12744 CLK$SB_IO_IN_$glb_clk
.sym 12745 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12747 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 12748 soc.cpu.mem_state[0]
.sym 12749 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12750 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 12751 soc.cpu.mem_state[1]
.sym 12753 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 12759 gpio_led_r[0]
.sym 12761 gpio_led_g_SB_DFFESR_Q_E
.sym 12766 iomem_wdata[25]
.sym 12770 gpio_led_b[1]
.sym 12772 soc.cpu.pcpi_rs2[26]
.sym 12777 soc.cpu.mem_la_read
.sym 12778 gpio_led_b[3]
.sym 12779 gpio_led_r[5]
.sym 12780 iomem_wdata[27]
.sym 12782 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 12788 soc.simpleuart.send_divcnt[25]
.sym 12792 soc.simpleuart.send_divcnt[29]
.sym 12798 soc.simpleuart.send_divcnt[27]
.sym 12802 soc.simpleuart.send_divcnt[31]
.sym 12803 soc.simpleuart.send_divcnt[24]
.sym 12804 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12805 soc.simpleuart.send_divcnt[26]
.sym 12807 soc.simpleuart.send_divcnt[28]
.sym 12809 soc.simpleuart.send_divcnt[30]
.sym 12812 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12819 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 12820 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12822 soc.simpleuart.send_divcnt[24]
.sym 12823 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 12825 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 12826 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12828 soc.simpleuart.send_divcnt[25]
.sym 12829 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 12831 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 12832 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12834 soc.simpleuart.send_divcnt[26]
.sym 12835 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 12837 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 12838 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12839 soc.simpleuart.send_divcnt[27]
.sym 12841 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 12843 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 12844 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12846 soc.simpleuart.send_divcnt[28]
.sym 12847 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 12849 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 12850 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12852 soc.simpleuart.send_divcnt[29]
.sym 12853 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 12855 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 12856 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12858 soc.simpleuart.send_divcnt[30]
.sym 12859 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 12862 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12863 soc.simpleuart.send_divcnt[31]
.sym 12865 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 12867 CLK$SB_IO_IN_$glb_clk
.sym 12868 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12870 gpio_led_r_SB_DFFESR_Q_E
.sym 12871 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 12872 iomem_wdata[26]
.sym 12874 iomem_wdata[10]
.sym 12880 soc.cpu.pcpi_rs2[30]
.sym 12883 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 12885 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 12886 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 12890 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 12892 iomem_wdata[8]
.sym 12894 soc.cpu.pcpi_rs2[27]
.sym 12895 iomem_wdata[9]
.sym 12897 soc.cpu.pcpi_rs2[10]
.sym 12898 soc.cpu.pcpi_rs2[11]
.sym 12902 soc.cpu.mem_wordsize[2]
.sym 12904 gpio_led_r_SB_DFFESR_Q_E
.sym 12928 gpio_led_r_SB_DFFESR_Q_E
.sym 12938 iomem_wdata[8]
.sym 12944 iomem_wdata[8]
.sym 12989 gpio_led_r_SB_DFFESR_Q_E
.sym 12990 CLK$SB_IO_IN_$glb_clk
.sym 12991 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12992 gpio_led_r[7]
.sym 12993 gpio_led_r[6]
.sym 12995 gpio_led_r[1]
.sym 12996 gpio_led_r[5]
.sym 12997 gpio_led_r[4]
.sym 12998 gpio_led_r[3]
.sym 12999 gpio_led_r[2]
.sym 13001 iomem_wdata[10]
.sym 13002 soc.cpu.pcpi_rs1[2]
.sym 13004 soc.cpu.is_slli_srli_srai
.sym 13006 soc.cpu.mem_rdata_q[12]
.sym 13007 iomem_wdata[26]
.sym 13012 soc.cpu.trap_SB_LUT4_I3_O
.sym 13014 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13016 iomem_wdata[16]
.sym 13017 soc.cpu.pcpi_rs2[25]
.sym 13018 iomem_wdata[27]
.sym 13020 gpio_led_g[1]
.sym 13022 iomem_wdata[14]
.sym 13023 iomem_wdata[12]
.sym 13025 soc.cpu.pcpi_rs1[8]
.sym 13026 gpio_led_g[2]
.sym 13027 gpio_led_g[4]
.sym 13035 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13036 soc.cpu.mem_la_wdata[6]
.sym 13038 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 13043 soc.cpu.mem_la_wdata[3]
.sym 13044 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 13046 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 13047 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 13049 soc.cpu.pcpi_rs2[14]
.sym 13052 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 13053 soc.cpu.pcpi_rs2[15]
.sym 13054 soc.cpu.pcpi_rs2[27]
.sym 13055 soc.cpu.mem_wordsize[1]
.sym 13056 soc.cpu.pcpi_rs2[31]
.sym 13057 soc.cpu.pcpi_rs2[14]
.sym 13058 soc.cpu.pcpi_rs2[11]
.sym 13061 soc.cpu.pcpi_rs2[30]
.sym 13062 soc.cpu.mem_wordsize[2]
.sym 13063 soc.cpu.mem_wordsize[1]
.sym 13066 soc.cpu.mem_wordsize[2]
.sym 13067 soc.cpu.pcpi_rs2[30]
.sym 13068 soc.cpu.mem_wordsize[1]
.sym 13069 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 13072 soc.cpu.mem_wordsize[1]
.sym 13073 soc.cpu.pcpi_rs2[15]
.sym 13075 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 13078 soc.cpu.pcpi_rs2[11]
.sym 13080 soc.cpu.mem_wordsize[1]
.sym 13081 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 13084 soc.cpu.mem_la_wdata[6]
.sym 13085 soc.cpu.pcpi_rs2[14]
.sym 13086 soc.cpu.mem_wordsize[1]
.sym 13087 soc.cpu.mem_wordsize[2]
.sym 13090 soc.cpu.mem_wordsize[1]
.sym 13091 soc.cpu.pcpi_rs2[31]
.sym 13092 soc.cpu.mem_wordsize[2]
.sym 13093 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 13096 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 13097 soc.cpu.mem_wordsize[2]
.sym 13098 soc.cpu.pcpi_rs2[27]
.sym 13099 soc.cpu.mem_wordsize[1]
.sym 13102 soc.cpu.mem_wordsize[2]
.sym 13103 soc.cpu.mem_la_wdata[3]
.sym 13104 soc.cpu.pcpi_rs2[11]
.sym 13105 soc.cpu.mem_wordsize[1]
.sym 13108 soc.cpu.pcpi_rs2[14]
.sym 13109 soc.cpu.mem_wordsize[1]
.sym 13111 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 13112 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13113 CLK$SB_IO_IN_$glb_clk
.sym 13115 gpio_led_g[1]
.sym 13116 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 13117 gpio_led_g[6]
.sym 13118 gpio_led_g[2]
.sym 13119 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 13120 soc.cpu.instr_bne_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13121 gpio_led_g[0]
.sym 13122 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 13123 iomem_wdata[31]
.sym 13124 gpio_led_r[4]
.sym 13125 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13127 iomem_wdata[30]
.sym 13128 gpio_led_r[3]
.sym 13131 iomem_wdata[31]
.sym 13132 gpio_led_r[2]
.sym 13133 iomem_wdata[19]
.sym 13134 gpio_led_r[7]
.sym 13137 iomem_wdata[21]
.sym 13138 soc.cpu.alu_out_q[5]
.sym 13139 soc.cpu.pcpi_rs1[16]
.sym 13140 iomem_wdata[11]
.sym 13141 soc.cpu.mem_wordsize[1]
.sym 13142 soc.cpu.pcpi_rs2[8]
.sym 13143 gpio_led_r[5]
.sym 13144 iomem_wdata[16]
.sym 13145 gpio_led_r[4]
.sym 13147 gpio_led_r[3]
.sym 13149 soc.cpu.mem_wordsize[1]
.sym 13150 soc.cpu.pcpi_rs1[5]
.sym 13158 soc.cpu.pcpi_rs1[31]
.sym 13159 soc.cpu.mem_wordsize[1]
.sym 13162 soc.cpu.pcpi_rs2[31]
.sym 13163 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 13164 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13166 soc.cpu.mem_la_wdata[5]
.sym 13168 soc.cpu.pcpi_rs2[21]
.sym 13169 soc.cpu.pcpi_rs1[21]
.sym 13171 soc.cpu.mem_la_wdata[7]
.sym 13172 soc.cpu.pcpi_rs1[10]
.sym 13174 soc.cpu.pcpi_rs1[5]
.sym 13175 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 13177 soc.cpu.pcpi_rs2[10]
.sym 13178 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 13180 soc.cpu.mem_wordsize[2]
.sym 13181 soc.cpu.pcpi_rs2[15]
.sym 13182 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 13184 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13185 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13186 soc.cpu.mem_la_wdata[5]
.sym 13187 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 13195 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 13196 soc.cpu.pcpi_rs2[31]
.sym 13197 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 13198 soc.cpu.pcpi_rs1[31]
.sym 13201 soc.cpu.pcpi_rs1[5]
.sym 13202 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13203 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13204 soc.cpu.mem_la_wdata[5]
.sym 13207 soc.cpu.pcpi_rs2[21]
.sym 13208 soc.cpu.pcpi_rs1[21]
.sym 13209 soc.cpu.pcpi_rs2[10]
.sym 13210 soc.cpu.pcpi_rs1[10]
.sym 13219 soc.cpu.mem_wordsize[2]
.sym 13220 soc.cpu.pcpi_rs2[15]
.sym 13221 soc.cpu.mem_wordsize[1]
.sym 13222 soc.cpu.mem_la_wdata[7]
.sym 13225 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 13226 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13227 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 13228 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 13232 soc.cpu.pcpi_rs1[5]
.sym 13233 soc.cpu.mem_la_wdata[5]
.sym 13236 CLK$SB_IO_IN_$glb_clk
.sym 13238 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 13239 soc.cpu.alu_out_SB_LUT4_O_27_I3
.sym 13240 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 13241 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 13242 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I0_O
.sym 13243 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 13244 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 13245 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 13247 soc.cpu.pcpi_rs1[20]
.sym 13248 soc.cpu.pcpi_rs1[20]
.sym 13250 soc.cpu.mem_la_wdata[3]
.sym 13251 gpio_led_g[0]
.sym 13252 soc.cpu.pcpi_rs1[31]
.sym 13253 soc.cpu.mem_la_wdata[6]
.sym 13254 soc.cpu.mem_la_wdata[5]
.sym 13256 soc.cpu.alu_out_q[24]
.sym 13257 iomem_wdata[22]
.sym 13258 soc.cpu.mem_la_wdata[2]
.sym 13259 soc.cpu.mem_la_wdata[3]
.sym 13260 soc.cpu.mem_la_wdata[4]
.sym 13261 gpio_led_g[6]
.sym 13262 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13263 soc.cpu.pcpi_rs1[15]
.sym 13264 soc.cpu.pcpi_rs2[26]
.sym 13265 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 13266 soc.cpu.alu_out_q[25]
.sym 13267 gpio_led_b[1]
.sym 13268 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 13269 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 13270 gpio_led_b[3]
.sym 13271 soc.cpu.is_sb_sh_sw
.sym 13272 soc.cpu.pcpi_rs1[4]
.sym 13273 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13279 soc.cpu.pcpi_rs1[4]
.sym 13282 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 13283 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_I0
.sym 13284 soc.cpu.mem_la_wdata[0]
.sym 13285 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 13287 soc.cpu.pcpi_rs1[15]
.sym 13288 soc.cpu.pcpi_rs2[26]
.sym 13289 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 13290 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13291 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 13292 soc.cpu.instr_bne_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13293 soc.cpu.pcpi_rs2[16]
.sym 13294 soc.cpu.mem_wordsize[2]
.sym 13295 soc.cpu.pcpi_rs1[8]
.sym 13296 soc.cpu.pcpi_rs1[6]
.sym 13297 soc.cpu.pcpi_rs1[1]
.sym 13298 soc.cpu.mem_la_wdata[6]
.sym 13299 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I0_O
.sym 13300 soc.cpu.pcpi_rs1[28]
.sym 13301 soc.cpu.mem_wordsize[1]
.sym 13302 soc.cpu.pcpi_rs2[8]
.sym 13303 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 13304 soc.cpu.mem_la_wdata[4]
.sym 13305 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 13306 soc.cpu.pcpi_rs2[28]
.sym 13307 soc.cpu.pcpi_rs2[15]
.sym 13308 soc.cpu.pcpi_rs1[26]
.sym 13309 soc.cpu.mem_la_wdata[1]
.sym 13310 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 13312 soc.cpu.mem_wordsize[2]
.sym 13313 soc.cpu.pcpi_rs2[16]
.sym 13314 soc.cpu.mem_wordsize[1]
.sym 13315 soc.cpu.mem_la_wdata[0]
.sym 13318 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 13319 soc.cpu.instr_bne_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 13320 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 13321 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I0_O
.sym 13325 soc.cpu.pcpi_rs1[15]
.sym 13327 soc.cpu.pcpi_rs2[15]
.sym 13330 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 13331 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 13332 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 13333 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_I0
.sym 13336 soc.cpu.mem_la_wdata[4]
.sym 13337 soc.cpu.pcpi_rs1[6]
.sym 13338 soc.cpu.pcpi_rs1[4]
.sym 13339 soc.cpu.mem_la_wdata[6]
.sym 13342 soc.cpu.mem_la_wdata[1]
.sym 13343 soc.cpu.pcpi_rs1[1]
.sym 13344 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 13345 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 13348 soc.cpu.pcpi_rs1[26]
.sym 13350 soc.cpu.pcpi_rs2[26]
.sym 13354 soc.cpu.pcpi_rs1[28]
.sym 13355 soc.cpu.pcpi_rs2[28]
.sym 13356 soc.cpu.pcpi_rs2[8]
.sym 13357 soc.cpu.pcpi_rs1[8]
.sym 13358 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13359 CLK$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 13362 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 13363 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 13364 soc.cpu.alu_out_q[28]
.sym 13365 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 13366 soc.cpu.alu_out_q[18]
.sym 13367 soc.cpu.alu_out_q[27]
.sym 13368 soc.cpu.alu_out_q[11]
.sym 13369 soc.cpu.cpuregs_rs1[8]
.sym 13370 soc.cpu.pcpi_rs1[12]
.sym 13374 soc.cpu.pcpi_rs2[26]
.sym 13375 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13376 soc.cpu.alu_out_q[15]
.sym 13377 soc.cpu.mem_la_wdata[7]
.sym 13378 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 13379 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 13380 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 13381 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 13382 soc.cpu.alu_out_SB_LUT4_O_27_I3
.sym 13384 soc.cpu.alu_out_q[9]
.sym 13385 soc.cpu.pcpi_rs1[25]
.sym 13386 soc.cpu.pcpi_rs1[28]
.sym 13387 soc.cpu.pcpi_rs2[11]
.sym 13388 soc.cpu.alu_out_q[18]
.sym 13389 soc.cpu.mem_wordsize[2]
.sym 13390 soc.cpu.pcpi_rs2[27]
.sym 13391 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 13392 soc.cpu.pcpi_rs2[28]
.sym 13393 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 13394 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 13395 soc.cpu.mem_la_wdata[1]
.sym 13396 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 13405 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 13406 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13407 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13408 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 13409 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 13411 soc.cpu.pcpi_rs1[12]
.sym 13412 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 13413 soc.cpu.pcpi_rs2[11]
.sym 13414 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13415 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 13418 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13419 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 13420 soc.cpu.pcpi_rs2[27]
.sym 13421 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 13422 soc.cpu.pcpi_rs1[23]
.sym 13423 soc.cpu.pcpi_rs2[23]
.sym 13424 soc.cpu.pcpi_rs1[3]
.sym 13425 soc.cpu.pcpi_rs2[12]
.sym 13426 soc.cpu.mem_la_wdata[3]
.sym 13427 soc.cpu.pcpi_rs1[29]
.sym 13428 soc.cpu.mem_la_wdata[3]
.sym 13429 soc.cpu.pcpi_rs1[11]
.sym 13430 soc.cpu.pcpi_rs2[29]
.sym 13433 soc.cpu.pcpi_rs1[27]
.sym 13435 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 13436 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 13437 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13438 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 13441 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13442 soc.cpu.pcpi_rs1[11]
.sym 13443 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13444 soc.cpu.pcpi_rs2[11]
.sym 13447 soc.cpu.pcpi_rs1[3]
.sym 13448 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13449 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13450 soc.cpu.mem_la_wdata[3]
.sym 13453 soc.cpu.pcpi_rs2[29]
.sym 13454 soc.cpu.pcpi_rs1[23]
.sym 13455 soc.cpu.pcpi_rs2[23]
.sym 13456 soc.cpu.pcpi_rs1[29]
.sym 13459 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 13460 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 13461 soc.cpu.pcpi_rs1[12]
.sym 13462 soc.cpu.pcpi_rs2[12]
.sym 13465 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 13466 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13467 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 13468 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 13471 soc.cpu.pcpi_rs1[3]
.sym 13474 soc.cpu.mem_la_wdata[3]
.sym 13477 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13478 soc.cpu.pcpi_rs1[27]
.sym 13479 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13480 soc.cpu.pcpi_rs2[27]
.sym 13482 CLK$SB_IO_IN_$glb_clk
.sym 13484 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 13485 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 13486 soc.cpu.alu_out_q[30]
.sym 13487 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 13488 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 13489 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 13490 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 13491 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 13496 soc.cpu.instr_sub
.sym 13497 soc.cpu.pcpi_rs1[12]
.sym 13500 soc.cpu.cpuregs_wrdata[10]
.sym 13501 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13503 soc.cpu.pcpi_rs2[14]
.sym 13507 gpio_led_pmod[3]
.sym 13508 gpio_led_g[4]
.sym 13509 soc.cpu.pcpi_rs1[8]
.sym 13510 soc.cpu.pcpi_rs1[3]
.sym 13511 soc.cpu.pcpi_rs2[12]
.sym 13512 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 13513 soc.cpu.pcpi_rs1[29]
.sym 13514 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 13515 soc.cpu.alu_out_q[3]
.sym 13516 soc.cpu.pcpi_rs2[25]
.sym 13517 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 13518 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 13519 soc.cpu.pcpi_rs1[27]
.sym 13525 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 13529 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 13531 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13532 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13533 soc.cpu.pcpi_rs1[30]
.sym 13534 soc.cpu.pcpi_rs1[26]
.sym 13537 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 13538 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 13540 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 13541 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 13542 soc.cpu.pcpi_rs2[25]
.sym 13543 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13545 soc.cpu.pcpi_rs1[25]
.sym 13546 soc.cpu.pcpi_rs1[28]
.sym 13548 soc.cpu.pcpi_rs2[26]
.sym 13550 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 13551 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13552 soc.cpu.pcpi_rs2[28]
.sym 13553 soc.cpu.pcpi_rs2[30]
.sym 13558 soc.cpu.pcpi_rs1[26]
.sym 13559 soc.cpu.pcpi_rs2[26]
.sym 13560 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13561 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13564 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13565 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13566 soc.cpu.pcpi_rs1[28]
.sym 13567 soc.cpu.pcpi_rs2[28]
.sym 13570 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 13572 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 13576 soc.cpu.pcpi_rs1[28]
.sym 13577 soc.cpu.pcpi_rs2[28]
.sym 13578 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13579 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 13582 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13583 soc.cpu.pcpi_rs2[25]
.sym 13584 soc.cpu.pcpi_rs1[25]
.sym 13585 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13588 soc.cpu.pcpi_rs1[30]
.sym 13589 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13590 soc.cpu.pcpi_rs2[30]
.sym 13591 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13594 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 13595 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13596 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 13597 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 13600 soc.cpu.pcpi_rs2[25]
.sym 13601 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 13602 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13603 soc.cpu.pcpi_rs1[25]
.sym 13605 CLK$SB_IO_IN_$glb_clk
.sym 13607 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 13608 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 13609 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 13610 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 13611 soc.cpu.alu_out_q[8]
.sym 13612 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 13613 soc.cpu.alu_out_q[10]
.sym 13614 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13615 soc.cpu.pcpi_rs1[30]
.sym 13616 soc.cpu.pcpi_rs1[26]
.sym 13619 soc.cpu.cpuregs_wrdata[24]
.sym 13620 soc.cpu.pcpi_rs1[18]
.sym 13621 soc.cpu.instr_sub
.sym 13622 soc.cpu.alu_out_q[19]
.sym 13624 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13625 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13626 soc.cpu.instr_sub
.sym 13627 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13629 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 13630 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 13631 soc.cpu.pcpi_rs1[5]
.sym 13632 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 13633 soc.cpu.mem_wordsize[1]
.sym 13634 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 13635 gpio_led_r[3]
.sym 13636 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 13637 soc.cpu.pcpi_rs1[5]
.sym 13638 soc.cpu.pcpi_rs1[5]
.sym 13639 soc.cpu.is_alu_reg_reg
.sym 13640 gpio_led_r[5]
.sym 13641 soc.cpu.pcpi_rs2[8]
.sym 13642 gpio_led_r[4]
.sym 13648 soc.cpu.pcpi_rs2[8]
.sym 13649 soc.cpu.pcpi_rs2[10]
.sym 13650 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 13651 soc.cpu.mem_la_wdata[5]
.sym 13652 soc.cpu.pcpi_rs2[26]
.sym 13654 soc.cpu.mem_la_wdata[6]
.sym 13655 soc.cpu.pcpi_rs2[11]
.sym 13657 soc.cpu.mem_la_wdata[3]
.sym 13663 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13665 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13667 soc.cpu.pcpi_rs2[8]
.sym 13669 soc.cpu.pcpi_rs1[8]
.sym 13677 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13683 soc.cpu.mem_la_wdata[6]
.sym 13690 soc.cpu.mem_la_wdata[3]
.sym 13693 soc.cpu.pcpi_rs2[8]
.sym 13694 soc.cpu.pcpi_rs1[8]
.sym 13695 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 13696 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13699 soc.cpu.mem_la_wdata[5]
.sym 13705 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 13706 soc.cpu.pcpi_rs2[8]
.sym 13707 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13708 soc.cpu.pcpi_rs1[8]
.sym 13711 soc.cpu.pcpi_rs2[10]
.sym 13720 soc.cpu.pcpi_rs2[11]
.sym 13726 soc.cpu.pcpi_rs2[26]
.sym 13731 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 13732 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 13733 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 13734 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 13735 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 13736 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 13737 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 13739 soc.cpu.mem_la_wdata[3]
.sym 13743 soc.cpu.pcpi_rs2[10]
.sym 13744 soc.cpu.mem_la_wdata[3]
.sym 13745 soc.cpu.mem_la_wdata[4]
.sym 13747 soc.cpu.alu_out_q[1]
.sym 13748 soc.cpu.mem_la_wdata[2]
.sym 13749 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13751 soc.cpu.mem_la_wdata[3]
.sym 13752 soc.cpu.instr_sub
.sym 13756 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 13758 gpio_led_b[3]
.sym 13759 soc.cpu.is_sb_sh_sw
.sym 13760 gpio_led_b[1]
.sym 13761 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13763 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13764 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 13765 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 13771 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13772 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13774 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13776 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13783 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13784 soc.cpu.pcpi_rs1[4]
.sym 13786 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13787 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13788 soc.cpu.pcpi_rs1[1]
.sym 13789 soc.cpu.pcpi_rs1[7]
.sym 13790 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13791 soc.cpu.pcpi_rs1[5]
.sym 13793 soc.cpu.pcpi_rs1[3]
.sym 13794 soc.cpu.pcpi_rs1[6]
.sym 13797 soc.cpu.pcpi_rs1[2]
.sym 13802 soc.cpu.pcpi_rs1[0]
.sym 13803 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
.sym 13805 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13806 soc.cpu.pcpi_rs1[0]
.sym 13809 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2]
.sym 13811 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13812 soc.cpu.pcpi_rs1[1]
.sym 13815 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3]
.sym 13817 soc.cpu.pcpi_rs1[2]
.sym 13818 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13821 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4]
.sym 13823 soc.cpu.pcpi_rs1[3]
.sym 13824 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13827 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5]
.sym 13829 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13830 soc.cpu.pcpi_rs1[4]
.sym 13833 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6]
.sym 13835 soc.cpu.pcpi_rs1[5]
.sym 13836 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13839 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7]
.sym 13841 soc.cpu.pcpi_rs1[6]
.sym 13842 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13845 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 13847 soc.cpu.pcpi_rs1[7]
.sym 13848 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13853 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 13854 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 13855 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 13856 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 13857 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 13858 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 13859 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 13860 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 13862 soc.cpu.alu_out_q[7]
.sym 13866 soc.cpu.pcpi_rs2[26]
.sym 13867 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 13868 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 13869 soc.cpu.mem_la_wdata[7]
.sym 13870 soc.cpu.pcpi_rs2[24]
.sym 13872 soc.cpu.instr_sub
.sym 13873 soc.cpu.pcpi_rs2[31]
.sym 13874 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13875 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 13876 soc.cpu.instr_sub
.sym 13877 $PACKER_VCC_NET
.sym 13878 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 13880 soc.cpu.mem_wordsize[2]
.sym 13881 soc.cpu.pcpi_rs1[25]
.sym 13882 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 13883 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 13884 soc.cpu.pcpi_rs2[28]
.sym 13885 soc.cpu.pcpi_rs1[28]
.sym 13886 soc.cpu.pcpi_rs2[27]
.sym 13887 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13888 soc.cpu.pcpi_rs1[0]
.sym 13889 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 13898 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13899 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13900 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13902 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13903 soc.cpu.pcpi_rs1[12]
.sym 13905 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13906 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13907 soc.cpu.pcpi_rs1[13]
.sym 13908 soc.cpu.pcpi_rs1[15]
.sym 13913 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13915 soc.cpu.pcpi_rs1[11]
.sym 13917 soc.cpu.pcpi_rs1[8]
.sym 13921 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13923 soc.cpu.pcpi_rs1[14]
.sym 13924 soc.cpu.pcpi_rs1[10]
.sym 13925 soc.cpu.pcpi_rs1[9]
.sym 13926 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9]
.sym 13928 soc.cpu.pcpi_rs1[8]
.sym 13929 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13932 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10]
.sym 13934 soc.cpu.pcpi_rs1[9]
.sym 13935 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13938 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[11]
.sym 13940 soc.cpu.pcpi_rs1[10]
.sym 13941 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13944 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[12]
.sym 13946 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13947 soc.cpu.pcpi_rs1[11]
.sym 13950 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[13]
.sym 13952 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13953 soc.cpu.pcpi_rs1[12]
.sym 13956 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[14]
.sym 13958 soc.cpu.pcpi_rs1[13]
.sym 13959 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13962 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[15]
.sym 13964 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13965 soc.cpu.pcpi_rs1[14]
.sym 13968 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16]
.sym 13970 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13971 soc.cpu.pcpi_rs1[15]
.sym 13976 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 13977 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 13978 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 13979 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 13980 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 13981 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 13982 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 13983 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 13984 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 13985 soc.cpu.pcpi_rs2[17]
.sym 13988 soc.cpu.instr_sub
.sym 13989 soc.cpu.pcpi_rs1[12]
.sym 13990 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13991 soc.cpu.pcpi_rs1[29]
.sym 13992 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13993 soc.cpu.mem_la_wdata[0]
.sym 13994 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13995 soc.cpu.pcpi_rs2[15]
.sym 13997 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 13998 soc.cpu.pcpi_rs1[12]
.sym 14000 gpio_led_g[4]
.sym 14001 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14002 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14003 soc.cpu.pcpi_rs1[8]
.sym 14005 soc.cpu.pcpi_rs1[29]
.sym 14007 soc.cpu.pcpi_rs2[25]
.sym 14008 soc.cpu.pcpi_rs1[8]
.sym 14010 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 14011 soc.cpu.pcpi_rs1[30]
.sym 14012 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[16]
.sym 14018 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14019 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14021 soc.cpu.pcpi_rs1[18]
.sym 14029 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14030 soc.cpu.pcpi_rs1[23]
.sym 14031 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14035 soc.cpu.pcpi_rs1[20]
.sym 14036 soc.cpu.pcpi_rs1[17]
.sym 14037 soc.cpu.pcpi_rs1[16]
.sym 14038 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14040 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14041 soc.cpu.pcpi_rs1[22]
.sym 14042 soc.cpu.pcpi_rs1[19]
.sym 14043 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14046 soc.cpu.pcpi_rs1[21]
.sym 14048 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14049 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[17]
.sym 14051 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14052 soc.cpu.pcpi_rs1[16]
.sym 14055 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[18]
.sym 14057 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14058 soc.cpu.pcpi_rs1[17]
.sym 14061 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[19]
.sym 14063 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14064 soc.cpu.pcpi_rs1[18]
.sym 14067 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[20]
.sym 14069 soc.cpu.pcpi_rs1[19]
.sym 14070 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14073 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[21]
.sym 14075 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14076 soc.cpu.pcpi_rs1[20]
.sym 14079 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[22]
.sym 14081 soc.cpu.pcpi_rs1[21]
.sym 14082 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14085 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[23]
.sym 14087 soc.cpu.pcpi_rs1[22]
.sym 14088 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14091 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24]
.sym 14093 soc.cpu.pcpi_rs1[23]
.sym 14094 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14099 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 14100 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 14101 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 14102 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 14103 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 14104 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 14105 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 14106 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14111 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14112 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14113 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14116 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 14117 soc.cpu.pcpi_rs1[18]
.sym 14118 soc.cpu.instr_sub
.sym 14120 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 14123 gpio_led_r[4]
.sym 14124 gpio_led_g[6]
.sym 14125 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14127 gpio_led_r[3]
.sym 14128 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 14129 soc.cpu.mem_wordsize[1]
.sym 14130 soc.cpu.pcpi_rs1[5]
.sym 14131 soc.cpu.is_alu_reg_reg
.sym 14132 gpio_led_r[5]
.sym 14133 soc.cpu.pcpi_rs1[5]
.sym 14134 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14135 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[24]
.sym 14141 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14144 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14146 soc.cpu.pcpi_rs1[26]
.sym 14149 $PACKER_VCC_NET
.sym 14150 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14152 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14154 soc.cpu.pcpi_rs1[24]
.sym 14155 soc.cpu.pcpi_rs1[25]
.sym 14158 soc.cpu.pcpi_rs1[27]
.sym 14160 soc.cpu.pcpi_rs1[28]
.sym 14161 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14162 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14165 soc.cpu.pcpi_rs1[29]
.sym 14168 soc.cpu.pcpi_rs1[30]
.sym 14170 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14172 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[25]
.sym 14174 soc.cpu.pcpi_rs1[24]
.sym 14175 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14178 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[26]
.sym 14180 soc.cpu.pcpi_rs1[25]
.sym 14181 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14184 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[27]
.sym 14186 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14187 soc.cpu.pcpi_rs1[26]
.sym 14190 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[28]
.sym 14192 soc.cpu.pcpi_rs1[27]
.sym 14193 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14196 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[29]
.sym 14198 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14199 soc.cpu.pcpi_rs1[28]
.sym 14202 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[30]
.sym 14204 soc.cpu.pcpi_rs1[29]
.sym 14205 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14208 $nextpnr_ICESTORM_LC_8$I3
.sym 14210 soc.cpu.pcpi_rs1[30]
.sym 14211 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14214 $nextpnr_ICESTORM_LC_8$COUT
.sym 14216 $PACKER_VCC_NET
.sym 14218 $nextpnr_ICESTORM_LC_8$I3
.sym 14222 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I0
.sym 14223 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 14224 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 14225 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14226 soc.cpu.instr_sll
.sym 14227 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 14228 soc.cpu.instr_add
.sym 14229 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 14230 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 14234 soc.cpu.instr_bltu
.sym 14235 soc.cpu.pcpi_rs1[31]
.sym 14236 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 14238 soc.cpu.pcpi_rs1[31]
.sym 14239 soc.cpu.mem_la_wdata[6]
.sym 14240 soc.cpu.pcpi_rs2[29]
.sym 14241 soc.cpu.pcpi_rs1[24]
.sym 14242 soc.cpu.pcpi_rs1[24]
.sym 14243 soc.cpu.pcpi_rs1[7]
.sym 14246 gpio_led_r[1]
.sym 14247 soc.cpu.is_sb_sh_sw
.sym 14250 gpio_led_b[3]
.sym 14252 gpio_led_b[1]
.sym 14253 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 14255 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I0
.sym 14258 $nextpnr_ICESTORM_LC_8$COUT
.sym 14264 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14267 soc.cpu.is_alu_reg_imm
.sym 14268 $PACKER_VCC_NET
.sym 14269 soc.cpu.mem_rdata_q[12]
.sym 14271 soc.cpu.mem_rdata_q[13]
.sym 14272 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14274 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14278 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 14279 soc.cpu.instr_bge
.sym 14282 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14284 soc.cpu.pcpi_rs1[31]
.sym 14285 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14287 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 14291 soc.cpu.is_alu_reg_reg
.sym 14292 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14294 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 14295 $nextpnr_ICESTORM_LC_9$I3
.sym 14297 soc.cpu.pcpi_rs1[31]
.sym 14298 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 14299 $nextpnr_ICESTORM_LC_8$COUT
.sym 14301 $nextpnr_ICESTORM_LC_9$COUT
.sym 14304 $PACKER_VCC_NET
.sym 14305 $nextpnr_ICESTORM_LC_9$I3
.sym 14308 soc.cpu.instr_bge
.sym 14309 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 14310 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 14311 $nextpnr_ICESTORM_LC_9$COUT
.sym 14315 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14317 soc.cpu.is_alu_reg_imm
.sym 14320 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14321 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14322 soc.cpu.is_alu_reg_imm
.sym 14326 soc.cpu.mem_rdata_q[13]
.sym 14327 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14328 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14329 soc.cpu.mem_rdata_q[12]
.sym 14332 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14333 soc.cpu.is_alu_reg_reg
.sym 14338 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14339 soc.cpu.is_alu_reg_imm
.sym 14342 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14343 CLK$SB_IO_IN_$glb_clk
.sym 14345 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 14346 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 14347 soc.cpu.instr_sh
.sym 14348 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 14349 soc.cpu.instr_sw
.sym 14350 soc.cpu.instr_lh
.sym 14352 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14353 soc.cpu.pcpi_rs2[30]
.sym 14359 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14360 soc.cpu.pcpi_rs2[23]
.sym 14362 soc.cpu.pcpi_rs2[23]
.sym 14363 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14364 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14365 soc.cpu.is_slli_srli_srai
.sym 14366 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 14367 soc.cpu.pcpi_rs2[29]
.sym 14368 soc.cpu.alu_out_q[0]
.sym 14369 gpio_led_g[2]
.sym 14371 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14372 soc.cpu.is_slli_srli_srai
.sym 14374 soc.cpu.pcpi_rs1[31]
.sym 14377 soc.cpu.pcpi_rs1[28]
.sym 14378 soc.cpu.is_sll_srl_sra
.sym 14380 soc.cpu.pcpi_rs1[0]
.sym 14388 gpio_led_r[7]
.sym 14391 pwm_r.counter[5]
.sym 14393 pwm_r.counter[7]
.sym 14395 gpio_led_r[4]
.sym 14396 pwm_r.counter[2]
.sym 14397 pwm_r.counter[3]
.sym 14398 pwm_r.counter[4]
.sym 14399 gpio_led_r[3]
.sym 14400 gpio_led_r[2]
.sym 14402 gpio_led_r[5]
.sym 14422 pwm_r.counter[4]
.sym 14428 pwm_r.counter[3]
.sym 14432 pwm_r.counter[7]
.sym 14437 pwm_r.counter[2]
.sym 14438 gpio_led_r[3]
.sym 14439 gpio_led_r[2]
.sym 14440 pwm_r.counter[3]
.sym 14443 gpio_led_r[5]
.sym 14444 pwm_r.counter[7]
.sym 14445 gpio_led_r[7]
.sym 14446 pwm_r.counter[5]
.sym 14449 pwm_r.counter[2]
.sym 14456 pwm_r.counter[5]
.sym 14461 pwm_r.counter[4]
.sym 14462 gpio_led_r[4]
.sym 14463 pwm_r.counter[5]
.sym 14464 gpio_led_r[5]
.sym 14468 soc.cpu.cpu_state[5]
.sym 14469 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 14470 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 14471 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 14472 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 14474 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I2
.sym 14475 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 14477 soc.cpu.pcpi_rs1[2]
.sym 14480 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14483 soc.cpu.pcpi_rs1[30]
.sym 14486 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 14488 gpio_led_pmod[3]
.sym 14489 soc.cpu.is_sll_srl_sra
.sym 14492 gpio_led_g[4]
.sym 14493 gpio_led_g[5]
.sym 14494 soc.cpu.is_slli_srli_srai
.sym 14495 soc.cpu.instr_xori
.sym 14497 soc.cpu.pcpi_rs1[29]
.sym 14498 soc.cpu.instr_lh
.sym 14499 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14511 pwm_r.counter[2]
.sym 14512 pwm_r.counter[3]
.sym 14515 pwm_r.counter[6]
.sym 14521 pwm_r.counter[4]
.sym 14522 pwm_r.counter[5]
.sym 14524 pwm_r.counter[1]
.sym 14531 pwm_r.counter[0]
.sym 14540 pwm_r.counter[7]
.sym 14541 $nextpnr_ICESTORM_LC_4$O
.sym 14544 pwm_r.counter[0]
.sym 14547 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14549 pwm_r.counter[1]
.sym 14553 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14556 pwm_r.counter[2]
.sym 14557 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14559 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14562 pwm_r.counter[3]
.sym 14563 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 14565 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14567 pwm_r.counter[4]
.sym 14569 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 14571 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 14573 pwm_r.counter[5]
.sym 14575 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 14577 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 14580 pwm_r.counter[6]
.sym 14581 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 14585 pwm_r.counter[7]
.sym 14587 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 14589 CLK$SB_IO_IN_$glb_clk
.sym 14591 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14592 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14593 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I2
.sym 14594 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 14595 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 14596 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 14597 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14598 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14603 soc.cpu.cpu_state[3]
.sym 14604 soc.cpu.pcpi_rs1[1]
.sym 14608 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 14610 soc.cpu.cpu_state[5]
.sym 14613 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14617 gpio_led_g[6]
.sym 14622 soc.cpu.mem_wordsize[2]
.sym 14632 gpio_led_g[0]
.sym 14633 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14634 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14636 gpio_led_g[6]
.sym 14637 gpio_led_g[7]
.sym 14638 gpio_led_g[3]
.sym 14639 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 14640 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14641 gpio_led_g[2]
.sym 14645 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14646 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 14647 gpio_led_g[1]
.sym 14649 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14652 gpio_led_g[4]
.sym 14653 gpio_led_g[5]
.sym 14658 pwm_g.counter_SB_DFF_Q_7_D
.sym 14664 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[1]
.sym 14666 pwm_g.counter_SB_DFF_Q_7_D
.sym 14667 gpio_led_g[0]
.sym 14670 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[2]
.sym 14672 gpio_led_g[1]
.sym 14673 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 14676 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[3]
.sym 14678 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 14679 gpio_led_g[2]
.sym 14682 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[4]
.sym 14684 gpio_led_g[3]
.sym 14685 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14688 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[5]
.sym 14690 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14691 gpio_led_g[4]
.sym 14694 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[6]
.sym 14696 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14697 gpio_led_g[5]
.sym 14700 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO[7]
.sym 14702 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14703 gpio_led_g[6]
.sym 14706 $nextpnr_ICESTORM_LC_21$I3
.sym 14708 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14709 gpio_led_g[7]
.sym 14714 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 14716 LED_G_SB_LUT4_O_I3
.sym 14717 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14718 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14719 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 14720 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14721 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14723 soc.cpu.pcpi_rs1[20]
.sym 14728 soc.cpu.mem_wordsize[0]
.sym 14731 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14736 soc.cpu.pcpi_rs1[31]
.sym 14750 $nextpnr_ICESTORM_LC_21$I3
.sym 14755 pwm_g.counter[0]
.sym 14757 pwm_g.counter[2]
.sym 14764 gpio_led_g[4]
.sym 14767 pwm_g.counter[4]
.sym 14768 pwm_g.counter[5]
.sym 14769 pwm_g.counter[6]
.sym 14770 pwm_g.counter[7]
.sym 14775 LED_G_SB_LUT4_O_I1
.sym 14776 gpio_led_g[0]
.sym 14777 gpio_led_g[6]
.sym 14779 LED_G_SB_LUT4_O_I0
.sym 14781 LED_G_SB_LUT4_O_I3
.sym 14783 gpio_led_g[7]
.sym 14784 LED_G_SB_LUT4_O_I2
.sym 14791 $nextpnr_ICESTORM_LC_21$I3
.sym 14794 pwm_g.counter[4]
.sym 14802 pwm_g.counter[5]
.sym 14806 LED_G_SB_LUT4_O_I3
.sym 14807 LED_G_SB_LUT4_O_I1
.sym 14808 LED_G_SB_LUT4_O_I0
.sym 14809 LED_G_SB_LUT4_O_I2
.sym 14812 gpio_led_g[6]
.sym 14813 pwm_g.counter[6]
.sym 14814 gpio_led_g[4]
.sym 14815 pwm_g.counter[4]
.sym 14821 pwm_g.counter[7]
.sym 14826 pwm_g.counter[2]
.sym 14830 gpio_led_g[0]
.sym 14831 pwm_g.counter[0]
.sym 14832 gpio_led_g[7]
.sym 14833 pwm_g.counter[7]
.sym 14857 LED_G$SB_IO_OUT
.sym 14859 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 14860 soc.cpu.pcpi_rs1[21]
.sym 14871 soc.cpu.pcpi_rs1[0]
.sym 14887 pwm_g.counter_SB_DFF_Q_7_D
.sym 14902 pwm_g.counter[0]
.sym 14913 pwm_g.counter_SB_DFF_Q_7_D
.sym 14919 pwm_g.counter[0]
.sym 14958 CLK$SB_IO_IN_$glb_clk
.sym 15061 reset_cnt[1]
.sym 15062 reset_cnt[2]
.sym 15063 reset_cnt[3]
.sym 15064 reset_cnt[4]
.sym 15065 reset_cnt[5]
.sym 15066 resetn
.sym 15067 resetn_SB_LUT4_O_I3
.sym 15084 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15104 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15108 soc.simpleuart.recv_state[0]
.sym 15109 soc.simpleuart.recv_state[1]
.sym 15110 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 15111 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15112 soc.simpleuart.recv_state[2]
.sym 15113 soc.simpleuart.recv_state[3]
.sym 15114 UART_RX$SB_IO_IN
.sym 15115 UART_RX_SB_LUT4_I2_I1
.sym 15117 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15121 soc.simpleuart.recv_state[3]
.sym 15122 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15123 UART_RX_SB_LUT4_I2_O
.sym 15132 soc.simpleuart.recv_state[0]
.sym 15134 $nextpnr_ICESTORM_LC_15$O
.sym 15137 soc.simpleuart.recv_state[0]
.sym 15140 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15143 soc.simpleuart.recv_state[1]
.sym 15146 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15147 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15148 soc.simpleuart.recv_state[2]
.sym 15150 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15153 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 15154 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15155 soc.simpleuart.recv_state[3]
.sym 15156 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15159 soc.simpleuart.recv_state[0]
.sym 15160 soc.simpleuart.recv_state[2]
.sym 15161 soc.simpleuart.recv_state[3]
.sym 15162 soc.simpleuart.recv_state[1]
.sym 15165 UART_RX$SB_IO_IN
.sym 15166 UART_RX_SB_LUT4_I2_I1
.sym 15168 soc.simpleuart.recv_state[0]
.sym 15171 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15172 UART_RX_SB_LUT4_I2_O
.sym 15173 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15174 soc.simpleuart.recv_state[0]
.sym 15178 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15179 soc.simpleuart.recv_state[2]
.sym 15180 UART_RX_SB_LUT4_I2_I1
.sym 15181 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15182 CLK$SB_IO_IN_$glb_clk
.sym 15183 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15189 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15190 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15191 UART_TX_SB_DFFESS_Q_E
.sym 15192 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15194 soc.simpleuart.send_pattern[9]
.sym 15195 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15199 iomem_addr[10]
.sym 15201 resetn
.sym 15202 soc.simpleuart_reg_div_do[9]
.sym 15211 soc.ram_ready
.sym 15216 resetn
.sym 15219 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15251 resetn
.sym 15266 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15269 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15271 resetn
.sym 15277 soc.memory.rdata_1[18]
.sym 15278 soc.simpleuart_reg_div_do[4]
.sym 15279 soc.ram_ready
.sym 15280 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15281 iomem_addr[16]
.sym 15282 soc.simpleuart.recv_divcnt[4]
.sym 15283 soc.memory.rdata_0[18]
.sym 15289 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15290 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15291 soc.simpleuart_reg_div_do[3]
.sym 15296 soc.simpleuart.recv_divcnt[3]
.sym 15300 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15301 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15305 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 15306 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15311 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15312 resetn
.sym 15316 soc.simpleuart.recv_divcnt[4]
.sym 15317 soc.simpleuart_reg_div_do[4]
.sym 15318 soc.simpleuart_reg_div_do[3]
.sym 15319 soc.simpleuart.recv_divcnt[3]
.sym 15328 soc.memory.rdata_1[18]
.sym 15329 soc.memory.rdata_0[18]
.sym 15330 soc.ram_ready
.sym 15331 iomem_addr[16]
.sym 15334 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 15335 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15336 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15348 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 15349 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 15350 soc.simpleuart.send_bitcnt[3]
.sym 15351 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15352 soc.simpleuart.send_bitcnt[2]
.sym 15353 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 15354 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 15359 soc.simpleuart.recv_divcnt[14]
.sym 15360 soc.simpleuart_reg_div_do[2]
.sym 15361 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 15362 soc.memory.rdata_0[31]
.sym 15363 soc.simpleuart_reg_div_do[11]
.sym 15365 soc.simpleuart.recv_divcnt[1]
.sym 15366 soc.simpleuart_reg_div_do[12]
.sym 15369 soc.simpleuart_reg_div_do[13]
.sym 15370 soc.simpleuart.recv_divcnt[8]
.sym 15371 soc.simpleuart_reg_div_do[17]
.sym 15372 $PACKER_VCC_NET
.sym 15373 iomem_wdata[19]
.sym 15374 soc.simpleuart.recv_divcnt[8]
.sym 15375 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15376 soc.simpleuart_reg_div_do[14]
.sym 15378 soc.simpleuart.recv_divcnt[12]
.sym 15379 soc.simpleuart_reg_div_do[7]
.sym 15380 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15382 iomem_wdata[21]
.sym 15390 soc.simpleuart_reg_div_do[6]
.sym 15391 soc.simpleuart_reg_div_do[1]
.sym 15394 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15399 soc.simpleuart_reg_div_do[4]
.sym 15404 soc.simpleuart_reg_div_do[12]
.sym 15405 soc.simpleuart_reg_div_do[7]
.sym 15406 soc.simpleuart.recv_divcnt[2]
.sym 15407 soc.simpleuart.recv_divcnt[13]
.sym 15408 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15411 soc.simpleuart_reg_div_do[13]
.sym 15412 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15413 soc.simpleuart.recv_divcnt[12]
.sym 15414 soc.simpleuart_reg_div_do[2]
.sym 15415 soc.simpleuart.recv_divcnt[0]
.sym 15418 soc.simpleuart.recv_divcnt[6]
.sym 15419 soc.simpleuart.recv_divcnt[7]
.sym 15421 soc.simpleuart.recv_divcnt[12]
.sym 15422 soc.simpleuart_reg_div_do[13]
.sym 15423 soc.simpleuart_reg_div_do[12]
.sym 15424 soc.simpleuart.recv_divcnt[13]
.sym 15428 soc.simpleuart_reg_div_do[4]
.sym 15436 soc.simpleuart_reg_div_do[2]
.sym 15440 soc.simpleuart.recv_divcnt[0]
.sym 15442 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15445 soc.simpleuart_reg_div_do[6]
.sym 15446 soc.simpleuart_reg_div_do[7]
.sym 15447 soc.simpleuart.recv_divcnt[7]
.sym 15448 soc.simpleuart.recv_divcnt[6]
.sym 15453 soc.simpleuart_reg_div_do[1]
.sym 15457 soc.simpleuart.recv_divcnt[2]
.sym 15458 soc.simpleuart_reg_div_do[2]
.sym 15459 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15460 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15463 soc.simpleuart_reg_div_do[7]
.sym 15468 CLK$SB_IO_IN_$glb_clk
.sym 15469 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15470 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 15471 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15472 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15473 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15474 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 15475 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 15476 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 15477 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15483 soc.memory.rdata_1[16]
.sym 15484 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 15486 soc.memory.wen[3]
.sym 15489 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 15494 resetn
.sym 15495 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 15496 soc.cpu.mem_rdata_q[28]
.sym 15497 soc.simpleuart.recv_divcnt[0]
.sym 15498 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15499 soc.simpleuart.recv_divcnt[22]
.sym 15502 resetn
.sym 15504 soc.simpleuart_reg_div_do[11]
.sym 15505 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15512 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15513 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 15514 soc.simpleuart.recv_divcnt[0]
.sym 15515 soc.simpleuart.recv_divcnt[4]
.sym 15516 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 15517 soc.simpleuart.recv_divcnt[6]
.sym 15518 soc.simpleuart.recv_divcnt[7]
.sym 15519 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 15520 soc.simpleuart.recv_divcnt[1]
.sym 15521 soc.simpleuart.recv_divcnt[2]
.sym 15522 soc.simpleuart.recv_divcnt[3]
.sym 15523 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15524 soc.simpleuart.recv_divcnt[5]
.sym 15526 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15527 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 15528 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 15543 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 15545 soc.simpleuart.recv_divcnt[0]
.sym 15546 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 15549 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 15551 soc.simpleuart.recv_divcnt[1]
.sym 15552 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 15555 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 15557 soc.simpleuart.recv_divcnt[2]
.sym 15558 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 15561 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 15563 soc.simpleuart.recv_divcnt[3]
.sym 15564 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 15567 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 15569 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 15570 soc.simpleuart.recv_divcnt[4]
.sym 15573 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 15575 soc.simpleuart.recv_divcnt[5]
.sym 15576 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 15579 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 15581 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 15582 soc.simpleuart.recv_divcnt[6]
.sym 15585 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 15587 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15588 soc.simpleuart.recv_divcnt[7]
.sym 15593 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 15594 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 15595 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15596 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 15597 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15598 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15599 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15600 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15605 soc.simpleuart.recv_divcnt[23]
.sym 15606 soc.simpleuart_reg_div_do[1]
.sym 15607 gpio_led_pmod_SB_DFFESR_Q_E
.sym 15608 soc.simpleuart.recv_divcnt[5]
.sym 15612 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 15613 soc.simpleuart.recv_divcnt[20]
.sym 15615 iomem_addr[16]
.sym 15616 soc.simpleuart_reg_div_do[4]
.sym 15622 soc.simpleuart.recv_divcnt[30]
.sym 15624 gpio_led_r[1]
.sym 15629 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 15634 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 15635 soc.simpleuart.recv_divcnt[9]
.sym 15636 soc.simpleuart.recv_divcnt[10]
.sym 15638 soc.simpleuart.recv_divcnt[12]
.sym 15639 soc.simpleuart.recv_divcnt[13]
.sym 15641 soc.simpleuart.recv_divcnt[15]
.sym 15642 soc.simpleuart.recv_divcnt[8]
.sym 15645 soc.simpleuart.recv_divcnt[11]
.sym 15648 soc.simpleuart.recv_divcnt[14]
.sym 15654 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15657 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 15658 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 15659 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 15661 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 15662 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 15663 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15666 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 15668 soc.simpleuart.recv_divcnt[8]
.sym 15669 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15672 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 15674 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15675 soc.simpleuart.recv_divcnt[9]
.sym 15678 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 15680 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 15681 soc.simpleuart.recv_divcnt[10]
.sym 15684 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[12]
.sym 15686 soc.simpleuart.recv_divcnt[11]
.sym 15687 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 15690 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[13]
.sym 15692 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 15693 soc.simpleuart.recv_divcnt[12]
.sym 15696 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[14]
.sym 15698 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 15699 soc.simpleuart.recv_divcnt[13]
.sym 15702 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[15]
.sym 15704 soc.simpleuart.recv_divcnt[14]
.sym 15705 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 15708 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 15710 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 15711 soc.simpleuart.recv_divcnt[15]
.sym 15716 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15717 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15718 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15719 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15720 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15721 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15722 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15723 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15727 gpio_led_g[5]
.sym 15728 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 15731 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 15732 soc.simpleuart_reg_div_do[3]
.sym 15733 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 15737 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 15740 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15741 soc.simpleuart_reg_div_do[17]
.sym 15743 iomem_wdata[18]
.sym 15744 resetn
.sym 15748 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 15750 soc.simpleuart_reg_div_do[19]
.sym 15752 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 15762 soc.simpleuart.recv_divcnt[21]
.sym 15763 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 15764 soc.simpleuart.recv_divcnt[23]
.sym 15765 soc.simpleuart.recv_divcnt[16]
.sym 15766 soc.simpleuart.recv_divcnt[17]
.sym 15767 soc.simpleuart.recv_divcnt[18]
.sym 15768 soc.simpleuart.recv_divcnt[19]
.sym 15769 soc.simpleuart.recv_divcnt[20]
.sym 15771 soc.simpleuart.recv_divcnt[22]
.sym 15772 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 15773 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 15777 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 15779 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 15785 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 15786 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 15787 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 15789 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[17]
.sym 15791 soc.simpleuart.recv_divcnt[16]
.sym 15792 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 15795 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[18]
.sym 15797 soc.simpleuart.recv_divcnt[17]
.sym 15798 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 15801 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[19]
.sym 15803 soc.simpleuart.recv_divcnt[18]
.sym 15804 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 15807 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[20]
.sym 15809 soc.simpleuart.recv_divcnt[19]
.sym 15810 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 15813 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[21]
.sym 15815 soc.simpleuart.recv_divcnt[20]
.sym 15816 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 15819 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[22]
.sym 15821 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 15822 soc.simpleuart.recv_divcnt[21]
.sym 15825 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[23]
.sym 15827 soc.simpleuart.recv_divcnt[22]
.sym 15828 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 15831 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 15833 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 15834 soc.simpleuart.recv_divcnt[23]
.sym 15839 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 15840 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 15841 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 15842 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15843 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15844 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15845 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15846 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 15851 soc.simpleuart.recv_divcnt[9]
.sym 15854 soc.simpleuart.recv_divcnt[29]
.sym 15856 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 15857 soc.simpleuart.recv_divcnt[28]
.sym 15858 soc.simpleuart.recv_divcnt[26]
.sym 15859 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 15862 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 15863 soc.simpleuart_reg_div_do[18]
.sym 15864 iomem_wdata[19]
.sym 15865 soc.simpleuart_reg_div_do[26]
.sym 15866 soc.simpleuart_reg_div_do[27]
.sym 15867 soc.simpleuart_reg_div_do[17]
.sym 15868 soc.simpleuart_reg_div_do[31]
.sym 15869 soc.simpleuart_reg_div_do[16]
.sym 15870 soc.cpu.mem_xfer
.sym 15871 soc.simpleuart_reg_div_do[28]
.sym 15872 soc.cpu.mem_xfer
.sym 15873 gpio_led_pmod_SB_DFFESR_Q_E
.sym 15874 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 15875 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 15880 soc.simpleuart.recv_divcnt[24]
.sym 15881 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 15882 soc.simpleuart.recv_divcnt[26]
.sym 15884 soc.simpleuart.recv_divcnt[28]
.sym 15885 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 15886 soc.simpleuart.recv_divcnt[30]
.sym 15887 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 15888 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 15889 soc.simpleuart.recv_divcnt[25]
.sym 15891 soc.simpleuart.recv_divcnt[27]
.sym 15892 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 15893 soc.simpleuart.recv_divcnt[29]
.sym 15894 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 15895 soc.simpleuart.recv_divcnt[31]
.sym 15899 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15906 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 15912 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[25]
.sym 15914 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 15915 soc.simpleuart.recv_divcnt[24]
.sym 15918 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[26]
.sym 15920 soc.simpleuart.recv_divcnt[25]
.sym 15921 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 15924 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[27]
.sym 15926 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 15927 soc.simpleuart.recv_divcnt[26]
.sym 15930 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[28]
.sym 15932 soc.simpleuart.recv_divcnt[27]
.sym 15933 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 15936 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[29]
.sym 15938 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 15939 soc.simpleuart.recv_divcnt[28]
.sym 15942 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[30]
.sym 15944 soc.simpleuart.recv_divcnt[29]
.sym 15945 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 15948 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[31]
.sym 15950 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 15951 soc.simpleuart.recv_divcnt[30]
.sym 15954 $nextpnr_ICESTORM_LC_30$I3
.sym 15956 soc.simpleuart.recv_divcnt[31]
.sym 15957 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15962 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 15963 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 15964 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 15965 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 15966 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 15967 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 15968 soc.cpu.mem_rdata_q[25]
.sym 15969 soc.cpu.mem_rdata_q[27]
.sym 15970 soc.cpu.mem_rdata_q[13]
.sym 15973 soc.cpu.mem_rdata_q[13]
.sym 15974 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 15975 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 15976 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 15978 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15981 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 15982 soc.cpu.mem_rdata_q[30]
.sym 15984 gpio_led_r[5]
.sym 15985 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 15986 resetn
.sym 15987 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15988 soc.cpu.mem_rdata_q[28]
.sym 15992 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 15994 resetn
.sym 15995 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 15997 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15998 $nextpnr_ICESTORM_LC_30$I3
.sym 16004 soc.simpleuart_reg_div_do[24]
.sym 16007 soc.simpleuart_reg_div_do[14]
.sym 16008 soc.simpleuart_reg_div_do[12]
.sym 16011 soc.simpleuart_reg_div_do[13]
.sym 16013 soc.simpleuart_reg_div_do[17]
.sym 16026 soc.simpleuart_reg_div_do[27]
.sym 16030 soc.simpleuart_reg_div_do[11]
.sym 16039 $nextpnr_ICESTORM_LC_30$I3
.sym 16043 soc.simpleuart_reg_div_do[11]
.sym 16049 soc.simpleuart_reg_div_do[13]
.sym 16055 soc.simpleuart_reg_div_do[14]
.sym 16061 soc.simpleuart_reg_div_do[12]
.sym 16068 soc.simpleuart_reg_div_do[27]
.sym 16075 soc.simpleuart_reg_div_do[17]
.sym 16080 soc.simpleuart_reg_div_do[24]
.sym 16085 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16086 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16087 soc.cpu.mem_rdata_q[26]
.sym 16088 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16089 soc.cpu.mem_rdata_q[14]
.sym 16090 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 16091 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 16092 soc.cpu.mem_rdata_q[28]
.sym 16097 soc.cpu.mem_xfer
.sym 16098 soc.cpu.mem_rdata_q[25]
.sym 16102 soc.cpu.mem_rdata_q[27]
.sym 16103 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 16104 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16105 soc.cpu.mem_rdata_latched[4]
.sym 16109 soc.simpleuart_reg_div_do[20]
.sym 16110 soc.cpu.mem_rdata_q[14]
.sym 16111 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16114 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 16116 soc.cpu.mem_rdata_q[28]
.sym 16117 soc.cpu.mem_rdata_q[25]
.sym 16119 gpio_led_g[4]
.sym 16120 gpio_led_r[1]
.sym 16129 iomem_wstrb[0]
.sym 16133 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16135 soc.simpleuart_reg_div_do[22]
.sym 16136 iomem_wdata[16]
.sym 16137 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 16139 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16145 soc.simpleuart_reg_div_do[16]
.sym 16146 resetn
.sym 16149 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16150 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16153 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16154 iomem_wdata[18]
.sym 16157 iomem_wdata[17]
.sym 16162 iomem_wdata[18]
.sym 16165 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16166 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16167 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16168 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16173 iomem_wdata[17]
.sym 16177 iomem_wdata[16]
.sym 16183 soc.simpleuart_reg_div_do[22]
.sym 16189 iomem_wstrb[0]
.sym 16191 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16192 resetn
.sym 16198 soc.simpleuart_reg_div_do[16]
.sym 16201 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16203 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16204 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16205 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 16206 CLK$SB_IO_IN_$glb_clk
.sym 16207 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16208 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16209 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16210 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 16211 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16212 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 16213 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 16214 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 16215 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16219 soc.cpu.pcpi_rs1[18]
.sym 16220 soc.simpleuart_reg_div_do[18]
.sym 16221 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 16224 iomem_wdata[16]
.sym 16225 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 16227 gpio_led_g[1]
.sym 16228 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 16229 iomem_wstrb[2]
.sym 16230 soc.cpu.mem_rdata_latched[5]
.sym 16231 soc.cpu.mem_rdata_q[26]
.sym 16232 resetn
.sym 16233 soc.simpleuart_reg_div_do[17]
.sym 16234 soc.cpu.instr_waitirq
.sym 16235 iomem_wdata[18]
.sym 16236 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 16237 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 16238 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 16239 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16240 iomem_wdata[18]
.sym 16241 iomem_wdata[21]
.sym 16242 soc.simpleuart_reg_div_do[19]
.sym 16243 iomem_wdata[17]
.sym 16250 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16251 soc.simpleuart_reg_div_do[30]
.sym 16252 soc.simpleuart_reg_div_do[11]
.sym 16253 soc.cpu.mem_rdata_q[14]
.sym 16254 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 16256 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16258 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16259 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16260 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16262 soc.simpleuart_reg_div_do[26]
.sym 16265 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16266 soc.simpleuart.send_divcnt[9]
.sym 16268 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16269 soc.simpleuart_reg_div_do[20]
.sym 16270 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16272 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16273 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16274 soc.simpleuart.send_divcnt[20]
.sym 16276 soc.simpleuart.send_divcnt[11]
.sym 16279 soc.cpu.mem_xfer
.sym 16280 soc.simpleuart_reg_div_do[9]
.sym 16282 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16283 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16284 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16285 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16289 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16290 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16294 soc.cpu.mem_rdata_q[14]
.sym 16295 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16297 soc.cpu.mem_xfer
.sym 16301 soc.simpleuart_reg_div_do[30]
.sym 16306 soc.simpleuart.send_divcnt[20]
.sym 16307 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16308 soc.simpleuart_reg_div_do[20]
.sym 16309 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16312 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 16314 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16318 soc.simpleuart_reg_div_do[26]
.sym 16324 soc.simpleuart_reg_div_do[11]
.sym 16325 soc.simpleuart_reg_div_do[9]
.sym 16326 soc.simpleuart.send_divcnt[9]
.sym 16327 soc.simpleuart.send_divcnt[11]
.sym 16331 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16332 soc.mem_valid
.sym 16333 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 16334 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16335 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16336 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16337 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16338 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 16342 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 16343 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16345 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16347 soc.cpu.mem_rdata_q[10]
.sym 16348 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16352 iomem_wdata[16]
.sym 16353 iomem_wdata[11]
.sym 16355 soc.simpleuart_reg_div_do[31]
.sym 16356 soc.cpu.trap
.sym 16357 soc.simpleuart_reg_div_do[26]
.sym 16358 soc.cpu.mem_xfer
.sym 16359 soc.cpu.mem_xfer
.sym 16360 iomem_wdata[19]
.sym 16361 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16363 soc.simpleuart_reg_div_do[28]
.sym 16364 soc.cpu.mem_xfer
.sym 16365 soc.simpleuart_reg_div_do[27]
.sym 16366 gpio_led_g_SB_DFFESR_Q_E
.sym 16372 soc.simpleuart_reg_div_do[10]
.sym 16375 soc.simpleuart.send_divcnt[11]
.sym 16377 soc.simpleuart_reg_div_do[24]
.sym 16378 soc.simpleuart_reg_div_do[25]
.sym 16379 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16381 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16382 soc.simpleuart.send_divcnt[10]
.sym 16383 gpio_led_g_SB_DFFESR_Q_E
.sym 16384 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16385 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16394 soc.simpleuart_reg_div_do[29]
.sym 16395 iomem_wdata[20]
.sym 16397 soc.simpleuart.send_divcnt[24]
.sym 16398 soc.simpleuart_reg_div_do[28]
.sym 16399 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16401 iomem_wdata[21]
.sym 16403 soc.simpleuart_reg_div_do[11]
.sym 16405 soc.simpleuart_reg_div_do[29]
.sym 16411 soc.simpleuart.send_divcnt[11]
.sym 16412 soc.simpleuart_reg_div_do[10]
.sym 16413 soc.simpleuart.send_divcnt[10]
.sym 16414 soc.simpleuart_reg_div_do[11]
.sym 16418 soc.simpleuart_reg_div_do[28]
.sym 16423 soc.simpleuart_reg_div_do[24]
.sym 16424 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16426 soc.simpleuart.send_divcnt[24]
.sym 16429 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16430 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16431 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16432 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16437 iomem_wdata[20]
.sym 16443 iomem_wdata[21]
.sym 16450 soc.simpleuart_reg_div_do[25]
.sym 16451 gpio_led_g_SB_DFFESR_Q_E
.sym 16452 CLK$SB_IO_IN_$glb_clk
.sym 16453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16454 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16455 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16456 soc.simpleuart_reg_div_do[28]
.sym 16457 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16458 gpio_led_b_SB_DFFESR_Q_E
.sym 16459 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 16460 soc.simpleuart_reg_div_do[29]
.sym 16461 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 16465 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 16466 soc.cpu.mem_xfer
.sym 16469 soc.cpu.mem_rdata_latched[2]
.sym 16470 gpio_led_pmod_SB_DFFESR_Q_E
.sym 16471 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 16473 soc.simpleuart_reg_div_do[21]
.sym 16474 soc.cpu.mem_la_read
.sym 16478 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 16479 gpio_led_b_SB_DFFESR_Q_E
.sym 16482 resetn
.sym 16483 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16484 iomem_wdata[26]
.sym 16485 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 16486 soc.cpu.mem_wordsize[1]
.sym 16488 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16496 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16497 soc.cpu.mem_state[0]
.sym 16499 iomem_wstrb[2]
.sym 16500 soc.cpu.mem_state[1]
.sym 16504 resetn
.sym 16506 iomem_wdata[25]
.sym 16507 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 16509 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16513 gpio_led_b_SB_DFFESR_Q_E
.sym 16515 soc.simpleuart_reg_div_do[31]
.sym 16517 soc.simpleuart_reg_div_do[29]
.sym 16523 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16524 soc.simpleuart.send_divcnt[29]
.sym 16525 iomem_wdata[27]
.sym 16530 soc.simpleuart_reg_div_do[31]
.sym 16534 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16535 soc.simpleuart.send_divcnt[29]
.sym 16536 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16537 soc.simpleuart_reg_div_do[29]
.sym 16540 iomem_wdata[25]
.sym 16546 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16547 iomem_wstrb[2]
.sym 16549 resetn
.sym 16553 soc.cpu.mem_state[1]
.sym 16554 soc.cpu.mem_state[0]
.sym 16565 iomem_wdata[27]
.sym 16571 resetn
.sym 16572 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 16573 iomem_wstrb[2]
.sym 16574 gpio_led_b_SB_DFFESR_Q_E
.sym 16575 CLK$SB_IO_IN_$glb_clk
.sym 16576 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16577 soc.cpu.prefetched_high_word
.sym 16578 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 16579 soc.cpu.trap_SB_LUT4_I1_I3
.sym 16580 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16581 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16582 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 16583 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 16584 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 16587 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 16592 iomem_wstrb[3]
.sym 16595 gpio_led_b[1]
.sym 16599 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 16601 gpio_led_r[7]
.sym 16603 soc.cpu.mem_rdata_q[14]
.sym 16605 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16607 gpio_led_r[1]
.sym 16608 gpio_led_r_SB_DFFESR_Q_E
.sym 16609 soc.cpu.mem_rdata_q[25]
.sym 16612 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 16620 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 16622 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 16626 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16627 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16628 soc.cpu.mem_xfer
.sym 16630 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 16631 soc.cpu.mem_state[1]
.sym 16634 soc.cpu.mem_xfer
.sym 16637 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16638 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16639 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 16640 soc.cpu.trap
.sym 16642 resetn
.sym 16643 soc.cpu.mem_do_wdata
.sym 16644 soc.cpu.mem_state[0]
.sym 16645 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16646 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16647 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 16648 soc.cpu.mem_la_read
.sym 16657 soc.cpu.mem_state[0]
.sym 16659 soc.cpu.mem_xfer
.sym 16660 soc.cpu.mem_state[1]
.sym 16663 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16664 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 16665 soc.cpu.mem_do_wdata
.sym 16666 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 16669 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16670 soc.cpu.mem_xfer
.sym 16671 soc.cpu.mem_la_read
.sym 16672 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 16675 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 16676 soc.cpu.mem_la_read
.sym 16677 soc.cpu.mem_xfer
.sym 16678 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16681 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16682 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16683 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16684 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16693 resetn
.sym 16694 soc.cpu.trap
.sym 16697 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 16698 CLK$SB_IO_IN_$glb_clk
.sym 16699 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 16700 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16704 soc.cpu.clear_prefetched_high_word
.sym 16705 soc.cpu.clear_prefetched_high_word_q
.sym 16706 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 16707 soc.cpu.trap_SB_LUT4_I3_O
.sym 16708 iomem_addr[10]
.sym 16710 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 16711 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 16712 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16713 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16714 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16715 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 16718 gpio_led_g[2]
.sym 16721 iomem_wdata[14]
.sym 16722 soc.cpu.mem_do_rdata
.sym 16724 resetn
.sym 16726 iomem_wdata[29]
.sym 16727 soc.cpu.mem_la_wdata[5]
.sym 16728 iomem_wdata[21]
.sym 16730 soc.cpu.mem_rdata_q[12]
.sym 16731 iomem_wdata[18]
.sym 16732 soc.cpu.mem_la_wdata[3]
.sym 16734 soc.cpu.instr_waitirq
.sym 16735 iomem_wdata[17]
.sym 16741 soc.cpu.mem_la_wdata[2]
.sym 16743 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16747 soc.cpu.pcpi_rs2[26]
.sym 16750 iomem_wstrb[1]
.sym 16754 resetn
.sym 16755 soc.cpu.mem_wordsize[1]
.sym 16758 soc.cpu.mem_wordsize[1]
.sym 16760 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16763 soc.cpu.mem_wordsize[1]
.sym 16765 soc.cpu.mem_wordsize[2]
.sym 16767 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 16770 soc.cpu.pcpi_rs2[10]
.sym 16780 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16781 iomem_wstrb[1]
.sym 16783 resetn
.sym 16786 soc.cpu.pcpi_rs2[10]
.sym 16787 soc.cpu.mem_wordsize[1]
.sym 16788 soc.cpu.mem_la_wdata[2]
.sym 16789 soc.cpu.mem_wordsize[2]
.sym 16792 soc.cpu.mem_wordsize[2]
.sym 16793 soc.cpu.pcpi_rs2[26]
.sym 16794 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 16795 soc.cpu.mem_wordsize[1]
.sym 16804 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 16805 soc.cpu.pcpi_rs2[10]
.sym 16806 soc.cpu.mem_wordsize[1]
.sym 16820 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16821 CLK$SB_IO_IN_$glb_clk
.sym 16823 iomem_wdata[21]
.sym 16824 iomem_wdata[13]
.sym 16825 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16826 iomem_wdata[20]
.sym 16827 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 16829 iomem_wdata[19]
.sym 16830 iomem_wdata[29]
.sym 16833 gpio_led_r[1]
.sym 16834 gpio_led_g[6]
.sym 16835 iomem_wdata[11]
.sym 16836 iomem_wstrb[1]
.sym 16839 gpio_led_b[2]
.sym 16840 soc.cpu.trap_SB_LUT4_I3_O
.sym 16842 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16843 iomem_wdata[26]
.sym 16845 gpio_led_b[6]
.sym 16846 soc.cpu.decoded_imm[3]
.sym 16847 soc.cpu.pcpi_rs2[30]
.sym 16848 gpio_led_g[0]
.sym 16850 soc.cpu.pcpi_rs2[13]
.sym 16852 iomem_wdata[19]
.sym 16854 gpio_led_g_SB_DFFESR_Q_E
.sym 16855 soc.cpu.trap
.sym 16856 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 16857 gpio_led_r[6]
.sym 16858 soc.cpu.mem_do_wdata
.sym 16865 iomem_wdata[15]
.sym 16869 iomem_wdata[10]
.sym 16870 iomem_wdata[9]
.sym 16871 iomem_wdata[14]
.sym 16874 iomem_wdata[11]
.sym 16881 iomem_wdata[13]
.sym 16886 iomem_wdata[12]
.sym 16891 gpio_led_r_SB_DFFESR_Q_E
.sym 16898 iomem_wdata[15]
.sym 16905 iomem_wdata[14]
.sym 16918 iomem_wdata[9]
.sym 16922 iomem_wdata[13]
.sym 16928 iomem_wdata[12]
.sym 16936 iomem_wdata[11]
.sym 16941 iomem_wdata[10]
.sym 16943 gpio_led_r_SB_DFFESR_Q_E
.sym 16944 CLK$SB_IO_IN_$glb_clk
.sym 16945 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16947 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 16948 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 16949 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 16950 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 16951 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 16952 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 16953 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 16954 iomem_wdata[2]
.sym 16955 soc.cpu.pcpi_rs1[15]
.sym 16956 gpio_led_g[2]
.sym 16958 soc.cpu.pcpi_rs1[15]
.sym 16959 iomem_wdata[19]
.sym 16962 soc.cpu.is_sb_sh_sw
.sym 16964 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16965 soc.cpu.alu_out_q[25]
.sym 16967 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16970 soc.cpu.pcpi_rs2[19]
.sym 16971 soc.cpu.pcpi_rs2[16]
.sym 16973 soc.cpu.mem_la_wdata[0]
.sym 16974 soc.cpu.pcpi_rs1[11]
.sym 16975 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 16976 soc.cpu.pcpi_rs2[16]
.sym 16977 soc.cpu.pcpi_rs2[14]
.sym 16978 soc.cpu.mem_wordsize[1]
.sym 16980 soc.cpu.pcpi_rs1[23]
.sym 16981 soc.cpu.pcpi_rs1[5]
.sym 16987 iomem_wdata[17]
.sym 16988 soc.cpu.pcpi_rs1[9]
.sym 16989 soc.cpu.mem_la_wdata[0]
.sym 16990 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 16991 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 16992 soc.cpu.pcpi_rs2[25]
.sym 16993 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_O
.sym 16995 iomem_wdata[22]
.sym 16996 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 16997 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 16998 soc.cpu.pcpi_rs1[0]
.sym 17001 iomem_wdata[18]
.sym 17002 soc.cpu.pcpi_rs2[9]
.sym 17003 iomem_wdata[16]
.sym 17005 soc.cpu.pcpi_rs2[18]
.sym 17006 soc.cpu.pcpi_rs1[18]
.sym 17010 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 17011 soc.cpu.pcpi_rs1[25]
.sym 17012 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 17014 gpio_led_g_SB_DFFESR_Q_E
.sym 17015 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 17022 iomem_wdata[17]
.sym 17026 soc.cpu.pcpi_rs2[25]
.sym 17027 soc.cpu.pcpi_rs1[0]
.sym 17028 soc.cpu.pcpi_rs1[25]
.sym 17029 soc.cpu.mem_la_wdata[0]
.sym 17035 iomem_wdata[22]
.sym 17040 iomem_wdata[18]
.sym 17044 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 17045 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 17046 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_O
.sym 17047 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 17050 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 17051 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 17052 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 17053 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 17058 iomem_wdata[16]
.sym 17062 soc.cpu.pcpi_rs1[9]
.sym 17063 soc.cpu.pcpi_rs2[18]
.sym 17064 soc.cpu.pcpi_rs1[18]
.sym 17065 soc.cpu.pcpi_rs2[9]
.sym 17066 gpio_led_g_SB_DFFESR_Q_E
.sym 17067 CLK$SB_IO_IN_$glb_clk
.sym 17068 resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 17070 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 17071 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 17072 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 17073 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 17074 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 17075 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 17076 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 17077 iomem_wdata[18]
.sym 17078 soc.cpu.pcpi_rs1[4]
.sym 17079 soc.cpu.pcpi_rs1[4]
.sym 17080 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 17081 soc.cpu.pcpi_rs2[10]
.sym 17082 soc.cpu.pcpi_rs1[3]
.sym 17083 iomem_wdata[9]
.sym 17085 soc.cpu.alu_out_q[18]
.sym 17087 soc.cpu.pcpi_rs2[11]
.sym 17088 soc.cpu.mem_wordsize[2]
.sym 17089 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_O
.sym 17090 soc.cpu.pcpi_rs2[17]
.sym 17091 iomem_wdata[17]
.sym 17092 soc.cpu.pcpi_rs1[9]
.sym 17094 soc.cpu.pcpi_rs1[1]
.sym 17095 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 17096 soc.cpu.mem_la_wdata[7]
.sym 17097 soc.cpu.decoded_imm[18]
.sym 17098 soc.cpu.pcpi_rs1[17]
.sym 17099 soc.cpu.pcpi_rs1[15]
.sym 17100 soc.cpu.mem_rdata_q[14]
.sym 17101 soc.cpu.mem_la_wdata[4]
.sym 17102 soc.cpu.is_sb_sh_sw
.sym 17103 soc.cpu.pcpi_rs1[27]
.sym 17104 soc.cpu.pcpi_rs1[22]
.sym 17110 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 17111 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 17112 soc.cpu.pcpi_rs1[30]
.sym 17113 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 17114 soc.cpu.pcpi_rs1[16]
.sym 17115 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 17119 soc.cpu.pcpi_rs2[30]
.sym 17122 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 17123 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 17127 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17128 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17129 soc.cpu.pcpi_rs1[27]
.sym 17131 soc.cpu.pcpi_rs2[11]
.sym 17132 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 17133 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 17134 soc.cpu.pcpi_rs1[11]
.sym 17135 soc.cpu.pcpi_rs2[27]
.sym 17136 soc.cpu.pcpi_rs2[16]
.sym 17137 soc.cpu.instr_sub
.sym 17138 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 17140 soc.cpu.instr_sub
.sym 17141 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 17143 soc.cpu.pcpi_rs1[16]
.sym 17146 soc.cpu.pcpi_rs2[16]
.sym 17149 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 17150 soc.cpu.instr_sub
.sym 17151 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 17152 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17156 soc.cpu.pcpi_rs2[11]
.sym 17158 soc.cpu.pcpi_rs1[11]
.sym 17161 soc.cpu.pcpi_rs1[27]
.sym 17162 soc.cpu.pcpi_rs2[27]
.sym 17167 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 17168 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 17169 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 17170 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 17174 soc.cpu.pcpi_rs1[30]
.sym 17176 soc.cpu.pcpi_rs2[30]
.sym 17179 soc.cpu.instr_sub
.sym 17180 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17181 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 17182 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 17185 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 17186 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17187 soc.cpu.instr_sub
.sym 17188 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 17192 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 17193 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 17194 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 17195 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 17196 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 17197 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 17198 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 17199 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 17200 soc.cpu.alu_out_q[9]
.sym 17203 gpio_led_g[5]
.sym 17204 soc.cpu.pcpi_rs1[8]
.sym 17205 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 17206 soc.cpu.pcpi_rs1[30]
.sym 17207 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 17208 soc.cpu.pcpi_rs2[12]
.sym 17209 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 17211 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 17212 soc.cpu.alu_out_q[3]
.sym 17213 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 17214 soc.cpu.pcpi_rs2[12]
.sym 17216 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 17217 soc.cpu.pcpi_rs2[11]
.sym 17218 soc.cpu.mem_rdata_q[12]
.sym 17220 soc.cpu.pcpi_rs1[25]
.sym 17221 soc.cpu.mem_la_wdata[6]
.sym 17222 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 17223 soc.cpu.mem_la_wdata[5]
.sym 17224 resetn
.sym 17225 soc.cpu.pcpi_rs1[10]
.sym 17226 soc.cpu.instr_waitirq
.sym 17227 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 17234 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 17235 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 17236 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 17238 soc.cpu.instr_sub
.sym 17239 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17240 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 17241 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 17242 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 17243 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 17244 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 17245 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17246 soc.cpu.instr_sub
.sym 17247 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 17248 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 17249 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 17251 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 17252 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 17254 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 17255 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 17256 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 17259 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 17260 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 17266 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 17267 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17268 soc.cpu.instr_sub
.sym 17269 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 17272 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 17273 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 17274 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17275 soc.cpu.instr_sub
.sym 17278 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 17279 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17280 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 17281 soc.cpu.instr_sub
.sym 17284 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 17286 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 17290 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 17291 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17292 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 17293 soc.cpu.instr_sub
.sym 17296 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 17298 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 17302 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17303 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 17304 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 17305 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 17308 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 17309 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17310 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 17311 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 17313 CLK$SB_IO_IN_$glb_clk
.sym 17315 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 17316 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 17317 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 17318 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 17319 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 17320 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 17321 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 17322 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17328 soc.cpu.pcpi_rs1[16]
.sym 17329 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17330 soc.cpu.pcpi_rs1[18]
.sym 17332 soc.cpu.is_alu_reg_reg
.sym 17333 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17335 soc.cpu.irq_state[0]
.sym 17336 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 17339 soc.cpu.pcpi_rs2[24]
.sym 17340 soc.cpu.alu_out_q[10]
.sym 17341 soc.cpu.pcpi_rs2[18]
.sym 17342 soc.cpu.alu_out_q[28]
.sym 17344 soc.cpu.pcpi_rs1[29]
.sym 17345 soc.cpu.mem_do_wdata
.sym 17346 soc.cpu.trap
.sym 17347 soc.cpu.pcpi_rs1[6]
.sym 17348 soc.cpu.cpu_state[3]
.sym 17349 soc.cpu.pcpi_rs2[13]
.sym 17350 soc.cpu.pcpi_rs2[30]
.sym 17356 soc.cpu.instr_sub
.sym 17358 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 17359 soc.cpu.pcpi_rs2[18]
.sym 17360 soc.cpu.pcpi_rs1[18]
.sym 17361 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 17362 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17363 soc.cpu.instr_sub
.sym 17365 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17366 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 17367 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 17368 soc.cpu.pcpi_rs1[18]
.sym 17369 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 17370 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17373 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 17374 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17375 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 17377 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 17379 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 17380 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 17381 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17382 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 17383 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 17384 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 17385 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 17389 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17390 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 17391 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 17392 soc.cpu.instr_sub
.sym 17395 soc.cpu.pcpi_rs2[18]
.sym 17396 soc.cpu.pcpi_rs1[18]
.sym 17397 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17398 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 17401 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17402 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 17403 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 17404 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 17407 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 17408 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 17409 soc.cpu.instr_sub
.sym 17410 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17413 soc.cpu.instr_sub
.sym 17414 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 17415 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17416 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 17419 soc.cpu.pcpi_rs1[18]
.sym 17420 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17421 soc.cpu.pcpi_rs2[18]
.sym 17422 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17425 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17426 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 17427 soc.cpu.instr_sub
.sym 17428 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 17431 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 17432 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17433 soc.cpu.instr_sub
.sym 17434 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 17436 CLK$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 17439 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 17440 soc.cpu.alu_out_q[13]
.sym 17441 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 17442 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 17443 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 17444 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 17445 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 17447 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17449 soc.cpu.mem_rdata_q[13]
.sym 17450 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17452 soc.cpu.pcpi_rs2[26]
.sym 17455 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 17456 soc.cpu.alu_out_q[30]
.sym 17458 $PACKER_VCC_NET
.sym 17460 soc.cpu.cpuregs_wrdata[13]
.sym 17461 $PACKER_VCC_NET
.sym 17462 soc.cpu.pcpi_rs1[11]
.sym 17463 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 17464 soc.cpu.cpuregs.wen
.sym 17465 soc.cpu.mem_la_wdata[0]
.sym 17466 soc.cpu.pcpi_rs1[21]
.sym 17467 soc.cpu.pcpi_rs2[16]
.sym 17468 soc.cpu.pcpi_rs2[19]
.sym 17469 soc.cpu.mem_wordsize[1]
.sym 17470 soc.cpu.pcpi_rs1[11]
.sym 17471 soc.cpu.pcpi_rs2[27]
.sym 17472 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 17473 soc.cpu.pcpi_rs2[28]
.sym 17479 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 17480 soc.cpu.mem_la_wdata[2]
.sym 17483 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 17484 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 17485 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 17487 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17488 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 17491 soc.cpu.pcpi_rs2[10]
.sym 17492 soc.cpu.instr_sub
.sym 17493 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 17495 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 17496 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 17497 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 17499 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 17500 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17502 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17504 soc.cpu.instr_sub
.sym 17505 soc.cpu.instr_sub
.sym 17506 soc.cpu.pcpi_rs1[10]
.sym 17507 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 17508 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17512 soc.cpu.pcpi_rs1[10]
.sym 17513 soc.cpu.pcpi_rs2[10]
.sym 17514 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 17515 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17518 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17519 soc.cpu.instr_sub
.sym 17520 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 17521 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 17524 soc.cpu.pcpi_rs1[10]
.sym 17525 soc.cpu.pcpi_rs2[10]
.sym 17526 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17527 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17530 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17531 soc.cpu.instr_sub
.sym 17532 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 17533 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 17537 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 17538 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 17542 soc.cpu.instr_sub
.sym 17543 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 17544 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17545 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 17548 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 17549 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 17556 soc.cpu.mem_la_wdata[2]
.sym 17559 CLK$SB_IO_IN_$glb_clk
.sym 17561 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 17562 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 17563 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 17564 soc.cpu.trap
.sym 17565 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 17566 soc.cpu.alu_out_SB_LUT4_O_19_I3
.sym 17567 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17568 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 17569 soc.cpu.alu_out_q[8]
.sym 17573 $PACKER_VCC_NET
.sym 17576 soc.cpu.mem_la_wdata[1]
.sym 17577 soc.cpu.cpuregs_wrdata[2]
.sym 17578 soc.cpu.pcpi_rs2[11]
.sym 17579 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 17582 $PACKER_VCC_NET
.sym 17584 soc.cpu.cpuregs_waddr[4]
.sym 17585 soc.cpu.decoded_imm[18]
.sym 17586 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 17587 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 17588 soc.cpu.mem_la_wdata[7]
.sym 17589 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 17590 soc.cpu.pcpi_rs1[1]
.sym 17591 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 17592 soc.cpu.mem_rdata_q[14]
.sym 17593 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17594 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17595 soc.cpu.is_sb_sh_sw
.sym 17596 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 17603 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17605 soc.cpu.pcpi_rs1[3]
.sym 17606 soc.cpu.pcpi_rs1[1]
.sym 17607 soc.cpu.pcpi_rs1[2]
.sym 17613 soc.cpu.pcpi_rs1[5]
.sym 17616 soc.cpu.pcpi_rs1[4]
.sym 17617 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17620 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17621 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17623 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17625 soc.cpu.pcpi_rs1[7]
.sym 17626 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17627 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17629 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17631 soc.cpu.pcpi_rs1[6]
.sym 17633 soc.cpu.pcpi_rs1[0]
.sym 17634 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17636 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17637 soc.cpu.pcpi_rs1[0]
.sym 17640 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 17642 soc.cpu.pcpi_rs1[1]
.sym 17643 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17644 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17646 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 17648 soc.cpu.pcpi_rs1[2]
.sym 17649 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17650 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 17652 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 17654 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17655 soc.cpu.pcpi_rs1[3]
.sym 17656 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 17658 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 17660 soc.cpu.pcpi_rs1[4]
.sym 17661 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17662 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 17664 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17666 soc.cpu.pcpi_rs1[5]
.sym 17667 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17668 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 17670 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17672 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17673 soc.cpu.pcpi_rs1[6]
.sym 17674 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17676 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17678 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17679 soc.cpu.pcpi_rs1[7]
.sym 17680 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17684 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 17685 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17686 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17687 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 17688 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17689 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17690 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17691 soc.cpu.instr_blt
.sym 17692 soc.cpu.pcpi_rs1[18]
.sym 17696 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 17697 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17700 soc.cpu.alu_out_q[6]
.sym 17701 soc.cpu.pcpi_rs1[3]
.sym 17702 soc.cpu.cpuregs_wrdata[31]
.sym 17703 soc.cpu.pcpi_rs1[27]
.sym 17709 soc.cpu.pcpi_rs1[10]
.sym 17710 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 17711 soc.cpu.pcpi_rs1[7]
.sym 17712 resetn
.sym 17713 soc.cpu.cpu_state[0]
.sym 17714 soc.cpu.instr_waitirq
.sym 17715 soc.cpu.mem_rdata_q[12]
.sym 17716 soc.cpu.pcpi_rs1[25]
.sym 17717 soc.cpu.mem_la_wdata[6]
.sym 17718 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 17719 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 17720 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17726 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17727 soc.cpu.pcpi_rs1[9]
.sym 17728 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17729 soc.cpu.pcpi_rs1[14]
.sym 17730 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17732 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17734 soc.cpu.pcpi_rs1[11]
.sym 17736 soc.cpu.pcpi_rs1[10]
.sym 17738 soc.cpu.pcpi_rs1[12]
.sym 17741 soc.cpu.pcpi_rs1[13]
.sym 17747 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17748 soc.cpu.pcpi_rs1[8]
.sym 17751 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17752 soc.cpu.pcpi_rs1[15]
.sym 17753 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17755 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17757 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 17759 soc.cpu.pcpi_rs1[8]
.sym 17760 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17761 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17763 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 17765 soc.cpu.pcpi_rs1[9]
.sym 17766 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17767 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 17769 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 17771 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17772 soc.cpu.pcpi_rs1[10]
.sym 17773 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 17775 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 17777 soc.cpu.pcpi_rs1[11]
.sym 17778 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17779 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 17781 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 17783 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17784 soc.cpu.pcpi_rs1[12]
.sym 17785 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 17787 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 17789 soc.cpu.pcpi_rs1[13]
.sym 17790 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17791 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 17793 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 17795 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17796 soc.cpu.pcpi_rs1[14]
.sym 17797 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 17799 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 17801 soc.cpu.pcpi_rs1[15]
.sym 17802 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17803 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 17807 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17808 soc.cpu.instr_bgeu
.sym 17809 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 17810 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17811 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17812 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17813 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17814 soc.cpu.instr_and
.sym 17816 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 17823 soc.cpu.pcpi_rs1[9]
.sym 17824 soc.cpu.pcpi_rs1[10]
.sym 17825 soc.cpu.pcpi_rs1[14]
.sym 17827 soc.cpu.pcpi_rs2[8]
.sym 17828 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17829 soc.cpu.pcpi_rs1[5]
.sym 17830 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 17831 soc.cpu.instr_sub
.sym 17832 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 17833 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 17834 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17836 soc.cpu.pcpi_rs2[30]
.sym 17837 soc.cpu.mem_do_wdata
.sym 17838 soc.cpu.instr_sub
.sym 17840 soc.cpu.cpu_state[3]
.sym 17841 soc.cpu.pcpi_rs2[13]
.sym 17843 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 17849 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17850 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17853 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17854 soc.cpu.pcpi_rs1[16]
.sym 17857 soc.cpu.pcpi_rs1[18]
.sym 17859 soc.cpu.pcpi_rs1[17]
.sym 17860 soc.cpu.pcpi_rs1[19]
.sym 17861 soc.cpu.pcpi_rs1[20]
.sym 17864 soc.cpu.pcpi_rs1[23]
.sym 17867 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17869 soc.cpu.pcpi_rs1[22]
.sym 17872 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17873 soc.cpu.pcpi_rs1[21]
.sym 17874 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17877 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17878 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17880 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 17882 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17883 soc.cpu.pcpi_rs1[16]
.sym 17884 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 17886 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 17888 soc.cpu.pcpi_rs1[17]
.sym 17889 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17890 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 17892 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 17894 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17895 soc.cpu.pcpi_rs1[18]
.sym 17896 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 17898 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 17900 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17901 soc.cpu.pcpi_rs1[19]
.sym 17902 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 17904 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 17906 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17907 soc.cpu.pcpi_rs1[20]
.sym 17908 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 17910 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 17912 soc.cpu.pcpi_rs1[21]
.sym 17913 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17914 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 17916 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 17918 soc.cpu.pcpi_rs1[22]
.sym 17919 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17920 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 17922 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 17924 soc.cpu.pcpi_rs1[23]
.sym 17925 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17926 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 17930 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 17931 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 17932 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17933 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 17934 soc.cpu.instr_bltu
.sym 17935 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17936 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17938 soc.cpu.irq_state[1]
.sym 17943 soc.cpu.pcpi_rs1[16]
.sym 17944 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 17945 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 17947 soc.cpu.pcpi_rs1[17]
.sym 17948 soc.cpu.pcpi_rs1[19]
.sym 17949 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17950 soc.cpu.pcpi_rs1[16]
.sym 17951 $PACKER_VCC_NET
.sym 17955 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 17958 soc.cpu.pcpi_rs1[21]
.sym 17959 soc.cpu.pcpi_rs1[21]
.sym 17960 soc.cpu.instr_sb
.sym 17962 soc.cpu.instr_sw
.sym 17963 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 17965 soc.cpu.instr_andi
.sym 17966 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 17971 soc.cpu.pcpi_rs1[24]
.sym 17977 soc.cpu.pcpi_rs1[28]
.sym 17978 soc.cpu.pcpi_rs1[30]
.sym 17980 soc.cpu.pcpi_rs1[29]
.sym 17981 soc.cpu.pcpi_rs1[25]
.sym 17982 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17983 soc.cpu.pcpi_rs1[31]
.sym 17985 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17987 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17989 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17990 soc.cpu.pcpi_rs1[26]
.sym 17992 soc.cpu.pcpi_rs1[27]
.sym 17996 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 17997 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18000 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18001 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18003 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 18005 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18006 soc.cpu.pcpi_rs1[24]
.sym 18007 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 18009 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 18011 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18012 soc.cpu.pcpi_rs1[25]
.sym 18013 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 18015 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 18017 soc.cpu.pcpi_rs1[26]
.sym 18018 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18019 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 18021 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 18023 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18024 soc.cpu.pcpi_rs1[27]
.sym 18025 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 18027 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 18029 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18030 soc.cpu.pcpi_rs1[28]
.sym 18031 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 18033 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 18035 soc.cpu.pcpi_rs1[29]
.sym 18036 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18037 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 18039 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 18041 soc.cpu.pcpi_rs1[30]
.sym 18042 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18043 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 18045 $nextpnr_ICESTORM_LC_5$I3
.sym 18047 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 18048 soc.cpu.pcpi_rs1[31]
.sym 18049 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 18053 soc.cpu.instr_lw
.sym 18054 soc.cpu.instr_sb
.sym 18055 soc.cpu.instr_srli
.sym 18056 soc.cpu.instr_lbu
.sym 18057 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 18058 soc.cpu.instr_lb
.sym 18059 soc.cpu.instr_lhu
.sym 18060 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18065 soc.cpu.pcpi_rs1[25]
.sym 18066 soc.cpu.pcpi_rs2[28]
.sym 18067 soc.cpu.pcpi_rs1[25]
.sym 18069 soc.cpu.instr_bne
.sym 18070 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18072 soc.cpu.pcpi_rs2[27]
.sym 18073 soc.cpu.pcpi_rs1[28]
.sym 18074 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 18075 soc.cpu.pcpi_rs2[27]
.sym 18076 soc.cpu.mem_wordsize[2]
.sym 18077 soc.cpu.pcpi_rs1[1]
.sym 18079 soc.cpu.cpu_state[2]
.sym 18080 soc.cpu.mem_rdata_q[14]
.sym 18082 resetn
.sym 18083 soc.cpu.is_sb_sh_sw
.sym 18084 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18085 soc.cpu.mem_rdata_q[14]
.sym 18086 soc.cpu.cpu_state[3]
.sym 18087 soc.cpu.is_sb_sh_sw
.sym 18089 $nextpnr_ICESTORM_LC_5$I3
.sym 18095 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 18098 soc.cpu.instr_slli
.sym 18099 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 18101 soc.cpu.instr_srai
.sym 18102 soc.cpu.instr_ori
.sym 18103 soc.cpu.instr_sub
.sym 18105 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18106 soc.cpu.instr_sll
.sym 18108 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18109 soc.cpu.instr_srai
.sym 18111 soc.cpu.mem_rdata_q[14]
.sym 18112 soc.cpu.instr_srli
.sym 18114 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 18115 soc.cpu.instr_andi
.sym 18116 soc.cpu.instr_add
.sym 18119 soc.cpu.pcpi_rs1[31]
.sym 18120 soc.cpu.instr_srl
.sym 18121 soc.cpu.mem_rdata_q[12]
.sym 18122 soc.cpu.mem_rdata_q[13]
.sym 18123 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 18124 soc.cpu.instr_sra
.sym 18125 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 18130 $nextpnr_ICESTORM_LC_5$I3
.sym 18133 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 18134 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 18135 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 18136 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 18139 soc.cpu.pcpi_rs1[31]
.sym 18141 soc.cpu.instr_srai
.sym 18142 soc.cpu.instr_sra
.sym 18145 soc.cpu.instr_sra
.sym 18146 soc.cpu.instr_srai
.sym 18147 soc.cpu.instr_srl
.sym 18148 soc.cpu.instr_srli
.sym 18153 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 18154 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18157 soc.cpu.instr_andi
.sym 18158 soc.cpu.instr_slli
.sym 18159 soc.cpu.instr_ori
.sym 18160 soc.cpu.instr_srli
.sym 18163 soc.cpu.mem_rdata_q[12]
.sym 18164 soc.cpu.mem_rdata_q[14]
.sym 18165 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 18166 soc.cpu.mem_rdata_q[13]
.sym 18169 soc.cpu.instr_srai
.sym 18170 soc.cpu.instr_add
.sym 18171 soc.cpu.instr_sll
.sym 18172 soc.cpu.instr_sub
.sym 18173 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18174 CLK$SB_IO_IN_$glb_clk
.sym 18175 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18176 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 18177 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 18178 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O
.sym 18179 soc.cpu.instr_addi
.sym 18180 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18181 soc.cpu.instr_andi
.sym 18182 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18183 soc.cpu.instr_beq
.sym 18188 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 18189 soc.cpu.pcpi_rs2[25]
.sym 18190 soc.cpu.pcpi_rs1[30]
.sym 18191 soc.cpu.instr_lbu
.sym 18194 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 18196 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18197 soc.cpu.instr_lh
.sym 18199 soc.cpu.pcpi_rs1[8]
.sym 18200 soc.cpu.cpu_state[0]
.sym 18203 soc.cpu.pcpi_rs1[27]
.sym 18204 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 18205 soc.cpu.cpu_state[5]
.sym 18207 soc.cpu.mem_rdata_q[12]
.sym 18208 soc.cpu.pcpi_rs1[25]
.sym 18209 resetn
.sym 18219 soc.cpu.instr_sh
.sym 18225 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18226 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18227 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18228 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 18230 soc.cpu.is_sb_sh_sw
.sym 18231 soc.cpu.mem_rdata_q[12]
.sym 18236 soc.cpu.instr_addi
.sym 18237 soc.cpu.instr_sw
.sym 18239 soc.cpu.cpu_state[2]
.sym 18240 soc.cpu.instr_xori
.sym 18242 soc.cpu.mem_rdata_q[13]
.sym 18243 soc.cpu.is_slli_srli_srai
.sym 18244 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 18245 soc.cpu.mem_rdata_q[14]
.sym 18247 soc.cpu.is_sll_srl_sra
.sym 18250 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 18251 soc.cpu.is_sll_srl_sra
.sym 18252 soc.cpu.is_sb_sh_sw
.sym 18253 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18256 soc.cpu.instr_addi
.sym 18257 soc.cpu.instr_sw
.sym 18258 soc.cpu.instr_xori
.sym 18259 soc.cpu.instr_sh
.sym 18262 soc.cpu.is_sb_sh_sw
.sym 18263 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18268 soc.cpu.is_slli_srli_srai
.sym 18269 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18274 soc.cpu.is_sb_sh_sw
.sym 18275 soc.cpu.mem_rdata_q[14]
.sym 18276 soc.cpu.mem_rdata_q[13]
.sym 18277 soc.cpu.mem_rdata_q[12]
.sym 18280 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18282 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18292 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 18293 soc.cpu.cpu_state[2]
.sym 18294 soc.cpu.is_slli_srli_srai
.sym 18295 soc.cpu.is_sb_sh_sw
.sym 18296 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 18297 CLK$SB_IO_IN_$glb_clk
.sym 18299 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18300 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 18301 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18302 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 18303 soc.cpu.cpu_state[3]
.sym 18304 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 18305 soc.cpu.cpu_state[0]
.sym 18306 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18312 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18313 soc.cpu.instr_lh
.sym 18314 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 18317 soc.cpu.instr_sh
.sym 18318 soc.cpu.irq_state[0]
.sym 18319 soc.cpu.pcpi_rs1[5]
.sym 18320 soc.cpu.mem_wordsize[1]
.sym 18322 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 18323 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 18324 soc.cpu.cpu_state[3]
.sym 18326 resetn
.sym 18328 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18333 soc.cpu.mem_do_wdata
.sym 18340 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 18342 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 18343 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 18344 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 18346 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18347 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18348 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 18349 soc.cpu.cpu_state[2]
.sym 18351 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 18352 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 18353 soc.cpu.is_sll_srl_sra
.sym 18354 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18355 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18359 soc.cpu.is_slli_srli_srai
.sym 18361 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 18362 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I2
.sym 18375 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 18376 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 18379 soc.cpu.is_slli_srli_srai
.sym 18380 soc.cpu.cpu_state[2]
.sym 18381 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 18382 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 18385 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 18387 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 18391 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18392 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18393 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18394 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I2
.sym 18397 soc.cpu.is_sll_srl_sra
.sym 18398 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 18399 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I2
.sym 18409 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 18411 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 18417 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 18418 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18420 CLK$SB_IO_IN_$glb_clk
.sym 18422 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18423 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18424 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18425 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 18426 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 18427 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18428 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18429 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2
.sym 18432 gpio_led_g[2]
.sym 18434 soc.cpu.cpu_state[6]
.sym 18435 soc.cpu.cpu_state[0]
.sym 18436 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 18437 gpio_led_b[3]
.sym 18438 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 18439 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18440 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 18442 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 18443 gpio_led_b[1]
.sym 18444 soc.cpu.cpu_state[4]
.sym 18445 soc.cpu.cpu_state[2]
.sym 18463 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 18466 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 18468 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 18471 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 18472 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18474 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18476 soc.cpu.pcpi_rs1[0]
.sym 18478 soc.cpu.mem_wordsize[0]
.sym 18479 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18481 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18486 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18488 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18489 soc.cpu.pcpi_rs1[1]
.sym 18491 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18498 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18499 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 18503 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18505 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18508 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18510 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18514 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18515 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18516 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18517 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18520 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 18521 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 18523 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 18526 soc.cpu.pcpi_rs1[1]
.sym 18527 soc.cpu.mem_wordsize[0]
.sym 18529 soc.cpu.pcpi_rs1[0]
.sym 18532 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18533 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18534 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18535 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18538 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 18541 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18545 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18546 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18547 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18548 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0
.sym 18549 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18550 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18551 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I1
.sym 18552 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18554 soc.cpu.pcpi_rs1[4]
.sym 18560 soc.cpu.pcpi_rs1[31]
.sym 18561 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18563 soc.cpu.pcpi_rs1[28]
.sym 18564 soc.cpu.pcpi_rs1[0]
.sym 18568 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18575 soc.cpu.pcpi_rs1[1]
.sym 18579 soc.cpu.mem_wordsize[0]
.sym 18588 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18590 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18591 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 18592 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18596 resetn
.sym 18597 soc.cpu.mem_wordsize[2]
.sym 18599 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 18601 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18602 gpio_led_g[5]
.sym 18604 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18605 soc.cpu.mem_wordsize[0]
.sym 18606 pwm_g.counter[2]
.sym 18607 gpio_led_g[2]
.sym 18612 pwm_g.counter[5]
.sym 18616 soc.cpu.pcpi_rs1[0]
.sym 18617 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18619 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18620 soc.cpu.mem_wordsize[0]
.sym 18621 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18622 resetn
.sym 18631 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18633 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18638 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18639 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 18640 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18643 pwm_g.counter[2]
.sym 18644 pwm_g.counter[5]
.sym 18645 gpio_led_g[5]
.sym 18646 gpio_led_g[2]
.sym 18649 resetn
.sym 18650 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18652 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18655 soc.cpu.mem_wordsize[2]
.sym 18656 soc.cpu.pcpi_rs1[0]
.sym 18658 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 18661 soc.cpu.pcpi_rs1[0]
.sym 18662 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 18664 soc.cpu.mem_wordsize[2]
.sym 18680 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 18682 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18683 soc.cpu.pcpi_rs1[29]
.sym 18690 soc.cpu.mem_do_rdata
.sym 18807 soc.cpu.mem_wordsize[2]
.sym 18814 LED_B$SB_IO_OUT
.sym 18891 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 18892 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 18893 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 18894 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 18895 resetn_SB_LUT4_I3_O
.sym 18896 P2_5$SB_IO_OUT
.sym 18898 reset_cnt[0]
.sym 18903 resetn
.sym 18937 reset_cnt[4]
.sym 18948 resetn_SB_LUT4_O_I3
.sym 18950 reset_cnt[1]
.sym 18951 reset_cnt[2]
.sym 18954 reset_cnt[5]
.sym 18956 reset_cnt[0]
.sym 18960 reset_cnt[3]
.sym 18961 resetn_SB_LUT4_I3_O
.sym 18964 reset_cnt[0]
.sym 18965 reset_cnt_SB_CARRY_I1_CO[1]
.sym 18967 resetn_SB_LUT4_I3_O
.sym 18968 reset_cnt[0]
.sym 18971 reset_cnt_SB_CARRY_I1_CO[2]
.sym 18974 reset_cnt[1]
.sym 18975 reset_cnt_SB_CARRY_I1_CO[1]
.sym 18977 reset_cnt_SB_CARRY_I1_CO[3]
.sym 18980 reset_cnt[2]
.sym 18981 reset_cnt_SB_CARRY_I1_CO[2]
.sym 18983 reset_cnt_SB_CARRY_I1_CO[4]
.sym 18985 reset_cnt[3]
.sym 18987 reset_cnt_SB_CARRY_I1_CO[3]
.sym 18989 reset_cnt_SB_CARRY_I1_CO[5]
.sym 18992 reset_cnt[4]
.sym 18993 reset_cnt_SB_CARRY_I1_CO[4]
.sym 18996 reset_cnt[5]
.sym 18999 reset_cnt_SB_CARRY_I1_CO[5]
.sym 19002 resetn_SB_LUT4_O_I3
.sym 19003 reset_cnt[5]
.sym 19004 reset_cnt[4]
.sym 19008 reset_cnt[1]
.sym 19009 reset_cnt[3]
.sym 19010 reset_cnt[0]
.sym 19011 reset_cnt[2]
.sym 19013 CLK$SB_IO_IN_$glb_clk
.sym 19019 soc.simpleuart.send_pattern[7]
.sym 19021 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 19022 UART_TX$SB_IO_OUT
.sym 19023 soc.simpleuart.send_pattern[8]
.sym 19030 soc.cpu.mem_rdata_q[14]
.sym 19032 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19036 soc.memory.wen[2]
.sym 19037 soc.simpleuart_reg_div_do[14]
.sym 19039 soc.ram_ready
.sym 19041 soc.memory.rdata_0[16]
.sym 19048 resetn
.sym 19049 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19059 soc.memory.rdata_1[30]
.sym 19062 iomem_wdata[7]
.sym 19063 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 19065 resetn
.sym 19070 soc.simpleuart_reg_div_do[14]
.sym 19071 soc.simpleuart_reg_div_do[8]
.sym 19073 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 19079 iomem_addr[16]
.sym 19082 soc.simpleuart_reg_div_do[1]
.sym 19083 resetn
.sym 19096 soc.simpleuart_reg_div_do[12]
.sym 19098 soc.simpleuart_reg_div_do[1]
.sym 19099 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19100 soc.simpleuart.recv_divcnt[8]
.sym 19105 soc.simpleuart.recv_divcnt[1]
.sym 19108 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19109 soc.simpleuart.recv_divcnt[14]
.sym 19110 resetn
.sym 19115 soc.simpleuart.recv_divcnt[12]
.sym 19116 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19117 $PACKER_VCC_NET
.sym 19119 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19122 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19123 UART_TX_SB_DFFESS_Q_E
.sym 19124 soc.simpleuart_reg_div_do[14]
.sym 19127 soc.simpleuart_reg_div_do[8]
.sym 19135 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19136 soc.simpleuart_reg_div_do[1]
.sym 19137 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19138 soc.simpleuart.recv_divcnt[1]
.sym 19141 soc.simpleuart_reg_div_do[12]
.sym 19142 soc.simpleuart.recv_divcnt[12]
.sym 19143 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19144 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19147 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 19149 resetn
.sym 19155 soc.simpleuart.recv_divcnt[14]
.sym 19156 soc.simpleuart_reg_div_do[14]
.sym 19166 $PACKER_VCC_NET
.sym 19172 soc.simpleuart_reg_div_do[8]
.sym 19174 soc.simpleuart.recv_divcnt[8]
.sym 19175 UART_TX_SB_DFFESS_Q_E
.sym 19176 CLK$SB_IO_IN_$glb_clk
.sym 19178 soc.simpleuart.send_pattern[1]
.sym 19179 soc.simpleuart.send_pattern[6]
.sym 19180 soc.simpleuart.send_pattern[5]
.sym 19181 soc.simpleuart.send_bitcnt[0]
.sym 19182 soc.simpleuart.send_pattern[4]
.sym 19183 soc.simpleuart.send_pattern[3]
.sym 19184 soc.simpleuart.send_bitcnt[1]
.sym 19185 soc.simpleuart.send_pattern[2]
.sym 19190 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19193 soc.simpleuart_reg_div_do[11]
.sym 19194 iomem_addr[7]
.sym 19195 soc.cpu.mem_rdata_q[28]
.sym 19196 soc.simpleuart_reg_div_do[1]
.sym 19200 soc.simpleuart_reg_div_do[4]
.sym 19201 iomem_addr[4]
.sym 19206 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19211 soc.simpleuart_reg_div_do[8]
.sym 19212 soc.simpleuart_reg_div_do[8]
.sym 19222 soc.simpleuart.send_bitcnt[3]
.sym 19226 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 19229 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 19230 UART_TX_SB_DFFESS_Q_E
.sym 19232 soc.simpleuart.send_bitcnt[2]
.sym 19233 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 19234 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 19236 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19238 soc.simpleuart.send_bitcnt[0]
.sym 19241 soc.simpleuart.send_bitcnt[1]
.sym 19243 $PACKER_VCC_NET
.sym 19246 soc.simpleuart.send_bitcnt[0]
.sym 19248 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19249 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 19251 $nextpnr_ICESTORM_LC_16$O
.sym 19253 soc.simpleuart.send_bitcnt[0]
.sym 19257 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19259 soc.simpleuart.send_bitcnt[1]
.sym 19260 $PACKER_VCC_NET
.sym 19261 soc.simpleuart.send_bitcnt[0]
.sym 19263 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19265 $PACKER_VCC_NET
.sym 19266 soc.simpleuart.send_bitcnt[2]
.sym 19267 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19270 soc.simpleuart.send_bitcnt[3]
.sym 19271 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19272 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 19273 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 19276 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19277 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 19278 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 19279 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 19282 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 19284 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 19285 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19288 soc.simpleuart.send_bitcnt[1]
.sym 19289 soc.simpleuart.send_bitcnt[3]
.sym 19290 soc.simpleuart.send_bitcnt[2]
.sym 19291 soc.simpleuart.send_bitcnt[0]
.sym 19294 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 19296 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 19298 UART_TX_SB_DFFESS_Q_E
.sym 19299 CLK$SB_IO_IN_$glb_clk
.sym 19300 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19301 gpio_led_pmod[5]
.sym 19302 gpio_led_pmod[2]
.sym 19303 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19305 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 19306 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 19307 gpio_led_pmod[4]
.sym 19308 gpio_led_pmod[0]
.sym 19311 soc.cpu.mem_rdata_q[27]
.sym 19312 iomem_wdata[21]
.sym 19314 iomem_addr[8]
.sym 19316 gpio_led_r[1]
.sym 19319 iomem_addr[16]
.sym 19325 soc.simpleuart_reg_div_do[5]
.sym 19326 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19327 resetn
.sym 19330 iomem_wdata[10]
.sym 19331 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 19333 soc.simpleuart_reg_div_do[7]
.sym 19334 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 19336 iomem_wdata[17]
.sym 19345 soc.simpleuart.recv_divcnt[20]
.sym 19346 soc.simpleuart_reg_div_do[17]
.sym 19348 soc.simpleuart.recv_divcnt[5]
.sym 19352 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19355 soc.simpleuart.recv_divcnt[23]
.sym 19357 soc.simpleuart.recv_divcnt[8]
.sym 19359 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19361 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19362 soc.simpleuart.recv_divcnt[22]
.sym 19363 soc.simpleuart_reg_div_do[22]
.sym 19364 soc.simpleuart_reg_div_do[5]
.sym 19368 soc.simpleuart.recv_divcnt[17]
.sym 19370 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19371 soc.simpleuart_reg_div_do[8]
.sym 19372 soc.simpleuart_reg_div_do[23]
.sym 19375 soc.simpleuart.recv_divcnt[22]
.sym 19381 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19382 soc.simpleuart_reg_div_do[17]
.sym 19383 soc.simpleuart.recv_divcnt[17]
.sym 19387 soc.simpleuart_reg_div_do[5]
.sym 19388 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19389 soc.simpleuart.recv_divcnt[5]
.sym 19393 soc.simpleuart_reg_div_do[23]
.sym 19394 soc.simpleuart.recv_divcnt[23]
.sym 19395 soc.simpleuart_reg_div_do[22]
.sym 19396 soc.simpleuart.recv_divcnt[22]
.sym 19399 soc.simpleuart.recv_divcnt[23]
.sym 19407 soc.simpleuart.recv_divcnt[17]
.sym 19412 soc.simpleuart.recv_divcnt[20]
.sym 19417 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19418 soc.simpleuart.recv_divcnt[8]
.sym 19419 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19420 soc.simpleuart_reg_div_do[8]
.sym 19426 soc.simpleuart_reg_div_do[7]
.sym 19427 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 19428 soc.simpleuart_reg_div_do[6]
.sym 19429 soc.simpleuart_reg_div_do[3]
.sym 19430 soc.simpleuart_reg_div_do[5]
.sym 19431 soc.simpleuart_reg_div_do[0]
.sym 19437 gpio_led_pmod[4]
.sym 19441 gpio_led_pmod[0]
.sym 19443 gpio_led_pmod[5]
.sym 19445 gpio_led_pmod[2]
.sym 19449 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 19450 soc.simpleuart.recv_divcnt[26]
.sym 19451 soc.simpleuart_reg_div_do[9]
.sym 19452 soc.simpleuart.recv_divcnt[27]
.sym 19453 soc.simpleuart_reg_div_do[21]
.sym 19456 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19457 soc.simpleuart_reg_div_do[20]
.sym 19458 iomem_wdata[7]
.sym 19465 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19467 soc.simpleuart_reg_div_do[15]
.sym 19468 soc.simpleuart.recv_divcnt[26]
.sym 19469 soc.simpleuart.recv_divcnt[14]
.sym 19470 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19472 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19475 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19476 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19477 soc.simpleuart_reg_div_do[14]
.sym 19478 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19479 soc.simpleuart_reg_div_do[11]
.sym 19480 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19481 soc.simpleuart.recv_divcnt[28]
.sym 19484 soc.simpleuart_reg_div_do[8]
.sym 19485 soc.simpleuart.recv_divcnt[10]
.sym 19487 soc.simpleuart.recv_divcnt[11]
.sym 19488 soc.simpleuart_reg_div_do[0]
.sym 19491 soc.simpleuart_reg_div_do[10]
.sym 19493 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19495 soc.simpleuart.recv_divcnt[15]
.sym 19499 soc.simpleuart_reg_div_do[0]
.sym 19504 soc.simpleuart.recv_divcnt[26]
.sym 19510 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19511 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19512 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19513 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19517 soc.simpleuart.recv_divcnt[28]
.sym 19522 soc.simpleuart.recv_divcnt[11]
.sym 19523 soc.simpleuart_reg_div_do[11]
.sym 19524 soc.simpleuart.recv_divcnt[10]
.sym 19525 soc.simpleuart_reg_div_do[10]
.sym 19530 soc.simpleuart_reg_div_do[8]
.sym 19534 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19535 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19536 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19537 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19540 soc.simpleuart.recv_divcnt[15]
.sym 19541 soc.simpleuart_reg_div_do[15]
.sym 19542 soc.simpleuart_reg_div_do[14]
.sym 19543 soc.simpleuart.recv_divcnt[14]
.sym 19547 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 19558 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19559 soc.cpu.mem_xfer
.sym 19561 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 19562 gpio_led_pmod_SB_DFFESR_Q_E
.sym 19563 soc.simpleuart_reg_div_do[15]
.sym 19564 soc.simpleuart_reg_div_do[0]
.sym 19565 soc.simpleuart.recv_divcnt[14]
.sym 19568 $PACKER_VCC_NET
.sym 19569 soc.cpu.mem_xfer
.sym 19570 soc.simpleuart_reg_div_do[7]
.sym 19571 soc.simpleuart_reg_div_do[7]
.sym 19573 soc.simpleuart_reg_div_do[29]
.sym 19574 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19576 resetn
.sym 19577 soc.cpu.mem_rdata_latched[12]
.sym 19580 soc.simpleuart_reg_div_do[28]
.sym 19588 soc.simpleuart.recv_divcnt[26]
.sym 19589 soc.simpleuart.recv_divcnt[28]
.sym 19590 soc.simpleuart.recv_divcnt[0]
.sym 19591 soc.simpleuart_reg_div_do[28]
.sym 19592 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19593 soc.simpleuart.recv_divcnt[9]
.sym 19594 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19595 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19596 soc.simpleuart.recv_divcnt[16]
.sym 19597 soc.simpleuart.recv_divcnt[30]
.sym 19598 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19599 soc.simpleuart_reg_div_do[29]
.sym 19600 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19601 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19602 soc.simpleuart.recv_divcnt[29]
.sym 19603 soc.simpleuart_reg_div_do[0]
.sym 19604 soc.simpleuart.recv_divcnt[20]
.sym 19605 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19606 soc.simpleuart_reg_div_do[16]
.sym 19607 soc.simpleuart_reg_div_do[19]
.sym 19608 soc.simpleuart_reg_div_do[18]
.sym 19609 soc.simpleuart_reg_div_do[27]
.sym 19610 soc.simpleuart_reg_div_do[26]
.sym 19611 soc.simpleuart_reg_div_do[9]
.sym 19612 soc.simpleuart.recv_divcnt[27]
.sym 19613 soc.simpleuart_reg_div_do[21]
.sym 19614 soc.simpleuart.recv_divcnt[21]
.sym 19615 soc.simpleuart_reg_div_do[30]
.sym 19616 soc.simpleuart.recv_divcnt[18]
.sym 19617 soc.simpleuart_reg_div_do[20]
.sym 19618 soc.simpleuart.recv_divcnt[19]
.sym 19619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19621 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19622 soc.simpleuart.recv_divcnt[29]
.sym 19623 soc.simpleuart_reg_div_do[29]
.sym 19624 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19627 soc.simpleuart.recv_divcnt[21]
.sym 19628 soc.simpleuart_reg_div_do[21]
.sym 19629 soc.simpleuart.recv_divcnt[16]
.sym 19630 soc.simpleuart_reg_div_do[16]
.sym 19633 soc.simpleuart_reg_div_do[26]
.sym 19634 soc.simpleuart_reg_div_do[27]
.sym 19635 soc.simpleuart.recv_divcnt[26]
.sym 19636 soc.simpleuart.recv_divcnt[27]
.sym 19639 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19640 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19641 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19642 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19645 soc.simpleuart_reg_div_do[20]
.sym 19646 soc.simpleuart.recv_divcnt[9]
.sym 19647 soc.simpleuart.recv_divcnt[20]
.sym 19648 soc.simpleuart_reg_div_do[9]
.sym 19651 soc.simpleuart.recv_divcnt[18]
.sym 19652 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19653 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19654 soc.simpleuart_reg_div_do[18]
.sym 19657 soc.simpleuart.recv_divcnt[0]
.sym 19658 soc.simpleuart_reg_div_do[19]
.sym 19659 soc.simpleuart_reg_div_do[0]
.sym 19660 soc.simpleuart.recv_divcnt[19]
.sym 19663 soc.simpleuart_reg_div_do[28]
.sym 19664 soc.simpleuart_reg_div_do[30]
.sym 19665 soc.simpleuart.recv_divcnt[28]
.sym 19666 soc.simpleuart.recv_divcnt[30]
.sym 19670 soc.cpu.mem_rdata_q[31]
.sym 19671 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19672 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 19673 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 19674 soc.cpu.mem_rdata_q[29]
.sym 19675 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 19676 soc.cpu.mem_rdata_q[13]
.sym 19677 soc.cpu.mem_rdata_q[30]
.sym 19679 iomem_wdata[20]
.sym 19680 iomem_wdata[20]
.sym 19684 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19685 iomem_addr[7]
.sym 19687 soc.cpu.mem_rdata_q[28]
.sym 19691 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19692 soc.simpleuart.recv_divcnt[16]
.sym 19694 iomem_wdata[1]
.sym 19695 soc.cpu.mem_rdata_latched[4]
.sym 19696 soc.cpu.mem_rdata_latched[0]
.sym 19697 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19698 iomem_addr[6]
.sym 19699 soc.cpu.mem_rdata_q[13]
.sym 19700 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 19701 soc.cpu.mem_rdata_q[30]
.sym 19702 soc.cpu.mem_rdata_q[14]
.sym 19704 soc.simpleuart_reg_div_do[25]
.sym 19705 soc.simpleuart_reg_div_do[24]
.sym 19711 soc.simpleuart_reg_div_do[25]
.sym 19712 soc.simpleuart_reg_div_do[24]
.sym 19713 soc.simpleuart.recv_divcnt[31]
.sym 19715 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19718 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19719 soc.simpleuart.recv_divcnt[26]
.sym 19721 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19723 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19724 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19726 soc.cpu.mem_rdata_q[27]
.sym 19727 soc.simpleuart.recv_divcnt[24]
.sym 19728 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19729 soc.simpleuart_reg_div_do[27]
.sym 19730 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19731 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19732 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19733 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19734 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19735 soc.cpu.mem_xfer
.sym 19736 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19737 soc.simpleuart.recv_divcnt[25]
.sym 19738 soc.simpleuart_reg_div_do[26]
.sym 19739 soc.simpleuart_reg_div_do[31]
.sym 19741 soc.simpleuart.recv_divcnt[27]
.sym 19744 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19746 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19747 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19750 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19751 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19752 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19753 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19756 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19757 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19758 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19759 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19762 soc.simpleuart.recv_divcnt[27]
.sym 19763 soc.simpleuart_reg_div_do[26]
.sym 19764 soc.simpleuart.recv_divcnt[26]
.sym 19765 soc.simpleuart_reg_div_do[27]
.sym 19768 soc.simpleuart.recv_divcnt[31]
.sym 19769 soc.simpleuart_reg_div_do[24]
.sym 19770 soc.simpleuart.recv_divcnt[24]
.sym 19771 soc.simpleuart_reg_div_do[31]
.sym 19774 soc.simpleuart.recv_divcnt[25]
.sym 19775 soc.simpleuart_reg_div_do[25]
.sym 19776 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19780 soc.cpu.mem_rdata_q[27]
.sym 19781 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19783 soc.cpu.mem_xfer
.sym 19786 soc.simpleuart.recv_divcnt[25]
.sym 19793 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 19794 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19795 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 19796 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19797 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 19798 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 19799 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19800 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19804 resetn
.sym 19805 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 19806 soc.cpu.mem_rdata_q[13]
.sym 19807 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19808 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 19809 soc.simpleuart.recv_divcnt[31]
.sym 19810 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 19811 gpio_led_g[4]
.sym 19812 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19813 soc.cpu.mem_rdata_q[28]
.sym 19814 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19818 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 19819 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19820 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19821 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 19823 soc.cpu.mem_rdata_q[27]
.sym 19824 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19825 soc.cpu.mem_rdata_q[13]
.sym 19826 iomem_wdata[10]
.sym 19827 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 19828 soc.cpu.mem_rdata_q[10]
.sym 19836 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 19837 soc.cpu.mem_xfer
.sym 19838 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 19839 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 19840 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19841 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 19843 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19844 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19847 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 19848 soc.cpu.mem_rdata_q[13]
.sym 19851 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19852 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 19853 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 19856 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 19857 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19858 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19859 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19860 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 19864 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19865 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 19868 soc.cpu.mem_rdata_q[13]
.sym 19869 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 19870 soc.cpu.mem_xfer
.sym 19873 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19874 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19875 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19876 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 19879 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 19880 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 19881 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19882 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19885 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19887 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 19891 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 19892 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19897 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 19898 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19903 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 19904 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 19905 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 19906 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 19909 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19911 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 19912 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 19914 CLK$SB_IO_IN_$glb_clk
.sym 19916 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19917 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 19918 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 19919 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19920 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19921 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19922 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 19923 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 19928 soc.cpu.mem_rdata_latched[6]
.sym 19929 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19930 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 19933 soc.cpu.instr_waitirq
.sym 19935 soc.simpleuart_reg_div_do[17]
.sym 19936 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19937 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 19938 iomem_wdata[21]
.sym 19939 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 19940 soc.cpu.mem_rdata_q[14]
.sym 19941 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 19942 iomem_wdata[7]
.sym 19943 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 19944 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19945 soc.simpleuart_reg_div_do[21]
.sym 19947 iomem_wdata[6]
.sym 19948 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19949 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 19950 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 19951 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 19959 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 19960 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 19961 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 19962 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 19963 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 19964 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19965 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19966 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19967 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19969 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 19970 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 19971 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 19972 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19973 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 19974 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 19976 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19977 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19978 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 19979 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19980 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19981 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 19983 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 19984 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19987 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 19988 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19991 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 19992 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 19993 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 19996 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19997 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 19998 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 19999 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20002 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20003 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 20004 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 20005 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 20009 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20010 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20011 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20014 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 20015 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 20016 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 20017 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 20020 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 20022 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20026 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20027 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20028 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 20029 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20032 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 20033 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 20034 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 20035 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 20037 CLK$SB_IO_IN_$glb_clk
.sym 20039 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20040 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20041 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 20042 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20043 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20044 soc.cpu.mem_rdata_q[10]
.sym 20045 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20046 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20047 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20050 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 20052 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20054 soc.simpleuart_reg_div_do[16]
.sym 20055 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20057 soc.cpu.mem_rdata_q[26]
.sym 20058 soc.cpu.mem_xfer
.sym 20059 soc.simpleuart_reg_div_do[31]
.sym 20062 soc.simpleuart_reg_div_do[1]
.sym 20063 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20064 soc.cpu.mem_rdata_q[26]
.sym 20065 soc.simpleuart_reg_div_do[29]
.sym 20066 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 20067 soc.simpleuart_reg_div_do[28]
.sym 20068 resetn
.sym 20069 soc.cpu.mem_rdata_latched[12]
.sym 20070 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20071 gpio_led_b_SB_DFFESR_Q_E
.sym 20072 iomem_wdata[22]
.sym 20074 soc.cpu.mem_rdata_q[28]
.sym 20081 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20082 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20084 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20085 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 20087 soc.cpu.mem_rdata_latched[12]
.sym 20089 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20090 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20093 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 20097 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20099 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20101 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 20103 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20104 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20105 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20106 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20109 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 20111 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20113 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20114 soc.cpu.mem_rdata_latched[12]
.sym 20120 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20122 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 20125 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20126 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 20127 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20128 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20131 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 20132 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20138 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20139 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20140 soc.cpu.mem_rdata_latched[12]
.sym 20143 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20145 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20146 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20149 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20152 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20155 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20156 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 20157 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20162 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20163 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 20164 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 20165 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20166 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 20167 gpio_led_pmod[6]
.sym 20168 gpio_led_pmod[3]
.sym 20169 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 20173 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 20175 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 20177 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20178 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 20179 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20180 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20181 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20182 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20183 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20186 soc.cpu.is_alu_reg_imm
.sym 20187 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 20188 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 20189 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20190 iomem_wdata[1]
.sym 20191 soc.cpu.mem_rdata_q[13]
.sym 20192 soc.cpu.mem_rdata_q[10]
.sym 20193 soc.cpu.mem_rdata_latched[0]
.sym 20194 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20195 soc.simpleuart_reg_div_do[25]
.sym 20196 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 20197 iomem_wdata[28]
.sym 20203 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20204 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20205 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20206 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20207 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 20208 soc.cpu.mem_xfer
.sym 20210 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20211 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 20212 soc.mem_valid
.sym 20213 soc.cpu.mem_do_rdata
.sym 20214 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 20215 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20218 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20219 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20221 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 20224 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20225 soc.cpu.mem_rdata_q[12]
.sym 20226 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20228 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20229 soc.cpu.mem_rdata_latched[12]
.sym 20230 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 20231 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20232 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20233 soc.cpu.mem_do_rinst
.sym 20234 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20236 soc.cpu.mem_rdata_q[12]
.sym 20237 soc.cpu.mem_xfer
.sym 20239 soc.cpu.mem_rdata_latched[12]
.sym 20242 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 20243 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20244 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20245 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20248 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 20249 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20250 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20251 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20254 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20255 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20256 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20257 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20260 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20261 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 20262 soc.mem_valid
.sym 20263 soc.cpu.mem_do_rdata
.sym 20266 soc.cpu.mem_rdata_latched[12]
.sym 20269 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20272 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 20273 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20278 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 20280 soc.cpu.mem_do_rinst
.sym 20281 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 20282 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 20283 CLK$SB_IO_IN_$glb_clk
.sym 20284 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 20285 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20286 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20287 soc.cpu.mem_rdata_q[7]
.sym 20288 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2
.sym 20289 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 20290 soc.cpu.mem_rdata_q[11]
.sym 20291 soc.cpu.mem_rdata_q[12]
.sym 20292 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20295 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 20296 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 20298 gpio_led_r[7]
.sym 20299 $PACKER_GND_NET
.sym 20300 soc.cpu.mem_rdata_latched[6]
.sym 20301 soc.mem_valid
.sym 20302 soc.cpu.mem_rdata_q[8]
.sym 20305 soc.cpu.mem_rdata_q[28]
.sym 20309 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20312 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20313 soc.cpu.mem_rdata_q[13]
.sym 20314 soc.cpu.mem_rdata_q[12]
.sym 20315 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 20316 soc.cpu.mem_do_rinst
.sym 20318 iomem_wdata[10]
.sym 20319 soc.cpu.mem_do_rinst
.sym 20320 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20326 soc.cpu.mem_xfer
.sym 20327 resetn
.sym 20328 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 20330 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 20332 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20333 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 20334 iomem_wdata[29]
.sym 20336 soc.cpu.trap_SB_LUT4_I1_I3
.sym 20337 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 20339 soc.cpu.trap
.sym 20340 iomem_wstrb[3]
.sym 20344 soc.cpu.mem_state[0]
.sym 20347 soc.cpu.mem_state[1]
.sym 20352 soc.cpu.mem_state[0]
.sym 20353 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20356 soc.cpu.mem_la_read
.sym 20357 iomem_wdata[28]
.sym 20359 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20360 soc.cpu.mem_state[1]
.sym 20361 soc.cpu.mem_state[0]
.sym 20362 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 20365 soc.cpu.mem_state[0]
.sym 20367 soc.cpu.mem_state[1]
.sym 20373 iomem_wdata[28]
.sym 20377 soc.cpu.mem_la_read
.sym 20378 soc.cpu.mem_xfer
.sym 20383 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20384 resetn
.sym 20386 iomem_wstrb[3]
.sym 20389 resetn
.sym 20390 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 20391 iomem_wstrb[3]
.sym 20398 iomem_wdata[29]
.sym 20401 resetn
.sym 20402 soc.cpu.trap
.sym 20403 soc.cpu.trap_SB_LUT4_I1_I3
.sym 20404 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 20405 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 20406 CLK$SB_IO_IN_$glb_clk
.sym 20407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20408 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 20409 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 20410 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 20411 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20412 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20413 soc.cpu.prefetched_high_word_SB_LUT4_I2_O
.sym 20414 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20415 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 20418 soc.cpu.pcpi_rs1[10]
.sym 20419 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 20421 soc.cpu.mem_rdata_q[12]
.sym 20422 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 20425 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 20427 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 20428 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20429 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 20430 iomem_wdata[29]
.sym 20432 soc.cpu.mem_rdata_q[14]
.sym 20433 iomem_wdata[7]
.sym 20434 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20435 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 20436 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 20437 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20438 iomem_wdata[20]
.sym 20439 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20440 soc.cpu.mem_rdata_q[12]
.sym 20441 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20442 soc.cpu.mem_la_read
.sym 20443 iomem_wdata[6]
.sym 20451 soc.cpu.mem_do_wdata
.sym 20453 soc.cpu.clear_prefetched_high_word
.sym 20454 soc.cpu.mem_state[1]
.sym 20456 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20457 soc.cpu.mem_xfer
.sym 20458 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20459 soc.cpu.mem_state[0]
.sym 20460 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 20461 soc.cpu.clear_prefetched_high_word
.sym 20462 soc.cpu.mem_do_rdata
.sym 20464 soc.cpu.trap_SB_LUT4_I3_O
.sym 20467 soc.cpu.trap_SB_LUT4_I1_I3
.sym 20468 soc.cpu.mem_la_read
.sym 20469 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 20470 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20476 soc.cpu.mem_do_rinst
.sym 20480 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 20482 soc.cpu.trap_SB_LUT4_I3_O
.sym 20485 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20491 soc.cpu.trap_SB_LUT4_I3_O
.sym 20495 soc.cpu.mem_state[1]
.sym 20497 soc.cpu.mem_state[0]
.sym 20501 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20503 soc.cpu.mem_do_wdata
.sym 20506 soc.cpu.trap_SB_LUT4_I1_I3
.sym 20508 soc.cpu.mem_do_rinst
.sym 20512 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20513 soc.cpu.mem_do_rdata
.sym 20515 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20518 soc.cpu.trap_SB_LUT4_I3_O
.sym 20520 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 20521 soc.cpu.clear_prefetched_high_word
.sym 20524 soc.cpu.mem_xfer
.sym 20525 soc.cpu.mem_do_rdata
.sym 20526 soc.cpu.mem_la_read
.sym 20527 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 20528 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 20529 CLK$SB_IO_IN_$glb_clk
.sym 20530 soc.cpu.clear_prefetched_high_word
.sym 20531 gpio_led_b[6]
.sym 20533 gpio_led_b[0]
.sym 20535 gpio_led_b[4]
.sym 20536 gpio_led_b[2]
.sym 20537 gpio_led_b[7]
.sym 20538 gpio_led_b[5]
.sym 20541 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 20542 soc.cpu.mem_rdata_q[14]
.sym 20543 soc.simpleuart_reg_div_do[26]
.sym 20545 soc.cpu.mem_do_wdata
.sym 20546 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 20547 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 20548 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 20549 gpio_led_r[6]
.sym 20550 gpio_led_g[0]
.sym 20553 soc.cpu.mem_xfer
.sym 20556 resetn
.sym 20557 soc.cpu.mem_rdata_q[26]
.sym 20558 soc.cpu.instr_jalr
.sym 20560 resetn
.sym 20561 soc.cpu.trap_SB_LUT4_I3_O
.sym 20562 iomem_wdata[13]
.sym 20563 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20564 iomem_wdata[22]
.sym 20565 soc.cpu.pcpi_rs2[29]
.sym 20566 soc.cpu.mem_rdata_q[28]
.sym 20577 resetn
.sym 20578 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 20579 soc.cpu.trap_SB_LUT4_I3_O
.sym 20580 soc.cpu.prefetched_high_word
.sym 20583 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20592 soc.cpu.trap
.sym 20593 soc.cpu.clear_prefetched_high_word_q
.sym 20599 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20601 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20605 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 20606 soc.cpu.trap_SB_LUT4_I3_O
.sym 20629 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 20631 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20636 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 20642 soc.cpu.prefetched_high_word
.sym 20644 soc.cpu.clear_prefetched_high_word_q
.sym 20647 resetn
.sym 20648 soc.cpu.trap
.sym 20652 CLK$SB_IO_IN_$glb_clk
.sym 20653 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20654 iomem_wdata[7]
.sym 20655 iomem_wdata[3]
.sym 20656 iomem_wdata[5]
.sym 20657 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20658 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 20659 iomem_wdata[6]
.sym 20660 iomem_wdata[2]
.sym 20661 iomem_wdata[4]
.sym 20664 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20665 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 20667 gpio_led_b[7]
.sym 20674 gpio_led_b_SB_DFFESR_Q_E
.sym 20678 soc.cpu.is_alu_reg_imm
.sym 20679 soc.cpu.mem_rdata_q[13]
.sym 20680 soc.cpu.pcpi_rs2[20]
.sym 20681 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 20683 iomem_wdata[28]
.sym 20684 iomem_wdata[0]
.sym 20685 soc.cpu.pcpi_rs2[21]
.sym 20686 iomem_wdata[1]
.sym 20687 soc.cpu.pcpi_rs1[14]
.sym 20688 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 20689 soc.cpu.cpu_state[4]
.sym 20696 soc.cpu.mem_rdata_q[25]
.sym 20697 soc.cpu.mem_wordsize[2]
.sym 20698 soc.cpu.pcpi_rs2[20]
.sym 20699 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 20704 soc.cpu.mem_la_wdata[4]
.sym 20705 soc.cpu.mem_wordsize[2]
.sym 20706 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20707 soc.cpu.mem_la_wdata[3]
.sym 20709 soc.cpu.pcpi_rs2[21]
.sym 20710 soc.cpu.mem_la_wdata[5]
.sym 20712 soc.cpu.mem_rdata_q[27]
.sym 20715 soc.cpu.mem_wordsize[1]
.sym 20717 soc.cpu.mem_rdata_q[26]
.sym 20718 soc.cpu.pcpi_rs2[19]
.sym 20721 soc.cpu.pcpi_rs2[13]
.sym 20725 soc.cpu.pcpi_rs2[29]
.sym 20726 soc.cpu.mem_rdata_q[28]
.sym 20728 soc.cpu.mem_la_wdata[5]
.sym 20729 soc.cpu.mem_wordsize[2]
.sym 20730 soc.cpu.mem_wordsize[1]
.sym 20731 soc.cpu.pcpi_rs2[21]
.sym 20734 soc.cpu.pcpi_rs2[13]
.sym 20735 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 20737 soc.cpu.mem_wordsize[1]
.sym 20740 soc.cpu.mem_rdata_q[28]
.sym 20741 soc.cpu.mem_rdata_q[25]
.sym 20742 soc.cpu.mem_rdata_q[26]
.sym 20743 soc.cpu.mem_rdata_q[27]
.sym 20746 soc.cpu.mem_wordsize[2]
.sym 20747 soc.cpu.mem_la_wdata[4]
.sym 20748 soc.cpu.pcpi_rs2[20]
.sym 20749 soc.cpu.mem_wordsize[1]
.sym 20752 soc.cpu.mem_wordsize[1]
.sym 20753 soc.cpu.pcpi_rs2[13]
.sym 20754 soc.cpu.mem_la_wdata[5]
.sym 20755 soc.cpu.mem_wordsize[2]
.sym 20764 soc.cpu.mem_wordsize[1]
.sym 20765 soc.cpu.mem_la_wdata[3]
.sym 20766 soc.cpu.mem_wordsize[2]
.sym 20767 soc.cpu.pcpi_rs2[19]
.sym 20770 soc.cpu.mem_wordsize[2]
.sym 20771 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 20772 soc.cpu.pcpi_rs2[29]
.sym 20773 soc.cpu.mem_wordsize[1]
.sym 20774 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20775 CLK$SB_IO_IN_$glb_clk
.sym 20777 iomem_wdata[17]
.sym 20778 iomem_wdata[0]
.sym 20779 iomem_wdata[1]
.sym 20780 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_I0
.sym 20781 iomem_wdata[22]
.sym 20783 iomem_wdata[18]
.sym 20784 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_O
.sym 20787 soc.cpu.pcpi_rs1[23]
.sym 20791 soc.cpu.mem_wordsize[2]
.sym 20792 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20793 soc.cpu.mem_la_wdata[7]
.sym 20794 soc.cpu.mem_rdata_q[8]
.sym 20796 soc.cpu.decoded_imm[18]
.sym 20798 soc.cpu.pcpi_rs1[15]
.sym 20799 soc.cpu.is_sb_sh_sw
.sym 20800 soc.cpu.mem_la_wdata[4]
.sym 20801 soc.cpu.mem_rdata_q[13]
.sym 20802 soc.cpu.pcpi_rs1[13]
.sym 20803 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20804 soc.cpu.pcpi_rs2[19]
.sym 20805 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 20806 soc.cpu.pcpi_rs2[8]
.sym 20807 soc.cpu.pcpi_rs1[15]
.sym 20809 soc.cpu.pcpi_rs2[9]
.sym 20810 soc.cpu.mem_wordsize[1]
.sym 20811 soc.cpu.pcpi_rs2[16]
.sym 20812 soc.cpu.mem_wordsize[1]
.sym 20818 soc.cpu.pcpi_rs1[6]
.sym 20820 soc.cpu.pcpi_rs1[4]
.sym 20822 soc.cpu.pcpi_rs1[0]
.sym 20828 soc.cpu.pcpi_rs1[7]
.sym 20829 soc.cpu.mem_la_wdata[1]
.sym 20830 soc.cpu.pcpi_rs1[3]
.sym 20832 soc.cpu.mem_la_wdata[5]
.sym 20834 soc.cpu.mem_la_wdata[3]
.sym 20836 soc.cpu.pcpi_rs1[5]
.sym 20837 soc.cpu.mem_la_wdata[6]
.sym 20839 soc.cpu.pcpi_rs1[1]
.sym 20840 soc.cpu.mem_la_wdata[2]
.sym 20841 soc.cpu.pcpi_rs1[2]
.sym 20842 soc.cpu.mem_la_wdata[4]
.sym 20844 soc.cpu.mem_la_wdata[0]
.sym 20849 soc.cpu.mem_la_wdata[7]
.sym 20850 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20852 soc.cpu.mem_la_wdata[0]
.sym 20853 soc.cpu.pcpi_rs1[0]
.sym 20856 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 20858 soc.cpu.mem_la_wdata[1]
.sym 20859 soc.cpu.pcpi_rs1[1]
.sym 20860 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 20862 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 20864 soc.cpu.pcpi_rs1[2]
.sym 20865 soc.cpu.mem_la_wdata[2]
.sym 20866 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 20868 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 20870 soc.cpu.mem_la_wdata[3]
.sym 20871 soc.cpu.pcpi_rs1[3]
.sym 20872 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 20874 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 20876 soc.cpu.mem_la_wdata[4]
.sym 20877 soc.cpu.pcpi_rs1[4]
.sym 20878 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 20880 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 20882 soc.cpu.pcpi_rs1[5]
.sym 20883 soc.cpu.mem_la_wdata[5]
.sym 20884 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 20886 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20888 soc.cpu.mem_la_wdata[6]
.sym 20889 soc.cpu.pcpi_rs1[6]
.sym 20890 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 20892 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 20894 soc.cpu.mem_la_wdata[7]
.sym 20895 soc.cpu.pcpi_rs1[7]
.sym 20896 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 20900 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 20901 soc.cpu.alu_out_SB_LUT4_O_22_I1
.sym 20902 soc.cpu.alu_out_q[4]
.sym 20903 soc.cpu.alu_out_q[16]
.sym 20904 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 20905 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 20906 soc.cpu.alu_out_q[9]
.sym 20907 soc.cpu.alu_out_q[15]
.sym 20910 soc.cpu.pcpi_rs1[27]
.sym 20912 soc.cpu.pcpi_rs1[6]
.sym 20913 iomem_wdata[18]
.sym 20914 soc.cpu.pcpi_rs1[7]
.sym 20917 soc.cpu.mem_la_wdata[1]
.sym 20918 soc.cpu.mem_la_wdata[6]
.sym 20919 iomem_wdata[17]
.sym 20920 soc.cpu.mem_la_wdata[5]
.sym 20923 soc.cpu.mem_la_wdata[3]
.sym 20924 soc.cpu.mem_rdata_q[14]
.sym 20925 soc.cpu.cpu_state[6]
.sym 20926 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 20927 soc.cpu.pcpi_rs1[2]
.sym 20928 soc.cpu.mem_rdata_q[12]
.sym 20930 soc.cpu.pcpi_rs1[2]
.sym 20931 soc.cpu.pcpi_rs1[23]
.sym 20932 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 20934 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20935 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 20936 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 20943 soc.cpu.pcpi_rs1[9]
.sym 20944 soc.cpu.pcpi_rs2[14]
.sym 20945 soc.cpu.pcpi_rs2[13]
.sym 20946 soc.cpu.pcpi_rs1[8]
.sym 20948 soc.cpu.pcpi_rs2[12]
.sym 20949 soc.cpu.pcpi_rs1[11]
.sym 20950 soc.cpu.pcpi_rs2[15]
.sym 20951 soc.cpu.pcpi_rs2[10]
.sym 20954 soc.cpu.pcpi_rs1[12]
.sym 20957 soc.cpu.pcpi_rs1[14]
.sym 20962 soc.cpu.pcpi_rs1[13]
.sym 20963 soc.cpu.pcpi_rs1[10]
.sym 20964 soc.cpu.pcpi_rs1[15]
.sym 20966 soc.cpu.pcpi_rs2[8]
.sym 20969 soc.cpu.pcpi_rs2[9]
.sym 20970 soc.cpu.pcpi_rs2[11]
.sym 20973 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 20975 soc.cpu.pcpi_rs1[8]
.sym 20976 soc.cpu.pcpi_rs2[8]
.sym 20977 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 20979 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 20981 soc.cpu.pcpi_rs1[9]
.sym 20982 soc.cpu.pcpi_rs2[9]
.sym 20983 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 20985 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 20987 soc.cpu.pcpi_rs2[10]
.sym 20988 soc.cpu.pcpi_rs1[10]
.sym 20989 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 20991 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 20993 soc.cpu.pcpi_rs2[11]
.sym 20994 soc.cpu.pcpi_rs1[11]
.sym 20995 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 20997 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 20999 soc.cpu.pcpi_rs2[12]
.sym 21000 soc.cpu.pcpi_rs1[12]
.sym 21001 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 21003 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 21005 soc.cpu.pcpi_rs2[13]
.sym 21006 soc.cpu.pcpi_rs1[13]
.sym 21007 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 21009 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 21011 soc.cpu.pcpi_rs2[14]
.sym 21012 soc.cpu.pcpi_rs1[14]
.sym 21013 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 21015 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 21017 soc.cpu.pcpi_rs2[15]
.sym 21018 soc.cpu.pcpi_rs1[15]
.sym 21019 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 21023 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 21024 soc.cpu.decoded_imm_j[0]
.sym 21025 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 21026 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 21027 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 21029 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 21030 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 21031 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 21035 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 21036 soc.cpu.pcpi_rs2[15]
.sym 21037 soc.cpu.pcpi_rs2[10]
.sym 21038 soc.cpu.alu_out_q[16]
.sym 21039 soc.cpu.pcpi_rs1[9]
.sym 21041 soc.cpu.pcpi_rs2[13]
.sym 21042 soc.cpu.alu_out_q[10]
.sym 21044 soc.cpu.alu_out_q[28]
.sym 21045 soc.cpu.cpu_state[3]
.sym 21046 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 21047 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 21048 resetn
.sym 21049 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 21050 soc.cpu.instr_jalr
.sym 21051 soc.cpu.alu_out_q[17]
.sym 21052 soc.cpu.pcpi_rs2[18]
.sym 21053 soc.cpu.pcpi_rs2[22]
.sym 21054 soc.cpu.pcpi_rs1[28]
.sym 21055 soc.cpu.alu_out_q[23]
.sym 21056 soc.cpu.pcpi_rs2[29]
.sym 21057 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 21058 soc.cpu.pcpi_rs1[31]
.sym 21059 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 21065 soc.cpu.pcpi_rs1[17]
.sym 21068 soc.cpu.pcpi_rs1[16]
.sym 21070 soc.cpu.pcpi_rs1[18]
.sym 21071 soc.cpu.pcpi_rs1[22]
.sym 21072 soc.cpu.pcpi_rs2[16]
.sym 21073 soc.cpu.pcpi_rs2[19]
.sym 21074 soc.cpu.pcpi_rs1[21]
.sym 21076 soc.cpu.pcpi_rs2[18]
.sym 21079 soc.cpu.pcpi_rs2[22]
.sym 21082 soc.cpu.pcpi_rs1[23]
.sym 21084 soc.cpu.pcpi_rs2[17]
.sym 21088 soc.cpu.pcpi_rs1[19]
.sym 21090 soc.cpu.pcpi_rs2[20]
.sym 21093 soc.cpu.pcpi_rs1[20]
.sym 21094 soc.cpu.pcpi_rs2[23]
.sym 21095 soc.cpu.pcpi_rs2[21]
.sym 21096 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 21098 soc.cpu.pcpi_rs2[16]
.sym 21099 soc.cpu.pcpi_rs1[16]
.sym 21100 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 21102 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 21104 soc.cpu.pcpi_rs2[17]
.sym 21105 soc.cpu.pcpi_rs1[17]
.sym 21106 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 21108 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 21110 soc.cpu.pcpi_rs2[18]
.sym 21111 soc.cpu.pcpi_rs1[18]
.sym 21112 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 21114 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 21116 soc.cpu.pcpi_rs2[19]
.sym 21117 soc.cpu.pcpi_rs1[19]
.sym 21118 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 21120 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 21122 soc.cpu.pcpi_rs2[20]
.sym 21123 soc.cpu.pcpi_rs1[20]
.sym 21124 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 21126 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 21128 soc.cpu.pcpi_rs2[21]
.sym 21129 soc.cpu.pcpi_rs1[21]
.sym 21130 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 21132 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 21134 soc.cpu.pcpi_rs1[22]
.sym 21135 soc.cpu.pcpi_rs2[22]
.sym 21136 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 21138 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 21140 soc.cpu.pcpi_rs1[23]
.sym 21141 soc.cpu.pcpi_rs2[23]
.sym 21142 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 21146 soc.cpu.alu_out_q[17]
.sym 21147 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 21148 soc.cpu.alu_out_q[23]
.sym 21149 soc.cpu.alu_out_SB_LUT4_O_8_I1
.sym 21150 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 21151 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 21152 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 21153 soc.cpu.alu_out_q[19]
.sym 21158 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 21159 soc.cpu.pcpi_rs2[14]
.sym 21160 soc.cpu.pcpi_rs1[21]
.sym 21162 soc.cpu.mem_la_wdata[0]
.sym 21163 soc.cpu.cpuregs.wen
.sym 21164 soc.cpu.pcpi_rs2[19]
.sym 21165 soc.cpu.pcpi_rs1[5]
.sym 21166 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 21167 soc.cpu.decoded_imm_j[0]
.sym 21169 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 21170 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 21171 soc.cpu.mem_rdata_q[13]
.sym 21172 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 21173 soc.cpu.pcpi_rs2[25]
.sym 21174 soc.cpu.pcpi_rs1[19]
.sym 21175 soc.cpu.is_alu_reg_imm
.sym 21176 soc.cpu.pcpi_rs2[20]
.sym 21177 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 21178 soc.cpu.pcpi_rs2[31]
.sym 21179 soc.cpu.pcpi_rs1[20]
.sym 21180 soc.cpu.pcpi_rs2[23]
.sym 21181 soc.cpu.pcpi_rs2[21]
.sym 21182 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 21187 soc.cpu.pcpi_rs1[25]
.sym 21191 soc.cpu.pcpi_rs1[30]
.sym 21194 soc.cpu.pcpi_rs2[26]
.sym 21197 soc.cpu.pcpi_rs2[25]
.sym 21200 soc.cpu.pcpi_rs1[26]
.sym 21201 soc.cpu.pcpi_rs1[24]
.sym 21204 soc.cpu.pcpi_rs2[31]
.sym 21205 soc.cpu.pcpi_rs1[27]
.sym 21208 soc.cpu.pcpi_rs2[27]
.sym 21210 soc.cpu.pcpi_rs2[28]
.sym 21212 soc.cpu.pcpi_rs2[24]
.sym 21213 soc.cpu.pcpi_rs2[30]
.sym 21214 soc.cpu.pcpi_rs1[28]
.sym 21215 soc.cpu.pcpi_rs1[29]
.sym 21216 soc.cpu.pcpi_rs2[29]
.sym 21218 soc.cpu.pcpi_rs1[31]
.sym 21219 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 21221 soc.cpu.pcpi_rs1[24]
.sym 21222 soc.cpu.pcpi_rs2[24]
.sym 21223 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 21225 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 21227 soc.cpu.pcpi_rs1[25]
.sym 21228 soc.cpu.pcpi_rs2[25]
.sym 21229 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 21231 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 21233 soc.cpu.pcpi_rs2[26]
.sym 21234 soc.cpu.pcpi_rs1[26]
.sym 21235 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 21237 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 21239 soc.cpu.pcpi_rs1[27]
.sym 21240 soc.cpu.pcpi_rs2[27]
.sym 21241 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 21243 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 21245 soc.cpu.pcpi_rs2[28]
.sym 21246 soc.cpu.pcpi_rs1[28]
.sym 21247 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 21249 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 21251 soc.cpu.pcpi_rs2[29]
.sym 21252 soc.cpu.pcpi_rs1[29]
.sym 21253 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 21255 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 21257 soc.cpu.pcpi_rs2[30]
.sym 21258 soc.cpu.pcpi_rs1[30]
.sym 21259 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 21262 soc.cpu.pcpi_rs2[31]
.sym 21263 soc.cpu.pcpi_rs1[31]
.sym 21265 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 21269 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 21270 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 21271 soc.cpu.alu_out_q[20]
.sym 21272 soc.cpu.alu_out_q[1]
.sym 21273 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 21274 soc.cpu.alu_out_q[14]
.sym 21275 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 21276 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 21277 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21280 resetn
.sym 21281 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 21284 soc.cpu.pcpi_rs1[17]
.sym 21286 soc.cpu.alu_out_q[19]
.sym 21287 soc.cpu.mem_la_wdata[4]
.sym 21288 soc.cpu.pcpi_rs1[22]
.sym 21289 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 21291 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 21293 soc.cpu.mem_rdata_q[13]
.sym 21294 soc.cpu.pcpi_rs1[13]
.sym 21295 soc.cpu.pcpi_rs2[17]
.sym 21296 soc.cpu.pcpi_rs2[19]
.sym 21297 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 21298 soc.cpu.mem_wordsize[1]
.sym 21299 soc.cpu.pcpi_rs1[15]
.sym 21300 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21301 soc.cpu.pcpi_rs2[9]
.sym 21302 soc.cpu.pcpi_rs2[8]
.sym 21303 soc.cpu.pcpi_rs2[16]
.sym 21304 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 21310 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21313 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 21315 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 21316 soc.cpu.pcpi_rs2[13]
.sym 21317 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 21318 soc.cpu.pcpi_rs1[13]
.sym 21319 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 21326 soc.cpu.instr_sub
.sym 21329 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 21330 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 21331 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 21332 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 21333 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21334 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 21335 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 21336 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 21337 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 21338 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21339 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21341 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 21343 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 21344 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21345 soc.cpu.instr_sub
.sym 21346 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 21349 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21350 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 21351 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 21352 soc.cpu.instr_sub
.sym 21355 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 21356 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 21357 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21358 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 21361 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 21362 soc.cpu.instr_sub
.sym 21363 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21364 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 21367 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21368 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21369 soc.cpu.pcpi_rs2[13]
.sym 21370 soc.cpu.pcpi_rs1[13]
.sym 21375 soc.cpu.pcpi_rs1[13]
.sym 21376 soc.cpu.pcpi_rs2[13]
.sym 21379 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 21380 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 21381 soc.cpu.instr_sub
.sym 21382 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21385 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 21386 soc.cpu.instr_sub
.sym 21387 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21388 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 21390 CLK$SB_IO_IN_$glb_clk
.sym 21392 soc.cpu.alu_out_q[29]
.sym 21393 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 21394 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 21395 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 21396 soc.cpu.alu_out_q[12]
.sym 21397 soc.cpu.alu_out_q[6]
.sym 21398 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 21399 soc.cpu.alu_out_q[7]
.sym 21401 soc.cpu.alu_out_q[14]
.sym 21404 resetn
.sym 21405 soc.cpu.mem_la_wdata[5]
.sym 21406 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 21407 soc.cpu.cpuregs.wen
.sym 21409 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 21410 soc.cpu.alu_out_q[13]
.sym 21411 soc.cpu.mem_la_wdata[1]
.sym 21412 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 21413 soc.cpu.pcpi_rs2[11]
.sym 21414 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21415 soc.cpu.alu_out_q[20]
.sym 21416 soc.cpu.mem_rdata_q[12]
.sym 21417 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21418 soc.cpu.alu_out_q[31]
.sym 21419 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21420 soc.cpu.mem_rdata_q[12]
.sym 21421 soc.cpu.cpu_state[6]
.sym 21422 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 21424 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21425 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21426 soc.cpu.pcpi_rs1[2]
.sym 21427 soc.cpu.pcpi_rs1[23]
.sym 21435 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 21436 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21439 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 21440 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 21443 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21444 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 21448 soc.cpu.mem_la_wdata[0]
.sym 21449 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 21450 soc.cpu.cpu_state[0]
.sym 21452 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 21454 soc.cpu.instr_sub
.sym 21457 resetn
.sym 21458 soc.cpu.instr_sub
.sym 21460 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 21461 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 21462 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 21463 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 21466 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 21467 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 21468 soc.cpu.instr_sub
.sym 21469 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21472 resetn
.sym 21474 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21478 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 21479 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21480 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 21481 soc.cpu.instr_sub
.sym 21484 soc.cpu.cpu_state[0]
.sym 21490 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 21491 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21492 soc.cpu.instr_sub
.sym 21493 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 21496 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 21497 soc.cpu.instr_sub
.sym 21498 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21499 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 21504 soc.cpu.mem_la_wdata[0]
.sym 21508 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 21509 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 21510 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21511 soc.cpu.instr_sub
.sym 21513 CLK$SB_IO_IN_$glb_clk
.sym 21514 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21515 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 21516 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 21517 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 21518 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 21519 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 21520 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 21521 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 21522 soc.cpu.alu_out_q[31]
.sym 21523 soc.cpu.cpuregs_wrdata[27]
.sym 21527 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21528 soc.cpu.pcpi_rs2[24]
.sym 21529 soc.cpu.pcpi_rs2[30]
.sym 21530 soc.cpu.pcpi_rs1[29]
.sym 21531 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21532 soc.cpu.pcpi_rs2[18]
.sym 21533 soc.cpu.pcpi_rs1[6]
.sym 21534 soc.cpu.cpuregs_wrdata[25]
.sym 21535 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 21536 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 21537 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 21539 soc.cpu.pcpi_rs2[18]
.sym 21541 soc.cpu.pcpi_rs2[21]
.sym 21542 soc.cpu.instr_jalr
.sym 21543 soc.cpu.pcpi_rs2[29]
.sym 21544 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 21545 soc.cpu.pcpi_rs1[31]
.sym 21546 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 21547 soc.cpu.pcpi_rs1[0]
.sym 21548 resetn
.sym 21549 soc.cpu.pcpi_rs2[22]
.sym 21550 soc.cpu.instr_jal
.sym 21557 soc.cpu.pcpi_rs2[14]
.sym 21565 soc.cpu.mem_rdata_q[13]
.sym 21567 soc.cpu.pcpi_rs2[16]
.sym 21569 soc.cpu.pcpi_rs2[17]
.sym 21571 soc.cpu.pcpi_rs2[19]
.sym 21573 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21575 soc.cpu.instr_sub
.sym 21576 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21578 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 21579 soc.cpu.mem_rdata_q[14]
.sym 21580 soc.cpu.mem_rdata_q[12]
.sym 21581 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21583 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21584 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 21586 soc.cpu.pcpi_rs2[13]
.sym 21587 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21589 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21590 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21591 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21592 soc.cpu.instr_sub
.sym 21598 soc.cpu.pcpi_rs2[16]
.sym 21601 soc.cpu.pcpi_rs2[19]
.sym 21607 soc.cpu.instr_sub
.sym 21608 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 21609 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 21610 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21614 soc.cpu.pcpi_rs2[14]
.sym 21622 soc.cpu.pcpi_rs2[17]
.sym 21626 soc.cpu.pcpi_rs2[13]
.sym 21631 soc.cpu.mem_rdata_q[14]
.sym 21632 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21633 soc.cpu.mem_rdata_q[12]
.sym 21634 soc.cpu.mem_rdata_q[13]
.sym 21635 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21636 CLK$SB_IO_IN_$glb_clk
.sym 21637 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21638 soc.cpu.alu_out_q[0]
.sym 21639 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 21640 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 21641 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 21642 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 21643 soc.cpu.alu_out_q[22]
.sym 21644 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 21645 soc.cpu.alu_out_SB_LUT4_O_9_I1
.sym 21651 soc.cpu.pcpi_rs1[11]
.sym 21652 soc.cpu.pcpi_rs2[28]
.sym 21653 soc.cpu.pcpi_rs2[16]
.sym 21655 soc.cpu.cpuregs.wen
.sym 21657 soc.cpu.pcpi_rs1[11]
.sym 21658 soc.cpu.mem_wordsize[1]
.sym 21659 soc.cpu.pcpi_rs2[19]
.sym 21660 soc.cpu.pcpi_rs2[27]
.sym 21661 soc.cpu.pcpi_rs1[11]
.sym 21662 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21663 soc.cpu.mem_rdata_q[13]
.sym 21664 soc.cpu.pcpi_rs2[31]
.sym 21666 soc.cpu.pcpi_rs1[20]
.sym 21667 soc.cpu.is_alu_reg_imm
.sym 21668 soc.cpu.pcpi_rs1[21]
.sym 21669 soc.cpu.pcpi_rs2[31]
.sym 21670 soc.cpu.decoded_imm[12]
.sym 21671 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 21672 soc.cpu.pcpi_rs2[20]
.sym 21673 soc.cpu.pcpi_rs2[25]
.sym 21679 soc.cpu.pcpi_rs2[20]
.sym 21680 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21681 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21685 soc.cpu.mem_rdata_q[14]
.sym 21687 soc.cpu.mem_rdata_q[13]
.sym 21688 soc.cpu.mem_rdata_q[12]
.sym 21689 soc.cpu.instr_waitirq
.sym 21693 soc.cpu.mem_rdata_q[14]
.sym 21694 soc.cpu.instr_blt
.sym 21696 soc.cpu.instr_bgeu
.sym 21699 soc.cpu.pcpi_rs2[18]
.sym 21701 soc.cpu.pcpi_rs2[21]
.sym 21702 soc.cpu.instr_andi
.sym 21708 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 21709 soc.cpu.pcpi_rs2[22]
.sym 21710 soc.cpu.instr_and
.sym 21714 soc.cpu.pcpi_rs2[20]
.sym 21718 soc.cpu.mem_rdata_q[13]
.sym 21719 soc.cpu.mem_rdata_q[12]
.sym 21720 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21721 soc.cpu.mem_rdata_q[14]
.sym 21724 soc.cpu.instr_blt
.sym 21725 soc.cpu.instr_bgeu
.sym 21726 soc.cpu.instr_and
.sym 21727 soc.cpu.instr_waitirq
.sym 21731 soc.cpu.pcpi_rs2[21]
.sym 21737 soc.cpu.instr_andi
.sym 21738 soc.cpu.instr_and
.sym 21744 soc.cpu.pcpi_rs2[22]
.sym 21748 soc.cpu.pcpi_rs2[18]
.sym 21754 soc.cpu.mem_rdata_q[14]
.sym 21755 soc.cpu.mem_rdata_q[12]
.sym 21756 soc.cpu.mem_rdata_q[13]
.sym 21757 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 21758 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21759 CLK$SB_IO_IN_$glb_clk
.sym 21760 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21761 soc.cpu.alu_out_q[21]
.sym 21762 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 21763 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 21764 soc.cpu.decoder_trigger
.sym 21765 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 21766 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 21767 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 21768 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 21770 soc.cpu.alu_out_q[22]
.sym 21773 soc.cpu.pcpi_rs1[17]
.sym 21774 soc.cpu.cpu_state[3]
.sym 21775 soc.cpu.cpuregs_wrdata[31]
.sym 21777 soc.cpu.mem_la_wdata[7]
.sym 21779 soc.cpu.pcpi_rs1[22]
.sym 21780 soc.cpu.pcpi_rs1[22]
.sym 21782 soc.cpu.decoded_imm[18]
.sym 21783 soc.cpu.pcpi_rs1[22]
.sym 21785 gpio_led_pmod[2]
.sym 21786 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 21788 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 21789 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 21791 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 21792 soc.cpu.mem_rdata_q[13]
.sym 21793 soc.cpu.mem_rdata_q[13]
.sym 21794 soc.cpu.mem_wordsize[1]
.sym 21795 soc.cpu.is_compare
.sym 21796 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 21803 soc.cpu.pcpi_rs2[30]
.sym 21806 soc.cpu.instr_bltu
.sym 21808 soc.cpu.mem_rdata_q[12]
.sym 21809 soc.cpu.instr_bne
.sym 21812 soc.cpu.instr_jalr
.sym 21821 soc.cpu.mem_rdata_q[14]
.sym 21822 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21823 soc.cpu.mem_rdata_q[13]
.sym 21824 soc.cpu.pcpi_rs2[31]
.sym 21829 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21830 soc.cpu.pcpi_rs2[29]
.sym 21831 soc.cpu.instr_bge
.sym 21833 soc.cpu.pcpi_rs2[25]
.sym 21835 soc.cpu.instr_bge
.sym 21836 soc.cpu.instr_jalr
.sym 21837 soc.cpu.instr_bltu
.sym 21838 soc.cpu.instr_bne
.sym 21842 soc.cpu.pcpi_rs2[31]
.sym 21848 soc.cpu.pcpi_rs2[30]
.sym 21853 soc.cpu.mem_rdata_q[14]
.sym 21854 soc.cpu.mem_rdata_q[12]
.sym 21855 soc.cpu.mem_rdata_q[13]
.sym 21859 soc.cpu.mem_rdata_q[12]
.sym 21860 soc.cpu.mem_rdata_q[13]
.sym 21861 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21862 soc.cpu.mem_rdata_q[14]
.sym 21868 soc.cpu.pcpi_rs2[25]
.sym 21872 soc.cpu.pcpi_rs2[29]
.sym 21881 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 21882 CLK$SB_IO_IN_$glb_clk
.sym 21883 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21884 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21885 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 21886 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 21887 soc.cpu.is_compare
.sym 21888 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21889 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 21890 soc.cpu.decoder_pseudo_trigger
.sym 21891 soc.cpu.do_waitirq
.sym 21892 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 21893 soc.cpu.pcpi_rs1[10]
.sym 21897 soc.cpu.cpuregs_wrdata[22]
.sym 21899 soc.cpu.cpuregs.wen
.sym 21900 soc.cpu.pcpi_rs1[7]
.sym 21901 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 21902 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 21903 $PACKER_VCC_NET
.sym 21904 soc.cpu.cpuregs_waddr[2]
.sym 21905 soc.cpu.pcpi_rs1[10]
.sym 21906 soc.cpu.mem_la_wdata[6]
.sym 21908 soc.cpu.mem_rdata_q[12]
.sym 21909 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21910 soc.cpu.decoder_trigger
.sym 21911 soc.cpu.pcpi_rs1[23]
.sym 21912 soc.cpu.instr_lhu
.sym 21913 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 21914 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21916 soc.cpu.cpu_state[3]
.sym 21917 soc.cpu.cpu_state[6]
.sym 21919 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 21925 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 21926 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21928 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 21934 soc.cpu.mem_rdata_q[12]
.sym 21937 soc.cpu.is_alu_reg_imm
.sym 21938 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21941 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21943 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21945 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 21946 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 21948 soc.cpu.instr_jalr
.sym 21949 soc.cpu.mem_rdata_q[14]
.sym 21952 soc.cpu.mem_rdata_q[13]
.sym 21953 soc.cpu.mem_rdata_q[13]
.sym 21956 soc.cpu.is_sb_sh_sw
.sym 21958 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21959 soc.cpu.mem_rdata_q[14]
.sym 21960 soc.cpu.mem_rdata_q[12]
.sym 21961 soc.cpu.mem_rdata_q[13]
.sym 21964 soc.cpu.mem_rdata_q[14]
.sym 21965 soc.cpu.mem_rdata_q[12]
.sym 21966 soc.cpu.mem_rdata_q[13]
.sym 21967 soc.cpu.is_sb_sh_sw
.sym 21971 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 21972 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 21973 soc.cpu.is_alu_reg_imm
.sym 21976 soc.cpu.mem_rdata_q[13]
.sym 21977 soc.cpu.mem_rdata_q[12]
.sym 21978 soc.cpu.mem_rdata_q[14]
.sym 21979 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21982 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 21983 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21984 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 21985 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 21988 soc.cpu.mem_rdata_q[13]
.sym 21989 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21990 soc.cpu.mem_rdata_q[14]
.sym 21991 soc.cpu.mem_rdata_q[12]
.sym 21995 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 21996 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22000 soc.cpu.instr_jalr
.sym 22001 soc.cpu.mem_rdata_q[12]
.sym 22002 soc.cpu.is_alu_reg_imm
.sym 22003 soc.cpu.mem_rdata_q[13]
.sym 22004 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 22005 CLK$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 22008 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 22009 soc.cpu.do_waitirq_SB_LUT4_I2_O
.sym 22010 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 22011 soc.cpu.irq_active
.sym 22012 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 22013 soc.cpu.instr_lw_SB_LUT4_I3_O
.sym 22014 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 22019 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 22021 soc.cpu.instr_lb
.sym 22022 soc.cpu.pcpi_rs2[13]
.sym 22023 soc.cpu.instr_sb
.sym 22024 soc.cpu.do_waitirq
.sym 22026 soc.cpu.cpu_state[3]
.sym 22027 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22028 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 22030 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22031 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 22032 soc.cpu.decoder_trigger
.sym 22034 soc.cpu.instr_jalr
.sym 22035 soc.cpu.pcpi_rs1[26]
.sym 22036 resetn
.sym 22037 soc.cpu.pcpi_rs1[31]
.sym 22038 soc.cpu.instr_jal
.sym 22039 soc.cpu.pcpi_rs1[0]
.sym 22040 soc.cpu.pcpi_rs1[25]
.sym 22048 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22051 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 22052 soc.cpu.mem_rdata_q[14]
.sym 22054 soc.cpu.is_sb_sh_sw
.sym 22055 soc.cpu.mem_rdata_q[14]
.sym 22059 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22060 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 22062 soc.cpu.cpu_state[2]
.sym 22063 soc.cpu.mem_do_rinst
.sym 22065 soc.cpu.mem_rdata_q[13]
.sym 22068 soc.cpu.mem_rdata_q[12]
.sym 22069 soc.cpu.is_alu_reg_imm
.sym 22070 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 22071 soc.cpu.mem_do_prefetch
.sym 22073 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22074 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O
.sym 22077 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 22079 soc.cpu.is_sll_srl_sra
.sym 22081 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 22082 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 22087 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O
.sym 22088 soc.cpu.is_sb_sh_sw
.sym 22089 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 22090 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 22093 soc.cpu.mem_do_rinst
.sym 22094 soc.cpu.mem_do_prefetch
.sym 22095 soc.cpu.is_sll_srl_sra
.sym 22096 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 22099 soc.cpu.is_alu_reg_imm
.sym 22100 soc.cpu.mem_rdata_q[12]
.sym 22101 soc.cpu.mem_rdata_q[13]
.sym 22102 soc.cpu.mem_rdata_q[14]
.sym 22105 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 22108 soc.cpu.cpu_state[2]
.sym 22111 soc.cpu.is_alu_reg_imm
.sym 22112 soc.cpu.mem_rdata_q[12]
.sym 22113 soc.cpu.mem_rdata_q[13]
.sym 22114 soc.cpu.mem_rdata_q[14]
.sym 22119 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 22120 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 22123 soc.cpu.mem_rdata_q[14]
.sym 22124 soc.cpu.mem_rdata_q[12]
.sym 22125 soc.cpu.mem_rdata_q[13]
.sym 22126 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22127 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 22128 CLK$SB_IO_IN_$glb_clk
.sym 22129 resetn_SB_LUT4_I3_O_$glb_sr
.sym 22130 soc.cpu.cpu_state[4]
.sym 22131 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 22132 soc.cpu.cpu_state[1]
.sym 22133 soc.cpu.mem_wordsize[0]
.sym 22134 soc.cpu.cpu_state[6]
.sym 22135 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 22136 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22137 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 22143 soc.cpu.instr_sb
.sym 22145 soc.cpu.pcpi_rs1[21]
.sym 22147 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 22148 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22149 soc.cpu.pcpi_rs1[21]
.sym 22151 soc.cpu.mem_do_rinst
.sym 22153 soc.cpu.instr_sw
.sym 22154 gpio_led_pmod[6]
.sym 22155 soc.cpu.is_alu_reg_imm
.sym 22156 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 22157 soc.cpu.mem_do_prefetch
.sym 22159 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22160 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22163 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 22164 soc.cpu.pcpi_rs1[21]
.sym 22165 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 22171 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 22173 soc.cpu.mem_do_prefetch
.sym 22174 soc.cpu.cpu_state[2]
.sym 22175 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22178 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22179 soc.cpu.cpu_state[5]
.sym 22180 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 22181 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 22182 soc.cpu.cpu_state[2]
.sym 22183 soc.cpu.irq_active
.sym 22186 soc.cpu.irq_mask[1]
.sym 22187 resetn
.sym 22188 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 22190 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 22193 soc.cpu.cpu_state[0]
.sym 22195 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22198 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 22199 soc.cpu.cpu_state[3]
.sym 22202 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22206 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 22207 soc.cpu.cpu_state[2]
.sym 22210 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22211 soc.cpu.irq_mask[1]
.sym 22212 soc.cpu.irq_active
.sym 22213 soc.cpu.cpu_state[0]
.sym 22216 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22217 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 22218 resetn
.sym 22223 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22224 soc.cpu.cpu_state[3]
.sym 22225 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 22228 soc.cpu.cpu_state[2]
.sym 22229 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 22230 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 22231 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22234 soc.cpu.cpu_state[5]
.sym 22235 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 22236 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22237 soc.cpu.mem_do_prefetch
.sym 22240 resetn
.sym 22241 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22243 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 22246 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22248 soc.cpu.irq_active
.sym 22249 soc.cpu.irq_mask[1]
.sym 22251 CLK$SB_IO_IN_$glb_clk
.sym 22253 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_I1_I3
.sym 22254 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 22255 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22256 soc.cpu.irq_pending[2]
.sym 22257 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 22258 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22259 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22260 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22261 soc.cpu.cpu_state[3]
.sym 22262 soc.cpu.pcpi_rs1[23]
.sym 22266 soc.cpu.pcpi_rs1[1]
.sym 22267 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 22268 soc.cpu.mem_wordsize[0]
.sym 22270 soc.cpu.cpu_state[2]
.sym 22271 resetn
.sym 22272 soc.cpu.cpu_state[4]
.sym 22274 soc.cpu.irq_mask[1]
.sym 22275 soc.cpu.cpu_state[3]
.sym 22276 soc.cpu.cpu_state[1]
.sym 22280 soc.cpu.mem_do_rinst
.sym 22282 soc.cpu.cpu_state[3]
.sym 22284 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 22287 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 22288 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22294 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22295 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22296 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I2
.sym 22297 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0
.sym 22298 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 22301 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22302 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22303 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 22304 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22305 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 22306 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 22308 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 22309 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22310 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 22313 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22314 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 22315 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22316 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22317 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22318 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_I1_I3
.sym 22323 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22324 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22325 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2
.sym 22327 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22328 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22329 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22330 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22333 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 22336 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 22339 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 22340 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22341 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 22342 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22345 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22346 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 22347 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 22348 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 22351 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 22352 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0
.sym 22353 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2
.sym 22354 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22357 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 22358 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I2
.sym 22359 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22360 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22363 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2
.sym 22364 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22365 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22366 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_I1_I3
.sym 22370 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I2
.sym 22371 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22376 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22377 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22378 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22380 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 22381 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22383 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22385 soc.cpu.pcpi_rs1[27]
.sym 22389 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 22390 soc.cpu.cpu_state[5]
.sym 22391 soc.cpu.irq_pending[2]
.sym 22392 soc.cpu.pcpi_rs1[27]
.sym 22394 soc.cpu.pcpi_rs1[25]
.sym 22398 resetn
.sym 22399 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 22400 soc.cpu.irq_mask[2]
.sym 22403 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22407 LED_R$SB_IO_OUT
.sym 22409 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 22419 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22421 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 22422 soc.cpu.mem_do_rdata
.sym 22425 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 22426 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22427 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22428 soc.cpu.mem_do_wdata
.sym 22430 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 22431 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I1
.sym 22432 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22433 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22437 resetn
.sym 22438 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 22442 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22443 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22444 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 22448 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22450 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22452 resetn
.sym 22456 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22457 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22458 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 22462 soc.cpu.mem_do_wdata
.sym 22463 soc.cpu.mem_do_rdata
.sym 22468 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 22469 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 22470 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I1
.sym 22471 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22474 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22476 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22477 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22481 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 22483 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22486 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22488 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 22492 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22493 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22495 resetn
.sym 22514 soc.cpu.mem_do_wdata
.sym 22515 resetn
.sym 22516 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22517 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22521 LED_B$SB_IO_OUT
.sym 22522 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 22523 soc.cpu.pcpi_rs1[0]
.sym 22524 resetn
.sym 22526 soc.cpu.instr_jal
.sym 22532 soc.cpu.reg_pc[0]
.sym 22667 LED_B$SB_IO_OUT
.sym 22678 LED_B$SB_IO_OUT
.sym 22697 P2_5$SB_IO_OUT
.sym 22719 P2_5$SB_IO_OUT
.sym 22752 iomem_wdata[5]
.sym 22753 iomem_wdata[0]
.sym 22765 soc.memory.rdata_0[26]
.sym 22767 soc.ram_ready
.sym 22768 soc.memory.rdata_1[26]
.sym 22770 resetn
.sym 22771 soc.memory.rdata_1[30]
.sym 22772 gpio_led_pmod[4]
.sym 22773 soc.memory.rdata_1[25]
.sym 22778 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22779 soc.memory.rdata_0[30]
.sym 22784 resetn_SB_LUT4_I3_O
.sym 22785 soc.memory.rdata_0[25]
.sym 22789 iomem_addr[16]
.sym 22794 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 22795 reset_cnt[0]
.sym 22797 resetn
.sym 22798 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22800 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 22803 soc.ram_ready
.sym 22804 iomem_addr[16]
.sym 22805 soc.memory.rdata_0[26]
.sym 22806 soc.memory.rdata_1[26]
.sym 22809 iomem_addr[16]
.sym 22810 soc.ram_ready
.sym 22811 soc.memory.rdata_1[25]
.sym 22812 soc.memory.rdata_0[25]
.sym 22815 soc.memory.rdata_1[30]
.sym 22816 soc.memory.rdata_0[30]
.sym 22817 soc.ram_ready
.sym 22818 iomem_addr[16]
.sym 22823 resetn
.sym 22827 gpio_led_pmod[4]
.sym 22840 resetn_SB_LUT4_I3_O
.sym 22842 reset_cnt[0]
.sym 22844 CLK$SB_IO_IN_$glb_clk
.sym 22860 gpio_led_pmod[2]
.sym 22862 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 22863 soc.memory.rdata_0[26]
.sym 22864 soc.memory.rdata_1[31]
.sym 22865 soc.simpleuart_reg_div_do[8]
.sym 22866 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 22868 soc.memory.rdata_1[26]
.sym 22870 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 22872 soc.simpleuart_reg_div_do[8]
.sym 22873 soc.memory.rdata_1[25]
.sym 22874 gpio_led_pmod[4]
.sym 22875 UART_RX$SB_IO_IN
.sym 22879 soc.memory.rdata_0[25]
.sym 22898 iomem_wdata[6]
.sym 22899 iomem_wdata[3]
.sym 22902 iomem_addr[4]
.sym 22903 iomem_addr[9]
.sym 22905 iomem_wdata[1]
.sym 22907 iomem_wdata[2]
.sym 22919 soc.memory.rdata_0[30]
.sym 22921 resetn_SB_LUT4_I3_O
.sym 22927 soc.simpleuart.send_pattern[1]
.sym 22932 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22933 soc.simpleuart.send_pattern[9]
.sym 22938 UART_TX_SB_DFFESS_Q_E
.sym 22940 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22941 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 22942 iomem_wdata[7]
.sym 22947 soc.simpleuart.send_pattern[8]
.sym 22951 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22954 iomem_wdata[6]
.sym 22960 iomem_wdata[6]
.sym 22961 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 22962 soc.simpleuart.send_pattern[8]
.sym 22963 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22973 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22974 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22978 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22979 soc.simpleuart.send_pattern[1]
.sym 22980 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 22984 iomem_wdata[7]
.sym 22985 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 22986 soc.simpleuart.send_pattern[9]
.sym 22987 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23006 UART_TX_SB_DFFESS_Q_E
.sym 23007 CLK$SB_IO_IN_$glb_clk
.sym 23008 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23020 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 23021 resetn
.sym 23022 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23024 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 23027 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 23028 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23029 UART_TX$SB_IO_OUT
.sym 23031 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 23032 iomem_wdata[10]
.sym 23033 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 23034 gpio_led_pmod[4]
.sym 23035 soc.simpleuart_reg_div_do[14]
.sym 23036 iomem_wstrb[2]
.sym 23037 soc.simpleuart_reg_div_do[10]
.sym 23039 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 23042 iomem_wdata[8]
.sym 23044 iomem_wdata[4]
.sym 23051 iomem_wdata[4]
.sym 23054 soc.simpleuart.send_pattern[4]
.sym 23057 soc.simpleuart.send_pattern[2]
.sym 23058 soc.simpleuart.send_pattern[7]
.sym 23059 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 23060 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23061 soc.simpleuart.send_bitcnt[0]
.sym 23063 soc.simpleuart.send_pattern[3]
.sym 23065 iomem_wdata[3]
.sym 23068 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23070 iomem_wdata[5]
.sym 23071 iomem_wdata[1]
.sym 23073 iomem_wdata[2]
.sym 23075 soc.simpleuart.send_pattern[6]
.sym 23076 soc.simpleuart.send_pattern[5]
.sym 23077 UART_TX_SB_DFFESS_Q_E
.sym 23079 iomem_wdata[0]
.sym 23083 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23084 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23085 iomem_wdata[0]
.sym 23086 soc.simpleuart.send_pattern[2]
.sym 23089 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23090 iomem_wdata[5]
.sym 23091 soc.simpleuart.send_pattern[7]
.sym 23092 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23095 soc.simpleuart.send_pattern[6]
.sym 23096 iomem_wdata[4]
.sym 23097 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23098 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23101 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23102 soc.simpleuart.send_bitcnt[0]
.sym 23104 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23107 iomem_wdata[3]
.sym 23108 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23109 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23110 soc.simpleuart.send_pattern[5]
.sym 23113 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23114 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23115 iomem_wdata[2]
.sym 23116 soc.simpleuart.send_pattern[4]
.sym 23119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 23120 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23121 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23125 iomem_wdata[1]
.sym 23126 soc.simpleuart.send_pattern[3]
.sym 23127 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23128 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 23129 UART_TX_SB_DFFESS_Q_E
.sym 23130 CLK$SB_IO_IN_$glb_clk
.sym 23131 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23140 iomem_addr[8]
.sym 23143 soc.cpu.mem_rdata_q[31]
.sym 23144 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 23145 iomem_addr[5]
.sym 23146 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 23147 resetn
.sym 23148 soc.simpleuart_reg_div_do[9]
.sym 23150 soc.simpleuart_reg_div_do[14]
.sym 23151 soc.simpleuart_reg_div_do[8]
.sym 23152 soc.simpleuart_reg_div_do[10]
.sym 23154 soc.simpleuart_reg_div_do[11]
.sym 23157 soc.simpleuart_reg_div_do[5]
.sym 23158 iomem_addr[9]
.sym 23161 soc.cpu.mem_rdata_q[29]
.sym 23164 soc.cpu.mem_rdata_q[12]
.sym 23165 soc.simpleuart_reg_div_do[7]
.sym 23178 soc.simpleuart_reg_div_do[3]
.sym 23179 soc.simpleuart_reg_div_do[5]
.sym 23183 iomem_wdata[2]
.sym 23185 soc.simpleuart_reg_div_do[6]
.sym 23191 gpio_led_pmod_SB_DFFESR_Q_E
.sym 23192 iomem_wdata[5]
.sym 23199 iomem_wdata[0]
.sym 23204 iomem_wdata[4]
.sym 23207 iomem_wdata[5]
.sym 23212 iomem_wdata[2]
.sym 23219 soc.simpleuart_reg_div_do[6]
.sym 23230 soc.simpleuart_reg_div_do[5]
.sym 23236 soc.simpleuart_reg_div_do[3]
.sym 23244 iomem_wdata[4]
.sym 23250 iomem_wdata[0]
.sym 23252 gpio_led_pmod_SB_DFFESR_Q_E
.sym 23253 CLK$SB_IO_IN_$glb_clk
.sym 23254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23265 gpio_led_pmod[6]
.sym 23266 iomem_wdata[17]
.sym 23267 iomem_addr[12]
.sym 23268 iomem_addr[11]
.sym 23269 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 23271 iomem_wdata[9]
.sym 23272 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23273 iomem_addr[16]
.sym 23275 soc.cpu.mem_rdata_latched[3]
.sym 23276 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 23277 resetn
.sym 23278 soc.simpleuart_reg_div_do[1]
.sym 23279 soc.simpleuart_reg_div_do[6]
.sym 23280 soc.simpleuart_reg_div_do[10]
.sym 23281 iomem_wdata[6]
.sym 23283 soc.cpu.mem_xfer
.sym 23287 soc.cpu.mem_rdata_latched[3]
.sym 23289 iomem_wdata[3]
.sym 23296 iomem_wdata[3]
.sym 23299 iomem_wdata[6]
.sym 23307 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 23310 resetn
.sym 23313 iomem_wdata[0]
.sym 23315 iomem_wdata[7]
.sym 23319 iomem_wstrb[0]
.sym 23320 iomem_wdata[5]
.sym 23323 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 23344 iomem_wdata[7]
.sym 23347 iomem_wstrb[0]
.sym 23348 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 23349 resetn
.sym 23354 iomem_wdata[6]
.sym 23360 iomem_wdata[3]
.sym 23368 iomem_wdata[5]
.sym 23371 iomem_wdata[0]
.sym 23375 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 23376 CLK$SB_IO_IN_$glb_clk
.sym 23377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23386 iomem_wdata[5]
.sym 23387 iomem_wdata[0]
.sym 23388 iomem_wdata[0]
.sym 23389 iomem_wdata[5]
.sym 23390 soc.cpu.mem_rdata_latched[4]
.sym 23391 iomem_wdata[1]
.sym 23394 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23395 soc.cpu.mem_rdata_latched[0]
.sym 23396 soc.cpu.mem_rdata_q[13]
.sym 23397 iomem_wdata[11]
.sym 23398 soc.cpu.mem_rdata_q[30]
.sym 23399 iomem_addr[14]
.sym 23400 soc.simpleuart_reg_div_do[6]
.sym 23401 soc.cpu.mem_rdata_q[14]
.sym 23403 soc.simpleuart_reg_div_do[13]
.sym 23404 soc.simpleuart_reg_div_do[12]
.sym 23405 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 23406 soc.simpleuart_reg_div_do[2]
.sym 23407 soc.cpu.mem_rdata_q[31]
.sym 23410 iomem_wdata[1]
.sym 23411 soc.simpleuart_reg_div_do[14]
.sym 23412 iomem_wdata[2]
.sym 23413 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23421 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23431 soc.cpu.mem_rdata_q[29]
.sym 23443 soc.cpu.mem_xfer
.sym 23453 soc.cpu.mem_rdata_q[29]
.sym 23454 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23455 soc.cpu.mem_xfer
.sym 23513 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23516 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 23517 gpio_led_g[3]
.sym 23518 soc.cpu.mem_rdata_q[10]
.sym 23520 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23521 soc.cpu.mem_rdata_latched[1]
.sym 23522 soc.cpu.mem_rdata_q[27]
.sym 23523 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23524 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23526 soc.cpu.mem_rdata_latched[2]
.sym 23528 iomem_wstrb[2]
.sym 23529 iomem_wdata[8]
.sym 23530 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 23531 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23533 soc.cpu.mem_rdata_q[31]
.sym 23536 iomem_wdata[4]
.sym 23542 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 23543 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 23544 soc.cpu.mem_rdata_latched[12]
.sym 23545 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 23546 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 23547 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 23548 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 23549 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23550 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 23551 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23552 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 23555 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 23556 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 23557 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23559 soc.cpu.mem_rdata_latched[3]
.sym 23560 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23561 soc.cpu.mem_rdata_latched[0]
.sym 23563 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23567 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 23568 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23569 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23570 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 23571 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 23572 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23575 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23576 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 23577 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 23578 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 23581 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23582 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 23583 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 23584 soc.cpu.mem_rdata_latched[12]
.sym 23587 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23588 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 23589 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 23593 soc.cpu.mem_rdata_latched[3]
.sym 23594 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 23595 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23596 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23599 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 23600 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 23601 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 23602 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 23605 soc.cpu.mem_rdata_latched[0]
.sym 23607 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23608 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23611 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 23612 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 23613 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 23614 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 23617 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 23618 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 23619 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 23620 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 23622 CLK$SB_IO_IN_$glb_clk
.sym 23636 soc.cpu.mem_rdata_q[31]
.sym 23640 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 23641 iomem_wdata[7]
.sym 23642 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 23643 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23644 iomem_wdata[6]
.sym 23645 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 23646 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 23647 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23648 soc.cpu.mem_rdata_q[12]
.sym 23649 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 23653 soc.cpu.mem_rdata_q[29]
.sym 23654 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 23656 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23659 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 23666 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23669 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23670 soc.cpu.mem_rdata_latched[6]
.sym 23671 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23673 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23674 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23676 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23677 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23678 soc.cpu.mem_rdata_latched[6]
.sym 23680 soc.cpu.mem_rdata_latched[12]
.sym 23682 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23683 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23684 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23685 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 23686 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23687 soc.cpu.mem_rdata_latched[4]
.sym 23688 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23690 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23691 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23694 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 23698 soc.cpu.mem_rdata_latched[12]
.sym 23699 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23700 soc.cpu.mem_rdata_latched[6]
.sym 23701 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23705 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23707 soc.cpu.mem_rdata_latched[12]
.sym 23710 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23711 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23712 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23713 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23716 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23717 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23718 soc.cpu.mem_rdata_latched[6]
.sym 23719 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 23722 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23723 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23725 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23729 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 23731 soc.cpu.mem_rdata_latched[4]
.sym 23734 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23737 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23740 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23741 soc.cpu.mem_rdata_latched[12]
.sym 23742 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23759 soc.cpu.mem_rdata_q[25]
.sym 23760 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23761 soc.simpleuart_reg_div_do[28]
.sym 23763 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 23764 soc.simpleuart_reg_div_do[22]
.sym 23765 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23766 soc.memory.cs_0
.sym 23767 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23768 soc.cpu.mem_rdata_latched[12]
.sym 23771 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 23772 soc.simpleuart_reg_div_do[10]
.sym 23773 soc.cpu.mem_rdata_latched[5]
.sym 23774 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23775 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23776 soc.cpu.mem_rdata_q[30]
.sym 23777 iomem_wdata[6]
.sym 23778 soc.cpu.mem_xfer
.sym 23779 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23780 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23781 iomem_wdata[3]
.sym 23782 soc.cpu.mem_rdata_q[29]
.sym 23788 soc.cpu.mem_rdata_latched[4]
.sym 23789 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23790 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23791 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23792 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23793 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23794 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 23795 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23796 soc.cpu.mem_rdata_latched[2]
.sym 23797 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 23798 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23799 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23801 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23802 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23803 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23804 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23807 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23812 soc.cpu.mem_rdata_latched[5]
.sym 23814 soc.cpu.mem_rdata_latched[12]
.sym 23816 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23818 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 23819 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 23821 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 23822 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23823 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23827 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23828 soc.cpu.mem_rdata_latched[4]
.sym 23829 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23830 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23833 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23834 soc.cpu.mem_rdata_latched[12]
.sym 23835 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 23836 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23839 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23840 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 23841 soc.cpu.mem_rdata_latched[2]
.sym 23846 soc.cpu.mem_rdata_latched[5]
.sym 23847 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 23848 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23851 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 23852 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 23853 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23858 soc.cpu.mem_rdata_latched[12]
.sym 23859 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23860 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23863 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23864 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 23865 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23866 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23882 iomem_addr[6]
.sym 23884 soc.simpleuart_reg_div_do[25]
.sym 23885 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 23887 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23890 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 23891 soc.cpu.is_alu_reg_imm
.sym 23893 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23894 iomem_wdata[1]
.sym 23896 gpio_led_b[5]
.sym 23898 soc.cpu.mem_xfer
.sym 23899 soc.cpu.mem_rdata_q[31]
.sym 23900 gpio_led_r[0]
.sym 23902 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 23903 iomem_wdata[2]
.sym 23904 soc.cpu.mem_rdata_q[11]
.sym 23911 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23912 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 23913 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23914 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23916 soc.cpu.mem_xfer
.sym 23917 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 23918 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 23919 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 23920 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23921 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 23922 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23923 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 23924 soc.cpu.mem_rdata_q[10]
.sym 23925 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23926 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 23928 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23929 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 23932 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 23934 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 23936 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 23937 soc.cpu.mem_rdata_q[26]
.sym 23938 soc.cpu.mem_xfer
.sym 23940 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23942 soc.cpu.mem_rdata_q[28]
.sym 23944 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 23945 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 23946 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23947 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23950 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 23951 soc.cpu.mem_xfer
.sym 23953 soc.cpu.mem_rdata_q[28]
.sym 23956 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23957 soc.cpu.mem_xfer
.sym 23958 soc.cpu.mem_rdata_q[10]
.sym 23959 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 23963 soc.cpu.mem_xfer
.sym 23964 soc.cpu.mem_rdata_q[26]
.sym 23965 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 23968 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23971 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 23974 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 23976 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 23980 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 23981 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 23982 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 23983 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23986 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 23987 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23988 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 23989 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 23991 CLK$SB_IO_IN_$glb_clk
.sym 24005 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 24006 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 24007 soc.cpu.instr_lui
.sym 24009 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 24017 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 24018 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 24020 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 24021 gpio_led_pmod[3]
.sym 24022 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 24023 iomem_wdata[4]
.sym 24024 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24025 iomem_wdata[8]
.sym 24026 soc.cpu.mem_rdata_q[7]
.sym 24028 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24034 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24035 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24036 soc.cpu.mem_rdata_q[7]
.sym 24037 iomem_wdata[6]
.sym 24038 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24039 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 24040 soc.cpu.mem_rdata_latched[6]
.sym 24041 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24042 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 24043 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 24044 soc.cpu.mem_rdata_latched[12]
.sym 24045 soc.cpu.mem_rdata_latched[5]
.sym 24046 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24047 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24048 soc.cpu.mem_xfer
.sym 24049 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24050 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24051 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24052 gpio_led_pmod_SB_DFFESR_Q_E
.sym 24053 soc.cpu.mem_rdata_latched[2]
.sym 24056 soc.cpu.mem_rdata_latched[0]
.sym 24058 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24061 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24062 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 24064 iomem_wdata[3]
.sym 24067 soc.cpu.mem_rdata_latched[5]
.sym 24068 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24069 soc.cpu.mem_rdata_latched[6]
.sym 24070 soc.cpu.mem_rdata_latched[12]
.sym 24073 soc.cpu.mem_rdata_latched[2]
.sym 24074 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24075 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 24076 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 24079 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24080 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24081 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24085 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 24086 soc.cpu.mem_rdata_latched[0]
.sym 24087 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24088 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 24091 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24092 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 24093 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24094 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24099 iomem_wdata[6]
.sym 24104 iomem_wdata[3]
.sym 24109 soc.cpu.mem_xfer
.sym 24110 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24111 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 24112 soc.cpu.mem_rdata_q[7]
.sym 24113 gpio_led_pmod_SB_DFFESR_Q_E
.sym 24114 CLK$SB_IO_IN_$glb_clk
.sym 24115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24128 iomem_wdata[7]
.sym 24130 gpio_led_pmod[6]
.sym 24131 soc.cpu.mem_la_read
.sym 24132 soc.simpleuart_reg_div_do[20]
.sym 24133 iomem_wdata[6]
.sym 24135 soc.cpu.mem_rdata_q[31]
.sym 24138 soc.cpu.is_alu_reg_imm
.sym 24139 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24141 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24144 soc.cpu.mem_rdata_q[12]
.sym 24145 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 24146 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 24148 gpio_led_b[4]
.sym 24149 gpio_led_pmod[3]
.sym 24158 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 24159 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 24160 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2
.sym 24161 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24163 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24164 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 24166 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 24167 soc.cpu.mem_rdata_q[10]
.sym 24168 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24169 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24170 soc.cpu.mem_xfer
.sym 24172 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 24173 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 24175 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24177 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 24178 soc.cpu.mem_rdata_q[11]
.sym 24180 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 24181 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24182 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24183 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 24184 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24185 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 24188 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 24190 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24191 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24192 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 24196 soc.cpu.mem_rdata_q[11]
.sym 24197 soc.cpu.mem_xfer
.sym 24199 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24203 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 24204 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 24205 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 24208 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24209 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24211 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24214 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 24216 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 24220 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2
.sym 24221 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24222 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 24223 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 24226 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 24227 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 24228 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 24229 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 24233 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24234 soc.cpu.mem_rdata_q[10]
.sym 24235 soc.cpu.mem_xfer
.sym 24237 CLK$SB_IO_IN_$glb_clk
.sym 24249 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 24251 gpio_led_b[3]
.sym 24253 soc.cpu.mem_rdata_q[11]
.sym 24254 iomem_wdata[13]
.sym 24255 soc.cpu.is_alu_reg_reg
.sym 24257 soc.cpu.mem_rdata_q[28]
.sym 24258 soc.simpleuart_reg_div_do[29]
.sym 24259 soc.cpu.mem_rdata_q[26]
.sym 24260 soc.cpu.trap_SB_LUT4_I3_O
.sym 24261 soc.cpu.instr_jalr
.sym 24263 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 24264 soc.cpu.mem_rdata_q[7]
.sym 24265 iomem_wdata[3]
.sym 24266 iomem_wdata[31]
.sym 24267 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24268 soc.cpu.mem_rdata_q[30]
.sym 24269 gpio_led_r[3]
.sym 24270 iomem_wdata[30]
.sym 24271 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 24272 gpio_led_b[0]
.sym 24273 iomem_wdata[6]
.sym 24274 soc.cpu.mem_rdata_q[29]
.sym 24283 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24285 soc.cpu.mem_xfer
.sym 24286 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 24288 soc.cpu.prefetched_high_word
.sym 24290 soc.cpu.trap_SB_LUT4_I1_I3
.sym 24291 soc.cpu.mem_do_rinst
.sym 24292 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24293 soc.cpu.mem_rdata_q[11]
.sym 24294 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24295 soc.cpu.mem_do_wdata
.sym 24297 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 24298 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 24300 soc.cpu.clear_prefetched_high_word
.sym 24301 resetn
.sym 24304 soc.cpu.mem_do_rdata
.sym 24305 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 24307 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24308 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24311 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 24313 soc.cpu.clear_prefetched_high_word
.sym 24315 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 24316 soc.cpu.prefetched_high_word
.sym 24319 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24320 soc.cpu.mem_rdata_q[11]
.sym 24321 soc.cpu.mem_xfer
.sym 24326 resetn
.sym 24328 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24331 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 24332 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24333 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 24337 soc.cpu.mem_do_rinst
.sym 24340 soc.cpu.mem_do_rdata
.sym 24343 soc.cpu.prefetched_high_word
.sym 24344 soc.cpu.clear_prefetched_high_word
.sym 24346 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 24349 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 24350 resetn
.sym 24351 soc.cpu.mem_do_rinst
.sym 24352 soc.cpu.trap_SB_LUT4_I1_I3
.sym 24355 soc.cpu.mem_xfer
.sym 24356 soc.cpu.mem_do_wdata
.sym 24357 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24358 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 24359 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 24360 CLK$SB_IO_IN_$glb_clk
.sym 24361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24372 gpio_led_pmod[2]
.sym 24373 soc.cpu.pcpi_rs1[14]
.sym 24374 iomem_wdata[0]
.sym 24375 iomem_wdata[8]
.sym 24376 soc.cpu.prefetched_high_word_SB_LUT4_I2_O
.sym 24377 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24378 soc.cpu.mem_la_secondword
.sym 24379 soc.cpu.cpu_state[4]
.sym 24382 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 24385 iomem_wdata[1]
.sym 24386 soc.cpu.mem_la_wdata[2]
.sym 24387 iomem_wdata[2]
.sym 24388 soc.cpu.mem_la_wdata[3]
.sym 24390 iomem_wdata[1]
.sym 24391 soc.cpu.mem_rdata_q[31]
.sym 24392 gpio_led_b[5]
.sym 24393 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24394 gpio_led_b[6]
.sym 24395 soc.cpu.mem_la_wdata[4]
.sym 24396 soc.cpu.mem_la_wdata[6]
.sym 24397 soc.cpu.mem_la_wdata[5]
.sym 24404 iomem_wdata[24]
.sym 24414 gpio_led_b_SB_DFFESR_Q_E
.sym 24420 iomem_wdata[28]
.sym 24426 iomem_wdata[31]
.sym 24430 iomem_wdata[30]
.sym 24433 iomem_wdata[26]
.sym 24434 iomem_wdata[29]
.sym 24436 iomem_wdata[30]
.sym 24449 iomem_wdata[24]
.sym 24461 iomem_wdata[28]
.sym 24468 iomem_wdata[26]
.sym 24475 iomem_wdata[31]
.sym 24479 iomem_wdata[29]
.sym 24482 gpio_led_b_SB_DFFESR_Q_E
.sym 24483 CLK$SB_IO_IN_$glb_clk
.sym 24484 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24496 soc.cpu.pcpi_rs1[17]
.sym 24497 gpio_led_g[7]
.sym 24498 iomem_wdata[24]
.sym 24500 soc.cpu.trap_SB_LUT4_I3_O
.sym 24501 soc.cpu.mem_rdata_q[9]
.sym 24503 gpio_led_b[0]
.sym 24505 soc.cpu.mem_do_rinst
.sym 24509 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 24510 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 24511 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 24512 soc.cpu.mem_la_wdata[7]
.sym 24514 gpio_led_b[4]
.sym 24515 iomem_wdata[4]
.sym 24516 gpio_led_b[2]
.sym 24517 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 24519 soc.cpu.mem_rdata_q[7]
.sym 24520 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 24528 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24533 soc.cpu.mem_la_wdata[7]
.sym 24536 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24538 soc.cpu.mem_rdata_q[30]
.sym 24542 soc.cpu.mem_rdata_q[31]
.sym 24544 soc.cpu.mem_rdata_q[29]
.sym 24546 soc.cpu.mem_la_wdata[2]
.sym 24548 soc.cpu.mem_la_wdata[3]
.sym 24555 soc.cpu.mem_la_wdata[4]
.sym 24556 soc.cpu.mem_la_wdata[6]
.sym 24557 soc.cpu.mem_la_wdata[5]
.sym 24562 soc.cpu.mem_la_wdata[7]
.sym 24566 soc.cpu.mem_la_wdata[3]
.sym 24571 soc.cpu.mem_la_wdata[5]
.sym 24577 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24578 soc.cpu.mem_rdata_q[31]
.sym 24579 soc.cpu.mem_rdata_q[30]
.sym 24580 soc.cpu.mem_rdata_q[29]
.sym 24583 soc.cpu.mem_rdata_q[31]
.sym 24584 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24585 soc.cpu.mem_rdata_q[29]
.sym 24586 soc.cpu.mem_rdata_q[30]
.sym 24589 soc.cpu.mem_la_wdata[6]
.sym 24595 soc.cpu.mem_la_wdata[2]
.sym 24604 soc.cpu.mem_la_wdata[4]
.sym 24605 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24606 CLK$SB_IO_IN_$glb_clk
.sym 24616 soc.cpu.cpu_state[4]
.sym 24618 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 24619 soc.cpu.cpu_state[4]
.sym 24622 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24623 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24624 iomem_wdata[3]
.sym 24625 soc.cpu.decoded_imm[11]
.sym 24626 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24627 soc.cpu.cpu_state[6]
.sym 24629 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24630 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 24632 soc.cpu.cpuregs_wrdata[11]
.sym 24633 soc.cpu.mem_la_wdata[0]
.sym 24634 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24635 soc.cpu.pcpi_rs2[14]
.sym 24636 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 24637 gpio_led_pmod[3]
.sym 24638 soc.cpu.instr_retirq
.sym 24639 soc.cpu.instr_waitirq
.sym 24640 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 24641 soc.cpu.cpuregs_wrdata[10]
.sym 24642 iomem_wdata[0]
.sym 24643 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24650 soc.cpu.mem_la_wdata[6]
.sym 24651 soc.cpu.pcpi_rs2[14]
.sym 24653 soc.cpu.pcpi_rs2[18]
.sym 24655 soc.cpu.mem_la_wdata[1]
.sym 24656 soc.cpu.pcpi_rs2[22]
.sym 24657 soc.cpu.mem_la_wdata[0]
.sym 24658 soc.cpu.mem_la_wdata[2]
.sym 24660 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24663 soc.cpu.mem_la_wdata[1]
.sym 24664 soc.cpu.pcpi_rs1[7]
.sym 24666 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 24667 soc.cpu.mem_wordsize[1]
.sym 24668 soc.cpu.pcpi_rs1[14]
.sym 24670 soc.cpu.mem_wordsize[2]
.sym 24672 soc.cpu.mem_la_wdata[7]
.sym 24673 soc.cpu.mem_wordsize[1]
.sym 24675 soc.cpu.pcpi_rs1[2]
.sym 24676 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_I0
.sym 24678 soc.cpu.mem_wordsize[2]
.sym 24680 soc.cpu.pcpi_rs2[17]
.sym 24682 soc.cpu.pcpi_rs2[17]
.sym 24683 soc.cpu.mem_wordsize[1]
.sym 24684 soc.cpu.mem_la_wdata[1]
.sym 24685 soc.cpu.mem_wordsize[2]
.sym 24688 soc.cpu.mem_la_wdata[0]
.sym 24697 soc.cpu.mem_la_wdata[1]
.sym 24700 soc.cpu.pcpi_rs1[14]
.sym 24701 soc.cpu.pcpi_rs2[14]
.sym 24702 soc.cpu.pcpi_rs1[2]
.sym 24703 soc.cpu.mem_la_wdata[2]
.sym 24706 soc.cpu.mem_wordsize[2]
.sym 24707 soc.cpu.mem_la_wdata[6]
.sym 24708 soc.cpu.mem_wordsize[1]
.sym 24709 soc.cpu.pcpi_rs2[22]
.sym 24718 soc.cpu.mem_la_wdata[2]
.sym 24719 soc.cpu.mem_wordsize[1]
.sym 24720 soc.cpu.pcpi_rs2[18]
.sym 24721 soc.cpu.mem_wordsize[2]
.sym 24724 soc.cpu.mem_la_wdata[7]
.sym 24725 soc.cpu.pcpi_rs1[7]
.sym 24726 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 24727 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_I0
.sym 24728 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24729 CLK$SB_IO_IN_$glb_clk
.sym 24731 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 24732 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 24733 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 24734 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 24735 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 24736 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 24737 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 24738 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 24739 iomem_wdata[22]
.sym 24741 gpio_led_pmod[6]
.sym 24742 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24743 soc.cpu.pcpi_rs2[22]
.sym 24745 soc.cpu.alu_out_q[17]
.sym 24747 soc.cpu.alu_out_q[23]
.sym 24748 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24749 soc.cpu.pcpi_rs2[18]
.sym 24752 soc.cpu.pcpi_rs2[22]
.sym 24754 soc.cpu.instr_timer
.sym 24755 soc.cpu.cpuregs_wrdata[15]
.sym 24756 soc.cpu.pcpi_rs1[16]
.sym 24757 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24759 $PACKER_GND_NET
.sym 24760 soc.cpu.cpu_state[3]
.sym 24761 soc.cpu.cpu_state[4]
.sym 24765 gpio_led_b[0]
.sym 24766 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24772 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 24773 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24775 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 24776 soc.cpu.pcpi_rs2[9]
.sym 24779 soc.cpu.pcpi_rs1[9]
.sym 24780 soc.cpu.pcpi_rs1[16]
.sym 24781 soc.cpu.alu_out_SB_LUT4_O_22_I1
.sym 24782 soc.cpu.pcpi_rs1[15]
.sym 24783 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24784 soc.cpu.pcpi_rs2[15]
.sym 24785 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 24786 soc.cpu.pcpi_rs2[16]
.sym 24787 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24788 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 24789 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 24790 soc.cpu.alu_out_SB_LUT4_O_27_I3
.sym 24792 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 24795 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24796 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 24797 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 24799 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 24802 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 24803 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24805 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 24806 soc.cpu.pcpi_rs1[16]
.sym 24807 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24808 soc.cpu.pcpi_rs2[16]
.sym 24811 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24812 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 24813 soc.cpu.pcpi_rs1[9]
.sym 24814 soc.cpu.pcpi_rs2[9]
.sym 24817 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 24819 soc.cpu.alu_out_SB_LUT4_O_27_I3
.sym 24823 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24824 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 24825 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 24826 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 24829 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 24830 soc.cpu.pcpi_rs2[15]
.sym 24831 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24832 soc.cpu.pcpi_rs1[15]
.sym 24835 soc.cpu.pcpi_rs1[9]
.sym 24836 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24838 soc.cpu.pcpi_rs2[9]
.sym 24841 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 24843 soc.cpu.alu_out_SB_LUT4_O_22_I1
.sym 24844 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 24847 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 24848 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 24849 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 24850 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24852 CLK$SB_IO_IN_$glb_clk
.sym 24854 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 24855 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 24856 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 24857 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 24858 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 24859 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 24860 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 24861 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 24866 soc.cpu.latched_stalu
.sym 24867 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24869 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 24870 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 24871 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 24872 soc.cpu.alu_out_q[4]
.sym 24873 soc.cpu.cpuregs_wrdata[12]
.sym 24874 $PACKER_VCC_NET
.sym 24875 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24877 $PACKER_VCC_NET
.sym 24878 soc.cpu.mem_la_wdata[2]
.sym 24879 gpio_led_b[6]
.sym 24880 gpio_led_b[5]
.sym 24881 soc.cpu.mem_la_wdata[5]
.sym 24882 soc.cpu.pcpi_rs1[4]
.sym 24883 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 24884 soc.cpu.mem_la_wdata[3]
.sym 24885 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24886 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 24887 soc.cpu.mem_la_wdata[4]
.sym 24888 soc.cpu.decoded_imm_j[0]
.sym 24889 soc.cpu.cpuregs_wrdata[14]
.sym 24898 soc.cpu.mem_la_wdata[4]
.sym 24900 soc.cpu.pcpi_rs1[4]
.sym 24901 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 24904 soc.cpu.pcpi_rs2[19]
.sym 24906 soc.cpu.pcpi_rs1[23]
.sym 24907 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 24908 soc.cpu.pcpi_rs1[4]
.sym 24910 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 24911 soc.cpu.pcpi_rs1[19]
.sym 24912 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 24913 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24916 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 24917 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24918 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 24919 $PACKER_GND_NET
.sym 24920 soc.cpu.cpu_state[3]
.sym 24924 soc.cpu.instr_sub
.sym 24925 soc.cpu.pcpi_rs2[23]
.sym 24926 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24928 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 24929 soc.cpu.pcpi_rs1[4]
.sym 24930 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24931 soc.cpu.mem_la_wdata[4]
.sym 24934 $PACKER_GND_NET
.sym 24941 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 24942 soc.cpu.cpu_state[3]
.sym 24946 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 24947 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 24948 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 24949 soc.cpu.instr_sub
.sym 24952 soc.cpu.pcpi_rs1[19]
.sym 24954 soc.cpu.pcpi_rs2[19]
.sym 24964 soc.cpu.pcpi_rs1[4]
.sym 24965 soc.cpu.mem_la_wdata[4]
.sym 24966 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 24967 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 24971 soc.cpu.pcpi_rs1[23]
.sym 24972 soc.cpu.pcpi_rs2[23]
.sym 24973 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 24974 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24975 CLK$SB_IO_IN_$glb_clk
.sym 24977 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 24978 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 24979 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 24980 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 24981 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 24982 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 24983 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 24984 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 24989 soc.cpu.alu_out_q[27]
.sym 24991 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 24993 soc.cpu.decoded_imm_j[0]
.sym 24994 soc.cpu.instr_rdcycleh
.sym 24995 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 24996 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 24997 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 25000 soc.cpu.alu_out_q[11]
.sym 25001 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 25002 soc.cpu.decoded_imm[30]
.sym 25003 soc.cpu.cpuregs_waddr[0]
.sym 25004 soc.cpu.cpuregs_wrdata[7]
.sym 25005 soc.cpu.cpuregs_waddr[1]
.sym 25006 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 25007 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 25008 gpio_led_b[2]
.sym 25009 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 25010 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 25011 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 25012 soc.cpu.cpuregs_wrdata[12]
.sym 25019 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 25020 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25021 soc.cpu.alu_out_SB_LUT4_O_8_I1
.sym 25023 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 25024 soc.cpu.pcpi_rs1[17]
.sym 25025 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 25027 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25028 soc.cpu.pcpi_rs1[23]
.sym 25030 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 25031 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 25032 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 25034 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 25035 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25037 soc.cpu.pcpi_rs2[23]
.sym 25038 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 25039 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 25040 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25041 soc.cpu.pcpi_rs2[19]
.sym 25042 soc.cpu.instr_sub
.sym 25043 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25045 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 25046 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 25047 soc.cpu.pcpi_rs1[19]
.sym 25048 soc.cpu.pcpi_rs2[17]
.sym 25049 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 25051 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25052 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 25053 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 25054 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 25057 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 25058 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25059 soc.cpu.instr_sub
.sym 25060 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 25064 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 25065 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 25066 soc.cpu.alu_out_SB_LUT4_O_8_I1
.sym 25069 soc.cpu.pcpi_rs1[23]
.sym 25070 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25071 soc.cpu.pcpi_rs2[23]
.sym 25072 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25075 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25076 soc.cpu.pcpi_rs2[17]
.sym 25077 soc.cpu.pcpi_rs1[17]
.sym 25078 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25081 soc.cpu.instr_sub
.sym 25082 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25083 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 25084 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 25087 soc.cpu.pcpi_rs1[19]
.sym 25088 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25089 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25090 soc.cpu.pcpi_rs2[19]
.sym 25093 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 25094 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 25095 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 25096 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25098 CLK$SB_IO_IN_$glb_clk
.sym 25100 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 25101 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 25102 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 25103 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25104 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25105 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25106 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25107 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25112 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25113 soc.cpu.reg_next_pc[12]
.sym 25114 soc.cpu.pcpi_rs1[23]
.sym 25115 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25116 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 25117 soc.cpu.reg_next_pc[11]
.sym 25118 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 25119 soc.cpu.decoded_imm_j[16]
.sym 25120 soc.cpu.decoded_imm[16]
.sym 25121 soc.cpu.mem_rdata_q[14]
.sym 25122 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25123 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 25124 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25125 soc.cpu.mem_la_wdata[0]
.sym 25126 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 25127 soc.cpu.cpuregs_wrdata[4]
.sym 25128 soc.cpu.cpuregs_wrdata[10]
.sym 25129 soc.cpu.cpu_state[1]
.sym 25130 soc.cpu.cpuregs_wrdata[11]
.sym 25131 soc.cpu.instr_waitirq
.sym 25132 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 25133 soc.cpu.pcpi_rs1[12]
.sym 25134 soc.cpu.pcpi_rs2[14]
.sym 25135 soc.cpu.instr_retirq
.sym 25141 soc.cpu.mem_la_wdata[1]
.sym 25143 soc.cpu.pcpi_rs2[20]
.sym 25144 soc.cpu.pcpi_rs1[1]
.sym 25145 soc.cpu.pcpi_rs1[1]
.sym 25146 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25147 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 25148 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 25149 soc.cpu.mem_la_wdata[1]
.sym 25150 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 25151 soc.cpu.pcpi_rs2[20]
.sym 25152 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 25153 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 25154 soc.cpu.pcpi_rs1[20]
.sym 25157 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 25158 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 25160 soc.cpu.pcpi_rs2[17]
.sym 25161 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25164 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 25167 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25169 soc.cpu.pcpi_rs1[17]
.sym 25175 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25176 soc.cpu.mem_la_wdata[1]
.sym 25177 soc.cpu.pcpi_rs1[1]
.sym 25180 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25181 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25182 soc.cpu.mem_la_wdata[1]
.sym 25183 soc.cpu.pcpi_rs1[1]
.sym 25186 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 25189 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 25192 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 25194 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 25195 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 25198 soc.cpu.pcpi_rs1[20]
.sym 25199 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25200 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25201 soc.cpu.pcpi_rs2[20]
.sym 25205 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 25207 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 25211 soc.cpu.pcpi_rs1[17]
.sym 25213 soc.cpu.pcpi_rs2[17]
.sym 25216 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 25217 soc.cpu.pcpi_rs1[20]
.sym 25218 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25219 soc.cpu.pcpi_rs2[20]
.sym 25221 CLK$SB_IO_IN_$glb_clk
.sym 25223 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 25224 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 25225 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 25226 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 25227 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 25228 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 25229 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 25230 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 25231 soc.cpu.cpuregs_wrdata[6]
.sym 25235 soc.cpu.alu_out_q[8]
.sym 25237 soc.cpu.instr_jal
.sym 25239 soc.cpu.pcpi_rs2[11]
.sym 25240 soc.cpu.pcpi_rs1[1]
.sym 25241 soc.cpu.pcpi_rs1[1]
.sym 25242 soc.cpu.cpuregs_wrdata[7]
.sym 25243 soc.cpu.pcpi_rs1[28]
.sym 25245 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 25246 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 25247 soc.cpu.pcpi_rs1[18]
.sym 25248 soc.cpu.pcpi_rs1[16]
.sym 25249 soc.cpu.cpuregs_wrdata[24]
.sym 25250 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 25251 soc.cpu.cpuregs_wrdata[24]
.sym 25252 soc.cpu.cpu_state[4]
.sym 25253 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25254 soc.cpu.cpuregs_wrdata[22]
.sym 25255 soc.cpu.alu_out_q[29]
.sym 25256 soc.cpu.cpu_state[3]
.sym 25257 gpio_led_b[0]
.sym 25258 soc.cpu.cpuregs_wrdata[17]
.sym 25265 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 25266 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 25268 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 25269 soc.cpu.alu_out_SB_LUT4_O_19_I3
.sym 25270 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 25271 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 25272 soc.cpu.pcpi_rs2[12]
.sym 25273 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 25274 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 25280 soc.cpu.pcpi_rs1[14]
.sym 25281 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25282 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 25286 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25289 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 25290 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25293 soc.cpu.pcpi_rs1[12]
.sym 25294 soc.cpu.pcpi_rs2[14]
.sym 25298 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 25299 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 25303 soc.cpu.pcpi_rs2[12]
.sym 25304 soc.cpu.pcpi_rs1[12]
.sym 25305 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25306 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25309 soc.cpu.pcpi_rs1[14]
.sym 25310 soc.cpu.pcpi_rs2[14]
.sym 25311 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25312 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25315 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25316 soc.cpu.pcpi_rs1[14]
.sym 25317 soc.cpu.pcpi_rs2[14]
.sym 25318 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 25321 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 25323 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 25324 soc.cpu.alu_out_SB_LUT4_O_19_I3
.sym 25328 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 25329 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 25333 soc.cpu.pcpi_rs1[12]
.sym 25334 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25336 soc.cpu.pcpi_rs2[12]
.sym 25339 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 25342 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 25344 CLK$SB_IO_IN_$glb_clk
.sym 25346 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 25347 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 25348 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 25349 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 25350 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 25351 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 25352 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 25353 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 25355 soc.cpu.cpuregs_wrdata[29]
.sym 25358 soc.cpu.pcpi_rs2[12]
.sym 25359 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 25360 soc.cpu.pcpi_rs2[21]
.sym 25361 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 25362 soc.cpu.pcpi_rs2[25]
.sym 25363 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 25365 soc.cpu.pcpi_rs1[19]
.sym 25366 soc.cpu.pcpi_rs2[23]
.sym 25367 $PACKER_VCC_NET
.sym 25368 soc.cpu.alu_out_q[12]
.sym 25369 soc.cpu.decoded_imm[12]
.sym 25370 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25371 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 25372 gpio_led_b[6]
.sym 25373 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25374 soc.cpu.pcpi_rs1[4]
.sym 25375 soc.cpu.pcpi_rs1[31]
.sym 25376 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 25377 gpio_led_b[5]
.sym 25379 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 25380 soc.cpu.decoded_imm_j[0]
.sym 25381 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 25387 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 25390 soc.cpu.mem_la_wdata[0]
.sym 25391 soc.cpu.pcpi_rs1[31]
.sym 25392 $PACKER_VCC_NET
.sym 25395 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 25396 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25397 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 25399 soc.cpu.pcpi_rs1[31]
.sym 25400 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25401 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 25405 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25406 soc.cpu.pcpi_rs2[31]
.sym 25407 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 25408 soc.cpu.instr_sub
.sym 25409 soc.cpu.pcpi_rs1[29]
.sym 25411 soc.cpu.pcpi_rs2[29]
.sym 25412 soc.cpu.pcpi_rs1[0]
.sym 25413 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25415 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25416 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25417 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25421 soc.cpu.mem_la_wdata[0]
.sym 25422 soc.cpu.pcpi_rs1[0]
.sym 25426 soc.cpu.pcpi_rs2[29]
.sym 25427 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25428 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25429 soc.cpu.pcpi_rs1[29]
.sym 25433 soc.cpu.pcpi_rs2[31]
.sym 25434 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25435 soc.cpu.pcpi_rs1[31]
.sym 25438 soc.cpu.instr_sub
.sym 25439 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25440 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 25441 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 25444 soc.cpu.pcpi_rs1[0]
.sym 25445 $PACKER_VCC_NET
.sym 25447 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25450 soc.cpu.pcpi_rs2[29]
.sym 25451 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25452 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25453 soc.cpu.pcpi_rs1[29]
.sym 25456 soc.cpu.pcpi_rs1[31]
.sym 25457 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25458 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25459 soc.cpu.pcpi_rs2[31]
.sym 25462 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 25463 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 25464 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 25467 CLK$SB_IO_IN_$glb_clk
.sym 25469 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 25470 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 25471 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 25472 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 25473 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 25474 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 25475 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 25476 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 25479 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 25481 soc.cpu.pcpi_rs1[13]
.sym 25483 soc.cpu.pcpi_rs2[17]
.sym 25484 soc.cpu.pcpi_rs2[8]
.sym 25485 soc.cpu.pcpi_rs2[19]
.sym 25486 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 25488 soc.cpu.cpuregs_wrdata[16]
.sym 25489 soc.cpu.pcpi_rs2[16]
.sym 25490 soc.cpu.pcpi_rs1[15]
.sym 25491 soc.cpu.decoded_imm[14]
.sym 25492 soc.cpu.pcpi_rs2[9]
.sym 25493 soc.cpu.cpuregs_wrdata[23]
.sym 25494 soc.cpu.pcpi_rs2[31]
.sym 25495 soc.cpu.decoded_imm[30]
.sym 25496 soc.cpu.mem_la_wdata[7]
.sym 25497 soc.cpu.pcpi_rs2[29]
.sym 25498 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 25499 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 25500 gpio_led_b[2]
.sym 25501 soc.cpu.alu_out_q[0]
.sym 25502 soc.cpu.cpuregs_waddr[1]
.sym 25503 soc.cpu.cpuregs_waddr[0]
.sym 25504 soc.cpu.decoder_trigger
.sym 25510 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 25511 soc.cpu.pcpi_rs1[22]
.sym 25512 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 25513 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 25514 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25516 soc.cpu.pcpi_rs2[22]
.sym 25517 soc.cpu.alu_out_SB_LUT4_O_9_I1
.sym 25518 soc.cpu.pcpi_rs1[22]
.sym 25521 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 25522 soc.cpu.pcpi_rs1[0]
.sym 25524 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 25526 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25527 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25528 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 25529 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 25530 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 25532 soc.cpu.is_compare
.sym 25533 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25534 soc.cpu.instr_sub
.sym 25537 soc.cpu.mem_la_wdata[0]
.sym 25538 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25540 soc.cpu.is_compare
.sym 25543 soc.cpu.is_compare
.sym 25544 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 25545 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 25546 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 25549 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25550 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25551 soc.cpu.is_compare
.sym 25552 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25556 soc.cpu.pcpi_rs1[22]
.sym 25557 soc.cpu.pcpi_rs2[22]
.sym 25558 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25561 soc.cpu.instr_sub
.sym 25562 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 25563 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 25564 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 25567 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25568 soc.cpu.pcpi_rs1[0]
.sym 25569 soc.cpu.mem_la_wdata[0]
.sym 25570 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25573 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 25575 soc.cpu.alu_out_SB_LUT4_O_9_I1
.sym 25576 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 25579 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 25580 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25581 soc.cpu.mem_la_wdata[0]
.sym 25582 soc.cpu.pcpi_rs1[0]
.sym 25585 soc.cpu.pcpi_rs1[22]
.sym 25586 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25587 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25588 soc.cpu.pcpi_rs2[22]
.sym 25590 CLK$SB_IO_IN_$glb_clk
.sym 25592 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 25593 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 25594 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 25595 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 25596 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 25597 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 25598 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 25599 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 25604 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 25605 soc.cpu.mem_rdata_q[12]
.sym 25606 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 25607 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 25608 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 25609 soc.cpu.alu_out_q[31]
.sym 25610 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 25611 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 25612 soc.cpu.pcpi_rs1[2]
.sym 25613 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 25615 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 25618 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 25620 soc.cpu.pcpi_rs1[29]
.sym 25621 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25623 soc.cpu.mem_la_wdata[0]
.sym 25624 soc.cpu.instr_waitirq
.sym 25625 soc.cpu.cpu_state[1]
.sym 25626 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 25627 soc.cpu.instr_retirq
.sym 25633 resetn
.sym 25636 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 25637 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25638 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25639 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25640 soc.cpu.pcpi_rs1[7]
.sym 25643 soc.cpu.pcpi_rs1[21]
.sym 25644 soc.cpu.pcpi_rs2[21]
.sym 25645 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 25646 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25648 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 25650 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 25651 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 25653 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25654 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 25655 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 25656 soc.cpu.mem_la_wdata[7]
.sym 25657 soc.cpu.cpu_state[1]
.sym 25658 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25661 soc.cpu.cpu_state[3]
.sym 25662 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25666 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 25667 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 25673 resetn
.sym 25674 soc.cpu.cpu_state[1]
.sym 25678 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 25679 soc.cpu.mem_la_wdata[7]
.sym 25680 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25681 soc.cpu.pcpi_rs1[7]
.sym 25684 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 25685 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25686 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 25687 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 25690 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25691 soc.cpu.cpu_state[3]
.sym 25692 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25696 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25697 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25698 soc.cpu.pcpi_rs1[21]
.sym 25699 soc.cpu.pcpi_rs2[21]
.sym 25702 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25703 soc.cpu.pcpi_rs1[7]
.sym 25704 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25705 soc.cpu.mem_la_wdata[7]
.sym 25708 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 25709 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25710 soc.cpu.pcpi_rs1[21]
.sym 25711 soc.cpu.pcpi_rs2[21]
.sym 25713 CLK$SB_IO_IN_$glb_clk
.sym 25724 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25727 soc.cpu.decoded_imm[21]
.sym 25728 soc.cpu.pcpi_rs2[18]
.sym 25729 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25730 soc.cpu.pcpi_rs2[22]
.sym 25731 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 25732 soc.cpu.pcpi_rs2[21]
.sym 25734 soc.cpu.pcpi_rs2[29]
.sym 25735 soc.cpu.decoder_trigger
.sym 25736 soc.cpu.cpuregs_wrdata[23]
.sym 25737 resetn
.sym 25738 soc.cpu.pcpi_rs2[28]
.sym 25739 soc.cpu.cpu_state[4]
.sym 25740 soc.cpu.cpu_state[3]
.sym 25741 soc.cpu.cpuregs_wrdata[22]
.sym 25742 gpio_led_b[0]
.sym 25743 soc.cpu.cpu_state[1]
.sym 25744 soc.cpu.cpu_state[2]
.sym 25745 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 25746 soc.cpu.cpuregs_wrdata[17]
.sym 25748 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25749 soc.cpu.cpu_state[5]
.sym 25750 soc.cpu.pcpi_rs1[18]
.sym 25756 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 25757 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 25758 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 25759 soc.cpu.decoder_trigger
.sym 25760 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 25761 soc.cpu.instr_lb
.sym 25762 soc.cpu.instr_lhu
.sym 25763 soc.cpu.instr_sb
.sym 25764 soc.cpu.instr_lw
.sym 25765 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25766 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 25767 soc.cpu.instr_lbu
.sym 25768 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25771 soc.cpu.do_waitirq
.sym 25773 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 25777 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25778 soc.cpu.decoder_pseudo_trigger
.sym 25779 soc.cpu.instr_beq
.sym 25782 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 25784 soc.cpu.instr_waitirq
.sym 25785 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 25787 soc.cpu.instr_lh
.sym 25789 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 25790 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 25791 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 25792 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 25795 soc.cpu.instr_waitirq
.sym 25797 soc.cpu.decoder_trigger
.sym 25798 soc.cpu.do_waitirq
.sym 25801 soc.cpu.instr_lhu
.sym 25802 soc.cpu.instr_lw
.sym 25803 soc.cpu.instr_lbu
.sym 25804 soc.cpu.instr_sb
.sym 25807 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25809 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 25810 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25813 soc.cpu.decoder_pseudo_trigger
.sym 25816 soc.cpu.decoder_trigger
.sym 25819 soc.cpu.instr_beq
.sym 25820 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 25821 soc.cpu.instr_lb
.sym 25822 soc.cpu.instr_lh
.sym 25826 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 25831 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25832 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 25833 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 25836 CLK$SB_IO_IN_$glb_clk
.sym 25837 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25846 soc.cpu.pcpi_rs1[14]
.sym 25847 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 25850 soc.cpu.pcpi_rs1[20]
.sym 25851 soc.cpu.pcpi_rs2[31]
.sym 25852 soc.cpu.pcpi_rs2[31]
.sym 25853 soc.cpu.pcpi_rs2[20]
.sym 25854 soc.cpu.mem_do_prefetch
.sym 25855 soc.cpu.instr_lb
.sym 25856 $PACKER_VCC_NET
.sym 25857 soc.cpu.pcpi_rs2[25]
.sym 25858 soc.cpu.mem_rdata_q[13]
.sym 25859 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25860 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 25861 soc.cpu.decoded_imm[12]
.sym 25862 soc.cpu.irq_active
.sym 25864 gpio_led_b[6]
.sym 25865 soc.cpu.pcpi_rs1[4]
.sym 25866 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25867 soc.cpu.cpu_state[4]
.sym 25868 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 25869 soc.cpu.pcpi_rs1[24]
.sym 25870 gpio_led_b[5]
.sym 25871 soc.cpu.pcpi_rs1[31]
.sym 25872 soc.cpu.pcpi_rs1[24]
.sym 25873 soc.cpu.mem_wordsize[0]
.sym 25879 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 25880 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25881 soc.cpu.cpu_state[1]
.sym 25883 soc.cpu.instr_sw
.sym 25885 soc.cpu.decoder_trigger
.sym 25886 soc.cpu.do_waitirq
.sym 25887 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 25888 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 25889 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 25892 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25894 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 25895 soc.cpu.instr_lw
.sym 25896 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25897 soc.cpu.instr_retirq
.sym 25898 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 25899 resetn
.sym 25900 soc.cpu.irq_state[0]
.sym 25902 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 25903 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 25904 soc.cpu.cpu_state[2]
.sym 25905 soc.cpu.do_waitirq_SB_LUT4_I2_O
.sym 25906 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 25907 soc.cpu.irq_active
.sym 25908 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25909 soc.cpu.cpu_state[5]
.sym 25910 soc.cpu.mem_do_prefetch
.sym 25912 resetn
.sym 25913 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 25914 soc.cpu.instr_sw
.sym 25915 soc.cpu.cpu_state[5]
.sym 25919 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25920 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25921 soc.cpu.mem_do_prefetch
.sym 25924 soc.cpu.decoder_trigger
.sym 25925 soc.cpu.irq_state[0]
.sym 25926 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 25927 soc.cpu.do_waitirq
.sym 25930 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25931 soc.cpu.cpu_state[2]
.sym 25932 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 25933 soc.cpu.mem_do_prefetch
.sym 25936 soc.cpu.cpu_state[1]
.sym 25937 soc.cpu.irq_active
.sym 25938 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 25939 soc.cpu.irq_state[0]
.sym 25943 soc.cpu.instr_retirq
.sym 25945 soc.cpu.cpu_state[2]
.sym 25948 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 25949 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 25950 soc.cpu.instr_lw
.sym 25951 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 25954 soc.cpu.do_waitirq_SB_LUT4_I2_O
.sym 25955 soc.cpu.cpu_state[2]
.sym 25956 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 25957 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 25958 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 25959 CLK$SB_IO_IN_$glb_clk
.sym 25960 resetn_SB_LUT4_I3_O_$glb_sr
.sym 25969 soc.cpu.pcpi_rs1[17]
.sym 25974 gpio_led_pmod[2]
.sym 25975 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 25977 soc.cpu.mem_do_rinst
.sym 25978 soc.cpu.mem_wordsize[1]
.sym 25980 soc.cpu.instr_lh
.sym 25981 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 25982 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 25983 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 25984 soc.cpu.cpu_state[3]
.sym 25990 soc.cpu.irq_active
.sym 25992 soc.cpu.decoder_trigger
.sym 25993 soc.cpu.cpu_state[4]
.sym 25994 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 25995 soc.cpu.is_slli_srli_srai
.sym 25996 soc.cpu.irq_pending[2]
.sym 26002 soc.cpu.is_slli_srli_srai
.sym 26003 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 26004 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 26005 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 26006 soc.cpu.cpu_state[6]
.sym 26008 soc.cpu.cpu_state[2]
.sym 26009 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 26011 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 26012 soc.cpu.cpu_state[1]
.sym 26013 soc.cpu.decoder_trigger
.sym 26014 soc.cpu.cpu_state[3]
.sym 26016 soc.cpu.instr_lw_SB_LUT4_I3_O
.sym 26018 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 26019 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 26020 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 26021 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26022 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 26024 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26026 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 26028 soc.cpu.mem_do_prefetch
.sym 26029 soc.cpu.mem_wordsize[0]
.sym 26030 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 26031 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 26032 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26035 soc.cpu.is_slli_srli_srai
.sym 26036 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 26037 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 26038 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26041 soc.cpu.mem_do_prefetch
.sym 26042 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 26043 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26044 soc.cpu.cpu_state[6]
.sym 26047 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 26048 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 26049 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 26050 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26053 soc.cpu.instr_lw_SB_LUT4_I3_O
.sym 26054 soc.cpu.mem_wordsize[0]
.sym 26055 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 26059 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 26060 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 26061 soc.cpu.cpu_state[2]
.sym 26062 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26065 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 26066 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26067 soc.cpu.cpu_state[3]
.sym 26068 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 26071 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 26072 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 26073 soc.cpu.decoder_trigger
.sym 26077 soc.cpu.cpu_state[1]
.sym 26079 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26082 CLK$SB_IO_IN_$glb_clk
.sym 26092 soc.cpu.cpu_state[6]
.sym 26093 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 26096 soc.cpu.cpu_state[4]
.sym 26097 soc.cpu.irq_mask[2]
.sym 26098 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 26100 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 26101 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 26102 soc.cpu.cpu_state[1]
.sym 26103 soc.cpu.instr_lhu
.sym 26104 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 26105 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 26106 soc.cpu.cpu_state[6]
.sym 26107 soc.cpu.pcpi_rs1[23]
.sym 26109 soc.cpu.cpu_state[1]
.sym 26112 soc.cpu.instr_waitirq
.sym 26113 soc.cpu.cpu_state[6]
.sym 26125 soc.cpu.decoder_trigger
.sym 26126 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 26127 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26129 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 26130 soc.cpu.instr_waitirq
.sym 26131 soc.cpu.instr_jal
.sym 26134 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26135 soc.cpu.cpu_state[1]
.sym 26137 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 26138 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26139 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26140 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 26142 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26143 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 26145 soc.cpu.irq_mask[2]
.sym 26146 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26149 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 26150 soc.cpu.irq_active
.sym 26151 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26153 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 26154 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26156 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26158 soc.cpu.instr_jal
.sym 26159 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26160 soc.cpu.decoder_trigger
.sym 26161 soc.cpu.instr_waitirq
.sym 26164 soc.cpu.cpu_state[1]
.sym 26165 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26166 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26167 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26170 soc.cpu.irq_active
.sym 26172 soc.cpu.irq_mask[2]
.sym 26176 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 26177 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 26178 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26179 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 26182 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26183 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26184 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26185 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 26188 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 26189 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26190 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26191 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26194 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26195 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26196 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 26197 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 26200 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26202 soc.cpu.cpu_state[1]
.sym 26205 CLK$SB_IO_IN_$glb_clk
.sym 26220 soc.cpu.pcpi_rs1[0]
.sym 26221 resetn
.sym 26223 soc.cpu.reg_pc[0]
.sym 26225 soc.cpu.pcpi_rs1[0]
.sym 26226 soc.cpu.pcpi_rs1[26]
.sym 26227 soc.cpu.irq_pending[2]
.sym 26228 soc.cpu.pcpi_rs1[31]
.sym 26229 soc.cpu.pcpi_rs1[25]
.sym 26233 soc.cpu.mem_wordsize[2]
.sym 26248 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26251 soc.cpu.mem_wordsize[2]
.sym 26253 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26255 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26256 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26257 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26262 soc.cpu.decoder_trigger
.sym 26263 soc.cpu.mem_do_rinst
.sym 26264 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26265 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26266 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26268 soc.cpu.pcpi_rs1[0]
.sym 26269 soc.cpu.reg_pc[0]
.sym 26272 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26274 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 26277 resetn
.sym 26279 soc.cpu.instr_jal
.sym 26282 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26283 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26288 resetn
.sym 26289 soc.cpu.reg_pc[0]
.sym 26290 soc.cpu.mem_do_rinst
.sym 26293 soc.cpu.instr_jal
.sym 26294 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26295 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26296 soc.cpu.decoder_trigger
.sym 26305 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26306 soc.cpu.mem_wordsize[2]
.sym 26307 soc.cpu.pcpi_rs1[0]
.sym 26308 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26311 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26312 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26313 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26314 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26323 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26325 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 26342 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26343 gpio_led_pmod[6]
.sym 26344 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 26345 soc.cpu.pcpi_rs1[21]
.sym 26351 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26479 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26480 LED_G$SB_IO_OUT
.sym 26498 LED_R$SB_IO_OUT
.sym 26513 LED_R$SB_IO_OUT
.sym 26527 resetn_SB_LUT4_I3_O
.sym 26531 P2_6$SB_IO_OUT
.sym 26538 resetn_SB_LUT4_I3_O
.sym 26549 P2_6$SB_IO_OUT
.sym 26554 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 26555 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26556 soc.memory.wen[2]
.sym 26557 P2_6$SB_IO_OUT
.sym 26558 soc.memory.wen[3]
.sym 26576 iomem_addr[9]
.sym 26585 UART_RX$SB_IO_IN
.sym 26636 soc.cpu.mem_rdata_q[16]
.sym 26670 iomem_addr[4]
.sym 26671 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 26672 soc.simpleuart_reg_div_do[15]
.sym 26674 soc.simpleuart_reg_div_do[10]
.sym 26675 iomem_wstrb[2]
.sym 26676 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 26677 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 26678 soc.simpleuart_reg_div_do[8]
.sym 26681 iomem_wdata[8]
.sym 26682 soc.simpleuart_reg_div_do[14]
.sym 26691 soc.memory.rdata_0[31]
.sym 26701 soc.memory.rdata_1[16]
.sym 26702 soc.memory.wen[3]
.sym 26711 P2_1$SB_IO_OUT
.sym 26715 soc.cpu.mem_rdata_q[17]
.sym 26719 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 26721 soc.cpu.mem_rdata_q[16]
.sym 26724 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 26767 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 26768 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 26769 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 26770 soc.cpu.mem_rdata_q[15]
.sym 26771 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 26772 P2_1$SB_IO_OUT
.sym 26773 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 26774 soc.cpu.mem_rdata_q[17]
.sym 26809 soc.simpleuart_reg_div_do[5]
.sym 26810 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 26811 iomem_addr[3]
.sym 26812 soc.ram_ready
.sym 26813 iomem_addr[10]
.sym 26814 soc.cpu.mem_rdata_q[16]
.sym 26815 soc.cpu.mem_rdata_q[29]
.sym 26817 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 26818 soc.simpleuart_reg_div_do[12]
.sym 26819 soc.simpleuart_reg_div_do[4]
.sym 26820 soc.cpu.mem_rdata_q[12]
.sym 26821 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 26822 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26825 soc.cpu.mem_rdata_q[20]
.sym 26828 resetn
.sym 26829 soc.cpu.mem_rdata_latched[5]
.sym 26830 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 26832 iomem_wdata[14]
.sym 26869 soc.cpu.mem_rdata_q[20]
.sym 26870 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 26871 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 26872 soc.cpu.mem_rdata_q[23]
.sym 26873 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 26874 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 26875 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26876 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 26911 soc.simpleuart_reg_div_do[10]
.sym 26913 soc.simpleuart_reg_div_do[4]
.sym 26915 soc.cpu.mem_rdata_q[18]
.sym 26916 soc.cpu.mem_rdata_q[17]
.sym 26917 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 26919 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 26922 soc.cpu.mem_rdata_latched[3]
.sym 26928 iomem_wdata[11]
.sym 26933 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26971 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26972 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 26973 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 26974 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26975 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 26976 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26977 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26978 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27013 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 27015 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27016 soc.cpu.mem_rdata_q[23]
.sym 27017 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 27018 soc.simpleuart_reg_div_do[12]
.sym 27019 soc.simpleuart_reg_div_do[19]
.sym 27020 soc.simpleuart_reg_div_do[2]
.sym 27021 soc.simpleuart_reg_div_do[13]
.sym 27022 gpio_led_pmod[0]
.sym 27023 soc.simpleuart_reg_div_do[14]
.sym 27024 iomem_wdata[1]
.sym 27025 soc.cpu.mem_la_secondword
.sym 27026 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27027 soc.cpu.mem_rdata_q[23]
.sym 27030 soc.cpu.mem_rdata_latched[3]
.sym 27032 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 27033 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27035 soc.cpu.mem_rdata_latched[2]
.sym 27036 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 27073 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27074 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27075 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27076 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 27077 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27078 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 27079 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27080 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27119 iomem_wstrb[0]
.sym 27120 iomem_wdata[4]
.sym 27121 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 27122 soc.cpu.mem_16bit_buffer[0]
.sym 27123 soc.cpu.mem_rdata_latched[2]
.sym 27124 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 27125 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 27126 soc.cpu.mem_rdata_q[31]
.sym 27129 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27130 soc.cpu.mem_rdata_q[8]
.sym 27131 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27132 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 27133 soc.cpu.mem_rdata_q[25]
.sym 27135 soc.cpu.mem_rdata_q[16]
.sym 27137 soc.cpu.mem_rdata_q[17]
.sym 27175 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 27176 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27177 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27178 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 27179 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27180 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27181 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 27182 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 27218 soc.cpu.mem_rdata_q[12]
.sym 27219 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 27222 iomem_addr[9]
.sym 27223 soc.cpu.mem_rdata_q[29]
.sym 27226 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 27227 soc.simpleuart_reg_div_do[7]
.sym 27228 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27229 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27231 soc.cpu.mem_rdata_latched[5]
.sym 27232 resetn
.sym 27235 iomem_wdata[14]
.sym 27236 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 27237 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27238 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 27239 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27240 soc.cpu.mem_rdata_latched[1]
.sym 27277 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 27278 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27279 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27280 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27281 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27282 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 27283 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27284 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27319 soc.cpu.mem_xfer
.sym 27320 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 27322 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27323 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27324 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27327 gpio_led_pmod[7]
.sym 27329 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27330 soc.cpu.mem_rdata_latched[5]
.sym 27331 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27333 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 27334 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27337 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27339 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 27340 iomem_wdata[11]
.sym 27341 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27379 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 27380 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27381 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 27382 soc.cpu.decoded_rd[4]
.sym 27383 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27384 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27385 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27386 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 27421 gpio_led_r[0]
.sym 27423 soc.simpleuart_reg_div_do[23]
.sym 27425 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27426 iomem_addr[16]
.sym 27427 soc.cpu.mem_rdata_q[11]
.sym 27428 soc.cpu.mem_xfer
.sym 27431 gpio_led_b[5]
.sym 27433 soc.cpu.mem_xfer
.sym 27434 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27435 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27436 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 27437 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27438 soc.cpu.mem_rdata_latched[3]
.sym 27439 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27440 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27441 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 27442 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27443 soc.cpu.mem_rdata_latched[2]
.sym 27444 soc.cpu.mem_la_secondword
.sym 27481 soc.cpu.decoded_rd[1]
.sym 27482 soc.cpu.instr_lui
.sym 27483 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 27484 soc.cpu.decoded_rd[3]
.sym 27485 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 27486 soc.cpu.decoded_rd[0]
.sym 27487 soc.cpu.decoded_rd[2]
.sym 27488 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27519 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 27520 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27522 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 27523 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27526 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 27528 soc.cpu.mem_rdata_q[14]
.sym 27529 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 27530 gpio_led_pmod[3]
.sym 27531 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 27532 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 27533 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 27534 iomem_wstrb[2]
.sym 27535 soc.cpu.mem_rdata_q[25]
.sym 27536 soc.cpu.mem_rdata_q[16]
.sym 27537 soc.cpu.decoded_rd[4]
.sym 27538 iomem_wdata[17]
.sym 27539 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27540 soc.cpu.mem_rdata_latched[4]
.sym 27541 soc.cpu.mem_rdata_q[17]
.sym 27542 soc.cpu.mem_rdata_q[25]
.sym 27544 soc.cpu.mem_rdata_q[27]
.sym 27545 soc.cpu.mem_rdata_q[8]
.sym 27546 soc.cpu.instr_lui
.sym 27583 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27584 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27585 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 27586 soc.cpu.mem_rdata_q[8]
.sym 27587 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 27589 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 27590 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27625 soc.cpu.instr_auipc
.sym 27626 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 27627 soc.cpu.decoded_imm_j[11]
.sym 27629 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 27630 soc.simpleuart_reg_div_do[30]
.sym 27631 soc.cpu.mem_rdata_q[29]
.sym 27632 soc.simpleuart_reg_div_do[27]
.sym 27634 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 27635 soc.cpu.decoded_imm_j[8]
.sym 27636 gpio_led_b[4]
.sym 27637 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 27639 soc.cpu.cpuregs_waddr[3]
.sym 27640 resetn
.sym 27642 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 27643 iomem_wdata[14]
.sym 27644 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27645 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27646 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27647 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 27648 soc.cpu.mem_la_secondword
.sym 27685 soc.cpu.instr_jalr
.sym 27686 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 27687 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27688 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27689 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27690 soc.cpu.is_alu_reg_reg
.sym 27691 soc.cpu.is_sb_sh_sw
.sym 27692 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27727 gpio_led_r[3]
.sym 27728 gpio_led_g[5]
.sym 27729 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27730 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27732 iomem_wdata[3]
.sym 27733 soc.simpleuart_reg_div_do[24]
.sym 27735 soc.mem_valid
.sym 27736 soc.cpu.mem_rdata_latched[5]
.sym 27738 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 27739 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27740 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27741 soc.cpu.trap_SB_LUT4_I3_O
.sym 27742 soc.cpu.is_alu_reg_reg
.sym 27743 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 27745 soc.cpu.mem_rdata_q[10]
.sym 27747 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 27748 gpio_led_b[6]
.sym 27750 soc.cpu.mem_rdata_q[9]
.sym 27787 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 27788 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 27790 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 27792 soc.cpu.mem_la_secondword
.sym 27794 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27826 iomem_addr[9]
.sym 27829 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27830 soc.cpu.is_sb_sh_sw
.sym 27832 soc.cpu.decoded_imm_j[27]
.sym 27833 soc.cpu.mem_rdata_latched[5]
.sym 27835 soc.cpu.decoded_imm_j[24]
.sym 27836 iomem_wdata[2]
.sym 27838 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27839 soc.cpu.decoded_imm_j[20]
.sym 27840 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 27844 soc.cpu.mem_la_secondword
.sym 27845 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 27846 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27847 iomem_wdata[19]
.sym 27849 soc.cpu.is_sb_sh_sw
.sym 27851 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27889 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 27890 soc.cpu.cpuregs_raddr2[4]
.sym 27891 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 27892 soc.cpu.cpuregs_raddr2[3]
.sym 27894 soc.cpu.mem_rdata_q[9]
.sym 27927 iomem_addr[4]
.sym 27931 iomem_wdata[8]
.sym 27932 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 27933 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 27934 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 27939 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 27942 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 27943 soc.cpu.mem_rdata_q[25]
.sym 27944 soc.cpu.mem_rdata_q[16]
.sym 27945 soc.cpu.decoded_imm[17]
.sym 27946 iomem_wdata[17]
.sym 27947 soc.cpu.decoded_imm_j[20]
.sym 27948 soc.cpu.mem_rdata_q[27]
.sym 27949 soc.cpu.mem_rdata_q[17]
.sym 27950 soc.cpu.mem_rdata_q[25]
.sym 27951 soc.cpu.mem_do_rdata
.sym 27952 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 27953 soc.cpu.decoded_rd[4]
.sym 27954 soc.cpu.instr_lui
.sym 27991 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 27995 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 27996 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 27998 soc.cpu.decoded_imm[17]
.sym 28033 soc.cpu.instr_waitirq
.sym 28034 soc.cpu.instr_retirq
.sym 28035 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28036 iomem_wdata[0]
.sym 28038 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28039 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 28041 soc.cpu.trap_SB_LUT4_I3_O
.sym 28043 soc.cpu.is_slli_srli_srai
.sym 28044 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 28045 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 28046 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28047 soc.cpu.cpuregs_waddr[3]
.sym 28048 soc.cpu.mem_do_rdata
.sym 28049 soc.cpu.pcpi_rs2[20]
.sym 28051 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28052 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28053 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28055 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28056 soc.cpu.cpuregs_waddr[2]
.sym 28095 soc.cpu.cpuregs_waddr[4]
.sym 28097 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28099 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 28100 soc.cpu.cpuregs_waddr[3]
.sym 28134 soc.cpu.cpuregs_wrdata[1]
.sym 28135 soc.cpu.mem_rdata_q[7]
.sym 28137 soc.cpu.mem_rdata_q[30]
.sym 28138 $PACKER_GND_NET
.sym 28141 soc.cpu.mem_rdata_q[29]
.sym 28142 soc.cpu.decoded_imm[10]
.sym 28143 soc.cpu.decoded_imm_j[17]
.sym 28144 soc.cpu.cpu_state[4]
.sym 28146 soc.cpu.alu_out_q[5]
.sym 28147 soc.cpu.instr_waitirq
.sym 28148 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28149 soc.cpu.decoded_imm_j[26]
.sym 28150 soc.cpu.decoded_imm[4]
.sym 28151 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 28152 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28153 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28154 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 28155 soc.cpu.decoded_imm[3]
.sym 28157 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 28158 soc.cpu.is_alu_reg_reg
.sym 28195 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 28196 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 28197 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 28198 soc.cpu.cpuregs_waddr[1]
.sym 28199 soc.cpu.latched_stalu
.sym 28200 soc.cpu.cpuregs_waddr[2]
.sym 28201 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 28202 soc.cpu.cpuregs_waddr[0]
.sym 28233 soc.cpu.instr_timer
.sym 28236 soc.cpu.pcpi_rs1[0]
.sym 28237 soc.cpu.alu_out_q[24]
.sym 28239 soc.cpu.instr_maskirq
.sym 28241 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 28242 soc.cpu.decoded_imm[1]
.sym 28243 soc.cpu.mem_rdata_q[31]
.sym 28245 soc.cpu.mem_la_wdata[2]
.sym 28248 gpio_led_g[6]
.sym 28249 $PACKER_VCC_NET
.sym 28250 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 28251 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 28252 soc.cpu.cpuregs_waddr[2]
.sym 28253 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 28254 soc.cpu.cpuregs_wrdata[6]
.sym 28255 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28256 soc.cpu.decoded_imm[10]
.sym 28257 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 28258 soc.cpu.cpuregs_wrdata[13]
.sym 28259 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28260 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 28265 soc.cpu.cpuregs_wrdata[12]
.sym 28266 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 28268 soc.cpu.cpuregs_wrdata[13]
.sym 28269 $PACKER_VCC_NET
.sym 28272 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28273 soc.cpu.cpuregs_wrdata[9]
.sym 28274 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 28275 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 28276 $PACKER_VCC_NET
.sym 28277 soc.cpu.cpuregs_wrdata[11]
.sym 28278 soc.cpu.cpuregs_wrdata[10]
.sym 28280 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28282 soc.cpu.cpuregs_wrdata[15]
.sym 28287 soc.cpu.cpuregs_wrdata[8]
.sym 28290 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28291 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28296 soc.cpu.cpuregs_wrdata[14]
.sym 28298 soc.cpu.decoded_imm[26]
.sym 28299 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 28301 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 28304 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28314 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28316 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 28317 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 28318 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 28324 CLK$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28335 soc.cpu.cpuregs_wrdata[9]
.sym 28338 soc.cpu.cpuregs_wrdata[9]
.sym 28339 soc.cpu.decoded_imm[30]
.sym 28340 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 28341 gpio_led_b[4]
.sym 28342 soc.cpu.cpuregs_waddr[1]
.sym 28343 soc.cpu.alu_out_q[15]
.sym 28344 soc.cpu.cpuregs_waddr[0]
.sym 28345 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 28346 soc.cpu.mem_rdata_q[7]
.sym 28347 soc.cpu.cpuregs_rs1[10]
.sym 28348 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28350 soc.cpu.alu_out_q[9]
.sym 28351 soc.cpu.pcpi_rs2[17]
.sym 28352 soc.cpu.pcpi_rs2[10]
.sym 28353 soc.cpu.cpuregs_wrdata[8]
.sym 28354 soc.cpu.cpuregs_wrdata[3]
.sym 28355 soc.cpu.decoded_imm_j[20]
.sym 28356 soc.cpu.cpuregs_waddr[4]
.sym 28357 soc.cpu.pcpi_rs1[3]
.sym 28358 soc.cpu.decoded_imm[17]
.sym 28359 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 28360 soc.cpu.cpuregs_wrdata[0]
.sym 28361 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 28362 soc.cpu.pcpi_rs2[11]
.sym 28367 soc.cpu.cpuregs_wrdata[4]
.sym 28372 soc.cpu.cpuregs_waddr[2]
.sym 28374 soc.cpu.cpuregs_waddr[0]
.sym 28377 soc.cpu.cpuregs_wrdata[3]
.sym 28378 soc.cpu.cpuregs_waddr[1]
.sym 28379 soc.cpu.cpuregs_waddr[4]
.sym 28382 soc.cpu.cpuregs_wrdata[2]
.sym 28383 soc.cpu.cpuregs_wrdata[0]
.sym 28384 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28386 soc.cpu.cpuregs_wrdata[1]
.sym 28387 $PACKER_VCC_NET
.sym 28389 soc.cpu.cpuregs_waddr[3]
.sym 28390 soc.cpu.cpuregs_wrdata[7]
.sym 28392 soc.cpu.cpuregs_wrdata[6]
.sym 28393 soc.cpu.cpuregs_wrdata[5]
.sym 28394 soc.cpu.cpuregs.wen
.sym 28398 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28399 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 28401 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 28402 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 28403 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 28404 soc.cpu.decoded_imm[20]
.sym 28405 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 28406 soc.cpu.decoded_imm[16]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 CLK$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28441 soc.cpu.instr_rdinstrh
.sym 28442 soc.cpu.cpuregs_wrdata[11]
.sym 28443 soc.cpu.instr_rdinstr
.sym 28444 soc.cpu.cpuregs_wrdata[10]
.sym 28445 soc.cpu.cpuregs_rs1[11]
.sym 28448 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 28449 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 28450 soc.cpu.decoded_imm[26]
.sym 28451 soc.cpu.cpuregs_wrdata[4]
.sym 28452 soc.cpu.cpu_state[1]
.sym 28453 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 28454 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28455 soc.cpu.cpuregs_waddr[3]
.sym 28456 soc.cpu.mem_do_rdata
.sym 28457 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28458 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 28459 soc.cpu.cpuregs_wrdata[5]
.sym 28460 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 28461 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28462 soc.cpu.pcpi_rs2[12]
.sym 28463 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28464 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 28469 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28472 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28474 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28477 soc.cpu.cpuregs_wrdata[15]
.sym 28484 soc.cpu.cpuregs_wrdata[14]
.sym 28485 soc.cpu.cpuregs_wrdata[10]
.sym 28487 soc.cpu.cpuregs_wrdata[12]
.sym 28488 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28489 $PACKER_VCC_NET
.sym 28490 soc.cpu.cpuregs_wrdata[13]
.sym 28491 soc.cpu.cpuregs_wrdata[8]
.sym 28494 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28495 soc.cpu.cpuregs_wrdata[11]
.sym 28496 $PACKER_VCC_NET
.sym 28497 soc.cpu.cpuregs_wrdata[9]
.sym 28498 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28499 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28501 soc.cpu.pcpi_rs2[10]
.sym 28502 soc.cpu.mem_la_wdata[3]
.sym 28503 soc.cpu.mem_la_wdata[5]
.sym 28504 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 28505 soc.cpu.mem_la_wdata[1]
.sym 28506 soc.cpu.pcpi_rs2[11]
.sym 28507 soc.cpu.mem_la_wdata[2]
.sym 28508 soc.cpu.mem_la_wdata[4]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28518 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28520 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28521 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28522 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28528 CLK$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[10]
.sym 28532 soc.cpu.cpuregs_wrdata[11]
.sym 28533 soc.cpu.cpuregs_wrdata[12]
.sym 28534 soc.cpu.cpuregs_wrdata[13]
.sym 28535 soc.cpu.cpuregs_wrdata[14]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[8]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28539 soc.cpu.cpuregs_wrdata[16]
.sym 28542 soc.cpu.cpuregs_wrdata[16]
.sym 28543 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 28544 soc.cpu.cpu_state[3]
.sym 28545 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 28546 soc.cpu.alu_out_q[19]
.sym 28547 soc.cpu.alu_out_q[29]
.sym 28549 soc.cpu.cpuregs_wrdata[17]
.sym 28550 soc.cpu.reg_out[19]
.sym 28552 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 28553 soc.cpu.cpuregs_wrdata[15]
.sym 28554 soc.cpu.cpuregs_wrdata[24]
.sym 28555 soc.cpu.instr_waitirq
.sym 28556 soc.cpu.decoded_imm[3]
.sym 28557 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28558 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 28559 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 28560 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28561 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28562 soc.cpu.irq_state[0]
.sym 28563 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 28564 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28565 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 28566 soc.cpu.decoded_imm[4]
.sym 28571 soc.cpu.cpuregs_waddr[1]
.sym 28575 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28579 soc.cpu.cpuregs_wrdata[7]
.sym 28581 soc.cpu.cpuregs_wrdata[3]
.sym 28582 soc.cpu.cpuregs_wrdata[6]
.sym 28583 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28585 soc.cpu.cpuregs_waddr[0]
.sym 28587 soc.cpu.cpuregs_wrdata[0]
.sym 28589 soc.cpu.cpuregs_wrdata[4]
.sym 28593 soc.cpu.cpuregs_waddr[3]
.sym 28594 soc.cpu.cpuregs_wrdata[1]
.sym 28595 soc.cpu.cpuregs_waddr[2]
.sym 28597 soc.cpu.cpuregs_wrdata[5]
.sym 28598 soc.cpu.cpuregs.wen
.sym 28599 soc.cpu.cpuregs_waddr[4]
.sym 28600 $PACKER_VCC_NET
.sym 28602 soc.cpu.cpuregs_wrdata[2]
.sym 28603 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 28604 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 28605 soc.cpu.pcpi_rs2[24]
.sym 28606 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 28607 soc.cpu.pcpi_rs2[12]
.sym 28608 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 28609 soc.cpu.pcpi_rs2[26]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 CLK$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[1]
.sym 28634 soc.cpu.cpuregs_wrdata[2]
.sym 28635 soc.cpu.cpuregs_wrdata[3]
.sym 28636 soc.cpu.cpuregs_wrdata[4]
.sym 28637 soc.cpu.cpuregs_wrdata[5]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28641 soc.cpu.reg_next_pc[7]
.sym 28646 soc.cpu.mem_la_wdata[2]
.sym 28647 soc.cpu.cpuregs_wrdata[14]
.sym 28648 soc.cpu.alu_out_q[1]
.sym 28649 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 28650 soc.cpu.mem_la_wdata[4]
.sym 28651 soc.cpu.decoded_imm_j[24]
.sym 28652 soc.cpu.pcpi_rs2[10]
.sym 28653 soc.cpu.reg_next_pc[19]
.sym 28654 soc.cpu.mem_la_wdata[3]
.sym 28655 soc.cpu.decoded_imm[1]
.sym 28656 soc.cpu.mem_la_wdata[5]
.sym 28657 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 28658 soc.cpu.cpuregs_wrdata[19]
.sym 28659 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 28660 soc.cpu.decoded_imm[10]
.sym 28661 soc.cpu.cpuregs_waddr[2]
.sym 28662 soc.cpu.pcpi_rs2[26]
.sym 28663 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28664 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 28665 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28666 soc.cpu.cpuregs_wrdata[26]
.sym 28667 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28668 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 28674 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 28675 $PACKER_VCC_NET
.sym 28681 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28682 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 28683 soc.cpu.cpuregs_wrdata[29]
.sym 28684 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28685 soc.cpu.cpuregs_wrdata[27]
.sym 28689 soc.cpu.cpuregs_wrdata[26]
.sym 28690 soc.cpu.cpuregs_wrdata[31]
.sym 28691 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28693 $PACKER_VCC_NET
.sym 28694 soc.cpu.cpuregs_wrdata[25]
.sym 28695 soc.cpu.cpuregs_wrdata[28]
.sym 28697 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 28699 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28700 soc.cpu.cpuregs_wrdata[30]
.sym 28702 soc.cpu.cpuregs_wrdata[24]
.sym 28705 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 28706 soc.cpu.pcpi_rs2[17]
.sym 28707 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28708 soc.cpu.pcpi_rs2[14]
.sym 28709 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 28710 soc.cpu.pcpi_rs2[19]
.sym 28711 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 28712 soc.cpu.pcpi_rs2[16]
.sym 28713 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28714 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28715 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28716 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28717 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28718 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28719 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28720 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28721 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28722 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28724 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 28725 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 28726 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 28732 CLK$SB_IO_IN_$glb_clk
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 soc.cpu.cpuregs_wrdata[26]
.sym 28736 soc.cpu.cpuregs_wrdata[27]
.sym 28737 soc.cpu.cpuregs_wrdata[28]
.sym 28738 soc.cpu.cpuregs_wrdata[29]
.sym 28739 soc.cpu.cpuregs_wrdata[30]
.sym 28740 soc.cpu.cpuregs_wrdata[31]
.sym 28741 soc.cpu.cpuregs_wrdata[24]
.sym 28742 soc.cpu.cpuregs_wrdata[25]
.sym 28743 soc.cpu.reg_pc[15]
.sym 28747 soc.cpu.cpuregs_rs1[3]
.sym 28748 soc.cpu.pcpi_rs2[26]
.sym 28749 soc.cpu.reg_next_pc[8]
.sym 28750 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 28751 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 28752 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 28753 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 28754 soc.cpu.cpuregs_wrdata[12]
.sym 28755 soc.cpu.reg_next_pc[22]
.sym 28756 soc.cpu.cpuregs_wrdata[23]
.sym 28757 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 28758 soc.cpu.cpuregs_wrdata[7]
.sym 28759 $PACKER_VCC_NET
.sym 28760 soc.cpu.cpuregs_waddr[4]
.sym 28761 soc.cpu.cpuregs_wrdata[28]
.sym 28762 soc.cpu.cpu_state[2]
.sym 28763 soc.cpu.cpuregs_wrdata[0]
.sym 28764 $PACKER_VCC_NET
.sym 28765 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 28766 soc.cpu.cpuregs_wrdata[30]
.sym 28767 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 28768 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 28769 soc.cpu.pcpi_rs1[3]
.sym 28770 soc.cpu.pcpi_rs2[17]
.sym 28775 soc.cpu.cpuregs_wrdata[16]
.sym 28776 soc.cpu.cpuregs_wrdata[21]
.sym 28779 $PACKER_VCC_NET
.sym 28782 soc.cpu.cpuregs_wrdata[17]
.sym 28783 soc.cpu.cpuregs_waddr[4]
.sym 28784 soc.cpu.cpuregs_wrdata[18]
.sym 28786 soc.cpu.cpuregs_wrdata[22]
.sym 28790 soc.cpu.cpuregs_wrdata[20]
.sym 28793 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28796 soc.cpu.cpuregs_wrdata[19]
.sym 28797 soc.cpu.cpuregs_waddr[3]
.sym 28799 soc.cpu.cpuregs_waddr[2]
.sym 28801 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28802 soc.cpu.cpuregs.wen
.sym 28803 soc.cpu.cpuregs_wrdata[23]
.sym 28804 soc.cpu.cpuregs_waddr[1]
.sym 28805 soc.cpu.cpuregs_waddr[0]
.sym 28807 soc.cpu.irq_state[1]
.sym 28808 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 28809 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 28810 soc.cpu.irq_state[0]
.sym 28811 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 28812 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 28813 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 28814 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 28815 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28816 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28817 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28818 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28819 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28820 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28821 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28822 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28823 soc.cpu.cpuregs_waddr[0]
.sym 28824 soc.cpu.cpuregs_waddr[1]
.sym 28826 soc.cpu.cpuregs_waddr[2]
.sym 28827 soc.cpu.cpuregs_waddr[3]
.sym 28828 soc.cpu.cpuregs_waddr[4]
.sym 28834 CLK$SB_IO_IN_$glb_clk
.sym 28835 soc.cpu.cpuregs.wen
.sym 28836 soc.cpu.cpuregs_wrdata[16]
.sym 28837 soc.cpu.cpuregs_wrdata[17]
.sym 28838 soc.cpu.cpuregs_wrdata[18]
.sym 28839 soc.cpu.cpuregs_wrdata[19]
.sym 28840 soc.cpu.cpuregs_wrdata[20]
.sym 28841 soc.cpu.cpuregs_wrdata[21]
.sym 28842 soc.cpu.cpuregs_wrdata[22]
.sym 28843 soc.cpu.cpuregs_wrdata[23]
.sym 28844 $PACKER_VCC_NET
.sym 28845 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 28846 soc.cpu.cpuregs_wrdata[21]
.sym 28847 soc.cpu.cpuregs_wrdata[21]
.sym 28849 soc.cpu.mem_la_wdata[0]
.sym 28851 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 28852 soc.cpu.pcpi_rs2[14]
.sym 28853 soc.cpu.pcpi_rs2[15]
.sym 28854 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 28855 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 28856 soc.cpu.pcpi_rs1[12]
.sym 28857 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 28858 soc.cpu.cpuregs_wrdata[20]
.sym 28859 soc.cpu.pcpi_rs1[12]
.sym 28860 soc.cpu.cpuregs_wrdata[18]
.sym 28861 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28862 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 28863 soc.cpu.cpuregs_waddr[3]
.sym 28864 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28865 soc.cpu.pcpi_rs1[27]
.sym 28866 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 28867 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 28868 soc.cpu.cpuregs_wrdata[27]
.sym 28870 soc.cpu.irq_state[1]
.sym 28871 soc.cpu.mem_do_rdata
.sym 28872 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 28878 soc.cpu.cpuregs_wrdata[25]
.sym 28879 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28880 soc.cpu.cpuregs_wrdata[29]
.sym 28884 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28886 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28887 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28888 soc.cpu.cpuregs_wrdata[24]
.sym 28889 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28891 soc.cpu.cpuregs_wrdata[27]
.sym 28892 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28893 soc.cpu.cpuregs_wrdata[26]
.sym 28895 $PACKER_VCC_NET
.sym 28896 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28897 $PACKER_VCC_NET
.sym 28899 soc.cpu.cpuregs_wrdata[28]
.sym 28903 soc.cpu.cpuregs_wrdata[31]
.sym 28904 soc.cpu.cpuregs_wrdata[30]
.sym 28909 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28910 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 28911 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 28912 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 28913 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 28914 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 28915 soc.cpu.latched_branch
.sym 28916 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 28917 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28918 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28919 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28920 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28921 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28922 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28923 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28924 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28925 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28926 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28928 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28929 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 28930 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28936 CLK$SB_IO_IN_$glb_clk
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28939 soc.cpu.cpuregs_wrdata[26]
.sym 28940 soc.cpu.cpuregs_wrdata[27]
.sym 28941 soc.cpu.cpuregs_wrdata[28]
.sym 28942 soc.cpu.cpuregs_wrdata[29]
.sym 28943 soc.cpu.cpuregs_wrdata[30]
.sym 28944 soc.cpu.cpuregs_wrdata[31]
.sym 28945 soc.cpu.cpuregs_wrdata[24]
.sym 28946 soc.cpu.cpuregs_wrdata[25]
.sym 28948 soc.cpu.cpuregs_wrdata[25]
.sym 28951 soc.cpu.pcpi_rs1[16]
.sym 28952 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 28953 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 28954 soc.cpu.irq_state[0]
.sym 28955 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 28956 soc.cpu.cpuregs_wrdata[29]
.sym 28957 soc.cpu.cpuregs_wrdata[17]
.sym 28958 soc.cpu.irq_state[1]
.sym 28959 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 28960 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 28961 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 28962 soc.cpu.cpuregs_wrdata[22]
.sym 28963 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 28965 soc.cpu.irq_state[0]
.sym 28966 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28968 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28969 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28971 soc.cpu.instr_waitirq
.sym 28972 soc.cpu.pcpi_rs1[5]
.sym 28973 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 28983 soc.cpu.cpuregs_wrdata[18]
.sym 28987 soc.cpu.cpuregs_waddr[4]
.sym 28989 soc.cpu.cpuregs_wrdata[23]
.sym 28990 soc.cpu.cpuregs_wrdata[20]
.sym 28992 soc.cpu.cpuregs_waddr[1]
.sym 28993 soc.cpu.cpuregs_waddr[0]
.sym 28998 soc.cpu.cpuregs_wrdata[17]
.sym 28999 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29000 soc.cpu.cpuregs_wrdata[21]
.sym 29001 soc.cpu.cpuregs_waddr[3]
.sym 29003 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29004 soc.cpu.cpuregs_wrdata[22]
.sym 29005 soc.cpu.cpuregs_wrdata[19]
.sym 29006 soc.cpu.cpuregs.wen
.sym 29008 $PACKER_VCC_NET
.sym 29009 soc.cpu.cpuregs_waddr[2]
.sym 29010 soc.cpu.cpuregs_wrdata[16]
.sym 29011 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 29012 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 29013 soc.cpu.do_waitirq_SB_LUT4_I2_1_O
.sym 29014 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 29016 soc.cpu.mem_do_prefetch
.sym 29017 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 29019 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29020 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29021 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29022 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29023 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29025 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29026 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29027 soc.cpu.cpuregs_waddr[0]
.sym 29028 soc.cpu.cpuregs_waddr[1]
.sym 29030 soc.cpu.cpuregs_waddr[2]
.sym 29031 soc.cpu.cpuregs_waddr[3]
.sym 29032 soc.cpu.cpuregs_waddr[4]
.sym 29038 CLK$SB_IO_IN_$glb_clk
.sym 29039 soc.cpu.cpuregs.wen
.sym 29040 soc.cpu.cpuregs_wrdata[16]
.sym 29041 soc.cpu.cpuregs_wrdata[17]
.sym 29042 soc.cpu.cpuregs_wrdata[18]
.sym 29043 soc.cpu.cpuregs_wrdata[19]
.sym 29044 soc.cpu.cpuregs_wrdata[20]
.sym 29045 soc.cpu.cpuregs_wrdata[21]
.sym 29046 soc.cpu.cpuregs_wrdata[22]
.sym 29047 soc.cpu.cpuregs_wrdata[23]
.sym 29048 $PACKER_VCC_NET
.sym 29050 soc.cpu.cpuregs_rs1[23]
.sym 29053 soc.cpu.mem_la_wdata[6]
.sym 29054 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 29055 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 29056 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 29057 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 29058 soc.cpu.cpuregs_wrdata[20]
.sym 29059 soc.cpu.pcpi_rs2[29]
.sym 29060 soc.cpu.decoded_imm_j[0]
.sym 29061 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 29062 soc.cpu.pcpi_rs1[7]
.sym 29063 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 29064 soc.cpu.cpu_state[4]
.sym 29066 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 29067 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 29069 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 29070 soc.cpu.pcpi_rs1[19]
.sym 29071 soc.cpu.cpuregs_wrdata[19]
.sym 29072 soc.cpu.cpu_state[2]
.sym 29073 soc.cpu.latched_branch
.sym 29074 soc.cpu.cpu_state[4]
.sym 29075 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 29076 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 29113 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 29114 soc.cpu.instr_lbu_SB_LUT4_I3_O
.sym 29115 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 29116 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 29117 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 29118 soc.cpu.mem_do_rinst
.sym 29119 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 29120 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 29152 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29155 soc.cpu.alu_out_q[0]
.sym 29156 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 29157 soc.cpu.irq_pending[2]
.sym 29159 soc.cpu.mem_la_wdata[7]
.sym 29160 soc.cpu.pcpi_rs2[23]
.sym 29161 soc.cpu.decoder_trigger
.sym 29162 soc.cpu.pcpi_rs2[29]
.sym 29163 gpio_led_b[2]
.sym 29164 soc.cpu.pcpi_rs2[31]
.sym 29165 soc.cpu.cpuregs_rs1[7]
.sym 29166 soc.cpu.decoded_imm[30]
.sym 29168 soc.cpu.pcpi_rs1[25]
.sym 29169 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 29172 soc.cpu.pcpi_rs1[25]
.sym 29174 soc.cpu.pcpi_rs1[28]
.sym 29175 soc.cpu.mem_wordsize[2]
.sym 29177 soc.cpu.cpu_state[2]
.sym 29178 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 29215 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 29216 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2
.sym 29217 soc.cpu.mem_wordsize[2]
.sym 29218 soc.cpu.cpu_state[2]
.sym 29219 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 29220 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 29221 soc.cpu.instr_lhu_SB_LUT4_I3_O
.sym 29222 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 29257 soc.cpu.pcpi_rs1[29]
.sym 29258 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 29259 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 29260 soc.cpu.pcpi_rs1[30]
.sym 29262 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 29263 soc.cpu.cpu_state[6]
.sym 29264 soc.cpu.cpu_state[1]
.sym 29265 gpio_led_pmod[3]
.sym 29266 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 29267 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29268 soc.cpu.cpu_state[6]
.sym 29269 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 29271 soc.cpu.mem_do_rdata
.sym 29274 soc.cpu.instr_lbu
.sym 29277 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 29278 soc.cpu.irq_state[1]
.sym 29280 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 29317 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 29318 soc.cpu.mem_do_rdata_SB_DFFESR_Q_D
.sym 29319 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 29320 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 29321 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 29322 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 29323 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 29324 soc.cpu.mem_do_rdata
.sym 29355 soc.cpu.cpuregs_wrdata[1]
.sym 29359 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29360 soc.cpu.pcpi_rs1[1]
.sym 29362 soc.cpu.cpu_state[2]
.sym 29363 gpio_led_b[0]
.sym 29366 soc.cpu.pcpi_rs1[18]
.sym 29367 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29369 soc.cpu.cpu_state[5]
.sym 29370 soc.cpu.mem_wordsize[2]
.sym 29371 soc.cpu.mem_wordsize[2]
.sym 29373 soc.cpu.instr_lh
.sym 29379 soc.cpu.instr_sh
.sym 29420 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29424 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 29426 soc.cpu.mem_do_wdata
.sym 29457 soc.cpu.pcpi_rs1[0]
.sym 29461 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 29462 soc.cpu.irq_active
.sym 29463 soc.cpu.cpu_state[4]
.sym 29465 soc.cpu.pcpi_rs1[4]
.sym 29466 gpio_led_b[6]
.sym 29469 soc.cpu.pcpi_rs1[24]
.sym 29470 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 29471 soc.cpu.pcpi_rs1[31]
.sym 29472 gpio_led_b[5]
.sym 29473 soc.cpu.cpu_state[0]
.sym 29477 soc.cpu.cpu_state[6]
.sym 29563 soc.cpu.decoder_trigger
.sym 29565 soc.cpu.irq_active
.sym 29568 soc.cpu.cpu_state[4]
.sym 29569 soc.cpu.irq_pending[1]
.sym 29571 soc.cpu.pcpi_rs1[21]
.sym 29572 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29574 soc.cpu.cpu_state[4]
.sym 29582 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 29697 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29698 LED_G$SB_IO_OUT
.sym 29713 LED_G$SB_IO_OUT
.sym 29714 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29731 P2_1$SB_IO_OUT
.sym 29747 P2_1$SB_IO_OUT
.sym 29775 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 29777 soc.cpu.instr_jalr
.sym 29785 UART_RX$SB_IO_IN
.sym 29795 iomem_addr[16]
.sym 29803 soc.memory.rdata_0[31]
.sym 29804 soc.ram_ready
.sym 29810 iomem_wstrb[2]
.sym 29812 soc.memory.rdata_1[16]
.sym 29816 soc.memory.rdata_0[16]
.sym 29817 iomem_wstrb[3]
.sym 29820 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 29821 soc.memory.rdata_1[31]
.sym 29825 gpio_led_pmod[5]
.sym 29834 soc.memory.rdata_1[16]
.sym 29835 iomem_addr[16]
.sym 29836 soc.memory.rdata_0[16]
.sym 29837 soc.ram_ready
.sym 29840 soc.ram_ready
.sym 29841 soc.memory.rdata_0[31]
.sym 29842 iomem_addr[16]
.sym 29843 soc.memory.rdata_1[31]
.sym 29847 iomem_wstrb[2]
.sym 29849 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 29855 gpio_led_pmod[5]
.sym 29859 iomem_wstrb[3]
.sym 29861 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 29881 soc.cpu.mem_rdata_q[6]
.sym 29882 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29883 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 29884 soc.cpu.mem_rdata_q[0]
.sym 29885 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 29886 soc.cpu.mem_rdata_q[1]
.sym 29887 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29888 soc.cpu.mem_rdata_q[3]
.sym 29892 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 29894 soc.ram_ready
.sym 29895 iomem_wdata[14]
.sym 29897 soc.simpleuart_reg_div_do[9]
.sym 29899 resetn
.sym 29904 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 29911 iomem_wstrb[3]
.sym 29916 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 29927 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 29934 iomem_addr[16]
.sym 29935 soc.cpu.mem_rdata_latched[6]
.sym 29936 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29937 gpio_led_pmod[0]
.sym 29940 soc.cpu.mem_rdata_q[21]
.sym 29941 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 29946 gpio_led_pmod[5]
.sym 29947 soc.cpu.mem_rdata_q[15]
.sym 29959 soc.cpu.mem_rdata_latched[6]
.sym 29962 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 29978 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 30033 soc.cpu.mem_rdata_latched[6]
.sym 30034 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 30036 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 30038 CLK$SB_IO_IN_$glb_clk
.sym 30040 soc.cpu.mem_rdata_q[21]
.sym 30041 soc.cpu.mem_rdata_q[19]
.sym 30042 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 30043 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 30044 soc.cpu.mem_rdata_q[24]
.sym 30045 soc.cpu.mem_rdata_q[18]
.sym 30046 soc.cpu.mem_rdata_q[22]
.sym 30047 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 30051 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30052 soc.simpleuart_reg_div_do[13]
.sym 30053 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 30055 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 30056 soc.simpleuart_reg_div_do[12]
.sym 30057 soc.cpu.mem_rdata_q[3]
.sym 30058 iomem_wdata[11]
.sym 30059 soc.simpleuart_reg_div_do[2]
.sym 30060 soc.simpleuart_reg_div_do[11]
.sym 30064 soc.simpleuart_reg_div_do[1]
.sym 30065 soc.cpu.mem_xfer
.sym 30067 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 30068 soc.cpu.mem_xfer
.sym 30069 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 30071 soc.cpu.mem_xfer
.sym 30072 soc.simpleuart_reg_div_do[15]
.sym 30075 soc.cpu.mem_rdata_q[16]
.sym 30082 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30084 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 30086 soc.cpu.mem_xfer
.sym 30087 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30089 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 30090 iomem_wstrb[0]
.sym 30092 soc.cpu.mem_rdata_q[15]
.sym 30094 soc.cpu.mem_xfer
.sym 30097 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30098 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 30101 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 30103 gpio_led_pmod[0]
.sym 30104 soc.cpu.mem_rdata_q[17]
.sym 30105 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30106 soc.cpu.mem_rdata_latched[5]
.sym 30107 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 30108 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30111 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 30114 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30116 soc.cpu.mem_rdata_q[15]
.sym 30117 soc.cpu.mem_xfer
.sym 30121 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30122 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 30123 iomem_wstrb[0]
.sym 30127 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30129 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30133 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 30134 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 30135 soc.cpu.mem_rdata_latched[5]
.sym 30139 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30140 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30145 gpio_led_pmod[0]
.sym 30150 soc.cpu.mem_xfer
.sym 30151 soc.cpu.mem_rdata_q[17]
.sym 30152 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 30153 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 30156 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 30158 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 30161 CLK$SB_IO_IN_$glb_clk
.sym 30163 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 30164 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30165 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 30166 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30167 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30168 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 30169 soc.simpleuart_reg_div_do[1]
.sym 30170 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30173 soc.cpu.mem_rdata_q[23]
.sym 30174 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 30175 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 30176 soc.cpu.mem_rdata_q[22]
.sym 30178 soc.cpu.mem_rdata_latched[2]
.sym 30179 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 30181 soc.cpu.mem_rdata_latched[3]
.sym 30182 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 30183 soc.cpu.mem_la_secondword
.sym 30184 soc.cpu.mem_rdata_q[19]
.sym 30186 iomem_wstrb[0]
.sym 30190 soc.cpu.mem_rdata_q[15]
.sym 30191 soc.cpu.mem_rdata_q[24]
.sym 30192 soc.simpleuart_reg_div_do[1]
.sym 30193 iomem_wstrb[3]
.sym 30194 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30195 soc.cpu.mem_rdata_q[20]
.sym 30197 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 30204 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 30205 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 30206 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 30208 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 30211 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30212 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30213 soc.cpu.mem_rdata_latched[6]
.sym 30214 soc.cpu.mem_rdata_latched[2]
.sym 30216 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30217 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30218 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30219 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30224 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30225 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 30226 soc.cpu.mem_rdata_latched[3]
.sym 30227 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 30229 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 30230 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30232 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30235 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30238 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 30239 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 30243 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30244 soc.cpu.mem_rdata_latched[3]
.sym 30245 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30246 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30249 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 30250 soc.cpu.mem_rdata_latched[2]
.sym 30251 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30252 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30255 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 30256 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 30257 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 30258 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 30261 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 30262 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30263 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 30264 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30267 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30268 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 30269 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30273 soc.cpu.mem_rdata_latched[6]
.sym 30274 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30275 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30276 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30279 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30280 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 30281 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30282 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30284 CLK$SB_IO_IN_$glb_clk
.sym 30286 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30287 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 30288 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30289 soc.cpu.mem_rdata_latched[0]
.sym 30290 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30291 gpio_led_pmod[1]
.sym 30292 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30293 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30298 soc.cpu.mem_rdata_q[25]
.sym 30299 soc.simpleuart_reg_div_do[1]
.sym 30302 soc.cpu.mem_rdata_latched[2]
.sym 30304 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30305 soc.cpu.mem_rdata_latched[4]
.sym 30306 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30307 soc.cpu.mem_rdata_q[8]
.sym 30308 iomem_addr[16]
.sym 30309 soc.simpleuart_reg_div_do[4]
.sym 30310 soc.cpu.mem_rdata_latched[3]
.sym 30311 soc.cpu.mem_rdata_latched[2]
.sym 30312 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 30313 soc.cpu.mem_rdata_q[23]
.sym 30316 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30317 soc.cpu.mem_rdata_latched[2]
.sym 30319 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30321 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 30327 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30330 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30331 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30333 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30337 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30338 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30342 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30344 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30345 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30346 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30349 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30350 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 30351 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30357 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30358 soc.cpu.mem_rdata_latched[12]
.sym 30360 soc.cpu.mem_rdata_latched[12]
.sym 30361 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30362 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30363 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30367 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30369 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30373 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30375 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30378 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 30379 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30380 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30385 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30386 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30387 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30390 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30392 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30393 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30396 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30397 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30398 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30403 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30404 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30409 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 30410 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30411 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30412 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30413 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30414 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30415 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30416 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 30418 gpio_led_pmod[1]
.sym 30421 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 30423 soc.mem_rdata[25]
.sym 30424 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30425 soc.simpleuart_reg_div_do[3]
.sym 30427 soc.cpu.mem_rdata_latched[1]
.sym 30428 soc.cpu.mem_rdata_q[20]
.sym 30429 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 30431 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 30432 soc.cpu.mem_rdata_latched[5]
.sym 30433 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30434 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30435 soc.cpu.mem_rdata_latched[0]
.sym 30436 soc.cpu.mem_la_secondword
.sym 30437 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30438 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30439 soc.cpu.mem_rdata_latched[6]
.sym 30440 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30441 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30444 soc.cpu.mem_rdata_latched[12]
.sym 30450 soc.cpu.mem_rdata_latched[5]
.sym 30452 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30456 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30457 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30458 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30460 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30461 soc.cpu.mem_rdata_latched[0]
.sym 30463 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30464 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30465 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30466 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30467 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30468 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30469 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30471 soc.cpu.mem_rdata_latched[2]
.sym 30472 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30474 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30476 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30480 soc.cpu.mem_rdata_latched[1]
.sym 30481 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 30485 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30486 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30490 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30491 soc.cpu.mem_rdata_latched[2]
.sym 30495 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 30496 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30502 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30503 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30504 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 30509 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30510 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30513 soc.cpu.mem_rdata_latched[1]
.sym 30514 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30515 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30516 soc.cpu.mem_rdata_latched[0]
.sym 30519 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30520 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30521 soc.cpu.mem_rdata_latched[5]
.sym 30522 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30525 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30526 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30527 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30528 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30532 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30533 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30534 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30535 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30536 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30537 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30538 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30539 gpio_led_pmod[7]
.sym 30543 soc.cpu.decoded_rd[1]
.sym 30544 soc.cpu.mem_rdata_latched[5]
.sym 30545 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30547 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30549 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30552 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 30553 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30554 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 30555 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.sym 30557 soc.cpu.mem_xfer
.sym 30559 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30560 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 30561 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 30562 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30564 soc.simpleuart_reg_div_do[1]
.sym 30565 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30566 gpio_led_pmod_SB_DFFESR_Q_E
.sym 30567 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30574 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30575 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30576 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 30577 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30582 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30584 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30585 soc.cpu.mem_rdata_latched[5]
.sym 30586 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 30587 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30590 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30592 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30594 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30595 soc.cpu.mem_rdata_latched[0]
.sym 30602 soc.cpu.mem_rdata_latched[12]
.sym 30603 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30606 soc.cpu.mem_rdata_latched[12]
.sym 30607 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30608 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30612 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30613 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30614 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30615 soc.cpu.mem_rdata_latched[0]
.sym 30619 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30620 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30624 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 30626 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30630 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 30631 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30632 soc.cpu.mem_rdata_latched[12]
.sym 30633 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 30636 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30638 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30642 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30645 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30648 soc.cpu.mem_rdata_latched[5]
.sym 30649 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30650 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30651 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30655 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30656 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30657 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30658 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30659 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30660 soc.cpu.mem_rdata_latched[12]
.sym 30661 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30662 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30665 soc.cpu.instr_lui
.sym 30668 soc.cpu.mem_xfer
.sym 30669 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30672 soc.cpu.mem_rdata_q[23]
.sym 30673 gpio_led_r[5]
.sym 30674 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30675 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30676 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30678 soc.cpu.mem_rdata_q[30]
.sym 30679 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30681 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 30682 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 30683 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30684 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 30685 iomem_wstrb[3]
.sym 30686 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30687 soc.cpu.mem_rdata_q[20]
.sym 30688 soc.cpu.mem_rdata_q[24]
.sym 30689 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30690 soc.cpu.mem_rdata_q[15]
.sym 30696 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30697 soc.cpu.mem_xfer
.sym 30698 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30699 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 30701 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30703 soc.cpu.mem_rdata_latched[1]
.sym 30704 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30705 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30706 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30708 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30709 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30711 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30712 soc.cpu.mem_rdata_q[25]
.sym 30714 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30715 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30716 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30717 soc.cpu.mem_rdata_latched[12]
.sym 30719 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 30723 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30725 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30726 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30727 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30729 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30730 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30731 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30732 soc.cpu.mem_rdata_latched[12]
.sym 30735 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30736 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30737 soc.cpu.mem_rdata_latched[1]
.sym 30738 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30741 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30743 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30744 soc.cpu.mem_rdata_latched[12]
.sym 30747 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30748 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30749 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30750 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30753 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30754 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 30755 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30759 soc.cpu.mem_xfer
.sym 30760 soc.cpu.mem_rdata_q[25]
.sym 30761 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 30765 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30766 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30767 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30768 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30771 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30772 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30773 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30774 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30778 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30779 soc.cpu.decoded_imm_j[16]
.sym 30780 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30781 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30782 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30783 soc.cpu.is_alu_reg_imm
.sym 30784 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30785 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 30788 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 30789 soc.cpu.instr_jalr
.sym 30790 soc.cpu.mem_16bit_buffer[12]
.sym 30792 soc.cpu.mem_rdata_latched[4]
.sym 30794 iomem_wdata[17]
.sym 30795 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30796 soc.cpu.mem_rdata_q[25]
.sym 30797 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30799 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30801 soc.cpu.mem_xfer
.sym 30802 soc.cpu.mem_rdata_latched[4]
.sym 30803 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30804 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30805 soc.cpu.mem_rdata_q[23]
.sym 30806 soc.cpu.mem_rdata_latched[6]
.sym 30807 soc.cpu.mem_rdata_latched[3]
.sym 30809 soc.cpu.mem_rdata_latched[2]
.sym 30810 soc.cpu.mem_rdata_latched[2]
.sym 30811 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30812 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30820 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30821 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30824 soc.cpu.mem_rdata_latched[12]
.sym 30825 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30826 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30827 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30828 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30829 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30830 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30832 soc.cpu.mem_rdata_latched[12]
.sym 30834 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30835 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30838 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30839 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30841 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30843 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30848 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30849 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30852 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30853 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30854 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30855 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30858 soc.cpu.mem_rdata_latched[12]
.sym 30859 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30860 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30861 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30864 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30865 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30866 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30867 soc.cpu.mem_rdata_latched[12]
.sym 30870 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30871 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30872 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30876 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30877 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30878 soc.cpu.mem_rdata_latched[12]
.sym 30879 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30882 soc.cpu.mem_rdata_latched[12]
.sym 30885 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30888 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30889 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30890 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30891 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30895 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30896 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30897 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 30898 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30899 CLK$SB_IO_IN_$glb_clk
.sym 30901 soc.cpu.decoded_imm_j[8]
.sym 30902 soc.cpu.decoded_imm_j[11]
.sym 30903 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 30904 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 30905 soc.cpu.instr_auipc
.sym 30906 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 30907 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30908 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30911 soc.cpu.decoded_rd[3]
.sym 30913 soc.simpleuart_reg_div_do[18]
.sym 30914 gpio_led_g[1]
.sym 30915 soc.cpu.mem_la_secondword
.sym 30918 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 30919 iomem_wstrb[2]
.sym 30920 soc.cpu.mem_rdata_q[26]
.sym 30921 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30922 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 30923 soc.cpu.cpuregs_waddr[3]
.sym 30924 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30925 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 30926 soc.cpu.instr_auipc
.sym 30927 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30928 soc.cpu.instr_retirq
.sym 30929 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30930 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30931 soc.cpu.is_alu_reg_imm
.sym 30932 soc.cpu.mem_la_secondword
.sym 30933 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30934 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30935 soc.cpu.instr_lui
.sym 30936 soc.cpu.mem_rdata_latched[6]
.sym 30942 soc.cpu.mem_rdata_latched[5]
.sym 30943 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30944 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30945 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30946 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30947 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30948 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30950 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 30951 soc.cpu.mem_rdata_latched[3]
.sym 30952 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 30953 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 30954 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 30955 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30956 soc.cpu.mem_rdata_latched[2]
.sym 30957 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 30960 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30962 soc.cpu.mem_rdata_latched[4]
.sym 30966 soc.cpu.mem_rdata_latched[6]
.sym 30968 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 30969 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 30970 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 30971 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 30972 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30975 soc.cpu.mem_rdata_latched[3]
.sym 30976 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 30977 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 30978 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 30981 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 30982 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30983 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30984 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 30987 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 30988 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 30989 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30994 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 30995 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 30996 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 30999 soc.cpu.mem_rdata_latched[4]
.sym 31000 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31001 soc.cpu.mem_rdata_latched[5]
.sym 31002 soc.cpu.mem_rdata_latched[6]
.sym 31005 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 31006 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31007 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 31011 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 31012 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 31013 soc.cpu.mem_rdata_latched[4]
.sym 31014 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 31017 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31018 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 31019 soc.cpu.mem_rdata_latched[2]
.sym 31020 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 31021 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 31022 CLK$SB_IO_IN_$glb_clk
.sym 31024 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 31025 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 31026 soc.cpu.decoded_imm_j[15]
.sym 31027 soc.cpu.instr_jal
.sym 31028 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 31029 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31030 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31031 soc.cpu.mem_la_read
.sym 31034 soc.cpu.decoded_imm[17]
.sym 31036 soc.cpu.mem_rdata_latched[5]
.sym 31037 gpio_led_b[6]
.sym 31038 iomem_wdata[16]
.sym 31040 soc.cpu.instr_lui
.sym 31041 soc.cpu.mem_rdata_q[9]
.sym 31043 soc.cpu.mem_rdata_q[10]
.sym 31045 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31047 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 31048 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 31049 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 31050 soc.cpu.mem_xfer
.sym 31052 soc.cpu.instr_auipc
.sym 31053 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 31054 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31055 soc.cpu.decoded_rd[0]
.sym 31056 soc.cpu.mem_rdata_q[26]
.sym 31057 soc.cpu.decoded_rd[2]
.sym 31058 soc.cpu.mem_la_secondword
.sym 31065 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31066 soc.cpu.mem_rdata_latched[4]
.sym 31068 soc.cpu.mem_rdata_q[8]
.sym 31069 soc.cpu.mem_rdata_latched[3]
.sym 31073 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31074 soc.cpu.mem_xfer
.sym 31075 soc.cpu.mem_rdata_latched[5]
.sym 31077 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 31078 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31081 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31082 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31083 resetn
.sym 31084 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 31085 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 31086 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31087 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31093 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 31094 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31096 soc.cpu.mem_rdata_latched[6]
.sym 31098 soc.cpu.mem_rdata_latched[6]
.sym 31099 soc.cpu.mem_rdata_latched[4]
.sym 31101 soc.cpu.mem_rdata_latched[5]
.sym 31105 soc.cpu.mem_rdata_latched[3]
.sym 31107 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31110 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31112 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31116 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 31117 soc.cpu.mem_rdata_latched[3]
.sym 31118 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 31119 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 31122 soc.cpu.mem_xfer
.sym 31123 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31124 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31125 soc.cpu.mem_rdata_q[8]
.sym 31134 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31135 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31137 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31140 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 31143 resetn
.sym 31145 CLK$SB_IO_IN_$glb_clk
.sym 31147 soc.cpu.decoded_imm_j[20]
.sym 31148 soc.cpu.decoded_imm_j[14]
.sym 31149 soc.cpu.decoded_imm_j[13]
.sym 31150 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3
.sym 31151 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31152 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 31153 soc.cpu.decoded_imm_j[24]
.sym 31154 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 31157 soc.cpu.mem_do_rdata
.sym 31159 iomem_wdata[19]
.sym 31161 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31162 soc.cpu.instr_jal
.sym 31164 soc.cpu.mem_la_read
.sym 31166 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31167 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 31168 soc.cpu.mem_la_secondword
.sym 31169 soc.simpleuart_reg_div_do[21]
.sym 31170 soc.cpu.mem_xfer
.sym 31173 soc.cpu.instr_jal
.sym 31174 soc.cpu.instr_auipc
.sym 31175 soc.cpu.mem_rdata_q[20]
.sym 31176 soc.cpu.mem_rdata_q[24]
.sym 31177 gpio_led_b[7]
.sym 31178 soc.cpu.mem_rdata_q[15]
.sym 31180 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 31181 soc.cpu.mem_la_read
.sym 31182 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31189 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31190 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 31192 soc.cpu.mem_rdata_latched[4]
.sym 31193 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31194 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31195 soc.cpu.mem_rdata_latched[5]
.sym 31196 soc.cpu.mem_rdata_latched[5]
.sym 31197 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 31198 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31199 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31200 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31201 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 31202 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31204 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31205 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31206 soc.cpu.mem_rdata_latched[6]
.sym 31208 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 31209 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 31213 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31214 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31216 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31217 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 31221 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 31222 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31223 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31227 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31228 soc.cpu.mem_rdata_latched[6]
.sym 31229 soc.cpu.mem_rdata_latched[5]
.sym 31230 soc.cpu.mem_rdata_latched[4]
.sym 31233 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 31236 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 31239 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31240 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31241 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31242 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 31245 soc.cpu.mem_rdata_latched[6]
.sym 31246 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31247 soc.cpu.mem_rdata_latched[4]
.sym 31248 soc.cpu.mem_rdata_latched[5]
.sym 31251 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31252 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 31253 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 31254 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31257 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31258 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31263 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31264 soc.cpu.mem_rdata_latched[4]
.sym 31265 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31266 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 31267 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 31268 CLK$SB_IO_IN_$glb_clk
.sym 31270 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31271 soc.cpu.cpuregs_raddr2[0]
.sym 31272 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31273 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 31274 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 31275 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 31276 soc.cpu.reg_sh[4]
.sym 31277 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31280 soc.cpu.decoded_imm[20]
.sym 31281 soc.cpu.instr_jalr
.sym 31282 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 31284 soc.cpu.instr_lui
.sym 31286 soc.cpu.mem_do_rdata
.sym 31287 iomem_wstrb[3]
.sym 31288 soc.cpu.instr_lui
.sym 31289 soc.cpu.decoded_imm_j[20]
.sym 31291 gpio_led_b[1]
.sym 31292 soc.cpu.mem_rdata_latched[5]
.sym 31294 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 31295 soc.cpu.instr_jal
.sym 31296 soc.cpu.mem_rdata_q[8]
.sym 31297 soc.cpu.mem_rdata_q[23]
.sym 31298 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31300 soc.cpu.cpuregs_waddr[0]
.sym 31301 soc.cpu.mem_rdata_q[28]
.sym 31302 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 31303 soc.cpu.is_sb_sh_sw
.sym 31304 soc.cpu.cpuregs_raddr2[1]
.sym 31305 soc.cpu.decoded_imm_j[15]
.sym 31313 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 31314 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31315 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 31316 soc.cpu.mem_rdata_q[9]
.sym 31318 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31320 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 31321 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31322 soc.cpu.mem_xfer
.sym 31323 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31325 soc.cpu.trap_SB_LUT4_I3_O
.sym 31331 soc.cpu.mem_rdata_latched[6]
.sym 31332 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31336 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31340 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 31341 soc.cpu.mem_la_read
.sym 31342 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31345 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 31346 soc.cpu.mem_xfer
.sym 31347 soc.cpu.trap_SB_LUT4_I3_O
.sym 31350 soc.cpu.mem_rdata_q[9]
.sym 31351 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 31353 soc.cpu.mem_xfer
.sym 31362 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31363 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 31364 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31365 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31376 soc.cpu.mem_la_read
.sym 31386 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 31387 soc.cpu.mem_rdata_latched[6]
.sym 31388 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31389 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31390 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 31391 CLK$SB_IO_IN_$glb_clk
.sym 31392 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 31393 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 31394 LED_B_SB_CARRY_CO_I1
.sym 31395 soc.cpu.decoded_imm_j[26]
.sym 31396 soc.cpu.decoded_imm_j[30]
.sym 31397 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 31398 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 31399 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 31400 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31404 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 31405 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31406 soc.cpu.reg_sh[4]
.sym 31407 soc.cpu.mem_la_secondword
.sym 31408 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 31409 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31410 soc.cpu.cpuregs_waddr[2]
.sym 31411 soc.cpu.cpuregs_raddr2[2]
.sym 31413 $PACKER_VCC_NET
.sym 31414 gpio_led_g[2]
.sym 31415 soc.cpu.cpuregs_waddr[3]
.sym 31416 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31417 soc.cpu.mem_rdata_latched[6]
.sym 31419 soc.cpu.is_alu_reg_imm
.sym 31420 soc.cpu.instr_lui
.sym 31421 soc.cpu.cpuregs_waddr[4]
.sym 31422 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 31423 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 31424 soc.cpu.mem_la_secondword
.sym 31425 soc.cpu.decoded_imm_j[27]
.sym 31426 soc.cpu.instr_auipc
.sym 31427 soc.cpu.decoded_imm[11]
.sym 31428 soc.cpu.instr_retirq
.sym 31435 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31437 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 31441 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 31444 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31445 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 31446 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 31447 soc.cpu.is_slli_srli_srai
.sym 31451 soc.cpu.cpuregs_raddr2[4]
.sym 31457 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 31461 soc.cpu.cpuregs_raddr2[3]
.sym 31467 soc.cpu.is_slli_srli_srai
.sym 31468 soc.cpu.cpuregs_raddr2[4]
.sym 31470 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 31475 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31479 soc.cpu.cpuregs_raddr2[3]
.sym 31480 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 31481 soc.cpu.is_slli_srli_srai
.sym 31485 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 31497 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 31498 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 31499 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 31514 CLK$SB_IO_IN_$glb_clk
.sym 31516 soc.cpu.decoded_imm[24]
.sym 31517 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31518 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 31519 soc.cpu.decoded_imm[11]
.sym 31520 soc.cpu.decoded_imm[15]
.sym 31521 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 31522 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 31523 soc.cpu.decoded_imm[28]
.sym 31526 soc.cpu.decoded_imm[16]
.sym 31527 soc.cpu.mem_la_wdata[2]
.sym 31528 iomem_wdata[11]
.sym 31529 soc.cpu.instr_waitirq
.sym 31530 gpio_led_b[2]
.sym 31532 soc.cpu.decoded_imm[4]
.sym 31533 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31534 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 31535 iomem_wstrb[1]
.sym 31536 soc.cpu.decoded_imm[3]
.sym 31537 soc.cpu.mem_rdata_q[10]
.sym 31539 soc.cpu.decoded_imm_j[26]
.sym 31540 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 31542 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31543 soc.cpu.decoded_rd[0]
.sym 31544 soc.cpu.instr_auipc
.sym 31545 soc.cpu.decoded_rd[2]
.sym 31546 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 31547 soc.cpu.decoded_imm[28]
.sym 31548 soc.cpu.mem_rdata_q[26]
.sym 31549 soc.cpu.decoded_imm[24]
.sym 31550 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31551 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31561 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31562 soc.cpu.mem_rdata_q[16]
.sym 31565 soc.cpu.instr_jal
.sym 31567 soc.cpu.mem_rdata_q[17]
.sym 31568 soc.cpu.decoded_imm_j[17]
.sym 31569 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31570 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31572 soc.cpu.instr_lui
.sym 31576 soc.cpu.instr_jalr
.sym 31579 soc.cpu.is_alu_reg_imm
.sym 31581 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 31584 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31586 soc.cpu.instr_auipc
.sym 31590 soc.cpu.instr_auipc
.sym 31591 soc.cpu.mem_rdata_q[17]
.sym 31592 soc.cpu.instr_lui
.sym 31593 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31614 soc.cpu.is_alu_reg_imm
.sym 31615 soc.cpu.instr_jalr
.sym 31616 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31620 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31621 soc.cpu.instr_auipc
.sym 31622 soc.cpu.mem_rdata_q[16]
.sym 31623 soc.cpu.instr_lui
.sym 31632 soc.cpu.instr_jal
.sym 31633 soc.cpu.decoded_imm_j[17]
.sym 31634 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 31635 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31636 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31637 CLK$SB_IO_IN_$glb_clk
.sym 31638 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 31639 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31640 soc.cpu.instr_maskirq
.sym 31641 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31642 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31643 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 31644 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 31645 soc.cpu.instr_timer
.sym 31646 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31648 soc.cpu.mem_rdata_q[23]
.sym 31649 soc.cpu.decoded_imm[26]
.sym 31651 soc.cpu.decoded_imm[10]
.sym 31652 soc.cpu.alu_out_q[25]
.sym 31653 soc.cpu.mem_rdata_q[22]
.sym 31654 soc.cpu.decoded_imm_j[28]
.sym 31655 soc.cpu.decoded_imm_j[22]
.sym 31657 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31660 $PACKER_VCC_NET
.sym 31661 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31663 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31664 soc.cpu.mem_rdata_q[24]
.sym 31665 soc.cpu.decoded_imm[11]
.sym 31666 soc.cpu.instr_auipc
.sym 31667 soc.cpu.mem_rdata_q[20]
.sym 31668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31669 soc.cpu.decoded_imm_j[0]
.sym 31670 soc.cpu.instr_jal
.sym 31671 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31672 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31673 soc.cpu.decoded_imm[2]
.sym 31674 soc.cpu.decoded_imm[17]
.sym 31680 soc.cpu.pcpi_rs2[20]
.sym 31681 soc.cpu.mem_rdata_q[31]
.sym 31682 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31684 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31687 soc.cpu.cpuregs_waddr[3]
.sym 31690 soc.cpu.pcpi_rs1[20]
.sym 31691 soc.cpu.decoded_rd[4]
.sym 31696 soc.cpu.pcpi_rs2[22]
.sym 31697 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31698 soc.cpu.decoded_rd[3]
.sym 31703 soc.cpu.pcpi_rs1[22]
.sym 31706 soc.cpu.cpuregs_waddr[4]
.sym 31711 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31725 soc.cpu.decoded_rd[4]
.sym 31726 soc.cpu.cpuregs_waddr[4]
.sym 31727 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31728 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31737 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31738 soc.cpu.mem_rdata_q[31]
.sym 31749 soc.cpu.pcpi_rs2[20]
.sym 31750 soc.cpu.pcpi_rs1[22]
.sym 31751 soc.cpu.pcpi_rs2[22]
.sym 31752 soc.cpu.pcpi_rs1[20]
.sym 31755 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31756 soc.cpu.decoded_rd[3]
.sym 31757 soc.cpu.cpuregs_waddr[3]
.sym 31758 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31759 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31760 CLK$SB_IO_IN_$glb_clk
.sym 31761 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31762 soc.cpu.decoded_imm[0]
.sym 31763 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31764 soc.cpu.cpuregs_rs1[8]
.sym 31765 soc.cpu.cpuregs_rs1[5]
.sym 31766 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 31767 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 31768 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 31769 soc.cpu.cpuregs_rs1[10]
.sym 31774 soc.cpu.mem_rdata_q[25]
.sym 31775 soc.cpu.instr_timer
.sym 31776 soc.cpu.mem_rdata_q[27]
.sym 31777 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 31778 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31780 soc.cpu.cpuregs_waddr[4]
.sym 31781 soc.cpu.alu_out_q[18]
.sym 31782 soc.cpu.pcpi_rs1[9]
.sym 31783 soc.cpu.mem_rdata_q[25]
.sym 31784 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31786 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31787 soc.cpu.cpuregs_waddr[4]
.sym 31788 soc.cpu.instr_jal
.sym 31789 soc.cpu.pcpi_rs1[22]
.sym 31790 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 31791 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31792 soc.cpu.cpuregs_waddr[0]
.sym 31793 soc.cpu.cpuregs_rs1[10]
.sym 31794 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 31795 soc.cpu.is_sb_sh_sw
.sym 31796 soc.cpu.decoded_imm[9]
.sym 31797 soc.cpu.cpuregs_waddr[3]
.sym 31806 soc.cpu.cpuregs_waddr[1]
.sym 31807 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 31810 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 31811 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 31812 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 31813 soc.cpu.decoded_rd[0]
.sym 31814 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31815 soc.cpu.decoded_rd[2]
.sym 31816 soc.cpu.instr_auipc
.sym 31818 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 31820 soc.cpu.mem_rdata_q[26]
.sym 31822 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31823 soc.cpu.latched_stalu
.sym 31824 soc.cpu.cpu_state[3]
.sym 31826 soc.cpu.cpuregs_waddr[0]
.sym 31827 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31828 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31829 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31830 soc.cpu.decoded_rd[1]
.sym 31831 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31832 soc.cpu.instr_lui
.sym 31836 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31837 soc.cpu.cpuregs_waddr[1]
.sym 31838 soc.cpu.decoded_rd[1]
.sym 31839 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31842 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31844 soc.cpu.cpuregs_waddr[0]
.sym 31845 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 31848 soc.cpu.instr_lui
.sym 31849 soc.cpu.mem_rdata_q[26]
.sym 31850 soc.cpu.instr_auipc
.sym 31851 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31856 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 31857 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 31860 soc.cpu.latched_stalu
.sym 31861 soc.cpu.cpu_state[3]
.sym 31863 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31866 soc.cpu.decoded_rd[2]
.sym 31867 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 31868 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31873 soc.cpu.cpu_state[3]
.sym 31875 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 31878 soc.cpu.decoded_rd[0]
.sym 31879 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 31880 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31882 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31883 CLK$SB_IO_IN_$glb_clk
.sym 31884 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31885 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 31886 soc.cpu.instr_rdinstr
.sym 31887 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 31888 soc.cpu.instr_rdcycleh
.sym 31889 soc.cpu.instr_rdinstrh
.sym 31890 soc.cpu.cpuregs_rs1[11]
.sym 31891 soc.cpu.instr_rdcycle
.sym 31892 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 31893 soc.cpu.latched_stalu
.sym 31895 soc.cpu.pcpi_rs2[16]
.sym 31896 soc.cpu.mem_wordsize[2]
.sym 31897 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 31898 soc.cpu.cpuregs_wrdata[5]
.sym 31899 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 31900 soc.cpu.cpuregs_rs1[5]
.sym 31901 soc.cpu.alu_out_q[3]
.sym 31902 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 31903 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 31904 soc.cpu.pcpi_rs2[20]
.sym 31905 soc.cpu.reg_out[15]
.sym 31906 soc.cpu.pcpi_rs1[30]
.sym 31907 soc.cpu.latched_stalu
.sym 31908 soc.cpu.cpuregs_rs1[8]
.sym 31909 soc.cpu.instr_retirq
.sym 31910 soc.cpu.decoded_imm_j[27]
.sym 31911 soc.cpu.mem_la_wdata[3]
.sym 31912 soc.cpu.cpuregs_waddr[1]
.sym 31913 soc.cpu.decoded_imm[5]
.sym 31914 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 31915 soc.cpu.decoded_imm[11]
.sym 31916 soc.cpu.cpuregs_waddr[2]
.sym 31917 soc.cpu.mem_la_wdata[1]
.sym 31918 soc.cpu.reg_next_pc[23]
.sym 31919 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31920 soc.cpu.reg_next_pc[2]
.sym 31926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31928 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 31929 soc.cpu.decoded_imm_j[26]
.sym 31930 soc.cpu.cpu_state[1]
.sym 31931 soc.cpu.cpuregs_waddr[2]
.sym 31932 soc.cpu.irq_state[0]
.sym 31936 soc.cpu.instr_auipc
.sym 31938 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31939 soc.cpu.mem_rdata_q[20]
.sym 31940 soc.cpu.instr_jal
.sym 31944 soc.cpu.instr_lui
.sym 31952 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 31953 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31954 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 31965 soc.cpu.decoded_imm_j[26]
.sym 31966 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31967 soc.cpu.instr_jal
.sym 31968 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 31971 soc.cpu.instr_lui
.sym 31972 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31973 soc.cpu.mem_rdata_q[20]
.sym 31974 soc.cpu.instr_auipc
.sym 31985 soc.cpu.irq_state[0]
.sym 31986 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 32001 soc.cpu.cpuregs_waddr[2]
.sym 32002 soc.cpu.cpu_state[1]
.sym 32003 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 32004 soc.cpu.irq_state[0]
.sym 32005 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 32006 CLK$SB_IO_IN_$glb_clk
.sym 32007 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 32008 soc.cpu.reg_next_pc[15]
.sym 32009 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 32010 soc.cpu.reg_next_pc[12]
.sym 32011 soc.cpu.reg_next_pc[11]
.sym 32012 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 32013 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 32014 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 32015 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 32017 soc.cpu.cpuregs_rs1[11]
.sym 32018 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32020 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 32021 soc.cpu.instr_rdcycle
.sym 32022 soc.cpu.pcpi_rs1[16]
.sym 32023 soc.cpu.instr_rdcycleh
.sym 32024 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 32025 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 32026 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 32028 soc.cpu.irq_state[0]
.sym 32029 soc.cpu.instr_rdinstr
.sym 32030 soc.cpu.pcpi_rs1[18]
.sym 32031 soc.cpu.irq_state[0]
.sym 32032 soc.cpu.reg_next_pc[7]
.sym 32033 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 32034 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32035 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32036 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 32037 soc.cpu.pcpi_rs2[10]
.sym 32038 soc.cpu.pcpi_rs2[15]
.sym 32039 soc.cpu.decoded_imm[28]
.sym 32040 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 32041 soc.cpu.decoded_imm[24]
.sym 32042 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 32043 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 32049 soc.cpu.decoded_imm_j[20]
.sym 32051 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 32052 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32053 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 32059 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 32060 soc.cpu.instr_jal
.sym 32061 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 32062 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 32065 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32066 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 32067 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 32068 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 32069 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 32070 soc.cpu.decoded_imm_j[16]
.sym 32074 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32075 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 32076 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 32077 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 32078 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 32079 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 32082 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32083 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 32084 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 32085 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32094 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 32095 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32096 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32097 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 32100 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 32101 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 32102 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32103 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32106 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32107 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32108 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 32109 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 32112 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 32113 soc.cpu.decoded_imm_j[20]
.sym 32114 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 32115 soc.cpu.instr_jal
.sym 32118 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32119 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32120 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 32121 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 32124 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 32125 soc.cpu.instr_jal
.sym 32126 soc.cpu.decoded_imm_j[16]
.sym 32127 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 32128 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 32129 CLK$SB_IO_IN_$glb_clk
.sym 32130 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 32131 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 32132 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 32133 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 32134 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 32135 soc.cpu.reg_next_pc[23]
.sym 32136 soc.cpu.reg_next_pc[2]
.sym 32137 soc.cpu.reg_next_pc[7]
.sym 32138 soc.cpu.reg_next_pc[19]
.sym 32143 soc.cpu.alu_out_q[30]
.sym 32145 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 32146 soc.cpu.reg_next_pc[11]
.sym 32147 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 32148 soc.cpu.cpuregs_wrdata[13]
.sym 32149 soc.cpu.cpuregs_wrdata[6]
.sym 32150 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 32151 $PACKER_VCC_NET
.sym 32152 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 32153 soc.cpu.cpuregs_wrdata[26]
.sym 32154 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32155 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 32156 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 32157 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32158 soc.cpu.decoded_imm[2]
.sym 32159 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 32160 soc.cpu.reg_out[12]
.sym 32161 soc.cpu.pcpi_rs2[14]
.sym 32162 soc.cpu.decoded_imm[20]
.sym 32163 soc.cpu.instr_jal
.sym 32164 soc.cpu.mem_la_wdata[0]
.sym 32165 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 32166 soc.cpu.decoded_imm[16]
.sym 32172 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32174 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 32175 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32176 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32177 soc.cpu.decoded_imm[1]
.sym 32179 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 32182 soc.cpu.decoded_imm[2]
.sym 32183 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 32184 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32185 soc.cpu.decoded_imm[5]
.sym 32186 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 32187 soc.cpu.decoded_imm[11]
.sym 32188 soc.cpu.decoded_imm[3]
.sym 32189 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 32190 soc.cpu.decoded_imm[4]
.sym 32191 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32194 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32199 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32202 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32203 soc.cpu.decoded_imm[10]
.sym 32205 soc.cpu.decoded_imm[10]
.sym 32206 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32208 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32211 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32212 soc.cpu.decoded_imm[3]
.sym 32213 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 32218 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32219 soc.cpu.decoded_imm[5]
.sym 32220 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32223 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 32224 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32225 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 32226 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32230 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32231 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 32232 soc.cpu.decoded_imm[1]
.sym 32235 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32236 soc.cpu.decoded_imm[11]
.sym 32237 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32241 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32242 soc.cpu.decoded_imm[2]
.sym 32244 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32247 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32248 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 32250 soc.cpu.decoded_imm[4]
.sym 32251 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32252 CLK$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.cpuregs_rs1[12]
.sym 32255 soc.cpu.reg_next_pc[8]
.sym 32256 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 32257 soc.cpu.reg_next_pc[20]
.sym 32258 soc.cpu.cpuregs_rs1[3]
.sym 32259 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 32260 soc.cpu.reg_pc[15]
.sym 32261 soc.cpu.reg_next_pc[22]
.sym 32265 soc.cpu.instr_jalr
.sym 32266 soc.cpu.decoded_imm[17]
.sym 32267 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32268 soc.cpu.cpuregs_wrdata[8]
.sym 32269 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32270 soc.cpu.cpuregs_wrdata[2]
.sym 32271 soc.cpu.cpuregs_wrdata[28]
.sym 32272 $PACKER_VCC_NET
.sym 32273 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32274 soc.cpu.cpuregs_wrdata[30]
.sym 32275 $PACKER_VCC_NET
.sym 32276 soc.cpu.mem_la_wdata[1]
.sym 32277 soc.cpu.cpuregs_wrdata[3]
.sym 32278 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 32279 soc.cpu.cpuregs_waddr[4]
.sym 32280 soc.cpu.cpuregs_waddr[0]
.sym 32281 soc.cpu.decoded_imm[9]
.sym 32282 soc.cpu.mem_wordsize[2]
.sym 32283 soc.cpu.reg_pc[15]
.sym 32284 soc.cpu.irq_state[0]
.sym 32285 soc.cpu.cpuregs_waddr[3]
.sym 32286 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 32287 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32288 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 32289 soc.cpu.mem_la_wdata[4]
.sym 32296 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32297 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32301 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 32302 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 32303 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32304 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 32306 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32309 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32311 soc.cpu.decoded_imm[24]
.sym 32312 soc.cpu.pcpi_rs1[6]
.sym 32314 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 32315 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 32316 soc.cpu.decoded_imm[26]
.sym 32317 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32319 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32320 soc.cpu.decoded_imm[12]
.sym 32321 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32322 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32323 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32324 soc.cpu.mem_la_wdata[6]
.sym 32328 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 32329 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32330 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32331 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 32334 soc.cpu.pcpi_rs1[6]
.sym 32335 soc.cpu.mem_la_wdata[6]
.sym 32336 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32337 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32340 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32342 soc.cpu.decoded_imm[24]
.sym 32343 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32346 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32347 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32348 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 32349 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 32352 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32353 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32354 soc.cpu.decoded_imm[12]
.sym 32358 soc.cpu.pcpi_rs1[6]
.sym 32359 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 32360 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32361 soc.cpu.mem_la_wdata[6]
.sym 32365 soc.cpu.decoded_imm[26]
.sym 32366 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32367 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32374 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32375 CLK$SB_IO_IN_$glb_clk
.sym 32377 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 32378 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 32379 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32380 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32381 soc.cpu.mem_la_wdata[0]
.sym 32382 soc.cpu.pcpi_rs2[15]
.sym 32383 soc.cpu.pcpi_rs2[9]
.sym 32384 soc.cpu.pcpi_rs2[8]
.sym 32386 soc.cpu.reg_next_pc[31]
.sym 32389 soc.cpu.cpuregs_wrdata[27]
.sym 32390 soc.cpu.irq_state[1]
.sym 32391 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 32392 soc.cpu.reg_next_pc[20]
.sym 32393 soc.cpu.alu_out_q[6]
.sym 32394 soc.cpu.cpuregs_wrdata[3]
.sym 32395 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 32396 soc.cpu.cpuregs_rs1[12]
.sym 32397 soc.cpu.latched_stalu
.sym 32398 soc.cpu.pcpi_rs1[3]
.sym 32399 soc.cpu.cpuregs_wrdata[31]
.sym 32400 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 32401 soc.cpu.instr_retirq
.sym 32402 resetn
.sym 32403 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32404 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 32405 soc.cpu.cpuregs_waddr[1]
.sym 32406 soc.cpu.irq_state[1]
.sym 32407 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 32408 soc.cpu.cpuregs_waddr[2]
.sym 32409 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32410 soc.cpu.mem_la_wdata[6]
.sym 32411 soc.cpu.cpuregs.wen
.sym 32412 soc.cpu.irq_state[0]
.sym 32419 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 32421 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32422 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 32424 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 32427 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 32428 soc.cpu.decoded_imm[19]
.sym 32429 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32430 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 32432 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32434 soc.cpu.decoded_imm[14]
.sym 32435 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 32436 soc.cpu.decoded_imm[16]
.sym 32437 soc.cpu.cpuregs.wen
.sym 32439 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32440 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32441 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 32443 soc.cpu.decoded_imm[17]
.sym 32447 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32448 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32451 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 32452 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 32453 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32454 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32457 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 32459 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32460 soc.cpu.decoded_imm[17]
.sym 32464 soc.cpu.cpuregs.wen
.sym 32469 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32470 soc.cpu.decoded_imm[14]
.sym 32471 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32475 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32476 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32477 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 32478 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 32481 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32482 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 32483 soc.cpu.decoded_imm[19]
.sym 32487 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32488 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 32489 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 32490 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32493 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32495 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32496 soc.cpu.decoded_imm[16]
.sym 32497 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32498 CLK$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.latched_store
.sym 32501 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32502 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32503 soc.cpu.cpuregs.wen
.sym 32504 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32505 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 32506 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32507 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 32512 soc.cpu.pcpi_rs1[10]
.sym 32513 soc.cpu.pcpi_rs1[14]
.sym 32515 soc.cpu.cpuregs_rs1[19]
.sym 32517 soc.cpu.pcpi_rs2[8]
.sym 32518 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 32519 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 32520 soc.cpu.pcpi_rs1[9]
.sym 32521 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32522 soc.cpu.irq_state[0]
.sym 32523 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 32524 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 32525 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32526 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32527 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32528 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32529 soc.cpu.pcpi_rs2[30]
.sym 32530 soc.cpu.pcpi_rs2[15]
.sym 32531 soc.cpu.decoded_imm[28]
.sym 32532 soc.cpu.pcpi_rs2[18]
.sym 32533 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 32534 soc.cpu.pcpi_rs1[29]
.sym 32541 soc.cpu.irq_state[1]
.sym 32543 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 32544 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32546 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32547 soc.cpu.latched_branch
.sym 32551 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32552 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 32553 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32554 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 32556 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 32557 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32560 soc.cpu.irq_state[0]
.sym 32561 soc.cpu.cpu_state[3]
.sym 32562 resetn
.sym 32563 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 32565 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32568 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 32569 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 32572 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 32574 soc.cpu.irq_state[1]
.sym 32577 soc.cpu.irq_state[0]
.sym 32580 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32581 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32582 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32583 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 32586 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 32587 resetn
.sym 32595 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 32599 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32600 soc.cpu.cpu_state[3]
.sym 32601 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 32604 resetn
.sym 32605 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 32607 soc.cpu.latched_branch
.sym 32610 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 32611 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32612 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 32613 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32616 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32617 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 32618 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 32619 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32620 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 32621 CLK$SB_IO_IN_$glb_clk
.sym 32622 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32623 soc.cpu.pcpi_rs2[27]
.sym 32624 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 32625 soc.cpu.pcpi_rs2[18]
.sym 32626 soc.cpu.pcpi_rs2[21]
.sym 32627 soc.cpu.mem_la_wdata[6]
.sym 32628 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 32629 soc.cpu.pcpi_rs2[28]
.sym 32630 soc.cpu.pcpi_rs2[22]
.sym 32632 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 32633 soc.cpu.mem_do_rdata
.sym 32635 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 32636 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 32637 soc.cpu.pcpi_rs1[16]
.sym 32638 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 32640 soc.cpu.pcpi_rs1[17]
.sym 32641 $PACKER_VCC_NET
.sym 32642 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 32643 soc.cpu.irq_state[0]
.sym 32644 soc.cpu.cpuregs_wrdata[19]
.sym 32645 soc.cpu.cpuregs_rs1[26]
.sym 32646 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 32647 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 32648 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32649 soc.cpu.cpuregs.wen
.sym 32650 soc.cpu.decoded_imm[20]
.sym 32651 soc.cpu.instr_jal
.sym 32652 soc.cpu.pcpi_rs2[28]
.sym 32653 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 32654 soc.cpu.mem_wordsize[1]
.sym 32655 soc.cpu.instr_jal
.sym 32656 soc.cpu.pcpi_rs2[27]
.sym 32657 soc.cpu.pcpi_rs1[2]
.sym 32658 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 32664 soc.cpu.pcpi_rs1[2]
.sym 32665 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 32666 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 32667 soc.cpu.irq_state[0]
.sym 32668 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32669 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32670 soc.cpu.latched_branch
.sym 32671 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 32672 soc.cpu.irq_state[1]
.sym 32673 soc.cpu.instr_retirq
.sym 32674 soc.cpu.cpu_state[2]
.sym 32675 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32676 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 32677 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32680 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32682 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 32683 soc.cpu.pcpi_rs1[2]
.sym 32684 soc.cpu.mem_la_wdata[2]
.sym 32685 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32686 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32688 soc.cpu.instr_jalr
.sym 32689 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 32690 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32692 soc.cpu.cpu_state[1]
.sym 32693 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 32694 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32697 soc.cpu.latched_branch
.sym 32698 soc.cpu.cpu_state[2]
.sym 32699 soc.cpu.instr_retirq
.sym 32703 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32704 soc.cpu.mem_la_wdata[2]
.sym 32705 soc.cpu.pcpi_rs1[2]
.sym 32706 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 32709 soc.cpu.pcpi_rs1[2]
.sym 32710 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32711 soc.cpu.mem_la_wdata[2]
.sym 32712 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32715 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32716 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32717 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 32718 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32721 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 32722 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32723 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32724 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 32727 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 32728 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32729 soc.cpu.instr_jalr
.sym 32730 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32733 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32734 soc.cpu.cpu_state[1]
.sym 32735 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 32739 soc.cpu.irq_state[1]
.sym 32741 soc.cpu.irq_state[0]
.sym 32743 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 32744 CLK$SB_IO_IN_$glb_clk
.sym 32745 resetn_SB_LUT4_I3_O_$glb_sr
.sym 32746 soc.cpu.cpuregs_rs1[7]
.sym 32747 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 32748 soc.cpu.pcpi_rs2[30]
.sym 32749 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 32750 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32751 soc.cpu.mem_la_wdata[7]
.sym 32752 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 32753 soc.cpu.pcpi_rs2[20]
.sym 32755 soc.cpu.decoded_imm[20]
.sym 32758 soc.cpu.cpuregs_wrdata[0]
.sym 32759 soc.cpu.pcpi_rs2[28]
.sym 32760 soc.cpu.cpuregs_rs1[22]
.sym 32761 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 32762 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 32763 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 32764 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 32765 soc.cpu.pcpi_rs2[27]
.sym 32766 soc.cpu.pcpi_rs1[3]
.sym 32767 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 32768 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 32769 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 32770 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 32771 soc.cpu.decoded_imm[18]
.sym 32773 soc.cpu.mem_la_wdata[7]
.sym 32774 soc.cpu.mem_wordsize[2]
.sym 32775 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 32776 soc.cpu.decoded_imm[22]
.sym 32777 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 32778 soc.cpu.cpu_state[1]
.sym 32779 soc.cpu.latched_branch
.sym 32780 soc.cpu.cpu_state[4]
.sym 32781 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 32787 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 32789 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 32791 soc.cpu.instr_waitirq
.sym 32796 soc.cpu.decoder_trigger
.sym 32797 soc.cpu.do_waitirq_SB_LUT4_I2_1_O
.sym 32799 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 32801 soc.cpu.irq_state[0]
.sym 32803 soc.cpu.cpu_state[3]
.sym 32805 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 32806 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 32807 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 32809 soc.cpu.cpu_state[2]
.sym 32811 soc.cpu.instr_jal
.sym 32815 soc.cpu.instr_retirq
.sym 32816 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32817 soc.cpu.do_waitirq
.sym 32818 soc.cpu.instr_jalr
.sym 32820 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 32822 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 32827 soc.cpu.cpu_state[3]
.sym 32828 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 32832 soc.cpu.instr_waitirq
.sym 32833 soc.cpu.irq_state[0]
.sym 32834 soc.cpu.decoder_trigger
.sym 32835 soc.cpu.do_waitirq
.sym 32840 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 32841 soc.cpu.cpu_state[2]
.sym 32851 soc.cpu.instr_jalr
.sym 32852 soc.cpu.instr_retirq
.sym 32856 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 32857 soc.cpu.instr_jal
.sym 32858 soc.cpu.decoder_trigger
.sym 32859 soc.cpu.do_waitirq_SB_LUT4_I2_1_O
.sym 32866 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 32867 CLK$SB_IO_IN_$glb_clk
.sym 32868 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32869 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 32870 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 32871 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 32872 soc.cpu.mem_wordsize[1]
.sym 32873 soc.cpu.cpuregs_rs1[0]
.sym 32874 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 32875 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32876 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32881 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 32882 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 32883 soc.cpu.pcpi_rs2[25]
.sym 32884 soc.cpu.cpuregs_rs1[30]
.sym 32885 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 32886 soc.cpu.pcpi_rs2[20]
.sym 32887 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 32888 soc.cpu.pcpi_rs1[27]
.sym 32889 soc.cpu.pcpi_rs1[8]
.sym 32890 soc.cpu.pcpi_rs1[30]
.sym 32891 soc.cpu.irq_state[1]
.sym 32892 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 32893 soc.cpu.mem_do_wdata
.sym 32894 soc.cpu.cpuregs_rs1[0]
.sym 32895 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 32896 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 32898 soc.cpu.cpu_state[5]
.sym 32899 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32900 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32901 soc.cpu.instr_retirq
.sym 32902 resetn
.sym 32904 soc.cpu.cpu_state[2]
.sym 32910 soc.cpu.cpu_state[1]
.sym 32911 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 32912 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 32913 resetn
.sym 32914 soc.cpu.cpu_state[5]
.sym 32915 soc.cpu.cpu_state[4]
.sym 32916 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 32917 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 32918 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32919 soc.cpu.cpu_state[6]
.sym 32921 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 32922 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 32923 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32924 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 32925 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32926 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 32927 soc.cpu.instr_jal
.sym 32929 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 32930 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 32932 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 32933 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 32934 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 32935 soc.cpu.instr_lbu
.sym 32936 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32937 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 32938 soc.cpu.instr_sb
.sym 32939 soc.cpu.mem_do_rinst
.sym 32940 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 32941 soc.cpu.instr_lb
.sym 32943 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 32945 soc.cpu.cpu_state[6]
.sym 32946 resetn
.sym 32949 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 32950 soc.cpu.instr_lb
.sym 32951 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 32952 soc.cpu.instr_lbu
.sym 32955 soc.cpu.cpu_state[1]
.sym 32956 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 32957 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32958 soc.cpu.instr_jal
.sym 32961 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 32963 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 32964 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 32967 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32968 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32969 soc.cpu.mem_do_rinst
.sym 32970 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 32973 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 32974 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32975 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 32976 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 32979 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 32980 soc.cpu.cpu_state[4]
.sym 32981 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 32982 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 32985 soc.cpu.instr_sb
.sym 32986 soc.cpu.cpu_state[5]
.sym 32987 resetn
.sym 32988 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 32989 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 32990 CLK$SB_IO_IN_$glb_clk
.sym 32991 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 32992 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 32993 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 32994 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 32995 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 32996 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32997 gpio_led_b_SB_LUT4_I3_6_O
.sym 32998 gpio_led_b_SB_LUT4_I3_5_O
.sym 32999 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 33001 soc.cpu.decoded_imm[16]
.sym 33005 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33006 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33007 soc.cpu.mem_wordsize[1]
.sym 33008 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 33009 soc.cpu.pcpi_rs1[5]
.sym 33010 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 33012 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 33013 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 33014 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33015 soc.cpu.irq_state[0]
.sym 33018 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 33020 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 33022 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 33023 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 33024 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 33025 soc.cpu.irq_mask[2]
.sym 33026 soc.cpu.pcpi_rs1[29]
.sym 33027 soc.cpu.instr_lb
.sym 33033 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 33034 soc.cpu.cpu_state[0]
.sym 33036 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 33038 soc.cpu.cpu_state[5]
.sym 33039 soc.cpu.instr_lhu_SB_LUT4_I3_O
.sym 33041 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 33042 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2
.sym 33043 soc.cpu.mem_wordsize[2]
.sym 33044 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33045 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 33046 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 33050 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 33051 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33053 soc.cpu.instr_sh
.sym 33054 soc.cpu.instr_lhu
.sym 33055 soc.cpu.instr_lh
.sym 33056 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 33057 soc.cpu.instr_jal
.sym 33058 resetn
.sym 33059 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 33060 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 33061 soc.cpu.cpu_state[1]
.sym 33067 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 33068 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2
.sym 33069 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 33072 soc.cpu.cpu_state[0]
.sym 33073 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 33074 soc.cpu.cpu_state[1]
.sym 33075 resetn
.sym 33078 soc.cpu.instr_lhu_SB_LUT4_I3_O
.sym 33080 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 33081 soc.cpu.mem_wordsize[2]
.sym 33084 soc.cpu.cpu_state[1]
.sym 33085 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33086 soc.cpu.instr_jal
.sym 33087 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33090 soc.cpu.instr_sh
.sym 33091 soc.cpu.cpu_state[5]
.sym 33092 resetn
.sym 33093 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 33096 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 33098 soc.cpu.cpu_state[1]
.sym 33102 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 33103 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 33104 soc.cpu.instr_lh
.sym 33105 soc.cpu.instr_lhu
.sym 33108 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 33109 resetn
.sym 33113 CLK$SB_IO_IN_$glb_clk
.sym 33124 soc.cpu.decoded_imm[26]
.sym 33127 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 33128 soc.cpu.cpu_state[0]
.sym 33129 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 33130 soc.cpu.pcpi_rs1[19]
.sym 33131 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 33132 gpio_led_b[1]
.sym 33133 soc.cpu.cpu_state[4]
.sym 33134 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 33135 soc.cpu.cpu_state[2]
.sym 33136 gpio_led_b[3]
.sym 33137 soc.cpu.cpu_state[6]
.sym 33138 soc.cpu.latched_branch
.sym 33141 pwm_b.counter[0]
.sym 33142 soc.cpu.cpu_state[2]
.sym 33143 soc.cpu.instr_jal
.sym 33147 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 33148 pwm_b.counter[4]
.sym 33157 soc.cpu.mem_do_rdata_SB_DFFESR_Q_D
.sym 33158 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 33160 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 33161 soc.cpu.irq_state[1]
.sym 33163 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 33164 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 33169 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 33171 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 33172 soc.cpu.cpu_state[6]
.sym 33175 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 33176 soc.cpu.cpu_state[0]
.sym 33178 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 33179 soc.cpu.cpu_state[1]
.sym 33182 resetn
.sym 33184 soc.cpu.cpu_state[0]
.sym 33185 soc.cpu.irq_mask[2]
.sym 33186 soc.cpu.irq_pending[2]
.sym 33187 soc.cpu.cpu_state[5]
.sym 33189 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 33190 soc.cpu.mem_do_rdata_SB_DFFESR_Q_D
.sym 33195 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 33196 soc.cpu.cpu_state[6]
.sym 33201 soc.cpu.irq_mask[2]
.sym 33202 soc.cpu.irq_pending[2]
.sym 33203 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 33204 resetn
.sym 33207 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 33208 soc.cpu.cpu_state[0]
.sym 33209 soc.cpu.cpu_state[1]
.sym 33210 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 33213 soc.cpu.cpu_state[5]
.sym 33214 soc.cpu.cpu_state[0]
.sym 33215 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 33221 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 33222 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 33225 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 33226 soc.cpu.irq_state[1]
.sym 33231 soc.cpu.mem_do_rdata_SB_DFFESR_Q_D
.sym 33235 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 33236 CLK$SB_IO_IN_$glb_clk
.sym 33237 resetn_SB_LUT4_I3_O_$glb_sr
.sym 33238 LED_B$SB_IO_OUT
.sym 33239 P2_3$SB_IO_OUT
.sym 33241 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 33244 soc.cpu.irq_pending[1]
.sym 33245 P2_7$SB_IO_OUT
.sym 33250 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 33251 soc.cpu.pcpi_rs1[28]
.sym 33252 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 33253 soc.cpu.pcpi_rs1[25]
.sym 33257 soc.cpu.pcpi_rs1[0]
.sym 33259 soc.cpu.pcpi_rs1[25]
.sym 33260 soc.cpu.pcpi_rs1[31]
.sym 33262 pwm_b.counter[6]
.sym 33264 pwm_b.counter[7]
.sym 33265 soc.cpu.cpu_state[1]
.sym 33268 soc.cpu.irq_mask[1]
.sym 33269 P2_7$SB_IO_OUT
.sym 33273 P2_3$SB_IO_OUT
.sym 33281 soc.cpu.cpu_state[1]
.sym 33290 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 33292 soc.cpu.decoder_trigger
.sym 33300 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33301 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 33302 resetn
.sym 33306 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 33318 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33319 soc.cpu.cpu_state[1]
.sym 33320 resetn
.sym 33343 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 33345 soc.cpu.decoder_trigger
.sym 33357 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 33358 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 33359 CLK$SB_IO_IN_$glb_clk
.sym 33360 resetn_SB_LUT4_I3_O_$glb_sr
.sym 33363 pwm_b.counter[2]
.sym 33364 pwm_b.counter[3]
.sym 33365 pwm_b.counter[4]
.sym 33366 pwm_b.counter[5]
.sym 33367 pwm_b.counter[6]
.sym 33368 pwm_b.counter[7]
.sym 33374 soc.cpu.irq_pending[1]
.sym 33375 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33376 soc.cpu.pcpi_rs1[29]
.sym 33383 soc.cpu.irq_state[1]
.sym 33384 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 33396 soc.cpu.mem_do_wdata
.sym 33585 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 33586 soc.simpleuart_reg_div_do[15]
.sym 33588 soc.simpleuart_reg_div_do[8]
.sym 33589 soc.simpleuart_reg_div_do[9]
.sym 33590 soc.simpleuart_reg_div_do[14]
.sym 33591 soc.simpleuart_reg_div_do[10]
.sym 33603 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 33607 iomem_addr[16]
.sym 33608 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33708 UART_RX$SB_IO_IN
.sym 33712 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33713 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33714 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33715 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33716 soc.simpleuart_reg_div_do[13]
.sym 33717 soc.simpleuart_reg_div_do[12]
.sym 33718 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33719 soc.simpleuart_reg_div_do[11]
.sym 33722 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 33723 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33725 soc.simpleuart_reg_div_do[14]
.sym 33728 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 33729 soc.ram_ready
.sym 33730 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33732 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 33733 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 33734 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 33735 soc.simpleuart_reg_div_do[15]
.sym 33742 iomem_wdata[10]
.sym 33749 soc.cpu.mem_rdata_latched[1]
.sym 33753 soc.simpleuart_reg_div_do[8]
.sym 33755 soc.simpleuart_reg_div_do[9]
.sym 33756 soc.simpleuart_reg_div_do[11]
.sym 33757 soc.simpleuart_reg_div_do[14]
.sym 33760 soc.simpleuart_reg_div_do[10]
.sym 33763 soc.cpu.mem_rdata_q[31]
.sym 33766 soc.cpu.mem_rdata_latched[3]
.sym 33768 soc.cpu.mem_rdata_q[1]
.sym 33769 iomem_wdata[9]
.sym 33772 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33773 soc.cpu.mem_rdata_q[3]
.sym 33774 soc.cpu.mem_rdata_q[19]
.sym 33777 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 33778 iomem_wdata[13]
.sym 33794 soc.cpu.mem_rdata_q[18]
.sym 33795 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 33798 soc.cpu.mem_rdata_q[19]
.sym 33802 soc.cpu.mem_rdata_q[18]
.sym 33804 soc.cpu.mem_rdata_q[16]
.sym 33805 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33806 soc.cpu.mem_rdata_latched[1]
.sym 33808 soc.cpu.mem_rdata_q[15]
.sym 33809 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 33811 soc.cpu.mem_rdata_latched[3]
.sym 33812 soc.cpu.mem_rdata_q[17]
.sym 33813 soc.cpu.mem_xfer
.sym 33814 soc.cpu.mem_rdata_latched[6]
.sym 33815 soc.cpu.mem_rdata_latched[0]
.sym 33816 soc.cpu.mem_xfer
.sym 33817 soc.cpu.mem_rdata_q[31]
.sym 33819 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33820 soc.cpu.mem_rdata_q[3]
.sym 33824 soc.cpu.mem_rdata_latched[6]
.sym 33828 soc.cpu.mem_rdata_q[31]
.sym 33829 soc.cpu.mem_rdata_q[19]
.sym 33830 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33831 soc.cpu.mem_rdata_q[3]
.sym 33834 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 33835 soc.cpu.mem_xfer
.sym 33836 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 33837 soc.cpu.mem_rdata_q[18]
.sym 33842 soc.cpu.mem_rdata_latched[0]
.sym 33846 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33848 soc.cpu.mem_rdata_q[16]
.sym 33849 soc.cpu.mem_xfer
.sym 33854 soc.cpu.mem_rdata_latched[1]
.sym 33858 soc.cpu.mem_rdata_q[16]
.sym 33859 soc.cpu.mem_rdata_q[15]
.sym 33860 soc.cpu.mem_rdata_q[18]
.sym 33861 soc.cpu.mem_rdata_q[17]
.sym 33865 soc.cpu.mem_rdata_latched[3]
.sym 33868 soc.cpu.mem_xfer
.sym 33869 CLK$SB_IO_IN_$glb_clk
.sym 33871 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33872 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 33873 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33874 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 33875 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 33876 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33877 soc.cpu.mem_rdata_latched[3]
.sym 33878 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 33881 soc.cpu.instr_jal
.sym 33883 soc.cpu.mem_rdata_q[6]
.sym 33884 iomem_addr[4]
.sym 33886 soc.cpu.mem_rdata_q[28]
.sym 33887 iomem_addr[7]
.sym 33888 soc.simpleuart_reg_div_do[11]
.sym 33889 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 33891 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 33893 soc.simpleuart_reg_div_do[4]
.sym 33895 soc.cpu.mem_rdata_q[24]
.sym 33896 soc.cpu.mem_rdata_q[30]
.sym 33897 soc.cpu.mem_rdata_q[14]
.sym 33898 soc.cpu.mem_rdata_q[0]
.sym 33900 soc.cpu.mem_rdata_latched[3]
.sym 33901 soc.cpu.mem_rdata_latched[0]
.sym 33902 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 33903 soc.cpu.mem_rdata_q[21]
.sym 33905 iomem_wdata[11]
.sym 33906 soc.cpu.mem_rdata_q[13]
.sym 33913 soc.cpu.mem_rdata_q[19]
.sym 33914 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 33915 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 33916 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33919 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 33920 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 33922 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 33924 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 33925 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 33926 soc.cpu.mem_rdata_q[22]
.sym 33929 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 33930 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 33933 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 33934 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 33939 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 33940 soc.cpu.mem_rdata_q[24]
.sym 33941 soc.cpu.mem_xfer
.sym 33942 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 33943 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 33945 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 33946 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 33948 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 33952 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 33953 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 33957 soc.cpu.mem_xfer
.sym 33958 soc.cpu.mem_rdata_q[22]
.sym 33960 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 33964 soc.cpu.mem_xfer
.sym 33965 soc.cpu.mem_rdata_q[24]
.sym 33966 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 33969 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 33970 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 33972 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 33977 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 33978 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 33981 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 33982 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 33983 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 33984 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 33987 soc.cpu.mem_rdata_q[19]
.sym 33988 soc.cpu.mem_xfer
.sym 33989 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 33990 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33992 CLK$SB_IO_IN_$glb_clk
.sym 33994 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33995 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33996 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33997 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33998 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 33999 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34000 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34001 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34004 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34005 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34006 soc.cpu.mem_rdata_q[21]
.sym 34007 soc.cpu.mem_rdata_latched[3]
.sym 34008 soc.cpu.mem_rdata_q[18]
.sym 34011 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 34012 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34014 soc.cpu.mem_rdata_latched[2]
.sym 34015 gpio_led_r[1]
.sym 34016 soc.mem_rdata[24]
.sym 34017 iomem_rdata[18]
.sym 34018 soc.cpu.mem_rdata_latched[1]
.sym 34019 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34022 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 34023 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34026 soc.cpu.mem_rdata_latched[3]
.sym 34027 soc.cpu.mem_rdata_q[22]
.sym 34028 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34029 soc.cpu.mem_rdata_latched[0]
.sym 34035 soc.cpu.mem_rdata_q[20]
.sym 34036 soc.cpu.mem_rdata_latched[6]
.sym 34037 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34040 soc.cpu.mem_xfer
.sym 34041 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34042 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34043 soc.cpu.mem_rdata_latched[4]
.sym 34044 soc.cpu.mem_rdata_latched[3]
.sym 34045 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34046 soc.cpu.mem_rdata_q[23]
.sym 34049 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34050 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34053 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 34054 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 34056 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34057 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34060 iomem_wdata[1]
.sym 34061 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 34062 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34065 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 34066 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34068 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34069 soc.cpu.mem_rdata_latched[6]
.sym 34070 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34071 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 34074 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34075 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34076 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34077 soc.cpu.mem_rdata_latched[3]
.sym 34080 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34081 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 34082 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34083 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34086 soc.cpu.mem_rdata_latched[4]
.sym 34087 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34089 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34093 soc.cpu.mem_xfer
.sym 34094 soc.cpu.mem_rdata_q[20]
.sym 34095 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34098 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 34099 soc.cpu.mem_rdata_q[23]
.sym 34100 soc.cpu.mem_xfer
.sym 34106 iomem_wdata[1]
.sym 34110 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 34111 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34112 soc.cpu.mem_rdata_latched[6]
.sym 34113 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34114 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 34115 CLK$SB_IO_IN_$glb_clk
.sym 34116 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 34118 soc.cpu.mem_16bit_buffer[9]
.sym 34119 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 34120 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34121 soc.cpu.mem_16bit_buffer[0]
.sym 34122 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34123 soc.cpu.mem_rdata_latched[1]
.sym 34124 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 34127 soc.cpu.mem_rdata_latched[0]
.sym 34129 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34130 soc.cpu.mem_rdata_latched[6]
.sym 34131 gpio_led_pmod[2]
.sym 34132 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 34133 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34134 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34135 soc.cpu.mem_rdata_q[15]
.sym 34136 soc.cpu.mem_rdata_q[21]
.sym 34137 soc.mem_rdata[31]
.sym 34138 soc.cpu.mem_la_secondword
.sym 34139 gpio_led_pmod[5]
.sym 34140 gpio_led_pmod[4]
.sym 34141 soc.cpu.mem_16bit_buffer[14]
.sym 34142 soc.cpu.mem_16bit_buffer[13]
.sym 34143 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34144 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34146 soc.cpu.mem_rdata_latched[1]
.sym 34147 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 34148 soc.cpu.mem_rdata_q[31]
.sym 34149 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34150 soc.cpu.decoded_imm_j[9]
.sym 34152 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34158 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34159 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34160 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34162 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 34165 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34166 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34167 soc.cpu.mem_16bit_buffer[8]
.sym 34169 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34171 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34172 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34174 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34176 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 34178 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34179 soc.cpu.mem_16bit_buffer[0]
.sym 34180 soc.cpu.mem_rdata_latched[1]
.sym 34181 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 34182 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34183 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 34184 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34185 soc.cpu.mem_rdata_latched[0]
.sym 34186 iomem_wdata[1]
.sym 34191 soc.cpu.mem_16bit_buffer[8]
.sym 34192 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34193 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34194 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 34197 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34198 soc.cpu.mem_rdata_latched[1]
.sym 34199 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34200 soc.cpu.mem_rdata_latched[0]
.sym 34203 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34205 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34206 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34209 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34210 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 34211 soc.cpu.mem_16bit_buffer[0]
.sym 34212 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 34215 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34216 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34217 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34218 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34221 iomem_wdata[1]
.sym 34227 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 34229 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34235 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34236 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34237 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34238 CLK$SB_IO_IN_$glb_clk
.sym 34239 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34240 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34241 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 34242 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 34243 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34244 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34245 soc.cpu.mem_16bit_buffer[15]
.sym 34246 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 34247 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 34250 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34251 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 34252 soc.cpu.mem_xfer
.sym 34253 soc.cpu.mem_16bit_buffer[8]
.sym 34254 soc.cpu.mem_rdata_q[16]
.sym 34255 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34256 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34257 soc.simpleuart_reg_div_do[0]
.sym 34258 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34259 soc.mem_rdata[25]
.sym 34261 $PACKER_VCC_NET
.sym 34262 soc.mem_rdata[31]
.sym 34263 soc.mem_rdata[16]
.sym 34264 resetn
.sym 34265 iomem_addr[12]
.sym 34266 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34269 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34270 iomem_wdata[13]
.sym 34271 gpio_led_pmod[1]
.sym 34272 soc.cpu.mem_rdata_latched[1]
.sym 34273 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34281 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34282 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34283 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 34284 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34286 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34287 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34288 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34291 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34292 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 34293 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.sym 34294 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 34295 soc.cpu.mem_rdata_latched[1]
.sym 34296 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34297 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34299 soc.cpu.mem_rdata_latched[0]
.sym 34300 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34301 soc.cpu.mem_16bit_buffer[14]
.sym 34302 soc.cpu.mem_16bit_buffer[13]
.sym 34304 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34305 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34306 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34308 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34309 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34310 soc.cpu.mem_16bit_buffer[15]
.sym 34311 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34312 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34314 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 34315 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34316 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34317 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34322 soc.cpu.mem_rdata_latched[1]
.sym 34323 soc.cpu.mem_rdata_latched[0]
.sym 34326 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34327 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34328 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34329 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34332 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34333 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 34334 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34335 soc.cpu.mem_16bit_buffer[15]
.sym 34338 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34339 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34340 soc.cpu.mem_rdata_latched[0]
.sym 34341 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34344 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34345 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34346 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34347 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34350 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 34351 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34352 soc.cpu.mem_16bit_buffer[14]
.sym 34353 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34356 soc.cpu.mem_16bit_buffer[13]
.sym 34357 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34358 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.sym 34359 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34363 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 34364 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34365 soc.cpu.decoded_imm_j[10]
.sym 34366 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 34367 soc.cpu.decoded_imm_j[9]
.sym 34368 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 34369 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34370 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34373 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34374 soc.cpu.decoded_imm_j[24]
.sym 34377 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 34379 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34380 iomem_addr[7]
.sym 34382 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 34383 soc.cpu.mem_rdata_q[28]
.sym 34384 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34385 soc.cpu.mem_rdata_q[15]
.sym 34387 soc.cpu.mem_rdata_latched[5]
.sym 34388 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34389 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34390 soc.cpu.mem_la_secondword
.sym 34391 soc.cpu.mem_rdata_q[21]
.sym 34392 soc.cpu.mem_rdata_latched[3]
.sym 34394 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 34395 soc.mem_rdata[31]
.sym 34397 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 34398 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34407 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34410 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34411 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34413 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34417 soc.cpu.mem_rdata_latched[12]
.sym 34418 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 34419 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34420 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34426 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34429 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34430 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34431 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34434 iomem_wdata[7]
.sym 34435 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34438 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34439 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34440 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34444 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34446 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34449 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34451 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34456 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34457 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34458 soc.cpu.mem_rdata_latched[12]
.sym 34461 soc.cpu.mem_rdata_latched[12]
.sym 34462 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 34463 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34464 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34467 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34468 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34470 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34473 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34475 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34481 iomem_wdata[7]
.sym 34483 gpio_led_pmod_SB_DFFESR_Q_E
.sym 34484 CLK$SB_IO_IN_$glb_clk
.sym 34485 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34486 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34487 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34488 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34489 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 34490 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 34491 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34492 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 34493 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34496 soc.cpu.decoded_imm_j[11]
.sym 34497 soc.cpu.reg_next_pc[15]
.sym 34498 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34499 soc.cpu.mem_rdata_latched[4]
.sym 34500 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34501 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 34502 soc.cpu.mem_rdata_q[28]
.sym 34503 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 34504 gpio_led_g[4]
.sym 34505 soc.cpu.mem_rdata_latched[6]
.sym 34506 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34507 soc.cpu.mem_16bit_buffer[10]
.sym 34509 soc.cpu.mem_rdata_q[13]
.sym 34510 soc.cpu.decoded_imm_j[10]
.sym 34511 soc.cpu.decoded_imm_j[7]
.sym 34512 soc.cpu.mem_rdata_latched[12]
.sym 34513 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34514 soc.cpu.decoded_imm_j[9]
.sym 34515 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34516 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34517 soc.cpu.mem_rdata_latched[0]
.sym 34518 soc.cpu.mem_rdata_latched[3]
.sym 34519 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 34520 soc.cpu.mem_rdata_q[22]
.sym 34521 soc.cpu.mem_rdata_latched[0]
.sym 34527 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34530 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34531 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34532 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34533 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34534 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34535 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 34536 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34539 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 34540 soc.cpu.mem_16bit_buffer[12]
.sym 34541 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34543 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34548 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34554 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34555 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 34556 soc.cpu.mem_rdata_latched[12]
.sym 34560 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34561 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34562 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34563 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34566 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34567 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34568 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34569 soc.cpu.mem_rdata_latched[12]
.sym 34573 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34574 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 34578 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34579 soc.cpu.mem_rdata_latched[12]
.sym 34580 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34584 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34585 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34586 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34587 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34590 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 34591 soc.cpu.mem_16bit_buffer[12]
.sym 34592 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 34593 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 34596 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34597 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 34598 soc.cpu.mem_rdata_latched[12]
.sym 34599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34603 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34604 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34605 soc.cpu.mem_rdata_latched[12]
.sym 34609 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 34610 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 34611 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 34612 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 34613 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 34614 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 34615 iomem_wstrb[2]
.sym 34616 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 34619 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 34621 soc.cpu.instr_waitirq
.sym 34622 soc.simpleuart_reg_div_do[17]
.sym 34627 iomem_wdata[21]
.sym 34630 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 34631 soc.cpu.instr_retirq
.sym 34634 soc.cpu.mem_rdata_q[31]
.sym 34635 soc.cpu.is_alu_reg_imm
.sym 34636 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34637 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34639 soc.cpu.mem_rdata_latched[1]
.sym 34640 soc.cpu.mem_rdata_latched[12]
.sym 34641 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34642 soc.cpu.decoded_imm_j[9]
.sym 34643 soc.cpu.decoded_imm_j[16]
.sym 34644 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34650 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34651 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34652 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34653 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34654 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34657 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34659 soc.cpu.mem_rdata_latched[5]
.sym 34661 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34664 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34665 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34669 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 34670 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 34673 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 34674 soc.cpu.mem_rdata_latched[1]
.sym 34675 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 34676 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34677 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34679 soc.cpu.mem_rdata_latched[6]
.sym 34681 soc.cpu.mem_rdata_latched[0]
.sym 34683 soc.cpu.mem_rdata_latched[6]
.sym 34685 soc.cpu.mem_rdata_latched[5]
.sym 34691 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 34692 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 34695 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 34696 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34697 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34698 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34702 soc.cpu.mem_rdata_latched[0]
.sym 34703 soc.cpu.mem_rdata_latched[1]
.sym 34707 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34710 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34713 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 34714 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34715 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34716 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34720 soc.cpu.mem_rdata_latched[1]
.sym 34721 soc.cpu.mem_rdata_latched[0]
.sym 34725 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34727 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34728 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 34729 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34730 CLK$SB_IO_IN_$glb_clk
.sym 34732 soc.cpu.decoded_imm_j[7]
.sym 34733 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 34734 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34735 soc.cpu.decoded_imm_j[1]
.sym 34736 soc.cpu.decoded_imm_j[5]
.sym 34737 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 34738 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34739 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34743 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 34744 soc.cpu.mem_rdata_q[26]
.sym 34747 soc.cpu.mem_la_secondword
.sym 34748 soc.simpleuart_reg_div_do[31]
.sym 34751 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34753 soc.simpleuart_reg_div_do[16]
.sym 34756 soc.cpu.instr_auipc
.sym 34757 soc.cpu.mem_rdata_latched[12]
.sym 34759 gpio_led_pmod[1]
.sym 34760 soc.cpu.mem_rdata_latched[1]
.sym 34761 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34762 soc.cpu.trap_SB_LUT4_I3_O
.sym 34763 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34764 resetn
.sym 34765 soc.cpu.decoded_imm_j[7]
.sym 34766 iomem_wdata[13]
.sym 34767 soc.cpu.instr_jal
.sym 34773 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34774 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34776 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34777 soc.cpu.mem_rdata_latched[4]
.sym 34779 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34781 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 34782 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 34783 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34784 soc.cpu.mem_rdata_latched[12]
.sym 34787 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34789 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34790 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34791 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34792 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34795 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34799 soc.cpu.mem_rdata_latched[1]
.sym 34800 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34801 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34802 soc.cpu.mem_rdata_latched[0]
.sym 34803 soc.cpu.mem_xfer
.sym 34804 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 34806 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34807 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 34808 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 34813 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 34814 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 34819 soc.cpu.mem_rdata_latched[1]
.sym 34820 soc.cpu.mem_rdata_latched[0]
.sym 34821 soc.cpu.mem_xfer
.sym 34824 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34825 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34826 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34827 soc.cpu.mem_rdata_latched[12]
.sym 34830 soc.cpu.mem_rdata_latched[4]
.sym 34831 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34832 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34837 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34838 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 34839 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34844 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34845 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34849 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34850 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34851 soc.cpu.mem_rdata_latched[4]
.sym 34852 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34853 CLK$SB_IO_IN_$glb_clk
.sym 34855 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34856 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34857 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 34858 soc.cpu.cpuregs_raddr2[1]
.sym 34859 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34860 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 34861 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 34862 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34869 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34871 iomem_wstrb[3]
.sym 34872 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34873 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 34874 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34876 gpio_led_b[7]
.sym 34877 soc.cpu.instr_auipc
.sym 34879 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34881 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34882 soc.cpu.mem_la_secondword
.sym 34883 soc.cpu.decoded_imm_j[5]
.sym 34884 soc.cpu.mem_rdata_latched[3]
.sym 34886 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34887 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 34888 soc.cpu.mem_rdata_q[21]
.sym 34889 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34890 soc.cpu.prefetched_high_word_SB_LUT4_I2_O
.sym 34896 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34897 soc.cpu.mem_rdata_latched[2]
.sym 34898 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34900 soc.cpu.mem_rdata_latched[3]
.sym 34901 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 34906 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34907 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34909 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34910 soc.cpu.mem_rdata_latched[12]
.sym 34913 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34917 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34921 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 34922 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 34923 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34924 resetn
.sym 34925 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34926 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34929 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34931 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34935 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 34936 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34941 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34943 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34944 soc.cpu.mem_rdata_latched[12]
.sym 34947 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 34948 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 34949 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 34950 soc.cpu.mem_rdata_latched[3]
.sym 34953 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 34954 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34955 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34956 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34959 soc.cpu.mem_rdata_latched[2]
.sym 34960 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34967 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 34968 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 34971 resetn
.sym 34973 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 34975 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34976 CLK$SB_IO_IN_$glb_clk
.sym 34978 soc.cpu.decoded_imm_j[21]
.sym 34979 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34980 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 34981 soc.cpu.decoded_imm_j[4]
.sym 34982 soc.cpu.decoded_imm_j[3]
.sym 34983 soc.cpu.decoded_imm_j[25]
.sym 34984 soc.cpu.decoded_imm_j[12]
.sym 34985 soc.cpu.decoded_imm_j[27]
.sym 34988 LED_B_SB_CARRY_CO_I1
.sym 34989 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 34990 soc.cpu.mem_rdata_latched[2]
.sym 34991 gpio_led_r[7]
.sym 34992 soc.mem_valid
.sym 34993 soc.cpu.cpuregs_raddr2[1]
.sym 34994 $PACKER_GND_NET
.sym 34995 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 34996 soc.cpu.decoded_imm_j[15]
.sym 34997 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34998 soc.cpu.instr_jal
.sym 34999 soc.cpu.mem_rdata_latched[4]
.sym 35000 soc.cpu.mem_rdata_latched[6]
.sym 35003 soc.cpu.decoded_imm_j[15]
.sym 35004 soc.cpu.mem_do_rinst
.sym 35005 soc.cpu.decoded_imm_j[25]
.sym 35006 soc.cpu.decoded_imm_j[9]
.sym 35007 soc.cpu.decoded_imm_j[12]
.sym 35008 soc.cpu.mem_rdata_q[22]
.sym 35010 soc.cpu.decoded_imm_j[10]
.sym 35011 soc.cpu.decoded_imm_j[7]
.sym 35012 soc.cpu.decoded_imm_j[14]
.sym 35013 soc.cpu.instr_lui
.sym 35019 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35020 soc.cpu.cpuregs_raddr2[0]
.sym 35021 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35024 soc.cpu.mem_rdata_latched[5]
.sym 35027 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 35028 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 35029 soc.cpu.mem_rdata_latched[6]
.sym 35030 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35031 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 35032 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 35034 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35035 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35038 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3
.sym 35039 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 35040 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35045 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 35046 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35047 soc.cpu.mem_rdata_latched[12]
.sym 35052 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35059 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 35060 soc.cpu.mem_rdata_latched[12]
.sym 35061 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 35065 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 35066 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 35067 soc.cpu.mem_rdata_latched[12]
.sym 35070 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35071 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 35076 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 35077 soc.cpu.cpuregs_raddr2[0]
.sym 35078 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35079 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 35082 soc.cpu.mem_rdata_latched[5]
.sym 35083 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35084 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 35085 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35088 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35094 soc.cpu.mem_rdata_latched[6]
.sym 35095 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35096 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3
.sym 35097 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35098 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35099 CLK$SB_IO_IN_$glb_clk
.sym 35102 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35103 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 35104 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35105 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35106 soc.cpu.cpuregs.wen_SB_DFFSR_D_R
.sym 35108 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35110 iomem_addr[16]
.sym 35111 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35112 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 35116 soc.cpu.mem_la_secondword
.sym 35118 soc.cpu.decoded_imm_j[27]
.sym 35121 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35122 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 35126 soc.cpu.decoded_imm_j[13]
.sym 35127 soc.cpu.decoded_imm_j[4]
.sym 35128 soc.cpu.decoded_imm_j[16]
.sym 35129 soc.cpu.mem_rdata_q[31]
.sym 35131 soc.cpu.cpuregs_raddr2[2]
.sym 35132 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35133 soc.cpu.mem_rdata_latched[12]
.sym 35134 soc.cpu.mem_rdata_q[31]
.sym 35135 soc.cpu.decoded_imm_j[9]
.sym 35136 soc.cpu.cpuregs.wen
.sym 35142 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35143 soc.cpu.cpuregs_raddr2[2]
.sym 35146 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35147 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35149 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 35151 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 35152 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35154 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 35155 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 35156 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35158 soc.cpu.cpuregs_waddr[4]
.sym 35159 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 35160 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35161 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35164 soc.cpu.cpu_state[4]
.sym 35165 soc.cpu.cpuregs_waddr[0]
.sym 35166 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 35167 soc.cpu.cpuregs_raddr2[4]
.sym 35168 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 35169 soc.cpu.cpuregs_raddr2[3]
.sym 35171 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35175 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 35176 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 35182 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35187 soc.cpu.cpuregs_raddr2[4]
.sym 35188 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 35189 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35190 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35193 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 35194 soc.cpu.cpuregs_raddr2[3]
.sym 35195 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35196 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 35199 soc.cpu.cpuregs_raddr2[3]
.sym 35200 soc.cpu.cpuregs_raddr2[2]
.sym 35201 soc.cpu.cpuregs_raddr2[4]
.sym 35205 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35206 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35207 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 35208 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35211 soc.cpu.cpu_state[4]
.sym 35212 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 35214 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 35217 soc.cpu.cpuregs_waddr[0]
.sym 35218 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35219 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35220 soc.cpu.cpuregs_waddr[4]
.sym 35222 CLK$SB_IO_IN_$glb_clk
.sym 35224 soc.cpu.decoded_imm[2]
.sym 35225 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 35226 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 35227 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 35228 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 35229 soc.cpu.decoded_imm[4]
.sym 35231 soc.cpu.decoded_imm[3]
.sym 35234 soc.cpu.instr_maskirq
.sym 35235 soc.cpu.decoded_imm[0]
.sym 35238 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35241 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 35242 gpio_led_r[6]
.sym 35243 gpio_led_g[0]
.sym 35245 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35246 soc.simpleuart_reg_div_do[26]
.sym 35248 soc.cpu.decoded_imm_j[31]
.sym 35250 soc.cpu.mem_rdata_q[11]
.sym 35251 gpio_led_pmod[1]
.sym 35252 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35253 soc.cpu.instr_auipc
.sym 35254 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35255 soc.cpu.decoded_imm[3]
.sym 35256 soc.cpu.mem_rdata_q[28]
.sym 35257 soc.cpu.decoded_imm_j[7]
.sym 35258 soc.cpu.mem_rdata_q[26]
.sym 35259 soc.cpu.instr_jal
.sym 35265 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35266 soc.cpu.cpuregs_raddr2[0]
.sym 35269 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 35271 soc.cpu.cpuregs_raddr2[1]
.sym 35274 soc.cpu.cpuregs_raddr2[0]
.sym 35275 soc.cpu.instr_auipc
.sym 35277 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 35279 soc.cpu.mem_rdata_q[15]
.sym 35280 gpio_led_b[7]
.sym 35283 soc.cpu.instr_lui
.sym 35285 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 35287 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35289 soc.cpu.is_slli_srli_srai
.sym 35291 soc.cpu.cpuregs_raddr2[2]
.sym 35292 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35293 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 35298 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 35299 soc.cpu.cpuregs_raddr2[2]
.sym 35301 soc.cpu.is_slli_srli_srai
.sym 35307 gpio_led_b[7]
.sym 35312 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35317 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35322 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35323 soc.cpu.mem_rdata_q[15]
.sym 35324 soc.cpu.instr_lui
.sym 35325 soc.cpu.instr_auipc
.sym 35328 soc.cpu.cpuregs_raddr2[0]
.sym 35329 soc.cpu.cpuregs_raddr2[1]
.sym 35331 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 35334 soc.cpu.cpuregs_raddr2[0]
.sym 35335 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 35337 soc.cpu.is_slli_srli_srai
.sym 35340 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 35342 soc.cpu.is_slli_srli_srai
.sym 35343 soc.cpu.cpuregs_raddr2[1]
.sym 35344 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35345 CLK$SB_IO_IN_$glb_clk
.sym 35347 soc.cpu.decoded_imm[9]
.sym 35348 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 35349 soc.cpu.decoded_imm[29]
.sym 35350 soc.cpu.decoded_imm[1]
.sym 35351 soc.cpu.decoded_imm[10]
.sym 35352 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I0
.sym 35353 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35354 soc.cpu.decoded_imm[30]
.sym 35357 soc.cpu.instr_jal
.sym 35358 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 35359 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 35360 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35361 soc.cpu.mem_rdata_q[24]
.sym 35362 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35366 soc.cpu.decoded_imm[2]
.sym 35370 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35371 soc.cpu.decoded_imm[15]
.sym 35372 soc.cpu.decoded_imm_j[26]
.sym 35373 soc.cpu.decoded_imm[27]
.sym 35374 soc.cpu.decoded_imm_j[30]
.sym 35375 soc.cpu.decoded_imm_j[5]
.sym 35376 soc.cpu.mem_rdata_q[21]
.sym 35377 soc.cpu.decoded_imm[28]
.sym 35378 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35379 soc.cpu.decoded_imm[24]
.sym 35380 soc.cpu.mem_rdata_q[21]
.sym 35381 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35382 soc.cpu.cpu_state[6]
.sym 35388 soc.cpu.is_sb_sh_sw
.sym 35390 soc.cpu.mem_rdata_q[23]
.sym 35392 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 35393 soc.cpu.instr_auipc
.sym 35395 soc.cpu.mem_rdata_q[22]
.sym 35396 soc.cpu.instr_jal
.sym 35398 soc.cpu.decoded_imm_j[15]
.sym 35400 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35401 soc.cpu.mem_rdata_q[31]
.sym 35402 soc.cpu.decoded_imm_j[28]
.sym 35403 soc.cpu.instr_lui
.sym 35404 soc.cpu.mem_rdata_q[7]
.sym 35405 soc.cpu.decoded_imm_j[11]
.sym 35406 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35407 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35408 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35409 soc.cpu.mem_rdata_q[24]
.sym 35410 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35414 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 35415 soc.cpu.instr_jal
.sym 35416 soc.cpu.mem_rdata_q[28]
.sym 35417 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35418 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 35419 soc.cpu.decoded_imm_j[24]
.sym 35421 soc.cpu.decoded_imm_j[24]
.sym 35422 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 35423 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35424 soc.cpu.instr_jal
.sym 35428 soc.cpu.mem_rdata_q[23]
.sym 35429 soc.cpu.mem_rdata_q[22]
.sym 35433 soc.cpu.instr_lui
.sym 35434 soc.cpu.instr_auipc
.sym 35435 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35436 soc.cpu.mem_rdata_q[24]
.sym 35439 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 35440 soc.cpu.is_sb_sh_sw
.sym 35441 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35442 soc.cpu.mem_rdata_q[31]
.sym 35445 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 35446 soc.cpu.decoded_imm_j[15]
.sym 35447 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35448 soc.cpu.instr_jal
.sym 35451 soc.cpu.mem_rdata_q[28]
.sym 35452 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 35453 soc.cpu.instr_auipc
.sym 35454 soc.cpu.instr_lui
.sym 35457 soc.cpu.instr_jal
.sym 35458 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35459 soc.cpu.mem_rdata_q[7]
.sym 35460 soc.cpu.decoded_imm_j[11]
.sym 35463 soc.cpu.decoded_imm_j[28]
.sym 35464 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35465 soc.cpu.instr_jal
.sym 35466 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35467 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35468 CLK$SB_IO_IN_$glb_clk
.sym 35469 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 35470 soc.cpu.decoded_imm[5]
.sym 35471 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 35472 soc.cpu.decoded_imm[7]
.sym 35473 soc.cpu.decoded_imm[31]
.sym 35474 soc.cpu.decoded_imm[25]
.sym 35475 soc.cpu.decoded_imm[6]
.sym 35476 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 35477 soc.cpu.decoded_imm[27]
.sym 35479 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35480 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35481 soc.cpu.cpuregs_rs1[8]
.sym 35482 soc.cpu.decoded_imm[22]
.sym 35484 soc.cpu.mem_wordsize[2]
.sym 35485 soc.cpu.mem_rdata_q[8]
.sym 35486 soc.cpu.decoded_imm[18]
.sym 35487 soc.cpu.decoded_imm[30]
.sym 35488 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35489 soc.cpu.decoded_imm[9]
.sym 35490 soc.cpu.mem_rdata_q[28]
.sym 35491 soc.cpu.pcpi_rs1[15]
.sym 35492 soc.cpu.is_sb_sh_sw
.sym 35493 soc.cpu.decoded_imm[29]
.sym 35494 soc.cpu.instr_lui
.sym 35495 soc.cpu.mem_do_rinst
.sym 35496 soc.cpu.decoded_imm_j[15]
.sym 35497 soc.cpu.decoded_imm_j[0]
.sym 35498 soc.cpu.decoded_imm_j[9]
.sym 35499 soc.cpu.decoded_imm[0]
.sym 35500 soc.cpu.decoded_imm_j[12]
.sym 35501 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 35502 soc.cpu.decoded_imm_j[10]
.sym 35503 soc.cpu.decoded_imm_j[7]
.sym 35504 soc.cpu.decoded_imm_j[14]
.sym 35505 soc.cpu.decoded_imm_j[25]
.sym 35513 soc.cpu.instr_lui
.sym 35514 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35515 soc.cpu.mem_rdata_q[26]
.sym 35516 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 35517 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35518 soc.cpu.mem_rdata_q[27]
.sym 35519 soc.cpu.instr_auipc
.sym 35521 soc.cpu.mem_rdata_q[25]
.sym 35523 soc.cpu.mem_rdata_q[26]
.sym 35524 soc.cpu.mem_rdata_q[25]
.sym 35526 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35527 soc.cpu.mem_rdata_q[24]
.sym 35531 soc.cpu.mem_rdata_q[31]
.sym 35534 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35538 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35539 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35540 soc.cpu.is_sb_sh_sw
.sym 35541 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35544 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35547 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35551 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35552 soc.cpu.mem_rdata_q[27]
.sym 35553 soc.cpu.mem_rdata_q[26]
.sym 35556 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35559 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35562 soc.cpu.mem_rdata_q[27]
.sym 35563 soc.cpu.mem_rdata_q[25]
.sym 35564 soc.cpu.mem_rdata_q[26]
.sym 35565 soc.cpu.mem_rdata_q[24]
.sym 35568 soc.cpu.instr_lui
.sym 35569 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 35570 soc.cpu.mem_rdata_q[31]
.sym 35571 soc.cpu.instr_auipc
.sym 35574 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35576 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35577 soc.cpu.is_sb_sh_sw
.sym 35580 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35582 soc.cpu.mem_rdata_q[26]
.sym 35583 soc.cpu.mem_rdata_q[27]
.sym 35586 soc.cpu.mem_rdata_q[27]
.sym 35587 soc.cpu.mem_rdata_q[26]
.sym 35588 soc.cpu.mem_rdata_q[25]
.sym 35589 soc.cpu.mem_rdata_q[24]
.sym 35590 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35591 CLK$SB_IO_IN_$glb_clk
.sym 35594 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 35595 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 35596 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 35597 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 35598 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 35599 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 35600 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 35602 soc.cpu.decoded_imm[6]
.sym 35603 soc.cpu.decoded_imm[6]
.sym 35604 soc.cpu.pcpi_rs2[9]
.sym 35605 soc.cpu.reg_next_pc[9]
.sym 35606 soc.cpu.reg_next_pc[23]
.sym 35607 soc.cpu.pcpi_rs1[7]
.sym 35609 soc.cpu.instr_maskirq
.sym 35610 soc.cpu.reg_next_pc[2]
.sym 35611 soc.cpu.pcpi_rs1[6]
.sym 35612 soc.cpu.decoded_imm[5]
.sym 35614 soc.cpu.reg_out[16]
.sym 35615 soc.cpu.reg_next_pc[5]
.sym 35617 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35618 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35619 soc.cpu.decoded_imm_j[13]
.sym 35620 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35621 soc.cpu.decoded_imm_j[16]
.sym 35622 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 35623 soc.cpu.decoded_imm[8]
.sym 35624 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35625 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 35626 soc.cpu.instr_timer
.sym 35627 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 35628 soc.cpu.cpuregs.wen
.sym 35634 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35635 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35636 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35637 soc.cpu.reg_out[15]
.sym 35638 soc.cpu.latched_stalu
.sym 35640 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 35642 soc.cpu.mem_rdata_q[20]
.sym 35643 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35644 soc.cpu.decoded_imm_j[0]
.sym 35645 soc.cpu.instr_jal
.sym 35646 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35647 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 35649 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 35650 soc.cpu.is_sb_sh_sw
.sym 35651 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35652 soc.cpu.alu_out_q[15]
.sym 35655 soc.cpu.mem_rdata_q[7]
.sym 35656 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 35657 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35659 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 35660 soc.cpu.alu_out_q[15]
.sym 35661 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 35662 soc.cpu.reg_next_pc[15]
.sym 35663 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35665 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 35667 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 35668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35670 soc.cpu.mem_rdata_q[20]
.sym 35673 soc.cpu.decoded_imm_j[0]
.sym 35674 soc.cpu.instr_jal
.sym 35675 soc.cpu.mem_rdata_q[7]
.sym 35676 soc.cpu.is_sb_sh_sw
.sym 35679 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 35680 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35681 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 35682 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35685 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35686 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 35687 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35688 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 35691 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 35693 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 35694 soc.cpu.reg_next_pc[15]
.sym 35697 soc.cpu.alu_out_q[15]
.sym 35698 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35699 soc.cpu.reg_out[15]
.sym 35700 soc.cpu.latched_stalu
.sym 35703 soc.cpu.alu_out_q[15]
.sym 35704 soc.cpu.reg_out[15]
.sym 35705 soc.cpu.latched_stalu
.sym 35706 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35709 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35710 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35711 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35712 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 35713 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35714 CLK$SB_IO_IN_$glb_clk
.sym 35716 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 35717 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 35718 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 35719 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 35720 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 35721 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 35722 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 35723 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 35724 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 35726 soc.cpu.instr_rdcycleh
.sym 35727 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 35728 soc.cpu.decoded_imm[0]
.sym 35729 soc.cpu.alu_out_q[10]
.sym 35730 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 35731 soc.cpu.pcpi_rs1[9]
.sym 35732 soc.cpu.alu_out_q[16]
.sym 35733 soc.cpu.alu_out_q[28]
.sym 35735 soc.cpu.cpuregs_wrdata[5]
.sym 35736 soc.cpu.cpuregs_rs1[5]
.sym 35737 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 35740 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 35741 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 35742 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 35743 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35744 gpio_led_pmod[1]
.sym 35745 soc.cpu.decoded_imm_j[31]
.sym 35746 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 35747 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 35748 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 35749 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35750 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 35751 soc.cpu.instr_jal
.sym 35757 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35758 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35759 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35760 soc.cpu.reg_out[11]
.sym 35761 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35766 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35767 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 35768 soc.cpu.reg_next_pc[11]
.sym 35769 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 35770 soc.cpu.mem_rdata_q[20]
.sym 35773 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 35775 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35777 soc.cpu.alu_out_q[11]
.sym 35778 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35783 soc.cpu.mem_rdata_q[21]
.sym 35784 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35785 soc.cpu.latched_stalu
.sym 35787 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 35791 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 35792 soc.cpu.reg_next_pc[11]
.sym 35793 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 35796 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35797 soc.cpu.mem_rdata_q[20]
.sym 35798 soc.cpu.mem_rdata_q[21]
.sym 35799 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35802 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35803 soc.cpu.reg_out[11]
.sym 35804 soc.cpu.alu_out_q[11]
.sym 35805 soc.cpu.latched_stalu
.sym 35808 soc.cpu.mem_rdata_q[21]
.sym 35809 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35810 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35814 soc.cpu.mem_rdata_q[20]
.sym 35815 soc.cpu.mem_rdata_q[21]
.sym 35816 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35817 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35820 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35821 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 35822 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 35823 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 35827 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35828 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 35829 soc.cpu.mem_rdata_q[21]
.sym 35832 soc.cpu.reg_out[11]
.sym 35833 soc.cpu.alu_out_q[11]
.sym 35834 soc.cpu.latched_stalu
.sym 35835 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35836 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35837 CLK$SB_IO_IN_$glb_clk
.sym 35839 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 35840 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 35841 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 35842 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 35843 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 35844 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 35845 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 35846 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 35847 soc.cpu.instr_rdinstrh
.sym 35852 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 35853 soc.cpu.reg_out[12]
.sym 35854 soc.cpu.reg_out[11]
.sym 35855 soc.cpu.instr_rdinstr
.sym 35856 soc.cpu.decoded_imm[11]
.sym 35857 soc.cpu.decoded_imm[17]
.sym 35858 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 35861 soc.cpu.instr_rdinstrh
.sym 35863 soc.cpu.decoded_imm[15]
.sym 35865 soc.cpu.decoded_imm[27]
.sym 35866 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 35867 soc.cpu.latched_stalu
.sym 35868 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 35869 soc.cpu.mem_rdata_q[21]
.sym 35870 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35871 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 35872 soc.cpu.decoded_imm_j[26]
.sym 35873 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 35874 soc.cpu.decoded_imm_j[30]
.sym 35880 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35881 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 35882 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35883 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 35884 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 35885 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 35886 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 35887 soc.cpu.reg_next_pc[19]
.sym 35888 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 35889 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35892 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35893 soc.cpu.latched_stalu
.sym 35894 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 35895 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 35896 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 35901 soc.cpu.reg_out[19]
.sym 35902 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35903 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35907 soc.cpu.alu_out_q[19]
.sym 35908 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35909 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 35910 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35911 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 35914 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 35915 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 35916 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 35919 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 35921 soc.cpu.reg_next_pc[19]
.sym 35922 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 35925 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 35926 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 35927 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 35931 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 35932 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 35933 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 35937 soc.cpu.latched_stalu
.sym 35938 soc.cpu.reg_out[19]
.sym 35939 soc.cpu.alu_out_q[19]
.sym 35940 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35943 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35944 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 35945 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35946 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35949 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35950 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35951 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 35952 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35955 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35956 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35957 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 35958 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35959 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 35960 CLK$SB_IO_IN_$glb_clk
.sym 35961 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35962 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 35963 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 35964 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 35965 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 35966 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 35967 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 35968 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 35969 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 35971 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 35973 soc.cpu.latched_store
.sym 35974 soc.cpu.reg_next_pc[15]
.sym 35976 soc.cpu.mem_wordsize[2]
.sym 35977 soc.cpu.reg_next_pc[16]
.sym 35978 soc.cpu.pcpi_rs1[22]
.sym 35979 soc.cpu.alu_out_q[19]
.sym 35980 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 35981 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 35982 soc.cpu.cpuregs_rs1[10]
.sym 35983 soc.cpu.irq_state[0]
.sym 35984 soc.cpu.pcpi_rs1[17]
.sym 35985 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 35986 soc.cpu.instr_lui
.sym 35987 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 35988 soc.cpu.reg_next_pc[2]
.sym 35989 soc.cpu.reg_next_pc[22]
.sym 35990 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 35991 soc.cpu.mem_do_rinst
.sym 35992 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35993 soc.cpu.decoded_imm_j[25]
.sym 35994 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35995 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 35996 soc.cpu.decoded_imm_j[14]
.sym 35997 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36003 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 36004 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 36005 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36006 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 36007 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36008 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 36009 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36010 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36011 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36012 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 36014 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 36015 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36017 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36018 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 36020 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36021 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 36022 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 36024 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36028 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 36029 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 36030 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36036 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36037 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 36038 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36039 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36042 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 36043 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36044 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36045 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36048 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36049 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 36050 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36051 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36054 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 36055 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36056 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36057 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36060 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 36061 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36062 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 36067 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 36068 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36069 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 36072 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36073 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 36074 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 36078 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36079 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 36080 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 36082 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 36083 CLK$SB_IO_IN_$glb_clk
.sym 36084 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36085 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 36086 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 36087 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36088 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 36089 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 36090 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 36091 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 36092 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 36093 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 36094 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 36097 soc.cpu.alu_out_q[13]
.sym 36098 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 36099 soc.cpu.irq_state[0]
.sym 36100 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 36101 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 36102 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 36103 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36104 soc.cpu.alu_out_q[20]
.sym 36105 soc.cpu.decoded_imm_j[27]
.sym 36106 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 36107 soc.cpu.reg_next_pc[23]
.sym 36108 soc.cpu.irq_state[1]
.sym 36109 soc.cpu.reg_next_pc[12]
.sym 36110 soc.cpu.mem_rdata_q[14]
.sym 36111 soc.cpu.decoded_imm[8]
.sym 36112 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36113 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 36114 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 36115 soc.cpu.cpuregs.wen
.sym 36116 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 36117 soc.cpu.cpuregs_rs1[12]
.sym 36118 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 36119 soc.cpu.decoded_imm_j[13]
.sym 36127 soc.cpu.reg_out[12]
.sym 36131 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 36132 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36134 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 36135 soc.cpu.reg_next_pc[12]
.sym 36136 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36137 soc.cpu.latched_stalu
.sym 36138 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 36139 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 36142 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 36143 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 36145 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 36147 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 36148 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36150 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 36151 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 36152 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36153 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 36155 soc.cpu.alu_out_q[12]
.sym 36156 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36157 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 36159 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 36160 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 36161 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36162 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36165 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 36167 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 36168 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36171 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 36173 soc.cpu.reg_next_pc[12]
.sym 36174 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 36178 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 36179 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 36180 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36183 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 36184 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36185 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36186 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36189 soc.cpu.reg_out[12]
.sym 36190 soc.cpu.latched_stalu
.sym 36191 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36192 soc.cpu.alu_out_q[12]
.sym 36197 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 36201 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 36203 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 36204 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36205 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 36206 CLK$SB_IO_IN_$glb_clk
.sym 36207 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36208 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 36209 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 36210 soc.cpu.cpuregs_rs1[14]
.sym 36211 soc.cpu.cpuregs_rs1[24]
.sym 36212 soc.cpu.cpuregs_rs1[15]
.sym 36213 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 36214 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 36215 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 36220 soc.cpu.cpuregs_rs1[12]
.sym 36221 soc.cpu.reg_next_pc[7]
.sym 36222 soc.cpu.cpuregs_wrdata[5]
.sym 36223 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 36224 soc.cpu.reg_next_pc[8]
.sym 36226 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 36227 soc.cpu.cpuregs_wrdata[25]
.sym 36228 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36229 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 36230 soc.cpu.pcpi_rs1[6]
.sym 36231 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 36232 gpio_led_pmod[1]
.sym 36233 soc.cpu.cpuregs_rs1[15]
.sym 36234 soc.cpu.pcpi_rs1[1]
.sym 36235 soc.cpu.cpuregs_wrdata[8]
.sym 36236 soc.cpu.alu_out_q[8]
.sym 36237 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36238 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 36239 soc.cpu.pcpi_rs1[28]
.sym 36241 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 36242 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36243 soc.cpu.instr_jal
.sym 36249 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36251 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36253 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36255 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 36259 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 36260 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 36261 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 36264 soc.cpu.decoded_imm[9]
.sym 36265 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 36266 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 36267 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 36269 soc.cpu.decoded_imm[15]
.sym 36271 soc.cpu.decoded_imm[8]
.sym 36272 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36273 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 36275 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 36276 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 36277 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36278 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 36280 soc.cpu.decoded_imm[0]
.sym 36282 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 36283 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36284 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36285 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 36288 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36289 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 36290 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 36291 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36294 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 36295 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 36296 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36297 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36300 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36301 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36302 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 36303 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 36306 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 36307 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36308 soc.cpu.decoded_imm[0]
.sym 36312 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36313 soc.cpu.decoded_imm[15]
.sym 36314 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 36318 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36319 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36320 soc.cpu.decoded_imm[9]
.sym 36324 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36325 soc.cpu.decoded_imm[8]
.sym 36327 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 36328 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36329 CLK$SB_IO_IN_$glb_clk
.sym 36331 soc.cpu.cpuregs_rs1[26]
.sym 36332 soc.cpu.cpuregs_rs1[16]
.sym 36333 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 36334 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 36335 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 36336 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 36337 soc.cpu.cpuregs_rs1[28]
.sym 36338 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 36343 soc.cpu.decoded_imm[20]
.sym 36344 soc.cpu.pcpi_rs1[11]
.sym 36345 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 36346 soc.cpu.mem_wordsize[1]
.sym 36347 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 36350 soc.cpu.pcpi_rs1[11]
.sym 36351 soc.cpu.cpuregs_rs1[19]
.sym 36352 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 36353 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 36355 soc.cpu.decoded_imm[15]
.sym 36357 soc.cpu.mem_rdata_q[21]
.sym 36358 soc.cpu.pcpi_rs2[25]
.sym 36359 soc.cpu.latched_compr
.sym 36360 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 36361 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 36362 soc.cpu.pcpi_rs2[23]
.sym 36363 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36364 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 36365 soc.cpu.decoded_imm[27]
.sym 36366 soc.cpu.pcpi_rs2[21]
.sym 36372 soc.cpu.cpuregs_waddr[1]
.sym 36374 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 36375 soc.cpu.cpuregs_waddr[0]
.sym 36376 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 36378 soc.cpu.cpuregs_waddr[3]
.sym 36379 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 36380 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 36382 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 36383 soc.cpu.cpuregs_waddr[2]
.sym 36384 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 36385 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 36386 soc.cpu.cpuregs_waddr[4]
.sym 36388 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 36389 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36390 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 36391 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 36393 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 36394 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 36395 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 36396 soc.cpu.latched_store
.sym 36397 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36401 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 36402 soc.cpu.latched_branch
.sym 36403 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 36405 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 36406 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 36411 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 36412 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 36413 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36414 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36417 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 36418 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 36419 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36420 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36423 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 36424 soc.cpu.cpuregs_waddr[3]
.sym 36425 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 36426 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 36429 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 36430 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36431 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36432 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 36435 soc.cpu.cpuregs_waddr[0]
.sym 36436 soc.cpu.cpuregs_waddr[1]
.sym 36437 soc.cpu.cpuregs_waddr[4]
.sym 36438 soc.cpu.cpuregs_waddr[2]
.sym 36441 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 36442 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36443 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36444 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 36447 soc.cpu.latched_branch
.sym 36448 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 36449 soc.cpu.latched_store
.sym 36451 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 36452 CLK$SB_IO_IN_$glb_clk
.sym 36453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 36454 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 36455 soc.cpu.cpuregs_rs1[22]
.sym 36456 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36457 soc.cpu.alu_out_q[2]
.sym 36458 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 36459 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 36460 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 36461 soc.cpu.cpuregs_rs1[23]
.sym 36462 soc.cpu.irq_pending[1]
.sym 36464 LED_B_SB_CARRY_CO_I1
.sym 36465 soc.cpu.irq_pending[1]
.sym 36466 soc.cpu.pcpi_rs1[22]
.sym 36467 soc.cpu.decoded_imm[22]
.sym 36468 soc.cpu.reg_pc[15]
.sym 36469 soc.cpu.cpu_state[4]
.sym 36470 soc.cpu.pcpi_rs1[22]
.sym 36471 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 36472 soc.cpu.reg_pc[15]
.sym 36473 soc.cpu.cpuregs_wrdata[26]
.sym 36474 soc.cpu.cpuregs_waddr[4]
.sym 36475 soc.cpu.cpuregs_wrdata[31]
.sym 36476 soc.cpu.pcpi_rs1[22]
.sym 36477 soc.cpu.pcpi_rs1[17]
.sym 36478 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36479 soc.cpu.decoded_imm[7]
.sym 36480 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36481 soc.cpu.decoded_imm[14]
.sym 36482 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 36483 soc.cpu.instr_lui
.sym 36484 soc.cpu.decoded_imm_j[14]
.sym 36485 soc.cpu.reg_next_pc[2]
.sym 36486 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36487 soc.cpu.mem_do_rinst
.sym 36488 soc.cpu.cpuregs_wrdata[16]
.sym 36489 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36495 soc.cpu.latched_store
.sym 36497 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 36498 soc.cpu.decoded_imm[28]
.sym 36499 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 36501 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 36503 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 36504 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 36506 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 36507 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36509 soc.cpu.latched_branch
.sym 36512 soc.cpu.decoded_imm[6]
.sym 36513 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36516 soc.cpu.decoded_imm[18]
.sym 36518 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36520 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 36521 soc.cpu.decoded_imm[22]
.sym 36524 soc.cpu.decoded_imm[21]
.sym 36525 soc.cpu.decoded_imm[27]
.sym 36528 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 36529 soc.cpu.decoded_imm[27]
.sym 36531 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36534 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 36537 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 36541 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36542 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 36543 soc.cpu.decoded_imm[18]
.sym 36546 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36548 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36549 soc.cpu.decoded_imm[21]
.sym 36553 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36554 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 36555 soc.cpu.decoded_imm[6]
.sym 36559 soc.cpu.latched_store
.sym 36560 soc.cpu.latched_branch
.sym 36565 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36566 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 36567 soc.cpu.decoded_imm[28]
.sym 36570 soc.cpu.decoded_imm[22]
.sym 36572 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36573 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 36574 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36575 CLK$SB_IO_IN_$glb_clk
.sym 36577 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 36578 soc.cpu.pcpi_rs2[25]
.sym 36579 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 36580 soc.cpu.pcpi_rs2[23]
.sym 36581 soc.cpu.pcpi_rs2[29]
.sym 36582 soc.cpu.pcpi_rs2[31]
.sym 36583 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 36584 soc.cpu.pcpi_rs2[13]
.sym 36589 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36591 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 36593 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 36594 soc.cpu.cpuregs_rs1[23]
.sym 36595 soc.cpu.irq_state[1]
.sym 36596 soc.cpu.cpuregs_wrdata[22]
.sym 36597 soc.cpu.pcpi_rs1[7]
.sym 36598 soc.cpu.pcpi_rs1[10]
.sym 36599 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36600 $PACKER_VCC_NET
.sym 36601 soc.cpu.mem_rdata_q[12]
.sym 36602 soc.cpu.cpuregs_wrdata[0]
.sym 36604 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36605 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 36606 soc.cpu.cpuregs_wrdata[22]
.sym 36607 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 36608 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 36609 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 36610 soc.cpu.mem_rdata_q[14]
.sym 36611 soc.cpu.decoded_imm_j[13]
.sym 36612 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 36619 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 36620 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36621 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36623 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36625 soc.cpu.decoded_imm[20]
.sym 36627 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 36628 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 36630 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 36631 soc.cpu.mem_do_prefetch
.sym 36632 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 36633 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 36635 soc.cpu.decoded_imm[30]
.sym 36636 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36638 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36639 soc.cpu.decoded_imm[7]
.sym 36640 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 36643 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36645 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36646 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 36647 soc.cpu.mem_do_rinst
.sym 36649 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36651 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 36652 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 36653 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36654 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36657 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36658 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 36659 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 36660 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36663 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36664 soc.cpu.decoded_imm[30]
.sym 36666 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 36670 soc.cpu.mem_do_rinst
.sym 36672 soc.cpu.mem_do_prefetch
.sym 36675 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 36676 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 36677 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36678 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36681 soc.cpu.decoded_imm[7]
.sym 36682 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 36684 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36687 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 36688 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 36689 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36690 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 36693 soc.cpu.decoded_imm[20]
.sym 36694 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36695 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 36697 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36698 CLK$SB_IO_IN_$glb_clk
.sym 36700 soc.cpu.decoded_imm[13]
.sym 36701 soc.cpu.decoded_imm[14]
.sym 36702 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 36703 soc.cpu.decoded_imm[12]
.sym 36704 soc.cpu.decoded_imm[21]
.sym 36705 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36706 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 36707 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 36709 soc.cpu.instr_maskirq
.sym 36712 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 36715 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 36716 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 36717 soc.cpu.pcpi_rs2[13]
.sym 36720 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 36722 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 36724 gpio_led_pmod[1]
.sym 36725 soc.cpu.decoded_imm[21]
.sym 36727 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 36728 soc.cpu.pcpi_rs2[29]
.sym 36729 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 36730 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 36731 soc.cpu.instr_jal
.sym 36732 soc.cpu.cpuregs_wrdata[7]
.sym 36733 resetn
.sym 36734 soc.cpu.decoder_trigger
.sym 36735 soc.cpu.pcpi_rs1[28]
.sym 36741 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 36742 soc.cpu.instr_lbu_SB_LUT4_I3_O
.sym 36743 soc.cpu.cpuregs_wrdata[7]
.sym 36744 soc.cpu.mem_wordsize[1]
.sym 36746 soc.cpu.latched_branch
.sym 36747 soc.cpu.cpu_state[4]
.sym 36748 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 36750 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36752 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 36757 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36758 soc.cpu.cpu_state[6]
.sym 36760 soc.cpu.cpu_state[2]
.sym 36761 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36762 soc.cpu.cpuregs_wrdata[0]
.sym 36764 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36765 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 36768 soc.cpu.latched_store
.sym 36769 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36770 soc.cpu.cpu_state[1]
.sym 36771 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36775 soc.cpu.cpuregs_wrdata[0]
.sym 36782 soc.cpu.latched_branch
.sym 36783 soc.cpu.latched_store
.sym 36788 soc.cpu.cpuregs_wrdata[7]
.sym 36792 soc.cpu.mem_wordsize[1]
.sym 36793 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 36794 soc.cpu.instr_lbu_SB_LUT4_I3_O
.sym 36798 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 36799 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 36800 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 36801 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 36804 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36805 soc.cpu.cpu_state[1]
.sym 36806 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36807 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36810 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36813 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 36816 soc.cpu.cpu_state[2]
.sym 36817 soc.cpu.latched_store
.sym 36818 soc.cpu.cpu_state[6]
.sym 36819 soc.cpu.cpu_state[4]
.sym 36821 CLK$SB_IO_IN_$glb_clk
.sym 36823 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 36824 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36825 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 36826 soc.cpu.latched_is_lh
.sym 36827 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36828 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 36829 soc.cpu.latched_is_lb
.sym 36830 gpio_led_b_SB_LUT4_I3_3_O
.sym 36831 soc.cpu.pcpi_rs1[16]
.sym 36832 soc.cpu.instr_jal
.sym 36835 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36837 soc.cpu.cpuregs_rs1[1]
.sym 36838 soc.cpu.instr_jal
.sym 36839 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 36840 soc.cpu.pcpi_rs1[21]
.sym 36842 soc.cpu.decoded_imm[13]
.sym 36843 soc.cpu.pcpi_rs1[2]
.sym 36844 soc.cpu.cpu_state[2]
.sym 36845 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36846 soc.cpu.pcpi_rs1[21]
.sym 36848 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36849 soc.cpu.decoded_imm[12]
.sym 36850 soc.cpu.mem_do_prefetch
.sym 36851 soc.cpu.latched_compr
.sym 36852 soc.cpu.cpuregs_rs1[0]
.sym 36853 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36854 soc.cpu.mem_rdata_q[13]
.sym 36856 soc.cpu.instr_lb
.sym 36858 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36868 soc.cpu.mem_do_wdata
.sym 36870 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 36872 soc.cpu.cpu_state[4]
.sym 36874 soc.cpu.mem_do_prefetch
.sym 36875 soc.cpu.cpu_state[2]
.sym 36878 gpio_led_b[1]
.sym 36881 soc.cpu.cpu_state[1]
.sym 36885 soc.cpu.cpu_state[6]
.sym 36888 soc.cpu.cpu_state[5]
.sym 36890 gpio_led_b[0]
.sym 36891 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 36892 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36893 resetn
.sym 36895 soc.cpu.mem_do_rdata
.sym 36897 soc.cpu.mem_do_rdata
.sym 36898 soc.cpu.mem_do_prefetch
.sym 36899 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 36903 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36904 soc.cpu.cpu_state[2]
.sym 36905 soc.cpu.cpu_state[4]
.sym 36911 resetn
.sym 36912 soc.cpu.cpu_state[1]
.sym 36915 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36916 resetn
.sym 36917 soc.cpu.cpu_state[1]
.sym 36918 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 36922 soc.cpu.cpu_state[5]
.sym 36924 soc.cpu.cpu_state[6]
.sym 36929 gpio_led_b[0]
.sym 36936 gpio_led_b[1]
.sym 36939 soc.cpu.mem_do_prefetch
.sym 36940 soc.cpu.mem_do_wdata
.sym 36942 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 36946 soc.cpu.latched_compr
.sym 36947 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 36948 P2_2$SB_IO_OUT
.sym 36949 gpio_led_b_SB_LUT4_I3_1_O
.sym 36950 gpio_led_b_SB_LUT4_I3_O
.sym 36951 gpio_led_b_SB_LUT4_I3_4_O
.sym 36952 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 36953 gpio_led_b_SB_LUT4_I3_2_O
.sym 36954 soc.cpu.cpuregs_rs1[8]
.sym 36958 resetn
.sym 36959 soc.cpu.latched_is_lb
.sym 36960 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 36961 soc.cpu.latched_is_lh
.sym 36962 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 36963 soc.cpu.cpu_state[2]
.sym 36964 soc.cpu.cpu_state[3]
.sym 36965 soc.cpu.pcpi_rs1[1]
.sym 36966 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 36967 soc.cpu.irq_mask[1]
.sym 36968 soc.cpu.cpu_state[4]
.sym 36971 pwm_b.counter[1]
.sym 36972 gpio_led_pmod[7]
.sym 36974 soc.cpu.instr_lh
.sym 36976 pwm_b.counter[3]
.sym 36977 gpio_led_pmod[2]
.sym 36980 pwm_b.counter[5]
.sym 36981 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 36987 pwm_b.counter[5]
.sym 36992 gpio_led_b_SB_LUT4_I3_6_O
.sym 36993 gpio_led_b_SB_LUT4_I3_5_O
.sym 36994 gpio_led_b_SB_LUT4_I3_3_O
.sym 36995 pwm_b.counter[1]
.sym 37002 pwm_b.counter[3]
.sym 37003 pwm_b.counter[4]
.sym 37006 gpio_led_b_SB_LUT4_I3_1_O
.sym 37007 pwm_b.counter[6]
.sym 37008 gpio_led_b_SB_LUT4_I3_4_O
.sym 37009 LED_B_SB_CARRY_CO_I1
.sym 37010 gpio_led_b_SB_LUT4_I3_2_O
.sym 37014 pwm_b.counter[0]
.sym 37015 gpio_led_b_SB_LUT4_I3_O
.sym 37016 pwm_b.counter[2]
.sym 37017 pwm_b.counter[7]
.sym 37019 LED_B_SB_CARRY_CO_CI[1]
.sym 37021 gpio_led_b_SB_LUT4_I3_6_O
.sym 37022 pwm_b.counter[0]
.sym 37025 LED_B_SB_CARRY_CO_CI[2]
.sym 37027 gpio_led_b_SB_LUT4_I3_5_O
.sym 37028 pwm_b.counter[1]
.sym 37031 LED_B_SB_CARRY_CO_CI[3]
.sym 37033 gpio_led_b_SB_LUT4_I3_4_O
.sym 37034 pwm_b.counter[2]
.sym 37037 LED_B_SB_CARRY_CO_CI[4]
.sym 37039 pwm_b.counter[3]
.sym 37040 gpio_led_b_SB_LUT4_I3_3_O
.sym 37043 LED_B_SB_CARRY_CO_CI[5]
.sym 37045 gpio_led_b_SB_LUT4_I3_2_O
.sym 37046 pwm_b.counter[4]
.sym 37049 LED_B_SB_CARRY_CO_CI[6]
.sym 37051 pwm_b.counter[5]
.sym 37052 gpio_led_b_SB_LUT4_I3_1_O
.sym 37055 LED_B_SB_CARRY_CO_CI[7]
.sym 37057 gpio_led_b_SB_LUT4_I3_O
.sym 37058 pwm_b.counter[6]
.sym 37061 $nextpnr_ICESTORM_LC_20$I3
.sym 37063 LED_B_SB_CARRY_CO_I1
.sym 37064 pwm_b.counter[7]
.sym 37071 soc.cpu.irq_delay
.sym 37081 soc.cpu.cpuregs_rs1[0]
.sym 37082 soc.cpu.pcpi_rs1[25]
.sym 37083 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 37084 soc.cpu.pcpi_rs1[27]
.sym 37085 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 37086 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37087 soc.cpu.cpu_state[2]
.sym 37088 soc.cpu.latched_compr
.sym 37089 soc.cpu.cpu_state[5]
.sym 37090 soc.cpu.irq_pending[2]
.sym 37092 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 37093 P2_2$SB_IO_OUT
.sym 37102 pwm_b.counter[2]
.sym 37105 $nextpnr_ICESTORM_LC_20$I3
.sym 37112 resetn
.sym 37115 soc.cpu.irq_state[1]
.sym 37116 soc.cpu.irq_pending[1]
.sym 37121 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 37130 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 37133 soc.cpu.irq_mask[1]
.sym 37136 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 37137 gpio_led_pmod[2]
.sym 37138 gpio_led_pmod[6]
.sym 37146 $nextpnr_ICESTORM_LC_20$I3
.sym 37150 gpio_led_pmod[2]
.sym 37161 soc.cpu.irq_state[1]
.sym 37162 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 37164 resetn
.sym 37179 soc.cpu.irq_pending[1]
.sym 37180 soc.cpu.irq_mask[1]
.sym 37181 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 37182 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 37187 gpio_led_pmod[6]
.sym 37189 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 37190 CLK$SB_IO_IN_$glb_clk
.sym 37191 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37192 pwm_b.counter[1]
.sym 37193 P2_4$SB_IO_OUT
.sym 37199 pwm_b.counter[0]
.sym 37201 soc.cpu.instr_rdcycleh
.sym 37204 LED_B$SB_IO_OUT
.sym 37205 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37206 resetn
.sym 37212 soc.cpu.pcpi_rs1[29]
.sym 37214 soc.cpu.irq_mask[2]
.sym 37235 pwm_b.counter[2]
.sym 37237 pwm_b.counter[4]
.sym 37248 pwm_b.counter[7]
.sym 37249 pwm_b.counter[1]
.sym 37252 pwm_b.counter[3]
.sym 37254 pwm_b.counter[5]
.sym 37255 pwm_b.counter[6]
.sym 37256 pwm_b.counter[0]
.sym 37265 $nextpnr_ICESTORM_LC_2$O
.sym 37267 pwm_b.counter[0]
.sym 37271 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 37273 pwm_b.counter[1]
.sym 37277 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 37280 pwm_b.counter[2]
.sym 37281 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 37283 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 37286 pwm_b.counter[3]
.sym 37287 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 37289 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 37292 pwm_b.counter[4]
.sym 37293 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 37295 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 37298 pwm_b.counter[5]
.sym 37299 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 37301 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 37304 pwm_b.counter[6]
.sym 37305 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 37309 pwm_b.counter[7]
.sym 37311 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 37313 CLK$SB_IO_IN_$glb_clk
.sym 37328 pwm_b.counter[0]
.sym 37360 P2_7$SB_IO_OUT
.sym 37363 P2_3$SB_IO_OUT
.sym 37375 P2_7$SB_IO_OUT
.sym 37379 P2_3$SB_IO_OUT
.sym 37415 soc.simpleuart.send_dummy
.sym 37416 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 37422 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 37434 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 37436 soc.cpu.mem_rdata_latched[1]
.sym 37442 iomem_wdata[15]
.sym 37459 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37471 iomem_wdata[10]
.sym 37474 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 37475 iomem_wdata[14]
.sym 37477 resetn
.sym 37478 iomem_wdata[15]
.sym 37480 iomem_wdata[9]
.sym 37486 iomem_wdata[8]
.sym 37487 iomem_wstrb[1]
.sym 37496 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 37497 resetn
.sym 37498 iomem_wstrb[1]
.sym 37503 iomem_wdata[15]
.sym 37516 iomem_wdata[8]
.sym 37522 iomem_wdata[9]
.sym 37526 iomem_wdata[14]
.sym 37532 iomem_wdata[10]
.sym 37536 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37537 CLK$SB_IO_IN_$glb_clk
.sym 37538 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37543 soc.simpleuart_reg_div_do[4]
.sym 37544 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37545 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 37546 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37547 soc.simpleuart_reg_div_do[2]
.sym 37548 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 37549 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 37550 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 37554 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37558 iomem_wdata[11]
.sym 37559 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 37560 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 37561 soc.simpleuart_reg_div_do[15]
.sym 37563 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 37565 soc.simpleuart_reg_div_do[8]
.sym 37574 iomem_wstrb[3]
.sym 37578 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37582 iomem_wstrb[1]
.sym 37586 soc.cpu.mem_rdata_q[18]
.sym 37588 iomem_wstrb[2]
.sym 37589 soc.simpleuart_reg_div_do[4]
.sym 37592 soc.simpleuart_reg_div_do[10]
.sym 37597 soc.simpleuart_reg_div_do[13]
.sym 37598 soc.simpleuart_reg_div_do[2]
.sym 37599 soc.simpleuart_reg_div_do[12]
.sym 37600 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 37602 iomem_wdata[2]
.sym 37603 soc.simpleuart_reg_div_do[8]
.sym 37607 soc.simpleuart_reg_div_do[14]
.sym 37608 iomem_wdata[12]
.sym 37609 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37620 iomem_wdata[12]
.sym 37623 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37629 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37631 soc.cpu.mem_rdata_q[0]
.sym 37632 soc.cpu.mem_rdata_q[31]
.sym 37633 soc.cpu.mem_rdata_q[1]
.sym 37637 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37639 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37640 iomem_wdata[11]
.sym 37641 soc.cpu.mem_rdata_q[2]
.sym 37642 soc.cpu.mem_rdata_q[14]
.sym 37644 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37645 soc.cpu.mem_rdata_q[29]
.sym 37646 iomem_wdata[13]
.sym 37647 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37648 soc.cpu.mem_rdata_q[12]
.sym 37649 soc.cpu.mem_rdata_q[30]
.sym 37651 soc.cpu.mem_rdata_q[13]
.sym 37653 soc.cpu.mem_rdata_q[29]
.sym 37655 soc.cpu.mem_rdata_q[30]
.sym 37656 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37659 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37660 soc.cpu.mem_rdata_q[14]
.sym 37661 soc.cpu.mem_rdata_q[12]
.sym 37662 soc.cpu.mem_rdata_q[13]
.sym 37665 soc.cpu.mem_rdata_q[29]
.sym 37666 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37667 soc.cpu.mem_rdata_q[30]
.sym 37668 soc.cpu.mem_rdata_q[31]
.sym 37671 soc.cpu.mem_rdata_q[2]
.sym 37672 soc.cpu.mem_rdata_q[0]
.sym 37674 soc.cpu.mem_rdata_q[1]
.sym 37680 iomem_wdata[13]
.sym 37684 iomem_wdata[12]
.sym 37690 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37691 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37692 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37696 iomem_wdata[11]
.sym 37699 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 37700 CLK$SB_IO_IN_$glb_clk
.sym 37701 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37702 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 37703 soc.cpu.mem_rdata_q[5]
.sym 37704 soc.cpu.mem_rdata_q[4]
.sym 37705 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 37706 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 37707 soc.cpu.mem_rdata_q[2]
.sym 37708 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37709 soc.cpu.mem_rdata_latched[2]
.sym 37715 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 37717 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37718 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 37719 resetn
.sym 37720 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 37721 iomem_wdata[10]
.sym 37722 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 37723 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 37724 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 37725 UART_TX$SB_IO_OUT
.sym 37728 iomem_wdata[4]
.sym 37731 soc.cpu.mem_16bit_buffer[3]
.sym 37732 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 37733 soc.cpu.mem_rdata_latched[2]
.sym 37735 soc.cpu.mem_xfer
.sym 37736 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37743 soc.cpu.mem_rdata_q[21]
.sym 37744 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 37745 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37746 soc.cpu.mem_xfer
.sym 37747 soc.cpu.mem_16bit_buffer[3]
.sym 37748 soc.mem_rdata[24]
.sym 37750 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37752 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37753 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37754 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37755 soc.cpu.mem_rdata_q[24]
.sym 37759 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 37762 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37763 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37764 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37765 soc.cpu.mem_la_secondword
.sym 37767 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37771 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 37776 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37778 soc.cpu.mem_la_secondword
.sym 37779 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37782 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37785 soc.cpu.mem_16bit_buffer[3]
.sym 37789 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37791 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37794 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 37795 soc.cpu.mem_rdata_q[21]
.sym 37796 soc.cpu.mem_xfer
.sym 37802 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37803 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37806 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37807 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37808 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37809 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37813 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 37814 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 37818 soc.cpu.mem_rdata_q[24]
.sym 37819 soc.cpu.mem_la_secondword
.sym 37820 soc.mem_rdata[24]
.sym 37821 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37825 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37826 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37827 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37828 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 37829 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37830 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 37831 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37832 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 37834 iomem_wdata[15]
.sym 37835 iomem_wdata[15]
.sym 37838 iomem_addr[5]
.sym 37841 resetn
.sym 37845 iomem_rdata[9]
.sym 37849 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37850 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37851 iomem_wstrb[1]
.sym 37852 iomem_addr[10]
.sym 37853 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 37856 iomem_wstrb[3]
.sym 37858 soc.cpu.mem_rdata_q[16]
.sym 37859 soc.cpu.mem_rdata_latched[2]
.sym 37860 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 37867 soc.cpu.mem_rdata_q[15]
.sym 37868 soc.cpu.mem_la_secondword
.sym 37869 soc.mem_rdata[31]
.sym 37870 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37873 soc.cpu.mem_rdata_q[0]
.sym 37874 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 37875 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 37878 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37880 soc.cpu.mem_rdata_latched[1]
.sym 37881 soc.cpu.mem_rdata_latched[2]
.sym 37884 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37885 soc.cpu.mem_rdata_q[31]
.sym 37886 soc.cpu.mem_xfer
.sym 37889 soc.cpu.mem_rdata_q[8]
.sym 37890 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37892 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 37893 soc.cpu.mem_rdata_latched[0]
.sym 37899 soc.cpu.mem_xfer
.sym 37900 soc.cpu.mem_rdata_q[8]
.sym 37901 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37902 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 37905 soc.cpu.mem_rdata_q[8]
.sym 37906 soc.cpu.mem_la_secondword
.sym 37907 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37908 soc.cpu.mem_xfer
.sym 37911 soc.cpu.mem_xfer
.sym 37912 soc.cpu.mem_rdata_q[31]
.sym 37913 soc.cpu.mem_la_secondword
.sym 37914 soc.mem_rdata[31]
.sym 37917 soc.cpu.mem_rdata_q[0]
.sym 37918 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37920 soc.cpu.mem_xfer
.sym 37923 soc.cpu.mem_xfer
.sym 37924 soc.cpu.mem_rdata_q[0]
.sym 37925 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37926 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 37929 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 37930 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 37931 soc.cpu.mem_rdata_latched[1]
.sym 37932 soc.cpu.mem_rdata_latched[0]
.sym 37935 soc.cpu.mem_rdata_latched[2]
.sym 37937 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 37938 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 37941 soc.cpu.mem_rdata_q[15]
.sym 37942 soc.cpu.mem_la_secondword
.sym 37943 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37944 soc.cpu.mem_xfer
.sym 37948 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37949 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 37950 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37951 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 37952 soc.cpu.mem_xfer
.sym 37953 soc.cpu.mem_16bit_buffer[1]
.sym 37954 soc.cpu.mem_rdata_latched[5]
.sym 37955 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37961 iomem_addr[16]
.sym 37962 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 37963 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 37964 iomem_wdata[9]
.sym 37965 soc.cpu.mem_rdata_q[1]
.sym 37966 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 37967 iomem_addr[11]
.sym 37968 soc.cpu.mem_rdata_q[19]
.sym 37969 soc.cpu.mem_rdata_q[3]
.sym 37972 iomem_wstrb[2]
.sym 37973 soc.cpu.mem_xfer
.sym 37974 soc.cpu.mem_rdata_q[17]
.sym 37975 soc.cpu.mem_rdata_q[18]
.sym 37976 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37977 soc.cpu.mem_rdata_latched[5]
.sym 37978 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 37979 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37980 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 37981 soc.mem_valid
.sym 37982 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 37983 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37989 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 37990 soc.cpu.mem_16bit_buffer[9]
.sym 37991 soc.cpu.mem_la_secondword
.sym 37992 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 37994 soc.mem_rdata[31]
.sym 37997 soc.mem_rdata[24]
.sym 37998 soc.cpu.mem_rdata_q[24]
.sym 38001 soc.mem_rdata[16]
.sym 38002 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38004 soc.cpu.mem_rdata_q[16]
.sym 38006 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 38007 soc.mem_rdata[25]
.sym 38008 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 38009 soc.cpu.mem_xfer
.sym 38011 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38013 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38016 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38017 soc.cpu.mem_rdata_q[31]
.sym 38018 soc.cpu.mem_16bit_buffer[1]
.sym 38019 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38022 soc.cpu.mem_la_secondword
.sym 38023 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 38025 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 38031 soc.mem_rdata[25]
.sym 38034 soc.cpu.mem_xfer
.sym 38035 soc.mem_rdata[31]
.sym 38036 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38037 soc.cpu.mem_rdata_q[31]
.sym 38040 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38041 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38042 soc.cpu.mem_16bit_buffer[9]
.sym 38043 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38049 soc.mem_rdata[16]
.sym 38053 soc.cpu.mem_rdata_q[16]
.sym 38054 soc.mem_rdata[16]
.sym 38055 soc.cpu.mem_xfer
.sym 38058 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38059 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 38060 soc.cpu.mem_16bit_buffer[1]
.sym 38061 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 38064 soc.mem_rdata[24]
.sym 38065 soc.cpu.mem_xfer
.sym 38066 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38067 soc.cpu.mem_rdata_q[24]
.sym 38068 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38069 CLK$SB_IO_IN_$glb_clk
.sym 38071 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38072 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 38073 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38074 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38075 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 38076 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38077 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38078 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 38081 soc.cpu.decoded_imm_j[25]
.sym 38082 soc.cpu.decoded_imm_j[10]
.sym 38083 soc.cpu.mem_rdata_latched[4]
.sym 38084 soc.cpu.mem_rdata_latched[5]
.sym 38086 soc.simpleuart_reg_div_do[6]
.sym 38087 soc.cpu.mem_la_secondword
.sym 38088 soc.mem_rdata[31]
.sym 38089 iomem_addr[14]
.sym 38093 soc.mem_rdata[24]
.sym 38094 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38095 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38097 soc.cpu.mem_rdata_latched[6]
.sym 38098 iomem_wdata[2]
.sym 38099 soc.cpu.mem_xfer
.sym 38100 soc.cpu.mem_rdata_q[23]
.sym 38101 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38102 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 38103 soc.cpu.mem_rdata_latched[5]
.sym 38104 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38105 iomem_wdata[12]
.sym 38106 soc.cpu.mem_rdata_q[11]
.sym 38113 soc.mem_rdata[16]
.sym 38114 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38115 soc.cpu.mem_rdata_q[31]
.sym 38116 soc.cpu.mem_xfer
.sym 38117 soc.cpu.mem_rdata_q[15]
.sym 38119 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38120 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38121 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38123 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38124 soc.cpu.mem_xfer
.sym 38125 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38126 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38128 soc.cpu.mem_rdata_q[16]
.sym 38129 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 38130 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 38132 soc.mem_rdata[31]
.sym 38133 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38135 soc.cpu.mem_la_secondword
.sym 38136 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38137 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38139 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38140 soc.cpu.mem_rdata_q[14]
.sym 38143 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38145 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 38146 soc.cpu.mem_la_secondword
.sym 38151 soc.cpu.mem_rdata_q[31]
.sym 38153 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38154 soc.cpu.mem_xfer
.sym 38157 soc.cpu.mem_rdata_q[16]
.sym 38158 soc.mem_rdata[16]
.sym 38159 soc.cpu.mem_xfer
.sym 38160 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38163 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38164 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38165 soc.cpu.mem_rdata_q[14]
.sym 38166 soc.cpu.mem_xfer
.sym 38169 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38170 soc.cpu.mem_rdata_q[15]
.sym 38171 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38172 soc.cpu.mem_xfer
.sym 38176 soc.mem_rdata[31]
.sym 38181 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38182 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 38183 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38184 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38187 soc.cpu.mem_la_secondword
.sym 38188 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38189 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38190 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38191 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38192 CLK$SB_IO_IN_$glb_clk
.sym 38194 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 38195 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38196 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 38197 soc.cpu.mem_16bit_buffer[11]
.sym 38198 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38199 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 38200 soc.cpu.mem_16bit_buffer[12]
.sym 38201 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38203 soc.mem_rdata[16]
.sym 38205 soc.cpu.decoded_imm_j[12]
.sym 38208 soc.cpu.mem_rdata_q[27]
.sym 38210 gpio_led_g[3]
.sym 38212 soc.mem_rdata[28]
.sym 38214 soc.cpu.mem_rdata_q[10]
.sym 38215 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38217 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38218 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38219 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38220 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38222 soc.cpu.instr_retirq
.sym 38223 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38224 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38226 soc.cpu.mem_rdata_q[14]
.sym 38227 iomem_wstrb[0]
.sym 38228 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38229 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38235 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38236 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38237 soc.cpu.mem_16bit_buffer[10]
.sym 38238 soc.mem_rdata[28]
.sym 38239 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38240 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38241 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 38242 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 38243 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38244 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38246 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38247 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 38248 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38249 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 38250 soc.cpu.mem_rdata_q[28]
.sym 38251 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 38252 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 38254 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38256 soc.cpu.mem_xfer
.sym 38259 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 38260 soc.cpu.mem_rdata_q[30]
.sym 38262 soc.cpu.mem_16bit_buffer[11]
.sym 38268 soc.cpu.mem_rdata_q[28]
.sym 38269 soc.cpu.mem_xfer
.sym 38270 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38271 soc.mem_rdata[28]
.sym 38274 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38275 soc.cpu.mem_16bit_buffer[10]
.sym 38276 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 38277 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 38281 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38282 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38283 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 38286 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 38288 soc.cpu.mem_xfer
.sym 38289 soc.cpu.mem_rdata_q[30]
.sym 38292 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38293 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38295 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38298 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 38300 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38304 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38305 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 38306 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 38307 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 38310 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 38311 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38312 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38313 soc.cpu.mem_16bit_buffer[11]
.sym 38314 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38315 CLK$SB_IO_IN_$glb_clk
.sym 38317 soc.cpu.instr_retirq
.sym 38318 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38319 soc.cpu.decoded_imm_j[17]
.sym 38320 soc.cpu.decoded_imm_j[18]
.sym 38321 soc.cpu.instr_waitirq
.sym 38322 soc.cpu.decoded_imm_j[6]
.sym 38323 soc.cpu.decoded_imm_j[19]
.sym 38324 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 38327 gpio_led_pmod[7]
.sym 38329 soc.cpu.mem_16bit_buffer[13]
.sym 38331 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38332 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 38333 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38334 soc.mem_rdata[28]
.sym 38335 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 38337 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 38338 soc.mem_rdata[29]
.sym 38339 soc.cpu.mem_16bit_buffer[14]
.sym 38340 iomem_wdata[6]
.sym 38342 soc.cpu.instr_waitirq
.sym 38343 iomem_wstrb[1]
.sym 38345 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 38347 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 38348 soc.cpu.trap_SB_LUT4_I3_O
.sym 38349 iomem_wdata[12]
.sym 38350 soc.cpu.instr_retirq
.sym 38351 soc.cpu.mem_rdata_latched[2]
.sym 38352 iomem_wstrb[3]
.sym 38359 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38362 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38363 soc.cpu.mem_rdata_latched[12]
.sym 38364 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38365 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38367 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38368 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38370 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38371 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 38372 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38373 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38374 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38375 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38377 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38378 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38379 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38380 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38381 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38382 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38383 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38385 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38386 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 38387 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38388 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38389 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38391 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38392 soc.cpu.mem_rdata_latched[12]
.sym 38393 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38394 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38397 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38398 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38399 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38400 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38404 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38405 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 38406 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38409 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38410 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38411 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38412 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38415 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38416 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38417 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38418 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38421 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38422 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38423 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 38424 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38427 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38428 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38429 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38430 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38433 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 38434 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38435 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38436 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38440 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 38441 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 38442 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38443 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 38444 iomem_wstrb[0]
.sym 38445 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 38446 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38447 iomem_wstrb[1]
.sym 38449 soc.cpu.decoded_imm_j[6]
.sym 38450 soc.cpu.decoded_imm_j[6]
.sym 38451 soc.cpu.decoded_imm_j[21]
.sym 38452 iomem_addr[12]
.sym 38453 resetn
.sym 38454 soc.simpleuart_reg_div_do[28]
.sym 38456 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38459 soc.cpu.instr_retirq
.sym 38460 soc.simpleuart_reg_div_do[22]
.sym 38463 soc.memory.cs_0
.sym 38464 soc.cpu.decoded_imm_j[17]
.sym 38465 soc.mem_valid
.sym 38466 soc.cpu.decoded_imm_j[18]
.sym 38467 soc.cpu.mem_rdata_q[18]
.sym 38468 iomem_wstrb[2]
.sym 38470 soc.cpu.mem_rdata_latched[5]
.sym 38471 soc.mem_valid
.sym 38472 soc.cpu.decoded_imm_j[19]
.sym 38473 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38474 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38475 soc.simpleuart_reg_div_do[24]
.sym 38482 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38483 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38484 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38485 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 38487 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38488 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38489 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 38490 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38491 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38494 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 38495 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 38496 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38498 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38499 soc.cpu.trap_SB_LUT4_I3_O
.sym 38500 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38503 iomem_wstrb[2]
.sym 38505 soc.cpu.cpuregs_waddr[3]
.sym 38506 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 38507 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38510 soc.cpu.mem_rdata_latched[12]
.sym 38511 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38514 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38515 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38516 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38517 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 38522 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38523 soc.cpu.mem_rdata_latched[12]
.sym 38526 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38527 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38532 soc.cpu.cpuregs_waddr[3]
.sym 38533 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 38534 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 38535 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 38539 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 38541 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38544 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38547 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38550 iomem_wstrb[2]
.sym 38551 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38552 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 38553 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 38556 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38558 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38559 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38560 soc.cpu.trap_SB_LUT4_I3_O
.sym 38561 CLK$SB_IO_IN_$glb_clk
.sym 38563 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38564 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 38565 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 38566 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 38567 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 38568 iomem_wstrb[3]
.sym 38569 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 38570 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 38573 soc.cpu.decoded_imm_j[1]
.sym 38574 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38575 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38578 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38580 iomem_wstrb[1]
.sym 38581 soc.cpu.pcpi_rs1[1]
.sym 38583 soc.simpleuart_reg_div_do[25]
.sym 38586 iomem_addr[6]
.sym 38588 soc.cpu.mem_rdata_q[23]
.sym 38589 soc.cpu.mem_rdata_latched[6]
.sym 38590 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38591 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 38592 soc.cpu.decoded_imm_j[6]
.sym 38594 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 38595 soc.cpu.mem_rdata_latched[5]
.sym 38596 soc.cpu.mem_xfer
.sym 38597 iomem_wdata[2]
.sym 38604 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 38605 soc.cpu.mem_rdata_latched[3]
.sym 38606 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38607 soc.cpu.mem_rdata_latched[6]
.sym 38611 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38617 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 38618 soc.cpu.mem_rdata_latched[0]
.sym 38619 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 38623 soc.cpu.mem_rdata_latched[2]
.sym 38624 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38627 soc.cpu.mem_la_read
.sym 38628 soc.cpu.cpuregs_waddr[0]
.sym 38630 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38631 soc.cpu.mem_rdata_latched[1]
.sym 38634 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 38635 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 38638 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38639 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38640 soc.cpu.mem_rdata_latched[6]
.sym 38643 soc.cpu.cpuregs_waddr[0]
.sym 38644 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 38645 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 38646 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 38651 soc.cpu.mem_rdata_latched[1]
.sym 38652 soc.cpu.mem_rdata_latched[0]
.sym 38655 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38657 soc.cpu.mem_rdata_latched[3]
.sym 38658 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 38661 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 38662 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38664 soc.cpu.mem_rdata_latched[2]
.sym 38668 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 38669 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 38670 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 38675 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 38676 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38679 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38681 soc.cpu.mem_la_read
.sym 38683 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38684 CLK$SB_IO_IN_$glb_clk
.sym 38686 soc.cpu.mem_la_firstword_xfer
.sym 38687 soc.cpu.cpuregs_raddr2[2]
.sym 38688 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38689 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 38690 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38691 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38692 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 38693 soc.cpu.cpuregs_raddr1[0]
.sym 38704 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38710 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 38711 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38714 soc.cpu.cpuregs_waddr[0]
.sym 38715 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38716 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38717 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 38718 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 38720 soc.cpu.cpuregs_waddr[1]
.sym 38721 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 38727 soc.cpu.mem_rdata_latched[12]
.sym 38729 soc.cpu.mem_rdata_latched[4]
.sym 38731 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38733 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 38734 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38736 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38737 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38739 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38740 soc.cpu.mem_rdata_latched[2]
.sym 38741 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38743 soc.cpu.mem_la_firstword_xfer
.sym 38744 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38746 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38747 soc.cpu.mem_rdata_latched[3]
.sym 38749 soc.cpu.mem_do_rinst
.sym 38750 soc.cpu.mem_la_secondword
.sym 38753 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 38754 soc.cpu.cpuregs_raddr2[1]
.sym 38755 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38757 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38758 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 38761 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38762 soc.cpu.mem_rdata_latched[12]
.sym 38763 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38766 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38767 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 38768 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38769 soc.cpu.cpuregs_raddr2[1]
.sym 38772 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38773 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38774 soc.cpu.mem_la_firstword_xfer
.sym 38775 soc.cpu.mem_la_secondword
.sym 38780 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38784 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38785 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38786 soc.cpu.mem_rdata_latched[4]
.sym 38787 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38790 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38791 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38792 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38793 soc.cpu.mem_rdata_latched[2]
.sym 38796 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 38797 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 38798 soc.cpu.mem_rdata_latched[3]
.sym 38799 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38802 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 38803 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 38804 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 38805 soc.cpu.mem_do_rinst
.sym 38807 CLK$SB_IO_IN_$glb_clk
.sym 38809 soc.cpu.decoded_imm_j[29]
.sym 38810 soc.cpu.decoded_imm_j[31]
.sym 38811 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38812 soc.cpu.decoded_imm_j[22]
.sym 38813 soc.cpu.decoded_imm_j[2]
.sym 38814 soc.cpu.decoded_imm_j[28]
.sym 38815 soc.cpu.decoded_imm_j[23]
.sym 38816 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38817 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 38819 soc.cpu.decoded_imm_j[4]
.sym 38820 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 38821 soc.cpu.mem_rdata_latched[12]
.sym 38822 gpio_led_pmod[6]
.sym 38825 soc.simpleuart_reg_div_do[20]
.sym 38826 soc.cpu.cpuregs.wen
.sym 38828 soc.cpu.mem_la_firstword_xfer
.sym 38830 soc.cpu.cpuregs_raddr2[2]
.sym 38831 iomem_wdata[7]
.sym 38832 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38833 soc.cpu.decoded_imm_j[8]
.sym 38834 soc.cpu.instr_waitirq
.sym 38835 soc.cpu.decoded_imm_j[11]
.sym 38837 soc.cpu.instr_auipc
.sym 38838 soc.cpu.mem_rdata_q[29]
.sym 38840 soc.cpu.trap_SB_LUT4_I3_O
.sym 38842 soc.cpu.instr_retirq
.sym 38844 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38850 soc.cpu.mem_rdata_latched[12]
.sym 38851 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38854 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 38857 soc.cpu.prefetched_high_word_SB_LUT4_I2_O
.sym 38858 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38861 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38864 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38866 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38867 soc.cpu.mem_rdata_latched[5]
.sym 38868 soc.cpu.mem_do_rdata
.sym 38871 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38873 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38880 soc.cpu.cpuregs_waddr[1]
.sym 38881 soc.cpu.mem_la_read
.sym 38886 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38889 soc.cpu.cpuregs_waddr[1]
.sym 38891 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38895 soc.cpu.mem_la_read
.sym 38896 soc.cpu.prefetched_high_word_SB_LUT4_I2_O
.sym 38897 soc.cpu.mem_do_rdata
.sym 38898 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38901 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38903 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38904 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 38908 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38909 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38910 soc.cpu.mem_rdata_latched[5]
.sym 38915 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38919 soc.cpu.mem_rdata_latched[12]
.sym 38927 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38929 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38930 CLK$SB_IO_IN_$glb_clk
.sym 38934 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38935 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38936 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 38937 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 38938 soc.cpu.compressed_instr
.sym 38939 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 38941 soc.cpu.decoded_imm_j[28]
.sym 38942 soc.cpu.decoded_imm_j[28]
.sym 38943 soc.cpu.decoded_imm[5]
.sym 38945 soc.simpleuart_reg_div_do[29]
.sym 38946 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38947 iomem_wdata[13]
.sym 38953 soc.cpu.decoded_imm_j[31]
.sym 38954 gpio_led_b[3]
.sym 38956 soc.cpu.decoded_imm_j[17]
.sym 38957 soc.cpu.decoded_imm_j[19]
.sym 38958 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 38959 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38960 soc.cpu.decoded_imm_j[2]
.sym 38961 soc.cpu.decoded_imm_j[3]
.sym 38962 soc.cpu.cpu_state[4]
.sym 38964 soc.cpu.decoded_imm_j[23]
.sym 38966 soc.cpu.decoded_imm_j[18]
.sym 38967 soc.cpu.mem_rdata_q[18]
.sym 38973 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38974 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38975 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 38982 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 38983 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38984 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 38987 soc.cpu.reg_sh[4]
.sym 38988 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38989 soc.cpu.cpuregs_waddr[3]
.sym 38993 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 38995 $PACKER_VCC_NET
.sym 38997 soc.cpu.reg_sh[3]
.sym 38999 soc.cpu.cpuregs.wen
.sym 39000 soc.cpu.reg_sh[2]
.sym 39002 soc.cpu.cpuregs.wen_SB_DFFSR_D_R
.sym 39004 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39005 $nextpnr_ICESTORM_LC_12$O
.sym 39008 soc.cpu.reg_sh[2]
.sym 39011 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39013 $PACKER_VCC_NET
.sym 39014 soc.cpu.reg_sh[3]
.sym 39015 soc.cpu.reg_sh[2]
.sym 39018 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 39019 soc.cpu.reg_sh[4]
.sym 39020 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39021 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 39025 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39027 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 39031 soc.cpu.cpuregs.wen
.sym 39036 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39037 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39038 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39039 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39049 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 39051 soc.cpu.cpuregs_waddr[3]
.sym 39053 CLK$SB_IO_IN_$glb_clk
.sym 39054 soc.cpu.cpuregs.wen_SB_DFFSR_D_R
.sym 39055 soc.cpu.reg_sh[3]
.sym 39056 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 39057 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 39058 soc.cpu.reg_sh[2]
.sym 39066 soc.cpu.decoded_imm[29]
.sym 39067 iomem_wdata[0]
.sym 39068 iomem_wdata[8]
.sym 39069 soc.cpu.cpu_state[6]
.sym 39070 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39072 soc.cpu.cpu_state[6]
.sym 39073 $PACKER_VCC_NET
.sym 39074 iomem_wdata[1]
.sym 39075 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39077 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39079 soc.cpu.is_sb_sh_sw
.sym 39080 soc.cpu.mem_rdata_q[23]
.sym 39081 gpio_led_g[6]
.sym 39082 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39084 soc.cpu.decoded_imm_j[24]
.sym 39085 soc.cpu.decoded_imm_j[6]
.sym 39086 soc.cpu.decoded_imm_j[29]
.sym 39087 soc.cpu.compressed_instr
.sym 39088 soc.cpu.decoded_imm_j[20]
.sym 39089 soc.cpu.decoded_imm_j[27]
.sym 39090 soc.cpu.decoded_imm[1]
.sym 39097 soc.cpu.is_sb_sh_sw
.sym 39098 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 39100 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39101 soc.cpu.mem_rdata_q[9]
.sym 39102 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39103 soc.cpu.mem_rdata_q[22]
.sym 39104 soc.cpu.mem_rdata_q[23]
.sym 39105 soc.cpu.is_sb_sh_sw
.sym 39106 soc.cpu.instr_lui
.sym 39107 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39108 soc.cpu.mem_rdata_q[29]
.sym 39109 soc.cpu.instr_auipc
.sym 39110 soc.cpu.decoded_imm_j[4]
.sym 39111 soc.cpu.mem_rdata_q[24]
.sym 39113 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 39114 soc.cpu.instr_jal
.sym 39115 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 39118 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39119 soc.cpu.mem_rdata_q[10]
.sym 39120 soc.cpu.decoded_imm_j[2]
.sym 39121 soc.cpu.decoded_imm_j[3]
.sym 39122 soc.cpu.instr_jal
.sym 39123 soc.cpu.mem_rdata_q[11]
.sym 39129 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 39130 soc.cpu.is_sb_sh_sw
.sym 39131 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39132 soc.cpu.mem_rdata_q[9]
.sym 39135 soc.cpu.instr_jal
.sym 39136 soc.cpu.decoded_imm_j[3]
.sym 39137 soc.cpu.mem_rdata_q[23]
.sym 39138 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39141 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39142 soc.cpu.decoded_imm_j[2]
.sym 39143 soc.cpu.instr_jal
.sym 39144 soc.cpu.mem_rdata_q[22]
.sym 39147 soc.cpu.decoded_imm_j[4]
.sym 39148 soc.cpu.mem_rdata_q[24]
.sym 39149 soc.cpu.instr_jal
.sym 39150 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39153 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39154 soc.cpu.instr_lui
.sym 39155 soc.cpu.instr_auipc
.sym 39156 soc.cpu.mem_rdata_q[29]
.sym 39159 soc.cpu.is_sb_sh_sw
.sym 39160 soc.cpu.mem_rdata_q[11]
.sym 39161 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 39162 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39171 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 39172 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39173 soc.cpu.mem_rdata_q[10]
.sym 39174 soc.cpu.is_sb_sh_sw
.sym 39175 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39176 CLK$SB_IO_IN_$glb_clk
.sym 39177 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39179 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39180 soc.cpu.decoded_imm[23]
.sym 39181 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 39182 soc.cpu.decoded_imm[22]
.sym 39183 soc.cpu.decoded_imm[18]
.sym 39184 soc.cpu.decoded_imm[8]
.sym 39185 soc.cpu.decoded_imm[19]
.sym 39189 soc.cpu.decoded_imm[7]
.sym 39190 soc.cpu.decoded_imm[2]
.sym 39192 soc.cpu.decoded_imm[4]
.sym 39194 soc.cpu.trap_SB_LUT4_I3_O
.sym 39195 gpio_led_g[7]
.sym 39196 gpio_led_b[0]
.sym 39197 soc.cpu.mem_rdata_q[9]
.sym 39202 soc.cpu.decoded_imm[10]
.sym 39203 soc.cpu.reg_out[0]
.sym 39205 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 39206 soc.cpu.reg_next_pc[5]
.sym 39208 soc.cpu.decoded_imm[30]
.sym 39210 soc.cpu.cpuregs_waddr[0]
.sym 39211 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 39212 soc.cpu.cpuregs_waddr[1]
.sym 39213 soc.cpu.decoded_imm[31]
.sym 39219 soc.cpu.mem_rdata_q[31]
.sym 39220 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39221 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39222 soc.cpu.decoded_imm_j[9]
.sym 39223 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 39224 soc.cpu.is_sb_sh_sw
.sym 39225 soc.cpu.mem_rdata_q[8]
.sym 39226 soc.cpu.instr_jal
.sym 39228 soc.cpu.instr_auipc
.sym 39232 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I0
.sym 39233 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39234 soc.cpu.instr_jal
.sym 39235 soc.cpu.mem_rdata_q[21]
.sym 39236 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 39237 soc.cpu.decoded_imm_j[30]
.sym 39238 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39239 soc.cpu.decoded_imm_j[10]
.sym 39240 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39242 soc.cpu.mem_rdata_q[30]
.sym 39243 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39244 soc.cpu.mem_rdata_q[29]
.sym 39246 soc.cpu.decoded_imm_j[29]
.sym 39247 soc.cpu.instr_lui
.sym 39248 soc.cpu.decoded_imm_j[1]
.sym 39250 soc.cpu.mem_rdata_q[30]
.sym 39252 soc.cpu.mem_rdata_q[29]
.sym 39253 soc.cpu.decoded_imm_j[9]
.sym 39254 soc.cpu.instr_jal
.sym 39255 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39258 soc.cpu.instr_lui
.sym 39259 soc.cpu.mem_rdata_q[30]
.sym 39260 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39261 soc.cpu.instr_auipc
.sym 39264 soc.cpu.decoded_imm_j[29]
.sym 39265 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39266 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 39267 soc.cpu.instr_jal
.sym 39270 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39271 soc.cpu.mem_rdata_q[8]
.sym 39272 soc.cpu.is_sb_sh_sw
.sym 39273 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I0
.sym 39276 soc.cpu.decoded_imm_j[10]
.sym 39277 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39278 soc.cpu.instr_jal
.sym 39279 soc.cpu.mem_rdata_q[30]
.sym 39282 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 39283 soc.cpu.decoded_imm_j[1]
.sym 39284 soc.cpu.instr_jal
.sym 39285 soc.cpu.mem_rdata_q[21]
.sym 39288 soc.cpu.mem_rdata_q[31]
.sym 39289 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39291 soc.cpu.is_sb_sh_sw
.sym 39294 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 39295 soc.cpu.instr_jal
.sym 39296 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39297 soc.cpu.decoded_imm_j[30]
.sym 39298 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39299 CLK$SB_IO_IN_$glb_clk
.sym 39300 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39301 soc.cpu.reg_next_pc[5]
.sym 39302 soc.cpu.reg_next_pc[24]
.sym 39303 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39304 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 39305 soc.cpu.reg_next_pc[9]
.sym 39306 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39307 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 39308 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39310 iomem_wdata[15]
.sym 39311 soc.cpu.decoded_imm[31]
.sym 39312 soc.cpu.cpu_state[6]
.sym 39313 soc.cpu.decoded_imm[9]
.sym 39314 soc.cpu.decoded_imm[8]
.sym 39315 iomem_wdata[3]
.sym 39316 soc.cpu.decoded_imm[11]
.sym 39317 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39318 soc.cpu.decoded_imm[19]
.sym 39320 soc.cpu.cpu_state[6]
.sym 39321 soc.cpu.decoded_imm[1]
.sym 39322 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39323 soc.cpu.cpu_state[6]
.sym 39325 soc.cpu.instr_auipc
.sym 39326 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 39327 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 39328 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39329 soc.cpu.decoded_imm[22]
.sym 39330 soc.cpu.decoded_imm_j[8]
.sym 39331 soc.cpu.decoded_imm[18]
.sym 39333 soc.cpu.decoded_imm[5]
.sym 39334 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39335 soc.cpu.decoded_imm_j[11]
.sym 39342 soc.cpu.decoded_imm_j[5]
.sym 39343 soc.cpu.decoded_imm_j[31]
.sym 39344 soc.cpu.instr_jal
.sym 39346 soc.cpu.instr_auipc
.sym 39347 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39348 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39350 soc.cpu.decoded_imm_j[7]
.sym 39352 soc.cpu.instr_jal
.sym 39353 soc.cpu.mem_rdata_q[26]
.sym 39354 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 39355 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39357 soc.cpu.decoded_imm_j[6]
.sym 39358 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39359 soc.cpu.instr_lui
.sym 39360 soc.cpu.decoded_imm_j[25]
.sym 39361 soc.cpu.decoded_imm_j[27]
.sym 39365 soc.cpu.mem_rdata_q[25]
.sym 39367 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 39368 soc.cpu.mem_rdata_q[27]
.sym 39369 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39372 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 39375 soc.cpu.decoded_imm_j[5]
.sym 39376 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39377 soc.cpu.instr_jal
.sym 39378 soc.cpu.mem_rdata_q[25]
.sym 39381 soc.cpu.mem_rdata_q[27]
.sym 39382 soc.cpu.instr_auipc
.sym 39383 soc.cpu.instr_lui
.sym 39384 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39387 soc.cpu.instr_jal
.sym 39388 soc.cpu.mem_rdata_q[27]
.sym 39389 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39390 soc.cpu.decoded_imm_j[7]
.sym 39393 soc.cpu.decoded_imm_j[31]
.sym 39394 soc.cpu.instr_jal
.sym 39395 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 39399 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39400 soc.cpu.instr_jal
.sym 39401 soc.cpu.decoded_imm_j[25]
.sym 39402 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 39405 soc.cpu.instr_jal
.sym 39406 soc.cpu.mem_rdata_q[26]
.sym 39407 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39408 soc.cpu.decoded_imm_j[6]
.sym 39411 soc.cpu.instr_auipc
.sym 39412 soc.cpu.mem_rdata_q[25]
.sym 39413 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39414 soc.cpu.instr_lui
.sym 39417 soc.cpu.decoded_imm_j[27]
.sym 39418 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 39419 soc.cpu.instr_jal
.sym 39420 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39421 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39422 CLK$SB_IO_IN_$glb_clk
.sym 39423 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39424 soc.cpu.reg_next_pc[3]
.sym 39425 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 39426 soc.cpu.reg_next_pc[25]
.sym 39427 soc.cpu.reg_next_pc[28]
.sym 39428 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 39429 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 39430 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 39431 soc.cpu.reg_next_pc[17]
.sym 39432 soc.cpu.decoded_imm[25]
.sym 39434 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39435 soc.cpu.decoded_imm[25]
.sym 39436 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39437 soc.cpu.alu_out_q[17]
.sym 39438 soc.cpu.decoded_imm[6]
.sym 39439 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39440 soc.cpu.alu_out_q[23]
.sym 39441 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 39442 soc.cpu.decoded_imm[7]
.sym 39443 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 39444 soc.cpu.decoded_imm[3]
.sym 39445 soc.cpu.reg_next_pc[24]
.sym 39446 soc.cpu.decoded_imm[25]
.sym 39447 soc.cpu.instr_timer
.sym 39448 soc.cpu.decoded_imm_j[2]
.sym 39449 soc.cpu.decoded_imm_j[3]
.sym 39450 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39451 soc.cpu.decoded_imm_j[18]
.sym 39452 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 39453 soc.cpu.decoded_imm_j[17]
.sym 39454 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39455 soc.cpu.reg_out[2]
.sym 39456 soc.cpu.decoded_imm_j[23]
.sym 39457 soc.cpu.decoded_imm_j[19]
.sym 39458 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 39459 soc.cpu.latched_is_lh
.sym 39465 soc.cpu.decoded_imm_j[3]
.sym 39468 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 39470 soc.cpu.decoded_imm_j[7]
.sym 39472 soc.cpu.decoded_imm_j[0]
.sym 39474 soc.cpu.decoded_imm_j[2]
.sym 39476 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39478 soc.cpu.decoded_imm_j[5]
.sym 39480 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39481 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 39482 soc.cpu.decoded_imm_j[1]
.sym 39484 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39485 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39486 soc.cpu.decoded_imm_j[4]
.sym 39488 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39492 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 39495 soc.cpu.decoded_imm_j[6]
.sym 39497 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1]
.sym 39499 soc.cpu.decoded_imm_j[0]
.sym 39500 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 39503 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2]
.sym 39505 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39506 soc.cpu.decoded_imm_j[1]
.sym 39507 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1]
.sym 39509 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3]
.sym 39511 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39512 soc.cpu.decoded_imm_j[2]
.sym 39513 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2]
.sym 39515 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4]
.sym 39517 soc.cpu.decoded_imm_j[3]
.sym 39518 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 39519 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3]
.sym 39521 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5]
.sym 39523 soc.cpu.decoded_imm_j[4]
.sym 39524 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39525 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4]
.sym 39527 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6]
.sym 39529 soc.cpu.decoded_imm_j[5]
.sym 39530 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 39531 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5]
.sym 39533 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7]
.sym 39535 soc.cpu.decoded_imm_j[6]
.sym 39536 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 39537 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6]
.sym 39539 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 39541 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 39542 soc.cpu.decoded_imm_j[7]
.sym 39543 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7]
.sym 39548 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39549 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39550 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39551 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39552 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39553 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39554 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39555 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 39559 soc.cpu.latched_stalu
.sym 39560 soc.cpu.decoded_imm[28]
.sym 39561 soc.cpu.reg_next_pc[4]
.sym 39562 soc.cpu.reg_next_pc[28]
.sym 39563 soc.cpu.cpuregs_wrdata[12]
.sym 39564 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 39565 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 39566 soc.cpu.reg_next_pc[3]
.sym 39567 $PACKER_VCC_NET
.sym 39568 soc.cpu.alu_out_q[4]
.sym 39569 soc.cpu.latched_stalu
.sym 39570 soc.cpu.decoded_imm[24]
.sym 39571 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 39572 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39573 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 39574 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 39575 soc.cpu.compressed_instr
.sym 39576 soc.cpu.decoded_imm_j[24]
.sym 39577 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39578 soc.cpu.decoded_imm_j[29]
.sym 39579 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 39580 soc.cpu.decoded_imm[1]
.sym 39581 soc.cpu.decoded_imm_j[20]
.sym 39582 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39583 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 39588 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 39589 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 39591 soc.cpu.decoded_imm_j[14]
.sym 39592 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 39593 soc.cpu.decoded_imm_j[9]
.sym 39597 soc.cpu.decoded_imm_j[10]
.sym 39599 soc.cpu.decoded_imm_j[15]
.sym 39600 soc.cpu.decoded_imm_j[8]
.sym 39602 soc.cpu.decoded_imm_j[13]
.sym 39603 soc.cpu.decoded_imm_j[12]
.sym 39604 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 39607 soc.cpu.decoded_imm_j[11]
.sym 39610 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39612 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 39616 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 39617 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39620 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9]
.sym 39622 soc.cpu.decoded_imm_j[8]
.sym 39623 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39624 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 39626 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10]
.sym 39628 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 39629 soc.cpu.decoded_imm_j[9]
.sym 39630 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9]
.sym 39632 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11]
.sym 39634 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 39635 soc.cpu.decoded_imm_j[10]
.sym 39636 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10]
.sym 39638 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12]
.sym 39640 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 39641 soc.cpu.decoded_imm_j[11]
.sym 39642 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11]
.sym 39644 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13]
.sym 39646 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 39647 soc.cpu.decoded_imm_j[12]
.sym 39648 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12]
.sym 39650 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14]
.sym 39652 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 39653 soc.cpu.decoded_imm_j[13]
.sym 39654 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13]
.sym 39656 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15]
.sym 39658 soc.cpu.decoded_imm_j[14]
.sym 39659 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 39660 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14]
.sym 39662 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 39664 soc.cpu.decoded_imm_j[15]
.sym 39665 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 39666 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15]
.sym 39670 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39671 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39672 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39673 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39674 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39675 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39676 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39677 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39681 soc.cpu.decoded_imm_j[12]
.sym 39682 soc.cpu.reg_pc[6]
.sym 39683 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 39684 soc.cpu.decoded_imm[0]
.sym 39685 soc.cpu.instr_rdcycleh
.sym 39686 soc.cpu.reg_next_pc[22]
.sym 39687 soc.cpu.reg_pc[3]
.sym 39688 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 39689 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 39690 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 39691 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39692 soc.cpu.alu_out_q[27]
.sym 39694 soc.cpu.decoded_imm[10]
.sym 39695 soc.cpu.reg_out[0]
.sym 39696 gpio_led_b[4]
.sym 39697 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 39698 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 39699 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 39700 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 39701 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 39702 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 39703 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 39704 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39705 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 39706 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 39711 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 39712 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 39713 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 39715 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 39717 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 39721 soc.cpu.decoded_imm_j[18]
.sym 39723 soc.cpu.decoded_imm_j[17]
.sym 39724 soc.cpu.decoded_imm_j[16]
.sym 39727 soc.cpu.decoded_imm_j[19]
.sym 39728 soc.cpu.decoded_imm_j[23]
.sym 39730 soc.cpu.decoded_imm_j[21]
.sym 39733 soc.cpu.decoded_imm_j[22]
.sym 39734 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 39736 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 39737 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39741 soc.cpu.decoded_imm_j[20]
.sym 39743 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17]
.sym 39745 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 39746 soc.cpu.decoded_imm_j[16]
.sym 39747 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 39749 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18]
.sym 39751 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 39752 soc.cpu.decoded_imm_j[17]
.sym 39753 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17]
.sym 39755 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19]
.sym 39757 soc.cpu.decoded_imm_j[18]
.sym 39758 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 39759 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18]
.sym 39761 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20]
.sym 39763 soc.cpu.decoded_imm_j[19]
.sym 39764 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 39765 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19]
.sym 39767 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21]
.sym 39769 soc.cpu.decoded_imm_j[20]
.sym 39770 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 39771 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20]
.sym 39773 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22]
.sym 39775 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 39776 soc.cpu.decoded_imm_j[21]
.sym 39777 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21]
.sym 39779 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23]
.sym 39781 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 39782 soc.cpu.decoded_imm_j[22]
.sym 39783 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22]
.sym 39785 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 39787 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 39788 soc.cpu.decoded_imm_j[23]
.sym 39789 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23]
.sym 39793 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39794 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39795 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39796 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39797 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39798 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39799 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39800 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39803 gpio_led_pmod[7]
.sym 39805 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 39806 soc.cpu.reg_next_pc[12]
.sym 39807 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 39808 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 39809 soc.cpu.instr_timer
.sym 39810 soc.cpu.reg_next_pc[11]
.sym 39811 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 39812 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 39813 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39814 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 39815 soc.cpu.reg_next_pc[21]
.sym 39816 soc.cpu.decoded_imm[16]
.sym 39817 soc.cpu.instr_auipc
.sym 39818 soc.cpu.decoded_imm[5]
.sym 39819 soc.cpu.decoded_imm_j[22]
.sym 39820 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39821 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 39822 soc.cpu.cpuregs_wrdata[18]
.sym 39823 soc.cpu.decoded_imm[18]
.sym 39824 soc.cpu.cpuregs_wrdata[4]
.sym 39825 soc.cpu.cpuregs_rs1[15]
.sym 39826 soc.cpu.cpuregs_wrdata[10]
.sym 39827 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 39828 soc.cpu.cpuregs_wrdata[11]
.sym 39829 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 39841 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 39843 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 39845 soc.cpu.decoded_imm_j[27]
.sym 39846 soc.cpu.decoded_imm_j[31]
.sym 39847 soc.cpu.decoded_imm_j[26]
.sym 39848 soc.cpu.decoded_imm_j[29]
.sym 39849 soc.cpu.decoded_imm_j[30]
.sym 39850 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 39851 soc.cpu.decoded_imm_j[24]
.sym 39856 soc.cpu.decoded_imm_j[25]
.sym 39857 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 39858 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 39859 soc.cpu.decoded_imm_j[28]
.sym 39860 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 39862 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 39863 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 39866 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25]
.sym 39868 soc.cpu.decoded_imm_j[24]
.sym 39869 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 39870 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 39872 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26]
.sym 39874 soc.cpu.decoded_imm_j[25]
.sym 39875 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 39876 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25]
.sym 39878 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27]
.sym 39880 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 39881 soc.cpu.decoded_imm_j[26]
.sym 39882 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26]
.sym 39884 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28]
.sym 39886 soc.cpu.decoded_imm_j[27]
.sym 39887 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 39888 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27]
.sym 39890 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29]
.sym 39892 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 39893 soc.cpu.decoded_imm_j[28]
.sym 39894 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28]
.sym 39896 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30]
.sym 39898 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 39899 soc.cpu.decoded_imm_j[29]
.sym 39900 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29]
.sym 39902 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31]
.sym 39904 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 39905 soc.cpu.decoded_imm_j[30]
.sym 39906 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30]
.sym 39909 soc.cpu.decoded_imm_j[31]
.sym 39910 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 39912 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31]
.sym 39916 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39917 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39918 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39919 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39920 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39921 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39922 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 39923 soc.cpu.reg_next_pc[31]
.sym 39925 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 39926 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 39927 soc.cpu.decoded_imm_j[21]
.sym 39928 soc.cpu.reg_next_pc[30]
.sym 39930 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 39931 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39932 soc.cpu.cpuregs_wrdata[8]
.sym 39933 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 39934 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 39935 soc.cpu.cpuregs_wrdata[7]
.sym 39937 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 39938 soc.cpu.pcpi_rs1[1]
.sym 39939 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 39940 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 39941 soc.cpu.cpuregs_wrdata[24]
.sym 39942 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39943 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 39944 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 39945 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 39946 soc.cpu.latched_is_lh
.sym 39947 soc.cpu.cpuregs_wrdata[15]
.sym 39948 soc.cpu.reg_out[2]
.sym 39949 soc.cpu.cpuregs_rs1[14]
.sym 39950 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39951 soc.cpu.cpuregs_rs1[24]
.sym 39958 soc.cpu.reg_next_pc[8]
.sym 39961 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39964 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 39966 soc.cpu.cpuregs_wrdata[12]
.sym 39969 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 39970 soc.cpu.latched_stalu
.sym 39972 soc.cpu.cpuregs_wrdata[5]
.sym 39973 soc.cpu.alu_out_q[8]
.sym 39976 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39977 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 39979 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39984 soc.cpu.cpuregs_wrdata[3]
.sym 39985 soc.cpu.reg_out[8]
.sym 39986 soc.cpu.cpuregs_wrdata[10]
.sym 39987 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39988 soc.cpu.cpuregs_wrdata[11]
.sym 39992 soc.cpu.cpuregs_wrdata[11]
.sym 39999 soc.cpu.cpuregs_wrdata[5]
.sym 40004 soc.cpu.cpuregs_wrdata[3]
.sym 40011 soc.cpu.cpuregs_wrdata[12]
.sym 40014 soc.cpu.alu_out_q[8]
.sym 40015 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40016 soc.cpu.latched_stalu
.sym 40017 soc.cpu.reg_out[8]
.sym 40020 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40021 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40022 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 40023 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40026 soc.cpu.cpuregs_wrdata[10]
.sym 40032 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 40034 soc.cpu.reg_next_pc[8]
.sym 40035 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 40037 CLK$SB_IO_IN_$glb_clk
.sym 40039 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 40040 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 40041 soc.cpu.cpuregs_rs1[9]
.sym 40042 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 40043 soc.cpu.cpuregs_rs1[4]
.sym 40044 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 40045 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 40046 soc.cpu.cpuregs_rs1[19]
.sym 40047 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 40048 soc.cpu.cpuregs_rs1[24]
.sym 40049 soc.cpu.cpuregs_rs1[24]
.sym 40050 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40051 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 40052 soc.cpu.cpuregs_wrdata[12]
.sym 40053 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 40054 $PACKER_VCC_NET
.sym 40055 soc.cpu.pcpi_rs1[19]
.sym 40056 soc.cpu.reg_next_pc[31]
.sym 40058 soc.cpu.latched_compr
.sym 40060 soc.cpu.decoded_imm[15]
.sym 40061 soc.cpu.alu_out_q[12]
.sym 40062 soc.cpu.decoded_imm[27]
.sym 40063 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40064 soc.cpu.cpuregs_rs1[28]
.sym 40065 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40066 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 40067 soc.cpu.compressed_instr
.sym 40068 soc.cpu.cpuregs_rs1[26]
.sym 40069 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 40070 soc.cpu.cpuregs_rs1[16]
.sym 40071 soc.cpu.reg_out[8]
.sym 40072 soc.cpu.cpuregs_wrdata[14]
.sym 40073 soc.cpu.alu_out_q[1]
.sym 40074 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 40082 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 40083 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40086 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 40087 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 40089 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40090 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40093 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 40095 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 40096 soc.cpu.cpuregs_wrdata[14]
.sym 40098 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 40099 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40102 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40103 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40105 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 40106 soc.cpu.cpuregs_wrdata[8]
.sym 40107 soc.cpu.cpuregs_wrdata[15]
.sym 40109 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 40114 soc.cpu.cpuregs_wrdata[8]
.sym 40119 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40120 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40121 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40122 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 40125 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 40126 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40127 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 40128 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40131 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40132 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 40133 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40134 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 40137 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 40138 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40139 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 40140 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40146 soc.cpu.cpuregs_wrdata[15]
.sym 40149 soc.cpu.cpuregs_wrdata[14]
.sym 40155 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40156 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40157 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 40158 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40160 CLK$SB_IO_IN_$glb_clk
.sym 40162 soc.cpu.cpuregs_rs1[17]
.sym 40163 soc.cpu.cpuregs_rs1[18]
.sym 40164 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 40165 soc.cpu.cpuregs_rs1[27]
.sym 40166 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 40167 soc.cpu.cpuregs_rs1[21]
.sym 40168 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 40169 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 40170 soc.cpu.reg_next_pc[13]
.sym 40174 soc.cpu.reg_pc[24]
.sym 40175 soc.cpu.instr_lui
.sym 40176 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 40177 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 40178 soc.cpu.reg_pc[13]
.sym 40179 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40180 soc.cpu.pcpi_rs1[15]
.sym 40181 soc.cpu.cpuregs_wrdata[16]
.sym 40182 soc.cpu.cpuregs_rs1[24]
.sym 40183 soc.cpu.cpuregs_wrdata[9]
.sym 40184 soc.cpu.reg_next_pc[22]
.sym 40185 soc.cpu.pcpi_rs1[13]
.sym 40186 soc.cpu.decoded_imm[10]
.sym 40187 soc.cpu.decoded_imm[23]
.sym 40188 soc.cpu.reg_out[0]
.sym 40189 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 40190 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 40191 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 40192 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 40193 gpio_led_b[4]
.sym 40194 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 40195 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 40196 soc.cpu.reg_next_pc[22]
.sym 40197 soc.cpu.cpuregs_wrdata[28]
.sym 40203 soc.cpu.cpuregs_wrdata[26]
.sym 40205 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 40211 soc.cpu.cpuregs_wrdata[24]
.sym 40213 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40214 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 40219 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40220 soc.cpu.cpuregs_wrdata[17]
.sym 40221 soc.cpu.cpuregs_wrdata[28]
.sym 40223 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 40226 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 40227 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 40231 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 40233 soc.cpu.cpuregs_wrdata[16]
.sym 40236 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 40237 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40238 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40239 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 40242 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40243 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40244 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 40245 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 40248 soc.cpu.cpuregs_wrdata[26]
.sym 40257 soc.cpu.cpuregs_wrdata[28]
.sym 40263 soc.cpu.cpuregs_wrdata[16]
.sym 40268 soc.cpu.cpuregs_wrdata[17]
.sym 40272 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 40273 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 40274 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40275 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40280 soc.cpu.cpuregs_wrdata[24]
.sym 40283 CLK$SB_IO_IN_$glb_clk
.sym 40285 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 40286 soc.cpu.cpuregs_rs1[20]
.sym 40287 soc.cpu.cpuregs_rs1[25]
.sym 40288 soc.cpu.cpuregs_rs1[6]
.sym 40289 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 40290 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 40291 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 40292 soc.cpu.cpuregs_rs1[13]
.sym 40296 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40297 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 40299 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 40300 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40301 soc.cpu.cpuregs_rs1[16]
.sym 40302 soc.cpu.pcpi_rs1[2]
.sym 40303 soc.cpu.cpuregs_wrdata[22]
.sym 40304 soc.cpu.cpuregs_rs1[17]
.sym 40305 soc.cpu.alu_out_q[31]
.sym 40306 soc.cpu.cpuregs_rs1[18]
.sym 40307 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 40308 soc.cpu.cpuregs_rs1[12]
.sym 40309 soc.cpu.instr_auipc
.sym 40311 soc.cpu.cpuregs_rs1[27]
.sym 40312 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 40314 soc.cpu.cpuregs_wrdata[18]
.sym 40315 soc.cpu.decoded_imm[18]
.sym 40316 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 40317 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 40318 soc.cpu.cpuregs_rs1[28]
.sym 40319 soc.cpu.cpuregs_rs1[22]
.sym 40320 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 40330 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40331 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40332 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 40333 soc.cpu.cpuregs_wrdata[23]
.sym 40334 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 40338 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40339 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40341 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 40342 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 40347 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 40349 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 40351 soc.cpu.cpuregs_wrdata[22]
.sym 40352 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 40353 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 40354 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 40355 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 40356 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 40357 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40362 soc.cpu.cpuregs_wrdata[23]
.sym 40365 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40366 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 40367 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 40368 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40371 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 40372 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 40373 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40374 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40377 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 40380 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 40383 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 40384 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40385 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40386 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 40389 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 40390 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40391 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40392 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 40395 soc.cpu.cpuregs_wrdata[22]
.sym 40401 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 40402 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 40403 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 40404 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 40406 CLK$SB_IO_IN_$glb_clk
.sym 40408 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 40409 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 40410 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 40411 soc.cpu.cpuregs_rs1[2]
.sym 40412 soc.cpu.cpuregs_rs1[29]
.sym 40413 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 40414 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 40415 soc.cpu.cpuregs_rs1[30]
.sym 40416 soc.cpu.decoded_imm[5]
.sym 40420 soc.cpu.decoded_imm[21]
.sym 40422 soc.cpu.reg_pc[22]
.sym 40423 soc.cpu.cpuregs_rs1[6]
.sym 40424 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 40425 soc.cpu.pcpi_rs1[1]
.sym 40426 soc.cpu.reg_pc[26]
.sym 40428 soc.cpu.cpuregs_rs1[15]
.sym 40429 soc.cpu.cpuregs_wrdata[23]
.sym 40430 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 40431 soc.cpu.cpuregs_wrdata[7]
.sym 40435 soc.cpu.alu_out_q[2]
.sym 40436 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 40437 soc.cpu.decoded_imm[13]
.sym 40438 soc.cpu.latched_is_lh
.sym 40439 soc.cpu.cpuregs_rs1[24]
.sym 40440 soc.cpu.reg_out[2]
.sym 40441 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 40442 soc.cpu.irq_state[0]
.sym 40443 soc.cpu.decoded_imm[12]
.sym 40449 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 40450 soc.cpu.instr_lui
.sym 40451 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 40452 soc.cpu.mem_rdata_q[21]
.sym 40453 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 40454 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 40457 soc.cpu.decoded_imm[23]
.sym 40458 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40459 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 40460 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40461 soc.cpu.decoded_imm[13]
.sym 40465 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40466 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40467 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40469 soc.cpu.instr_auipc
.sym 40470 soc.cpu.decoded_imm[31]
.sym 40472 soc.cpu.decoded_imm[25]
.sym 40473 soc.cpu.decoded_imm[29]
.sym 40474 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 40475 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 40478 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 40479 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 40482 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40483 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 40484 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 40485 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40488 soc.cpu.decoded_imm[25]
.sym 40490 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 40491 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40494 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 40495 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 40496 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 40497 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 40500 soc.cpu.decoded_imm[23]
.sym 40501 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 40503 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40506 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40508 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 40509 soc.cpu.decoded_imm[29]
.sym 40512 soc.cpu.decoded_imm[31]
.sym 40513 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 40515 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40518 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40519 soc.cpu.instr_lui
.sym 40520 soc.cpu.instr_auipc
.sym 40521 soc.cpu.mem_rdata_q[21]
.sym 40524 soc.cpu.decoded_imm[13]
.sym 40526 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 40527 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 40528 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40529 CLK$SB_IO_IN_$glb_clk
.sym 40531 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 40532 soc.cpu.cpuregs_rs1[1]
.sym 40533 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40534 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 40535 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40536 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 40537 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 40538 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I0
.sym 40539 soc.cpu.decoded_imm[29]
.sym 40543 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 40544 $PACKER_VCC_NET
.sym 40545 soc.cpu.pcpi_rs2[31]
.sym 40546 soc.cpu.cpuregs_rs1[2]
.sym 40547 soc.cpu.pcpi_rs2[25]
.sym 40548 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 40551 soc.cpu.pcpi_rs1[11]
.sym 40553 soc.cpu.decoded_imm[12]
.sym 40554 soc.cpu.pcpi_rs1[20]
.sym 40555 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 40556 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 40557 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 40558 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 40559 soc.cpu.decoded_imm_j[0]
.sym 40560 soc.cpu.pcpi_rs2[29]
.sym 40561 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 40564 soc.cpu.compressed_instr
.sym 40565 soc.cpu.cpuregs_rs1[30]
.sym 40566 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40574 soc.cpu.cpu_state[2]
.sym 40576 soc.cpu.mem_rdata_q[12]
.sym 40578 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 40579 soc.cpu.decoded_imm_j[14]
.sym 40581 soc.cpu.instr_auipc
.sym 40583 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 40584 soc.cpu.instr_lui
.sym 40585 soc.cpu.mem_rdata_q[14]
.sym 40586 soc.cpu.decoded_imm_j[13]
.sym 40587 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 40588 soc.cpu.decoded_imm_j[12]
.sym 40590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40591 soc.cpu.mem_rdata_q[13]
.sym 40594 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 40595 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40596 resetn
.sym 40598 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 40600 soc.cpu.decoded_imm_j[21]
.sym 40602 soc.cpu.instr_jal
.sym 40603 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40605 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 40606 soc.cpu.decoded_imm_j[13]
.sym 40607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40608 soc.cpu.instr_jal
.sym 40611 soc.cpu.instr_jal
.sym 40612 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 40613 soc.cpu.decoded_imm_j[14]
.sym 40614 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40617 soc.cpu.instr_auipc
.sym 40618 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40619 soc.cpu.mem_rdata_q[12]
.sym 40620 soc.cpu.instr_lui
.sym 40623 soc.cpu.instr_jal
.sym 40624 soc.cpu.decoded_imm_j[12]
.sym 40625 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 40626 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40629 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40630 soc.cpu.decoded_imm_j[21]
.sym 40631 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 40632 soc.cpu.instr_jal
.sym 40636 soc.cpu.cpu_state[2]
.sym 40637 resetn
.sym 40641 soc.cpu.instr_auipc
.sym 40642 soc.cpu.instr_lui
.sym 40643 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40644 soc.cpu.mem_rdata_q[13]
.sym 40647 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40648 soc.cpu.mem_rdata_q[14]
.sym 40649 soc.cpu.instr_lui
.sym 40650 soc.cpu.instr_auipc
.sym 40651 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 40652 CLK$SB_IO_IN_$glb_clk
.sym 40653 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 40654 soc.cpu.cpuregs_wrdata[1]
.sym 40655 soc.cpu.cpuregs_wrdata[0]
.sym 40656 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 40657 soc.cpu.is_lui_auipc_jal
.sym 40658 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 40659 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 40660 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 40661 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 40663 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40666 soc.cpu.reg_next_pc[2]
.sym 40668 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 40669 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 40670 soc.cpu.decoded_imm[14]
.sym 40672 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 40673 soc.cpu.cpu_state[3]
.sym 40674 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 40675 soc.cpu.cpuregs_rs1[1]
.sym 40676 soc.cpu.decoded_imm[21]
.sym 40677 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40679 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 40681 gpio_led_b[4]
.sym 40682 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 40685 gpio_led_b[2]
.sym 40686 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 40689 soc.cpu.irq_pending[1]
.sym 40695 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 40697 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 40698 soc.cpu.latched_is_lh
.sym 40699 soc.cpu.cpu_state[6]
.sym 40705 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 40707 soc.cpu.cpu_state[6]
.sym 40709 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 40710 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 40711 soc.cpu.instr_lb
.sym 40712 soc.cpu.latched_branch
.sym 40713 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 40714 soc.cpu.irq_state[0]
.sym 40718 gpio_led_b[3]
.sym 40719 soc.cpu.instr_lh
.sym 40720 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40721 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 40722 soc.cpu.is_lui_auipc_jal
.sym 40725 soc.cpu.latched_is_lb
.sym 40729 soc.cpu.irq_state[0]
.sym 40731 soc.cpu.latched_branch
.sym 40735 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 40737 soc.cpu.is_lui_auipc_jal
.sym 40742 soc.cpu.cpu_state[6]
.sym 40743 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 40746 soc.cpu.instr_lh
.sym 40747 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 40748 soc.cpu.latched_is_lh
.sym 40749 soc.cpu.cpu_state[6]
.sym 40752 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 40753 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 40755 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 40759 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 40761 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40764 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 40765 soc.cpu.cpu_state[6]
.sym 40766 soc.cpu.instr_lb
.sym 40767 soc.cpu.latched_is_lb
.sym 40772 gpio_led_b[3]
.sym 40774 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 40775 CLK$SB_IO_IN_$glb_clk
.sym 40776 resetn_SB_LUT4_I3_O_$glb_sr
.sym 40778 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 40779 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 40780 soc.cpu.reg_pc[0]
.sym 40782 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40783 soc.cpu.reg_next_pc[0]
.sym 40785 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40786 soc.cpu.decoded_imm[31]
.sym 40790 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40791 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 40794 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 40795 soc.cpu.cpu_state[6]
.sym 40796 soc.cpu.irq_mask[2]
.sym 40797 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 40798 soc.cpu.cpuregs_wrdata[0]
.sym 40799 soc.cpu.cpu_state[4]
.sym 40800 soc.cpu.pcpi_rs1[23]
.sym 40803 soc.cpu.is_lui_auipc_jal
.sym 40808 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 40811 gpio_led_pmod[3]
.sym 40812 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 40820 soc.cpu.irq_delay
.sym 40821 soc.cpu.decoder_trigger
.sym 40827 gpio_led_pmod[1]
.sym 40830 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40833 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 40834 soc.cpu.compressed_instr
.sym 40836 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 40838 soc.cpu.irq_active
.sym 40840 gpio_led_b[6]
.sym 40841 gpio_led_b[4]
.sym 40845 gpio_led_b[2]
.sym 40846 gpio_led_b[5]
.sym 40853 soc.cpu.compressed_instr
.sym 40857 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40860 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 40865 gpio_led_pmod[1]
.sym 40869 gpio_led_b[5]
.sym 40875 gpio_led_b[6]
.sym 40884 gpio_led_b[2]
.sym 40887 soc.cpu.irq_delay
.sym 40888 soc.cpu.decoder_trigger
.sym 40889 soc.cpu.irq_active
.sym 40895 gpio_led_b[4]
.sym 40897 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 40898 CLK$SB_IO_IN_$glb_clk
.sym 40912 soc.cpu.pcpi_rs1[25]
.sym 40913 soc.cpu.pcpi_rs1[0]
.sym 40914 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 40915 soc.cpu.reg_pc[0]
.sym 40916 soc.cpu.pcpi_rs1[26]
.sym 40918 soc.cpu.pcpi_rs1[31]
.sym 40919 soc.cpu.pcpi_rs1[28]
.sym 40920 soc.cpu.instr_jal
.sym 40922 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 40923 soc.cpu.irq_pending[2]
.sym 40934 soc.cpu.irq_state[0]
.sym 40964 soc.cpu.irq_active
.sym 40989 soc.cpu.irq_active
.sym 41020 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 41021 CLK$SB_IO_IN_$glb_clk
.sym 41022 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41038 soc.cpu.pcpi_rs1[21]
.sym 41041 soc.cpu.cpuregs_rs1[0]
.sym 41042 soc.cpu.pcpi_rs1[30]
.sym 41080 pwm_b.counter[1]
.sym 41083 gpio_led_pmod[3]
.sym 41087 pwm_b.counter[0]
.sym 41099 pwm_b.counter[1]
.sym 41100 pwm_b.counter[0]
.sym 41103 gpio_led_pmod[3]
.sym 41139 pwm_b.counter[0]
.sym 41144 CLK$SB_IO_IN_$glb_clk
.sym 41165 gpio_led_pmod[7]
.sym 41191 P2_2$SB_IO_OUT
.sym 41194 P2_4$SB_IO_OUT
.sym 41201 P2_4$SB_IO_OUT
.sym 41209 P2_2$SB_IO_OUT
.sym 41246 soc.simpleuart.recv_pattern[6]
.sym 41247 soc.simpleuart.recv_pattern[5]
.sym 41248 soc.simpleuart.recv_pattern[1]
.sym 41249 soc.simpleuart.recv_pattern[3]
.sym 41250 soc.simpleuart.recv_pattern[2]
.sym 41251 soc.simpleuart.recv_pattern[7]
.sym 41252 soc.simpleuart.recv_pattern[4]
.sym 41253 soc.simpleuart.recv_pattern[0]
.sym 41262 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41263 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 41268 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 41288 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 41302 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 41303 iomem_wstrb[3]
.sym 41306 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 41307 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 41313 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 41316 iomem_wstrb[2]
.sym 41317 iomem_wstrb[1]
.sym 41324 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 41327 iomem_wstrb[2]
.sym 41328 iomem_wstrb[1]
.sym 41329 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 41330 iomem_wstrb[3]
.sym 41363 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 41364 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 41366 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 41367 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 41368 CLK$SB_IO_IN_$glb_clk
.sym 41369 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41375 soc.simpleuart.recv_buf_data[2]
.sym 41377 soc.simpleuart.recv_buf_data[4]
.sym 41378 soc.simpleuart.recv_buf_data[7]
.sym 41381 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 41386 soc.simpleuart.recv_buf_data[1]
.sym 41394 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 41395 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 41396 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 41399 UART_RX$SB_IO_IN
.sym 41401 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 41412 iomem_wstrb[1]
.sym 41419 soc.cpu.mem_16bit_buffer[2]
.sym 41420 soc.mem_rdata[18]
.sym 41425 soc.simpleuart.send_dummy
.sym 41429 soc.cpu.mem_rdata_q[25]
.sym 41430 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 41431 soc.cpu.mem_rdata_latched[2]
.sym 41433 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41437 soc.simpleuart_reg_div_do[4]
.sym 41451 soc.simpleuart.send_dummy
.sym 41452 soc.cpu.mem_rdata_q[5]
.sym 41453 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41458 soc.cpu.mem_rdata_q[18]
.sym 41459 soc.cpu.mem_rdata_q[25]
.sym 41460 soc.cpu.mem_rdata_q[5]
.sym 41461 soc.cpu.mem_rdata_q[4]
.sym 41464 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 41467 soc.cpu.mem_rdata_q[6]
.sym 41468 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 41469 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 41470 soc.cpu.mem_rdata_q[28]
.sym 41471 soc.cpu.mem_la_secondword
.sym 41472 iomem_wdata[2]
.sym 41473 iomem_wdata[4]
.sym 41475 soc.mem_rdata[18]
.sym 41476 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41477 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 41478 soc.cpu.mem_rdata_q[28]
.sym 41480 soc.cpu.mem_xfer
.sym 41481 soc.cpu.mem_rdata_q[3]
.sym 41486 iomem_wdata[4]
.sym 41490 soc.cpu.mem_rdata_q[25]
.sym 41491 soc.cpu.mem_rdata_q[5]
.sym 41492 soc.cpu.mem_rdata_q[3]
.sym 41493 soc.cpu.mem_rdata_q[6]
.sym 41496 soc.cpu.mem_xfer
.sym 41497 soc.cpu.mem_rdata_q[18]
.sym 41499 soc.mem_rdata[18]
.sym 41502 soc.cpu.mem_rdata_q[5]
.sym 41503 soc.cpu.mem_rdata_q[28]
.sym 41504 soc.cpu.mem_rdata_q[4]
.sym 41505 soc.cpu.mem_rdata_q[6]
.sym 41511 iomem_wdata[2]
.sym 41514 soc.cpu.mem_rdata_q[4]
.sym 41515 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41516 soc.cpu.mem_rdata_q[28]
.sym 41517 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41520 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 41522 soc.simpleuart.send_dummy
.sym 41526 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 41528 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 41529 soc.cpu.mem_la_secondword
.sym 41530 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 41531 CLK$SB_IO_IN_$glb_clk
.sym 41532 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41533 iomem_rdata[2]
.sym 41534 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 41535 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 41536 iomem_rdata[4]
.sym 41537 iomem_rdata[5]
.sym 41538 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 41539 iomem_rdata[18]
.sym 41540 iomem_rdata[9]
.sym 41543 soc.cpu.mem_do_rinst
.sym 41545 soc.simpleuart_reg_div_do[4]
.sym 41547 iomem_addr[3]
.sym 41548 soc.ram_ready
.sym 41550 soc.simpleuart_reg_div_do[5]
.sym 41551 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 41553 iomem_wstrb[3]
.sym 41555 soc.simpleuart_reg_div_do[2]
.sym 41557 soc.cpu.mem_la_secondword
.sym 41559 gpio_led_g[2]
.sym 41560 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41561 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41563 soc.mem_rdata[25]
.sym 41564 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41565 soc.cpu.mem_xfer
.sym 41566 soc.cpu.mem_rdata_latched[4]
.sym 41575 soc.cpu.mem_la_secondword
.sym 41576 soc.cpu.mem_xfer
.sym 41578 soc.cpu.mem_rdata_latched[5]
.sym 41580 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41583 soc.mem_rdata[18]
.sym 41585 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 41586 soc.cpu.mem_16bit_buffer[2]
.sym 41587 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41590 soc.cpu.mem_rdata_latched[4]
.sym 41591 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 41593 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 41594 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41595 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 41597 soc.cpu.mem_rdata_latched[2]
.sym 41598 soc.cpu.mem_xfer
.sym 41599 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 41600 soc.cpu.mem_rdata_q[18]
.sym 41601 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 41603 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 41607 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41608 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 41609 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41610 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 41616 soc.cpu.mem_rdata_latched[5]
.sym 41621 soc.cpu.mem_rdata_latched[4]
.sym 41625 soc.cpu.mem_rdata_q[18]
.sym 41626 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41627 soc.cpu.mem_xfer
.sym 41628 soc.mem_rdata[18]
.sym 41631 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 41632 soc.cpu.mem_la_secondword
.sym 41633 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 41637 soc.cpu.mem_rdata_latched[2]
.sym 41643 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 41644 soc.cpu.mem_la_secondword
.sym 41646 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 41649 soc.cpu.mem_16bit_buffer[2]
.sym 41650 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41651 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 41652 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 41653 soc.cpu.mem_xfer
.sym 41654 CLK$SB_IO_IN_$glb_clk
.sym 41656 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 41657 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 41658 soc.cpu.mem_rdata_latched[6]
.sym 41659 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 41660 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 41661 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 41662 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 41663 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_I2_I3
.sym 41665 soc.mem_rdata[18]
.sym 41668 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 41669 soc.simpleuart_reg_div_do[10]
.sym 41674 soc.cpu.mem_rdata_latched[5]
.sym 41676 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 41680 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 41681 soc.cpu.mem_rdata_latched[5]
.sym 41683 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41684 iomem_wstrb[1]
.sym 41687 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41688 soc.mem_rdata[22]
.sym 41689 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41690 soc.cpu.mem_rdata_q[9]
.sym 41697 soc.cpu.mem_rdata_q[9]
.sym 41699 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41701 soc.cpu.mem_xfer
.sym 41702 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41704 soc.cpu.mem_rdata_latched[2]
.sym 41706 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41707 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41708 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 41709 soc.cpu.mem_xfer
.sym 41710 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41711 soc.cpu.mem_rdata_q[1]
.sym 41712 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41716 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41717 soc.cpu.mem_la_secondword
.sym 41718 soc.cpu.mem_rdata_q[25]
.sym 41720 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41721 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41723 soc.mem_rdata[25]
.sym 41724 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41726 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41727 soc.cpu.mem_rdata_latched[3]
.sym 41730 soc.cpu.mem_la_secondword
.sym 41731 soc.cpu.mem_rdata_q[25]
.sym 41732 soc.cpu.mem_xfer
.sym 41733 soc.mem_rdata[25]
.sym 41736 soc.cpu.mem_rdata_latched[3]
.sym 41737 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41738 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41739 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41742 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41743 soc.cpu.mem_rdata_latched[2]
.sym 41744 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41745 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41748 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41749 soc.cpu.mem_xfer
.sym 41750 soc.cpu.mem_rdata_q[1]
.sym 41751 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 41754 soc.cpu.mem_rdata_q[9]
.sym 41755 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41756 soc.cpu.mem_la_secondword
.sym 41757 soc.cpu.mem_xfer
.sym 41760 soc.cpu.mem_xfer
.sym 41761 soc.cpu.mem_rdata_q[9]
.sym 41762 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41763 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41766 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41767 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41768 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41769 soc.cpu.mem_rdata_latched[2]
.sym 41772 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41774 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41775 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41779 soc.cpu.mem_16bit_buffer[4]
.sym 41780 soc.cpu.mem_16bit_buffer[5]
.sym 41781 soc.cpu.mem_16bit_buffer[8]
.sym 41782 soc.cpu.mem_16bit_buffer[3]
.sym 41783 soc.cpu.mem_rdata_latched[4]
.sym 41784 soc.cpu.mem_16bit_buffer[6]
.sym 41785 soc.cpu.mem_16bit_buffer[2]
.sym 41786 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 41791 iomem_wdata[1]
.sym 41792 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41793 soc.simpleuart_reg_div_do[8]
.sym 41794 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 41795 soc.simpleuart_reg_div_do[14]
.sym 41797 soc.simpleuart_reg_div_do[19]
.sym 41798 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41799 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 41800 gpio_led_pmod[0]
.sym 41801 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 41802 soc.cpu.mem_rdata_latched[6]
.sym 41803 soc.cpu.mem_xfer
.sym 41804 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41805 soc.cpu.mem_rdata_q[30]
.sym 41806 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41808 soc.cpu.mem_16bit_buffer[2]
.sym 41809 soc.cpu.mem_rdata_q[19]
.sym 41810 soc.cpu.mem_rdata_q[22]
.sym 41811 iomem_wstrb[0]
.sym 41812 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41820 soc.mem_rdata[17]
.sym 41821 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 41822 soc.cpu.mem_rdata_latched[6]
.sym 41824 soc.cpu.mem_xfer
.sym 41826 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41828 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 41830 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41831 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41832 soc.cpu.mem_xfer
.sym 41834 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41835 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 41836 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41837 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41838 soc.cpu.mem_do_rinst
.sym 41839 soc.cpu.mem_rdata_q[17]
.sym 41842 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41843 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 41844 soc.mem_valid
.sym 41845 soc.cpu.mem_16bit_buffer[5]
.sym 41848 soc.cpu.mem_rdata_latched[4]
.sym 41849 soc.mem_rdata[25]
.sym 41850 soc.cpu.mem_rdata_latched[5]
.sym 41851 soc.cpu.mem_rdata_q[25]
.sym 41853 soc.cpu.mem_rdata_q[25]
.sym 41854 soc.cpu.mem_xfer
.sym 41855 soc.mem_rdata[25]
.sym 41856 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41859 soc.cpu.mem_rdata_q[17]
.sym 41860 soc.mem_rdata[17]
.sym 41861 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41862 soc.cpu.mem_xfer
.sym 41866 soc.cpu.mem_rdata_latched[5]
.sym 41867 soc.cpu.mem_rdata_latched[6]
.sym 41868 soc.cpu.mem_rdata_latched[4]
.sym 41871 soc.cpu.mem_rdata_q[17]
.sym 41872 soc.mem_rdata[17]
.sym 41873 soc.cpu.mem_xfer
.sym 41877 soc.cpu.mem_do_rinst
.sym 41878 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 41879 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 41880 soc.mem_valid
.sym 41884 soc.mem_rdata[17]
.sym 41889 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41890 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 41891 soc.cpu.mem_16bit_buffer[5]
.sym 41892 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 41895 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41896 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41897 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41898 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41899 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 41900 CLK$SB_IO_IN_$glb_clk
.sym 41902 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41903 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41904 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 41905 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.sym 41906 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 41907 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41908 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41909 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 41910 soc.cpu.mem_xfer
.sym 41911 iomem_wdata[12]
.sym 41912 iomem_wdata[12]
.sym 41917 soc.cpu.mem_16bit_buffer[3]
.sym 41919 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 41922 iomem_wdata[4]
.sym 41923 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 41924 soc.mem_rdata[17]
.sym 41925 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 41926 soc.mem_rdata[23]
.sym 41927 soc.cpu.mem_16bit_buffer[12]
.sym 41928 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 41929 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41930 soc.cpu.mem_rdata_latched[4]
.sym 41931 soc.cpu.mem_xfer
.sym 41932 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41933 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 41934 soc.mem_rdata[28]
.sym 41935 soc.cpu.mem_rdata_latched[5]
.sym 41936 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 41937 soc.cpu.mem_rdata_q[25]
.sym 41944 soc.cpu.mem_rdata_q[12]
.sym 41945 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 41946 soc.cpu.mem_rdata_q[10]
.sym 41947 soc.cpu.mem_xfer
.sym 41952 soc.mem_rdata[28]
.sym 41953 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41954 soc.cpu.trap_SB_LUT4_I3_O
.sym 41955 soc.cpu.mem_xfer
.sym 41957 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41958 soc.cpu.mem_rdata_q[27]
.sym 41961 soc.cpu.mem_rdata_q[11]
.sym 41962 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 41966 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41967 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41969 soc.mem_rdata[27]
.sym 41970 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41971 soc.cpu.mem_rdata_q[14]
.sym 41973 soc.cpu.mem_rdata_q[28]
.sym 41974 soc.cpu.mem_la_secondword
.sym 41976 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41977 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41978 soc.cpu.mem_rdata_q[11]
.sym 41979 soc.cpu.mem_xfer
.sym 41982 soc.cpu.mem_xfer
.sym 41983 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 41984 soc.cpu.mem_rdata_q[12]
.sym 41985 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 41988 soc.cpu.mem_xfer
.sym 41989 soc.cpu.mem_rdata_q[14]
.sym 41990 soc.cpu.mem_la_secondword
.sym 41991 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41994 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 41995 soc.cpu.mem_xfer
.sym 41996 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41997 soc.cpu.trap_SB_LUT4_I3_O
.sym 42000 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42001 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42002 soc.cpu.mem_xfer
.sym 42003 soc.cpu.mem_rdata_q[10]
.sym 42006 soc.mem_rdata[27]
.sym 42007 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42008 soc.cpu.mem_xfer
.sym 42009 soc.cpu.mem_rdata_q[27]
.sym 42012 soc.cpu.mem_la_secondword
.sym 42013 soc.cpu.mem_rdata_q[28]
.sym 42014 soc.mem_rdata[28]
.sym 42015 soc.cpu.mem_xfer
.sym 42019 soc.cpu.mem_rdata_q[27]
.sym 42020 soc.mem_rdata[27]
.sym 42021 soc.cpu.mem_xfer
.sym 42025 soc.cpu.mem_16bit_buffer[14]
.sym 42026 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42027 soc.cpu.mem_16bit_buffer[7]
.sym 42028 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 42029 soc.cpu.mem_16bit_buffer[13]
.sym 42030 soc.cpu.mem_16bit_buffer[10]
.sym 42031 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 42032 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 42036 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 42037 soc.cpu.mem_rdata_q[29]
.sym 42038 soc.cpu.mem_rdata_q[12]
.sym 42040 soc.cpu.trap_SB_LUT4_I3_O
.sym 42041 iomem_addr[10]
.sym 42046 iomem_addr[9]
.sym 42047 soc.simpleuart_reg_div_do[7]
.sym 42048 iomem_wdata[12]
.sym 42050 soc.simpleuart_reg_div_do[18]
.sym 42051 gpio_led_g[2]
.sym 42052 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42054 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 42055 soc.mem_rdata[27]
.sym 42056 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42057 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42059 soc.cpu.mem_rdata_q[26]
.sym 42060 soc.cpu.mem_la_secondword
.sym 42066 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42068 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42069 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42070 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42072 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42073 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 42074 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42075 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42076 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42077 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42080 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42081 soc.mem_rdata[27]
.sym 42083 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42084 soc.cpu.mem_la_secondword
.sym 42087 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42091 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42094 soc.mem_rdata[28]
.sym 42097 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42101 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42102 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42106 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42107 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 42108 soc.cpu.mem_la_secondword
.sym 42112 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 42114 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42118 soc.mem_rdata[27]
.sym 42123 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42124 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42125 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42126 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42130 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42132 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42138 soc.mem_rdata[28]
.sym 42141 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42144 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42145 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42146 CLK$SB_IO_IN_$glb_clk
.sym 42149 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42151 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42152 iomem_rdata[26]
.sym 42154 iomem_rdata[30]
.sym 42158 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 42159 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42160 iomem_rdata[20]
.sym 42162 iomem_wstrb[2]
.sym 42163 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 42164 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 42165 soc.simpleuart_reg_div_do[24]
.sym 42167 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42168 soc.mem_valid
.sym 42169 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42171 gpio_led_pmod[7]
.sym 42172 soc.cpu.instr_waitirq
.sym 42173 soc.cpu.mem_rdata_latched[5]
.sym 42174 soc.cpu.mem_rdata_q[9]
.sym 42175 iomem_wstrb[1]
.sym 42176 soc.cpu.mem_rdata_q[10]
.sym 42178 gpio_led_b[6]
.sym 42179 gpio_led_b[2]
.sym 42180 soc.cpu.instr_retirq
.sym 42181 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 42182 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42190 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 42191 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42193 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42196 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42198 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42199 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 42206 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 42210 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42211 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42214 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42218 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 42222 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42228 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 42229 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42236 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 42237 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 42240 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 42242 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 42246 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42248 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42249 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 42253 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42254 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42255 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42259 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 42261 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 42265 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42266 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 42267 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42268 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42269 CLK$SB_IO_IN_$glb_clk
.sym 42271 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 42272 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42273 soc.cpu.last_mem_valid
.sym 42276 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 42278 soc.cpu.mem_la_firstword_reg
.sym 42283 soc.cpu.instr_retirq
.sym 42285 soc.cpu.decoded_imm_j[6]
.sym 42286 gpio_led_b[5]
.sym 42287 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42291 soc.simpleuart_reg_div_do[23]
.sym 42292 iomem_addr[16]
.sym 42293 gpio_led_r[0]
.sym 42295 iomem_wstrb[0]
.sym 42296 iomem_wdata[19]
.sym 42298 soc.cpu.mem_rdata_q[22]
.sym 42300 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42303 soc.cpu.mem_xfer
.sym 42304 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 42306 soc.cpu.mem_rdata_q[19]
.sym 42314 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 42315 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 42316 soc.cpu.cpuregs_waddr[1]
.sym 42321 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 42322 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 42323 soc.cpu.trap_SB_LUT4_I3_O
.sym 42324 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 42326 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42327 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 42328 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42330 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42331 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 42332 iomem_wstrb[0]
.sym 42335 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42337 soc.cpu.cpuregs_waddr[4]
.sym 42339 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 42340 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 42341 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 42342 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 42343 iomem_wstrb[1]
.sym 42346 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 42347 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 42348 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 42352 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42354 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42357 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 42358 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 42359 soc.cpu.cpuregs_waddr[4]
.sym 42360 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 42363 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 42365 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 42366 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 42369 iomem_wstrb[0]
.sym 42370 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42371 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 42372 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42375 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 42377 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 42378 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 42381 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 42382 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 42383 soc.cpu.cpuregs_waddr[1]
.sym 42384 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 42387 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42388 iomem_wstrb[1]
.sym 42389 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42390 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 42391 soc.cpu.trap_SB_LUT4_I3_O
.sym 42392 CLK$SB_IO_IN_$glb_clk
.sym 42394 soc.cpu.cpuregs_raddr1[1]
.sym 42395 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 42396 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42397 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 42398 soc.cpu.cpuregs_raddr1[4]
.sym 42399 soc.cpu.cpuregs_raddr1[3]
.sym 42400 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42401 soc.cpu.cpuregs_raddr1[2]
.sym 42404 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 42405 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42406 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 42409 soc.cpu.instr_retirq
.sym 42412 soc.cpu.cpuregs_waddr[1]
.sym 42413 gpio_led_pmod[3]
.sym 42414 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 42416 iomem_wstrb[0]
.sym 42418 soc.cpu.mem_rdata_latched[4]
.sym 42420 iomem_wstrb[3]
.sym 42421 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 42423 soc.cpu.cpuregs_waddr[4]
.sym 42424 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 42427 soc.cpu.mem_rdata_latched[5]
.sym 42428 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42435 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42436 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42437 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42438 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 42440 iomem_wstrb[3]
.sym 42445 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42446 soc.cpu.trap_SB_LUT4_I3_O
.sym 42449 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42450 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42451 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 42454 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42455 soc.cpu.cpuregs_raddr1[4]
.sym 42457 soc.cpu.cpuregs_waddr[2]
.sym 42458 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42459 soc.cpu.cpuregs_raddr1[1]
.sym 42460 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42462 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42464 soc.cpu.cpuregs_raddr1[3]
.sym 42465 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42466 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42468 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 42469 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42470 soc.cpu.cpuregs_waddr[2]
.sym 42471 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 42474 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42477 soc.cpu.cpuregs_raddr1[3]
.sym 42481 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42483 soc.cpu.cpuregs_raddr1[1]
.sym 42486 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42489 soc.cpu.cpuregs_raddr1[4]
.sym 42492 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42493 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42494 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42495 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42498 iomem_wstrb[3]
.sym 42499 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42500 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 42501 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42504 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 42505 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 42510 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42511 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42512 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42513 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42514 soc.cpu.trap_SB_LUT4_I3_O
.sym 42515 CLK$SB_IO_IN_$glb_clk
.sym 42523 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 42524 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 42527 soc.cpu.decoded_imm[19]
.sym 42530 soc.simpleuart_reg_div_do[27]
.sym 42532 soc.cpu.trap_SB_LUT4_I3_O
.sym 42536 gpio_led_b[4]
.sym 42537 soc.simpleuart_reg_div_do[30]
.sym 42541 soc.cpu.reg_sh[4]
.sym 42543 soc.cpu.cpuregs_waddr[2]
.sym 42544 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 42545 $PACKER_VCC_NET
.sym 42546 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 42547 gpio_led_g[2]
.sym 42548 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42551 soc.cpu.cpuregs_raddr2[2]
.sym 42552 $PACKER_VCC_NET
.sym 42558 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 42559 soc.cpu.cpuregs_raddr2[2]
.sym 42562 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42563 soc.cpu.mem_xfer
.sym 42565 soc.cpu.cpuregs_raddr1[2]
.sym 42569 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 42573 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42574 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 42576 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42578 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42579 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42581 soc.cpu.cpuregs_raddr1[0]
.sym 42584 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42587 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 42593 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 42594 soc.cpu.mem_xfer
.sym 42600 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42605 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 42606 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 42610 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42611 soc.cpu.cpuregs_raddr1[2]
.sym 42615 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42616 soc.cpu.cpuregs_raddr2[2]
.sym 42617 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42618 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42622 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 42624 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42628 soc.cpu.cpuregs_raddr1[0]
.sym 42629 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42634 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 42638 CLK$SB_IO_IN_$glb_clk
.sym 42645 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42646 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 42647 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 42650 soc.cpu.decoded_imm_j[22]
.sym 42652 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 42657 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 42659 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42660 iomem_wdata[3]
.sym 42661 iomem_addr[5]
.sym 42662 gpio_led_r[3]
.sym 42663 gpio_led_g[5]
.sym 42664 soc.cpu.instr_waitirq
.sym 42665 iomem_wdata[11]
.sym 42667 soc.cpu.instr_lui
.sym 42668 iomem_wstrb[1]
.sym 42670 soc.cpu.instr_lui
.sym 42674 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 42675 gpio_led_b[2]
.sym 42683 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42685 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42690 soc.cpu.mem_rdata_latched[4]
.sym 42691 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 42694 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42695 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 42696 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42697 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42703 soc.cpu.cpuregs_waddr[2]
.sym 42708 soc.cpu.mem_la_secondword
.sym 42714 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42721 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42726 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42728 soc.cpu.cpuregs_waddr[2]
.sym 42733 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42738 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42739 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 42740 soc.cpu.mem_rdata_latched[4]
.sym 42745 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42752 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42757 soc.cpu.mem_la_secondword
.sym 42758 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 42759 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 42760 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42761 CLK$SB_IO_IN_$glb_clk
.sym 42763 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42764 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 42765 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 42766 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42767 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42768 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 42769 soc.cpu.reg_out[1]
.sym 42770 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42773 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42775 soc.cpu.decoded_imm_j[29]
.sym 42780 gpio_led_g[6]
.sym 42781 soc.cpu.pcpi_rs1[1]
.sym 42785 soc.mem_rdata[25]
.sym 42787 soc.cpu.mem_rdata_q[19]
.sym 42790 soc.cpu.decoded_imm_j[22]
.sym 42791 soc.cpu.mem_rdata_q[22]
.sym 42792 soc.cpu.reg_out[1]
.sym 42794 soc.cpu.decoded_imm_j[28]
.sym 42795 soc.cpu.reg_next_pc[1]
.sym 42796 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42797 soc.cpu.instr_jal
.sym 42804 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42805 $PACKER_VCC_NET
.sym 42807 soc.cpu.reg_sh[2]
.sym 42812 soc.cpu.reg_sh[3]
.sym 42813 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42814 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42815 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42817 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42820 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42822 $PACKER_VCC_NET
.sym 42823 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42824 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42825 soc.cpu.reg_sh[0]
.sym 42831 soc.cpu.reg_sh[1]
.sym 42836 $nextpnr_ICESTORM_LC_10$O
.sym 42838 soc.cpu.reg_sh[0]
.sym 42842 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 42844 soc.cpu.reg_sh[1]
.sym 42845 $PACKER_VCC_NET
.sym 42848 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 42850 soc.cpu.reg_sh[2]
.sym 42851 $PACKER_VCC_NET
.sym 42852 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 42854 $nextpnr_ICESTORM_LC_11$I3
.sym 42856 $PACKER_VCC_NET
.sym 42857 soc.cpu.reg_sh[3]
.sym 42858 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 42864 $nextpnr_ICESTORM_LC_11$I3
.sym 42867 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42868 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42870 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42873 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 42879 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42880 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42881 soc.cpu.reg_sh[2]
.sym 42882 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42883 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42884 CLK$SB_IO_IN_$glb_clk
.sym 42887 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 42889 soc.cpu.reg_sh[1]
.sym 42890 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42891 soc.cpu.reg_sh[0]
.sym 42892 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 42893 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42897 soc.cpu.decoded_imm[23]
.sym 42898 soc.cpu.reg_out[0]
.sym 42901 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42903 iomem_wdata[8]
.sym 42905 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42907 soc.cpu.decoded_imm[30]
.sym 42909 soc.mem_rdata[17]
.sym 42910 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 42912 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 42915 soc.cpu.cpuregs_waddr[4]
.sym 42917 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42919 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42920 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 42921 soc.cpu.instr_lui
.sym 42928 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 42929 soc.cpu.cpu_state[4]
.sym 42932 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 42934 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 42937 soc.cpu.instr_lui
.sym 42940 soc.cpu.instr_auipc
.sym 42942 soc.cpu.mem_rdata_q[18]
.sym 42943 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 42947 soc.cpu.mem_rdata_q[19]
.sym 42957 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42960 soc.cpu.cpu_state[4]
.sym 42961 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 42963 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 42966 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42967 soc.cpu.instr_auipc
.sym 42968 soc.cpu.instr_lui
.sym 42969 soc.cpu.mem_rdata_q[18]
.sym 42972 soc.cpu.mem_rdata_q[19]
.sym 42973 soc.cpu.instr_lui
.sym 42974 soc.cpu.instr_auipc
.sym 42975 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42978 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 42979 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 42981 soc.cpu.cpu_state[4]
.sym 43007 CLK$SB_IO_IN_$glb_clk
.sym 43009 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43011 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 43012 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 43014 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 43016 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 43019 soc.cpu.mem_do_rinst
.sym 43022 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 43024 iomem_wdata[0]
.sym 43027 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 43030 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 43032 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 43034 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 43036 soc.cpu.latched_stalu
.sym 43041 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 43042 soc.cpu.cpuregs_wrdata[5]
.sym 43050 soc.cpu.decoded_imm_j[19]
.sym 43051 soc.cpu.decoded_imm_j[23]
.sym 43052 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43053 soc.cpu.decoded_imm_j[18]
.sym 43056 soc.cpu.mem_rdata_q[23]
.sym 43059 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 43060 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 43063 soc.cpu.mem_rdata_q[22]
.sym 43064 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43065 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43067 soc.cpu.decoded_imm_j[8]
.sym 43069 soc.cpu.instr_jal
.sym 43072 soc.cpu.mem_rdata_q[28]
.sym 43073 soc.cpu.decoded_imm_j[22]
.sym 43075 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 43077 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 43078 soc.cpu.instr_auipc
.sym 43079 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43081 soc.cpu.instr_lui
.sym 43089 soc.cpu.instr_auipc
.sym 43090 soc.cpu.instr_lui
.sym 43091 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43092 soc.cpu.mem_rdata_q[22]
.sym 43095 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 43096 soc.cpu.decoded_imm_j[23]
.sym 43097 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43098 soc.cpu.instr_jal
.sym 43101 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43102 soc.cpu.mem_rdata_q[23]
.sym 43103 soc.cpu.instr_auipc
.sym 43104 soc.cpu.instr_lui
.sym 43107 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 43108 soc.cpu.decoded_imm_j[22]
.sym 43109 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43110 soc.cpu.instr_jal
.sym 43113 soc.cpu.decoded_imm_j[18]
.sym 43114 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 43115 soc.cpu.instr_jal
.sym 43116 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43119 soc.cpu.mem_rdata_q[28]
.sym 43120 soc.cpu.instr_jal
.sym 43121 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43122 soc.cpu.decoded_imm_j[8]
.sym 43125 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 43126 soc.cpu.decoded_imm_j[19]
.sym 43127 soc.cpu.instr_jal
.sym 43128 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43129 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43130 CLK$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 43132 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43133 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43134 soc.cpu.reg_next_pc[1]
.sym 43135 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 43136 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 43137 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 43138 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 43139 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 43142 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43144 soc.cpu.reg_out[2]
.sym 43145 soc.cpu.decoded_imm[10]
.sym 43148 soc.cpu.reg_out[10]
.sym 43149 soc.cpu.latched_is_lh
.sym 43150 soc.cpu.decoded_imm[23]
.sym 43151 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43153 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 43154 $PACKER_GND_NET
.sym 43155 soc.cpu.alu_out_q[5]
.sym 43156 soc.cpu.reg_next_pc[9]
.sym 43157 soc.cpu.decoded_imm[23]
.sym 43158 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43160 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43161 soc.cpu.reg_next_pc[3]
.sym 43162 soc.cpu.instr_lui
.sym 43163 soc.cpu.reg_next_pc[10]
.sym 43164 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43165 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43166 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 43167 soc.cpu.reg_next_pc[6]
.sym 43174 soc.cpu.compressed_instr
.sym 43176 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43179 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43181 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 43182 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43186 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43187 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 43188 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43190 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43191 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43192 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 43193 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43196 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43197 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43199 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43200 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 43201 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 43202 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 43203 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43206 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 43207 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 43208 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43212 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 43213 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43215 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 43219 soc.cpu.compressed_instr
.sym 43221 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43224 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43225 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43226 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43227 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43230 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43232 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43233 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 43236 soc.cpu.compressed_instr
.sym 43242 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43243 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43244 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43245 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 43248 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43249 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43250 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43251 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43252 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 43253 CLK$SB_IO_IN_$glb_clk
.sym 43254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 43256 soc.cpu.reg_next_pc[4]
.sym 43257 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 43258 soc.cpu.cpuregs_wrdata[28]
.sym 43259 soc.cpu.cpuregs_wrdata[5]
.sym 43260 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 43261 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43262 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 43265 soc.cpu.cpuregs_rs1[21]
.sym 43266 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43267 soc.cpu.alu_out_q[24]
.sym 43269 soc.cpu.instr_maskirq
.sym 43270 soc.cpu.reg_out[23]
.sym 43272 soc.cpu.alu_out_q[24]
.sym 43273 soc.cpu.next_pc[24]
.sym 43276 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43277 soc.cpu.reg_next_pc[9]
.sym 43279 soc.cpu.reg_next_pc[1]
.sym 43280 soc.cpu.reg_out[1]
.sym 43281 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43282 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 43283 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 43284 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43285 soc.cpu.reg_next_pc[17]
.sym 43286 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43287 soc.cpu.reg_out[17]
.sym 43288 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 43289 soc.cpu.reg_next_pc[11]
.sym 43290 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 43296 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43297 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43299 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 43300 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43302 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 43306 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43309 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 43312 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43313 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43314 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 43316 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 43317 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43318 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 43319 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43320 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43321 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43324 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 43325 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43326 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43327 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 43329 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 43330 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43332 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 43335 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43336 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43337 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43338 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43341 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 43342 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43343 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 43347 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 43348 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 43349 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43353 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43354 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43355 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43356 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43359 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43360 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 43361 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43362 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43365 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43366 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43367 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43368 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43372 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 43373 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43374 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 43375 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 43376 CLK$SB_IO_IN_$glb_clk
.sym 43377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43378 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 43379 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 43380 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 43381 soc.cpu.reg_next_pc[10]
.sym 43382 soc.cpu.reg_pc[6]
.sym 43383 soc.cpu.reg_next_pc[6]
.sym 43384 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43385 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 43390 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 43391 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43392 soc.cpu.decoded_imm[31]
.sym 43393 soc.cpu.cpuregs_wrdata[28]
.sym 43394 soc.cpu.cpuregs_rs1[10]
.sym 43395 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 43396 soc.cpu.reg_next_pc[25]
.sym 43397 soc.cpu.reg_next_pc[5]
.sym 43398 soc.cpu.reg_next_pc[28]
.sym 43399 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 43400 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43401 soc.cpu.alu_out_q[9]
.sym 43402 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43403 soc.cpu.reg_next_pc[25]
.sym 43404 soc.cpu.cpuregs_wrdata[28]
.sym 43405 soc.cpu.reg_next_pc[6]
.sym 43406 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43407 soc.cpu.cpuregs_wrdata[6]
.sym 43408 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43409 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 43410 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43413 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 43421 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43429 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43430 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43437 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 43438 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 43440 soc.cpu.compressed_instr
.sym 43443 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 43445 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 43449 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43450 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 43451 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43453 soc.cpu.compressed_instr
.sym 43454 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43457 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43459 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 43460 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43461 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43463 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43466 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 43467 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43469 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43472 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 43473 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43475 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43477 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 43479 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43481 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43484 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43485 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43487 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43490 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 43491 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43493 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43496 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 43497 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43501 soc.cpu.reg_next_pc[21]
.sym 43502 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 43503 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 43504 soc.cpu.reg_next_pc[18]
.sym 43505 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 43506 soc.cpu.reg_next_pc[14]
.sym 43507 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 43508 soc.cpu.reg_next_pc[16]
.sym 43511 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 43512 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43513 soc.cpu.cpuregs_wrdata[4]
.sym 43514 soc.cpu.instr_rdinstr
.sym 43515 soc.cpu.cpuregs_wrdata[11]
.sym 43516 soc.cpu.reg_out[21]
.sym 43517 soc.cpu.cpuregs_rs1[11]
.sym 43518 soc.cpu.instr_rdinstrh
.sym 43519 soc.cpu.cpuregs_wrdata[18]
.sym 43520 soc.cpu.decoded_imm[22]
.sym 43521 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 43522 soc.cpu.decoded_imm[26]
.sym 43523 soc.cpu.cpuregs_wrdata[10]
.sym 43524 soc.cpu.cpuregs_rs1[15]
.sym 43525 soc.cpu.latched_stalu
.sym 43526 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 43527 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 43528 soc.cpu.alu_out_q[6]
.sym 43529 soc.cpu.reg_pc[6]
.sym 43530 soc.cpu.cpuregs_rs1[5]
.sym 43531 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43532 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 43533 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 43534 soc.cpu.latched_stalu
.sym 43535 soc.cpu.pcpi_rs2[20]
.sym 43536 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 43537 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43542 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 43544 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 43545 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43552 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 43553 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 43556 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43562 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 43569 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 43574 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 43576 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43578 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43580 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 43583 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 43584 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 43586 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 43589 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 43590 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 43592 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 43594 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 43596 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 43598 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 43601 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 43602 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 43604 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 43606 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 43608 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 43610 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 43613 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 43614 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 43616 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 43619 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 43620 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 43624 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 43625 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 43626 soc.cpu.cpuregs_wrdata[6]
.sym 43627 soc.cpu.reg_next_pc[26]
.sym 43628 soc.cpu.reg_next_pc[30]
.sym 43629 soc.cpu.cpuregs_wrdata[8]
.sym 43630 soc.cpu.reg_next_pc[29]
.sym 43631 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 43634 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 43636 soc.cpu.cpuregs_wrdata[15]
.sym 43637 soc.cpu.cpu_state[3]
.sym 43638 soc.cpu.alu_out_q[29]
.sym 43639 soc.cpu.reg_next_pc[18]
.sym 43640 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43641 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 43642 soc.cpu.cpuregs_wrdata[17]
.sym 43643 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 43644 soc.cpu.cpuregs_wrdata[24]
.sym 43645 soc.cpu.reg_pc[5]
.sym 43647 soc.cpu.reg_out[19]
.sym 43648 soc.cpu.instr_rdcycle
.sym 43649 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43650 soc.cpu.instr_lui
.sym 43651 soc.cpu.pcpi_rs1[18]
.sym 43652 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43653 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43654 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 43655 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 43656 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 43657 soc.cpu.decoded_imm[23]
.sym 43658 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 43659 soc.cpu.pcpi_rs1[16]
.sym 43660 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 43666 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43670 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 43677 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 43679 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 43682 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43684 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 43690 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 43692 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 43697 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 43699 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 43701 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 43703 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 43705 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 43707 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 43709 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 43711 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 43713 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 43715 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 43718 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 43719 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 43721 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 43723 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 43725 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 43727 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 43729 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 43731 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 43733 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 43735 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 43737 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 43739 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 43742 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 43743 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 43747 soc.cpu.reg_pc[12]
.sym 43748 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 43749 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 43750 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 43751 soc.cpu.reg_next_pc[27]
.sym 43752 soc.cpu.cpuregs_wrdata[19]
.sym 43753 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 43754 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 43756 soc.cpu.cpuregs_wrdata[30]
.sym 43757 soc.cpu.cpuregs_wrdata[30]
.sym 43759 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 43760 soc.cpu.reg_next_pc[29]
.sym 43761 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 43762 soc.cpu.reg_next_pc[26]
.sym 43763 soc.cpu.cpuregs_wrdata[14]
.sym 43764 soc.cpu.reg_out[8]
.sym 43765 soc.cpu.cpuregs_rs1[26]
.sym 43766 soc.cpu.cpuregs_rs1[28]
.sym 43767 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43768 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 43769 soc.cpu.reg_out[8]
.sym 43770 soc.cpu.reg_next_pc[19]
.sym 43771 soc.cpu.cpuregs_wrdata[6]
.sym 43772 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43773 soc.cpu.reg_out[1]
.sym 43774 soc.cpu.cpuregs_wrdata[19]
.sym 43775 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 43777 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 43779 soc.cpu.cpuregs_wrdata[13]
.sym 43780 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 43782 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 43783 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 43790 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 43794 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 43795 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 43797 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 43799 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 43803 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43804 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 43808 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43810 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43811 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 43812 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43818 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 43820 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 43823 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 43824 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 43826 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 43829 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 43830 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 43832 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 43835 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 43836 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 43838 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 43840 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 43842 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 43844 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 43847 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 43848 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 43850 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 43852 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 43854 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 43857 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 43858 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43859 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43860 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 43863 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 43864 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43865 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 43867 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 43868 CLK$SB_IO_IN_$glb_clk
.sym 43869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43870 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 43871 soc.cpu.cpuregs_wrdata[21]
.sym 43872 soc.cpu.cpuregs_wrdata[13]
.sym 43873 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 43874 soc.cpu.reg_pc[24]
.sym 43875 soc.cpu.reg_pc[13]
.sym 43876 soc.cpu.reg_next_pc[13]
.sym 43877 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 43878 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 43880 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43882 soc.cpu.cpuregs_rs1[3]
.sym 43883 soc.cpu.reg_next_pc[8]
.sym 43884 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 43885 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 43886 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 43887 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 43888 soc.cpu.cpuregs_wrdata[28]
.sym 43889 soc.cpu.cpuregs_wrdata[12]
.sym 43890 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 43891 soc.cpu.cpuregs_wrdata[23]
.sym 43893 soc.cpu.cpuregs_wrdata[7]
.sym 43894 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43895 soc.cpu.reg_pc[24]
.sym 43896 soc.cpu.reg_out[31]
.sym 43897 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 43898 soc.cpu.decoded_imm[17]
.sym 43899 soc.cpu.cpuregs_rs1[17]
.sym 43900 soc.cpu.cpuregs_wrdata[6]
.sym 43902 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 43903 soc.cpu.cpuregs_wrdata[2]
.sym 43904 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43905 soc.cpu.reg_next_pc[31]
.sym 43911 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 43912 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 43913 soc.cpu.cpuregs_wrdata[9]
.sym 43914 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 43916 soc.cpu.cpuregs_wrdata[19]
.sym 43917 soc.cpu.cpuregs_wrdata[4]
.sym 43919 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43922 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 43923 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43924 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43926 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 43930 soc.cpu.alu_out_q[1]
.sym 43932 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 43933 soc.cpu.reg_out[1]
.sym 43935 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 43938 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 43941 soc.cpu.latched_stalu
.sym 43942 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 43944 soc.cpu.cpuregs_wrdata[4]
.sym 43953 soc.cpu.cpuregs_wrdata[9]
.sym 43956 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 43957 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 43958 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 43959 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 43964 soc.cpu.cpuregs_wrdata[19]
.sym 43968 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 43969 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 43970 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 43971 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 43974 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43975 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43976 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43977 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 43980 soc.cpu.reg_out[1]
.sym 43981 soc.cpu.latched_stalu
.sym 43983 soc.cpu.alu_out_q[1]
.sym 43986 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 43987 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 43988 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 43989 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 43991 CLK$SB_IO_IN_$glb_clk
.sym 43993 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 43994 soc.cpu.cpuregs_wrdata[25]
.sym 43995 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 43996 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 43997 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 43998 soc.cpu.cpuregs_wrdata[31]
.sym 43999 soc.cpu.cpuregs_wrdata[22]
.sym 44000 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 44001 soc.cpu.cpuregs_rs1[4]
.sym 44002 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44005 soc.cpu.pcpi_rs1[12]
.sym 44006 soc.cpu.reg_out[13]
.sym 44008 soc.cpu.cpuregs_wrdata[20]
.sym 44009 soc.cpu.pcpi_rs1[12]
.sym 44010 soc.cpu.cpuregs_rs1[27]
.sym 44011 soc.cpu.cpuregs_rs1[9]
.sym 44013 soc.cpu.decoded_imm[5]
.sym 44014 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44015 soc.cpu.cpuregs_rs1[4]
.sym 44016 soc.cpu.cpuregs_rs1[15]
.sym 44017 soc.cpu.cpuregs_wrdata[13]
.sym 44018 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44019 soc.cpu.pcpi_rs2[20]
.sym 44020 soc.cpu.cpuregs_wrdata[31]
.sym 44021 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 44022 soc.cpu.cpuregs_rs1[4]
.sym 44023 soc.cpu.cpuregs_wrdata[29]
.sym 44024 soc.cpu.cpuregs_rs1[20]
.sym 44025 soc.cpu.cpuregs_wrdata[27]
.sym 44026 soc.cpu.reg_pc[6]
.sym 44027 soc.cpu.latched_stalu
.sym 44028 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44036 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44040 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 44042 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44043 soc.cpu.cpuregs_wrdata[21]
.sym 44044 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44046 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 44047 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 44049 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 44051 soc.cpu.cpuregs_wrdata[27]
.sym 44052 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44053 soc.cpu.reg_next_pc[22]
.sym 44054 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 44057 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 44059 soc.cpu.cpuregs_wrdata[18]
.sym 44061 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 44062 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 44065 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 44067 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 44068 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44069 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 44070 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44073 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44074 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44075 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 44076 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 44079 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44080 soc.cpu.reg_next_pc[22]
.sym 44081 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 44085 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44086 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 44087 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 44088 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44094 soc.cpu.cpuregs_wrdata[27]
.sym 44097 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44098 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 44099 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 44100 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44105 soc.cpu.cpuregs_wrdata[18]
.sym 44112 soc.cpu.cpuregs_wrdata[21]
.sym 44114 CLK$SB_IO_IN_$glb_clk
.sym 44116 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 44117 soc.cpu.reg_pc[22]
.sym 44118 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 44119 soc.cpu.reg_pc[28]
.sym 44120 soc.cpu.reg_pc[19]
.sym 44121 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 44122 soc.cpu.reg_pc[26]
.sym 44123 soc.cpu.reg_pc[31]
.sym 44128 soc.cpu.reg_pc[27]
.sym 44129 soc.cpu.cpuregs_wrdata[22]
.sym 44130 soc.cpu.cpuregs_rs1[21]
.sym 44131 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 44132 soc.cpu.cpuregs_rs1[18]
.sym 44133 soc.cpu.decoded_imm[12]
.sym 44134 soc.cpu.decoded_imm[13]
.sym 44135 soc.cpu.irq_state[1]
.sym 44136 soc.cpu.cpuregs_rs1[27]
.sym 44137 soc.cpu.cpuregs_wrdata[29]
.sym 44138 soc.cpu.cpuregs_rs1[14]
.sym 44139 soc.cpu.pcpi_rs1[16]
.sym 44140 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44141 soc.cpu.reg_next_pc[1]
.sym 44142 soc.cpu.reg_pc[2]
.sym 44143 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44144 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44145 soc.cpu.instr_rdcycle
.sym 44146 soc.cpu.cpuregs_rs1[13]
.sym 44147 soc.cpu.instr_lui
.sym 44148 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 44149 soc.cpu.decoded_imm[23]
.sym 44150 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44151 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 44158 soc.cpu.cpuregs_wrdata[25]
.sym 44159 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44160 soc.cpu.cpuregs_wrdata[20]
.sym 44161 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 44163 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 44165 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 44167 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 44170 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 44172 soc.cpu.cpuregs_wrdata[6]
.sym 44177 soc.cpu.cpuregs_wrdata[13]
.sym 44178 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44179 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 44181 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44186 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 44187 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 44191 soc.cpu.cpuregs_wrdata[25]
.sym 44196 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44197 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44198 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 44199 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 44202 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44203 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 44204 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 44205 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44208 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44209 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 44210 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44211 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 44217 soc.cpu.cpuregs_wrdata[20]
.sym 44221 soc.cpu.cpuregs_wrdata[6]
.sym 44228 soc.cpu.cpuregs_wrdata[13]
.sym 44232 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44233 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44234 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 44235 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 44237 CLK$SB_IO_IN_$glb_clk
.sym 44239 soc.cpu.cpuregs_rs1[31]
.sym 44240 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44241 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44242 soc.cpu.reg_pc[21]
.sym 44243 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 44244 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 44245 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 44246 soc.cpu.reg_pc[2]
.sym 44251 soc.cpu.cpu_state[4]
.sym 44252 soc.cpu.reg_pc[26]
.sym 44253 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 44254 soc.cpu.reg_pc[28]
.sym 44255 soc.cpu.cpuregs_rs1[20]
.sym 44256 soc.cpu.cpuregs_wrdata[20]
.sym 44257 soc.cpu.cpuregs_rs1[25]
.sym 44258 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44259 soc.cpu.cpuregs_rs1[16]
.sym 44260 soc.cpu.pcpi_rs1[7]
.sym 44261 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44262 soc.cpu.cpu_state[4]
.sym 44263 soc.cpu.cpuregs_rs1[29]
.sym 44264 soc.cpu.cpuregs_rs1[25]
.sym 44265 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 44266 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44267 soc.cpu.reg_pc[19]
.sym 44269 soc.cpu.cpuregs_rs1[30]
.sym 44270 soc.cpu.irq_state[0]
.sym 44271 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44272 soc.cpu.cpuregs_rs1[31]
.sym 44273 soc.cpu.irq_state[0]
.sym 44274 soc.cpu.cpu_state[4]
.sym 44280 soc.cpu.alu_out_q[0]
.sym 44282 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 44283 soc.cpu.reg_out[0]
.sym 44284 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 44288 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44290 soc.cpu.cpuregs_wrdata[31]
.sym 44292 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 44295 soc.cpu.cpuregs_wrdata[29]
.sym 44296 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 44298 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 44299 soc.cpu.latched_stalu
.sym 44300 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44301 soc.cpu.cpuregs_wrdata[2]
.sym 44303 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44305 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 44309 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44310 soc.cpu.cpuregs_wrdata[30]
.sym 44316 soc.cpu.cpuregs_wrdata[2]
.sym 44321 soc.cpu.cpuregs_wrdata[30]
.sym 44325 soc.cpu.cpuregs_wrdata[29]
.sym 44331 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44332 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 44333 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44334 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 44337 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 44338 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 44339 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44340 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44343 soc.cpu.latched_stalu
.sym 44344 soc.cpu.alu_out_q[0]
.sym 44345 soc.cpu.reg_out[0]
.sym 44346 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44352 soc.cpu.cpuregs_wrdata[31]
.sym 44355 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44356 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 44357 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44358 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 44360 CLK$SB_IO_IN_$glb_clk
.sym 44362 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 44363 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 44364 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2
.sym 44365 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44366 soc.cpu.cpuregs_wrdata[2]
.sym 44367 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44368 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 44369 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44370 soc.cpu.cpuregs_rs1[29]
.sym 44374 soc.cpu.alu_out_q[0]
.sym 44375 soc.cpu.irq_pending[2]
.sym 44379 soc.cpu.irq_pending[1]
.sym 44380 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 44381 soc.cpu.cpuregs_rs1[31]
.sym 44382 soc.cpu.cpuregs_rs1[2]
.sym 44383 soc.cpu.decoded_imm[10]
.sym 44384 soc.cpu.cpuregs_rs1[7]
.sym 44385 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44386 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 44387 soc.cpu.cpuregs_wrdata[2]
.sym 44388 soc.cpu.reg_pc[24]
.sym 44389 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44390 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 44391 soc.cpu.cpuregs_rs1[29]
.sym 44393 soc.cpu.cpuregs_wrdata[0]
.sym 44395 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 44396 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44397 soc.cpu.is_lui_auipc_jal
.sym 44403 soc.cpu.cpuregs_wrdata[1]
.sym 44407 soc.cpu.reg_out[2]
.sym 44408 soc.cpu.reg_next_pc[2]
.sym 44409 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 44410 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44412 soc.cpu.instr_auipc
.sym 44413 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44415 soc.cpu.reg_out[2]
.sym 44416 soc.cpu.instr_jal
.sym 44417 soc.cpu.instr_lui
.sym 44418 soc.cpu.alu_out_q[2]
.sym 44419 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 44420 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 44421 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44425 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44426 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44430 soc.cpu.instr_jal
.sym 44431 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44433 soc.cpu.latched_stalu
.sym 44434 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 44436 soc.cpu.cpuregs_wrdata[1]
.sym 44442 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 44443 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44444 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 44445 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 44448 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 44451 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44455 soc.cpu.instr_auipc
.sym 44456 soc.cpu.instr_lui
.sym 44457 soc.cpu.instr_jal
.sym 44460 soc.cpu.instr_jal
.sym 44461 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44462 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 44466 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44467 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 44468 soc.cpu.reg_next_pc[2]
.sym 44472 soc.cpu.alu_out_q[2]
.sym 44473 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44474 soc.cpu.reg_out[2]
.sym 44475 soc.cpu.latched_stalu
.sym 44478 soc.cpu.reg_out[2]
.sym 44479 soc.cpu.alu_out_q[2]
.sym 44480 soc.cpu.latched_stalu
.sym 44481 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44483 CLK$SB_IO_IN_$glb_clk
.sym 44485 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 44486 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 44487 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 44488 soc.cpu.reg_pc[1]
.sym 44489 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44490 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 44491 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44492 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 44497 soc.cpu.pcpi_rs1[1]
.sym 44498 soc.cpu.decoded_imm[22]
.sym 44499 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44500 soc.cpu.cpuregs_rs1[22]
.sym 44501 soc.cpu.cpuregs_rs1[28]
.sym 44502 soc.cpu.pcpi_rs1[30]
.sym 44503 soc.cpu.cpu_state[6]
.sym 44504 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 44505 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44506 soc.cpu.decoded_imm[18]
.sym 44507 soc.cpu.is_lui_auipc_jal
.sym 44508 soc.cpu.pcpi_rs1[29]
.sym 44509 soc.cpu.pcpi_rs1[3]
.sym 44510 soc.cpu.cpuregs_rs1[4]
.sym 44511 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 44512 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44514 soc.cpu.cpuregs_rs1[30]
.sym 44515 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44516 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 44517 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 44518 soc.cpu.irq_state[1]
.sym 44519 soc.cpu.latched_stalu
.sym 44520 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 44526 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 44527 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 44528 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44529 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 44531 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44532 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 44534 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 44536 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44537 soc.cpu.reg_pc[0]
.sym 44539 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44540 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 44542 soc.cpu.irq_state[1]
.sym 44544 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 44545 soc.cpu.irq_state[0]
.sym 44547 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 44548 soc.cpu.reg_next_pc[1]
.sym 44549 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44550 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 44555 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 44556 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 44560 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 44562 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 44565 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 44566 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44567 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 44568 soc.cpu.reg_pc[0]
.sym 44571 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 44574 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 44579 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 44583 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 44584 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 44585 soc.cpu.reg_next_pc[1]
.sym 44586 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44589 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 44590 soc.cpu.reg_next_pc[1]
.sym 44591 soc.cpu.irq_state[0]
.sym 44592 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 44595 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 44596 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 44597 soc.cpu.irq_state[1]
.sym 44598 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 44603 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 44604 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 44606 CLK$SB_IO_IN_$glb_clk
.sym 44608 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44609 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44610 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 44611 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 44612 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44613 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 44614 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 44615 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 44620 soc.cpu.cpuregs_rs1[24]
.sym 44621 soc.cpu.pcpi_rs1[1]
.sym 44624 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44625 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 44626 soc.cpu.cpu_state[5]
.sym 44627 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 44628 soc.cpu.is_lui_auipc_jal
.sym 44629 soc.cpu.cpu_state[2]
.sym 44630 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 44631 soc.cpu.pcpi_rs1[18]
.sym 44633 soc.cpu.pcpi_rs1[5]
.sym 44634 soc.cpu.reg_next_pc[1]
.sym 44635 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44636 soc.cpu.pcpi_rs1[15]
.sym 44639 soc.cpu.instr_lui
.sym 44640 soc.cpu.instr_lui
.sym 44651 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 44652 soc.cpu.instr_jal
.sym 44656 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44657 soc.cpu.latched_compr
.sym 44662 soc.cpu.decoded_imm_j[0]
.sym 44664 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 44670 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44671 soc.cpu.reg_next_pc[0]
.sym 44679 soc.cpu.irq_state[0]
.sym 44680 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 44688 soc.cpu.irq_state[0]
.sym 44689 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 44690 soc.cpu.latched_compr
.sym 44691 soc.cpu.reg_next_pc[0]
.sym 44694 soc.cpu.reg_next_pc[0]
.sym 44695 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 44701 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 44713 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 44714 soc.cpu.instr_jal
.sym 44718 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 44720 soc.cpu.decoded_imm_j[0]
.sym 44721 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44728 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 44729 CLK$SB_IO_IN_$glb_clk
.sym 44730 resetn_SB_LUT4_I3_O_$glb_sr
.sym 44733 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 44740 soc.cpu.cpuregs_rs1[21]
.sym 44743 soc.cpu.pcpi_rs1[2]
.sym 44744 soc.cpu.pcpi_rs1[1]
.sym 44745 soc.cpu.cpu_state[4]
.sym 44746 soc.cpu.cpuregs_rs1[30]
.sym 44747 soc.cpu.pcpi_rs1[4]
.sym 44748 soc.cpu.pcpi_rs1[24]
.sym 44749 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 44750 soc.cpu.pcpi_rs1[31]
.sym 44751 soc.cpu.reg_pc[0]
.sym 44754 soc.cpu.irq_pending[0]
.sym 44866 soc.cpu.cpu_state[4]
.sym 44868 soc.cpu.pcpi_rs1[24]
.sym 44869 soc.cpu.cpu_state[4]
.sym 44874 soc.cpu.pcpi_rs1[21]
.sym 44877 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45078 soc.simpleuart.recv_buf_data[3]
.sym 45079 soc.simpleuart.recv_buf_data[0]
.sym 45081 soc.simpleuart.recv_buf_data[1]
.sym 45083 soc.simpleuart.recv_buf_data[5]
.sym 45084 soc.simpleuart.recv_buf_data[6]
.sym 45101 soc.cpu.mem_rdata_q[7]
.sym 45119 soc.simpleuart.recv_pattern[6]
.sym 45120 UART_RX$SB_IO_IN
.sym 45125 soc.simpleuart.recv_pattern[4]
.sym 45128 soc.simpleuart.recv_pattern[5]
.sym 45129 soc.simpleuart.recv_pattern[1]
.sym 45130 soc.simpleuart.recv_pattern[3]
.sym 45146 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45147 soc.simpleuart.recv_pattern[2]
.sym 45148 soc.simpleuart.recv_pattern[7]
.sym 45152 soc.simpleuart.recv_pattern[7]
.sym 45159 soc.simpleuart.recv_pattern[6]
.sym 45167 soc.simpleuart.recv_pattern[2]
.sym 45171 soc.simpleuart.recv_pattern[4]
.sym 45178 soc.simpleuart.recv_pattern[3]
.sym 45182 UART_RX$SB_IO_IN
.sym 45188 soc.simpleuart.recv_pattern[5]
.sym 45194 soc.simpleuart.recv_pattern[1]
.sym 45198 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 45199 CLK$SB_IO_IN_$glb_clk
.sym 45200 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45205 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 45206 soc.spimem_rdata[2]
.sym 45208 soc.spimem_rdata[4]
.sym 45209 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45211 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45212 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 45219 soc.ram_ready
.sym 45221 soc.simpleuart_reg_div_do[9]
.sym 45223 resetn
.sym 45225 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 45246 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45248 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 45249 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 45254 iomem_rdata[4]
.sym 45257 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 45261 gpio_led_pmod[4]
.sym 45262 gpio_led_pmod[5]
.sym 45264 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45265 gpio_led_pmod[2]
.sym 45268 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45271 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45288 soc.simpleuart.recv_pattern[4]
.sym 45294 soc.simpleuart.recv_pattern[2]
.sym 45295 soc.simpleuart.recv_pattern[7]
.sym 45300 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 45301 resetn
.sym 45305 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 45323 soc.simpleuart.recv_pattern[2]
.sym 45334 soc.simpleuart.recv_pattern[4]
.sym 45339 soc.simpleuart.recv_pattern[7]
.sym 45357 resetn
.sym 45359 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 45361 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 45362 CLK$SB_IO_IN_$glb_clk
.sym 45363 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45364 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45365 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45366 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45367 soc.spimem_rdata[0]
.sym 45368 soc.spimem_rdata[5]
.sym 45369 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 45370 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45371 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45376 soc.simpleuart_reg_div_do[13]
.sym 45378 soc.simpleuart_reg_div_do[12]
.sym 45379 soc.spimemio.buffer[4]
.sym 45383 iomem_wstrb[1]
.sym 45384 soc.simpleuart.recv_buf_data[4]
.sym 45387 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 45388 soc.mem_rdata[21]
.sym 45390 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45391 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 45392 soc.cpu.mem_la_secondword
.sym 45393 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45394 soc.ram_ready
.sym 45395 soc.mem_rdata[21]
.sym 45396 soc.mem_rdata[18]
.sym 45398 iomem_ready_SB_LUT4_I1_O
.sym 45405 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 45406 soc.mem_rdata[21]
.sym 45407 iomem_wstrb[0]
.sym 45408 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45410 soc.cpu.mem_rdata_q[2]
.sym 45411 soc.cpu.mem_xfer
.sym 45414 soc.simpleuart.send_dummy
.sym 45416 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45419 soc.cpu.mem_xfer
.sym 45423 gpio_led_r[1]
.sym 45426 soc.cpu.mem_rdata_q[21]
.sym 45427 gpio_led_pmod[4]
.sym 45428 gpio_led_pmod[5]
.sym 45430 gpio_led_pmod[2]
.sym 45432 gpio_led_g[2]
.sym 45433 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45434 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45438 gpio_led_pmod[2]
.sym 45444 soc.cpu.mem_rdata_q[2]
.sym 45445 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 45446 soc.cpu.mem_xfer
.sym 45447 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45450 soc.simpleuart.send_dummy
.sym 45451 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 45452 iomem_wstrb[0]
.sym 45453 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45459 gpio_led_pmod[4]
.sym 45465 gpio_led_pmod[5]
.sym 45468 soc.mem_rdata[21]
.sym 45469 soc.cpu.mem_xfer
.sym 45470 soc.cpu.mem_rdata_q[21]
.sym 45476 gpio_led_g[2]
.sym 45483 gpio_led_r[1]
.sym 45484 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45485 CLK$SB_IO_IN_$glb_clk
.sym 45486 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 45487 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 45488 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 45489 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45490 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45491 iomem_rdata[0]
.sym 45492 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45493 iomem_rdata[10]
.sym 45494 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 45496 iomem_wdata[14]
.sym 45497 iomem_wdata[14]
.sym 45500 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 45503 iomem_wstrb[0]
.sym 45504 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45505 soc.spimemio.dout_data[7]
.sym 45506 soc.mem_rdata[18]
.sym 45507 soc.cpu.mem_xfer
.sym 45510 iomem_wstrb[0]
.sym 45512 soc.cpu.mem_rdata_q[6]
.sym 45514 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45516 gpio_led_b[7]
.sym 45519 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 45520 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45521 soc.simpleuart.recv_buf_valid
.sym 45522 iomem_ready_SB_LUT4_I1_O
.sym 45530 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 45533 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 45535 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45536 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45540 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 45541 soc.cpu.mem_16bit_buffer[6]
.sym 45543 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45544 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45545 soc.mem_rdata[22]
.sym 45546 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45547 soc.cpu.mem_rdata_q[22]
.sym 45548 soc.cpu.mem_xfer
.sym 45550 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 45551 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 45552 soc.cpu.mem_rdata_q[21]
.sym 45553 soc.cpu.mem_rdata_q[5]
.sym 45554 soc.cpu.mem_rdata_q[4]
.sym 45555 soc.mem_rdata[21]
.sym 45556 soc.cpu.mem_xfer
.sym 45558 soc.cpu.mem_rdata_q[19]
.sym 45559 soc.cpu.mem_rdata_q[3]
.sym 45561 soc.cpu.mem_xfer
.sym 45562 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45563 soc.mem_rdata[21]
.sym 45564 soc.cpu.mem_rdata_q[21]
.sym 45567 soc.cpu.mem_xfer
.sym 45568 soc.cpu.mem_rdata_q[5]
.sym 45569 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45570 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45573 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45574 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 45575 soc.cpu.mem_16bit_buffer[6]
.sym 45576 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 45579 soc.cpu.mem_xfer
.sym 45580 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 45581 soc.cpu.mem_rdata_q[19]
.sym 45582 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 45585 soc.cpu.mem_xfer
.sym 45586 soc.mem_rdata[22]
.sym 45587 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45588 soc.cpu.mem_rdata_q[22]
.sym 45591 soc.cpu.mem_xfer
.sym 45592 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45594 soc.cpu.mem_rdata_q[3]
.sym 45597 soc.cpu.mem_xfer
.sym 45598 soc.cpu.mem_rdata_q[4]
.sym 45599 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45600 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 45603 soc.cpu.mem_rdata_q[22]
.sym 45605 soc.mem_rdata[22]
.sym 45606 soc.cpu.mem_xfer
.sym 45610 soc.mem_rdata[19]
.sym 45611 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 45612 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 45613 iomem_rdata[1]
.sym 45614 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 45615 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 45616 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 45617 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 45622 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45623 soc.simpleuart_reg_div_do[1]
.sym 45624 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45627 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45628 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 45630 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 45631 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 45632 iomem_addr[16]
.sym 45633 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45634 soc.cpu.mem_rdata_latched[4]
.sym 45635 soc.cpu.mem_rdata_latched[6]
.sym 45636 soc.cpu.mem_rdata_q[13]
.sym 45638 soc.spimemio_cfgreg_do[19]
.sym 45639 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45640 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45641 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 45643 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 45644 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45645 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 45651 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45653 soc.cpu.mem_la_secondword
.sym 45657 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 45659 soc.cpu.mem_16bit_buffer[4]
.sym 45660 soc.mem_rdata[21]
.sym 45661 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 45663 soc.mem_rdata[22]
.sym 45665 soc.mem_rdata[20]
.sym 45666 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45667 soc.mem_rdata[19]
.sym 45668 soc.mem_rdata[18]
.sym 45672 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 45675 soc.mem_rdata[24]
.sym 45678 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45685 soc.mem_rdata[20]
.sym 45691 soc.mem_rdata[21]
.sym 45699 soc.mem_rdata[24]
.sym 45703 soc.mem_rdata[19]
.sym 45708 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45709 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 45710 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 45711 soc.cpu.mem_16bit_buffer[4]
.sym 45716 soc.mem_rdata[22]
.sym 45723 soc.mem_rdata[18]
.sym 45727 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45728 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 45729 soc.cpu.mem_la_secondword
.sym 45730 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45731 CLK$SB_IO_IN_$glb_clk
.sym 45733 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45734 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45735 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45736 iomem_rdata[31]
.sym 45737 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45738 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45739 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 45740 iomem_rdata[19]
.sym 45747 soc.cpu.mem_la_secondword
.sym 45748 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45749 soc.simpleuart_reg_div_do[3]
.sym 45752 soc.simpleuart_reg_div_do[18]
.sym 45753 soc.mem_rdata[20]
.sym 45754 soc.mem_rdata[25]
.sym 45755 soc.cpu.mem_rdata_q[20]
.sym 45756 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 45758 soc.mem_rdata[18]
.sym 45760 iomem_rdata[6]
.sym 45761 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 45762 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 45763 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 45764 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45765 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45766 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45768 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45775 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 45778 soc.cpu.mem_rdata_q[12]
.sym 45779 soc.cpu.mem_rdata_q[29]
.sym 45780 soc.cpu.mem_rdata_q[30]
.sym 45788 soc.cpu.mem_rdata_q[30]
.sym 45790 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45791 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45794 soc.cpu.mem_rdata_q[7]
.sym 45795 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45796 soc.cpu.mem_rdata_q[13]
.sym 45797 soc.cpu.mem_la_secondword
.sym 45798 soc.cpu.mem_la_secondword
.sym 45799 soc.mem_rdata[30]
.sym 45801 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45802 soc.cpu.mem_xfer
.sym 45803 soc.mem_rdata[29]
.sym 45804 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45805 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 45807 soc.cpu.mem_rdata_q[13]
.sym 45808 soc.cpu.mem_xfer
.sym 45809 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45810 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45813 soc.cpu.mem_la_secondword
.sym 45814 soc.cpu.mem_rdata_q[30]
.sym 45815 soc.cpu.mem_xfer
.sym 45816 soc.mem_rdata[30]
.sym 45820 soc.cpu.mem_rdata_q[29]
.sym 45821 soc.mem_rdata[29]
.sym 45822 soc.cpu.mem_xfer
.sym 45825 soc.cpu.mem_rdata_q[29]
.sym 45826 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45827 soc.cpu.mem_xfer
.sym 45828 soc.mem_rdata[29]
.sym 45831 soc.mem_rdata[30]
.sym 45832 soc.cpu.mem_rdata_q[30]
.sym 45833 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45834 soc.cpu.mem_xfer
.sym 45837 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45838 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45839 soc.cpu.mem_xfer
.sym 45840 soc.cpu.mem_rdata_q[7]
.sym 45843 soc.cpu.mem_rdata_q[12]
.sym 45844 soc.cpu.mem_xfer
.sym 45845 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 45846 soc.cpu.mem_la_secondword
.sym 45849 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 45851 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45852 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45856 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 45857 soc.mem_rdata[30]
.sym 45858 iomem_rdata[7]
.sym 45859 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45860 iomem_rdata[20]
.sym 45861 soc.mem_rdata[29]
.sym 45862 iomem_rdata[13]
.sym 45863 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 45866 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 45868 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45869 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45876 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.sym 45879 soc.mem_rdata[22]
.sym 45880 soc.mem_rdata[21]
.sym 45881 iomem_ready_SB_LUT4_I1_O
.sym 45884 soc.cpu.mem_la_secondword
.sym 45886 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45887 soc.cpu.mem_rdata_q[26]
.sym 45889 soc.simpleuart_reg_div_do[26]
.sym 45890 soc.cpu.mem_la_secondword
.sym 45900 soc.mem_valid
.sym 45901 soc.mem_rdata[23]
.sym 45902 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45906 soc.cpu.mem_xfer
.sym 45907 soc.cpu.mem_16bit_buffer[7]
.sym 45910 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45911 soc.cpu.mem_rdata_q[26]
.sym 45912 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 45915 soc.cpu.mem_la_secondword
.sym 45916 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45918 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45919 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45921 soc.mem_rdata[26]
.sym 45922 soc.mem_rdata[30]
.sym 45924 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45926 soc.mem_rdata[29]
.sym 45928 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 45932 soc.mem_rdata[30]
.sym 45936 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45937 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45938 soc.cpu.mem_16bit_buffer[7]
.sym 45939 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 45944 soc.mem_rdata[23]
.sym 45948 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45950 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45951 soc.cpu.mem_la_secondword
.sym 45954 soc.mem_rdata[29]
.sym 45962 soc.mem_rdata[26]
.sym 45966 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 45969 soc.mem_valid
.sym 45972 soc.mem_rdata[26]
.sym 45973 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 45974 soc.cpu.mem_rdata_q[26]
.sym 45975 soc.cpu.mem_xfer
.sym 45976 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 45977 CLK$SB_IO_IN_$glb_clk
.sym 45979 soc.mem_rdata[26]
.sym 45980 iomem_rdata[6]
.sym 45981 iomem_rdata[8]
.sym 45982 iomem_rdata[29]
.sym 45983 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 45984 iomem_rdata[15]
.sym 45985 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45986 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 45992 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45994 soc.cpu.mem_rdata_q[23]
.sym 45997 gpio_led_r[5]
.sym 45998 iomem_wdata[19]
.sym 45999 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46000 soc.cpu.mem_xfer
.sym 46003 gpio_led_b[7]
.sym 46005 soc.cpu.mem_wordsize[1]
.sym 46006 soc.cpu.mem_wordsize[1]
.sym 46008 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46009 soc.mem_rdata[29]
.sym 46010 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46012 soc.mem_rdata[26]
.sym 46013 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 46014 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46024 soc.cpu.mem_xfer
.sym 46026 soc.cpu.mem_rdata_q[26]
.sym 46031 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46037 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46042 gpio_led_b[2]
.sym 46044 soc.mem_rdata[26]
.sym 46047 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46049 soc.cpu.mem_rdata_q[10]
.sym 46050 soc.cpu.mem_la_secondword
.sym 46051 gpio_led_b[6]
.sym 46059 soc.cpu.mem_la_secondword
.sym 46060 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46061 soc.mem_rdata[26]
.sym 46062 soc.cpu.mem_rdata_q[26]
.sym 46071 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46072 soc.cpu.mem_rdata_q[10]
.sym 46073 soc.cpu.mem_la_secondword
.sym 46074 soc.cpu.mem_xfer
.sym 46077 gpio_led_b[2]
.sym 46091 gpio_led_b[6]
.sym 46099 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46100 CLK$SB_IO_IN_$glb_clk
.sym 46101 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 46102 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46103 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 46104 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 46105 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46106 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46107 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46108 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46109 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46117 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46119 iomem_wstrb[3]
.sym 46120 soc.mem_rdata[28]
.sym 46121 iomem_wdata[17]
.sym 46124 soc.mem_rdata[23]
.sym 46126 soc.mem_rdata[31]
.sym 46127 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 46128 soc.cpu.mem_wordsize[2]
.sym 46132 gpio_led_r[7]
.sym 46133 soc.cpu.pcpi_rs1[1]
.sym 46134 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 46135 soc.cpu.mem_rdata_latched[6]
.sym 46136 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46137 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 46145 soc.cpu.last_mem_valid
.sym 46146 soc.cpu.mem_wordsize[2]
.sym 46147 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 46149 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46165 soc.cpu.mem_wordsize[1]
.sym 46166 soc.cpu.mem_la_firstword_reg
.sym 46167 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 46168 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46170 soc.cpu.pcpi_rs1[0]
.sym 46171 soc.cpu.pcpi_rs1[1]
.sym 46174 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46176 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46178 soc.cpu.last_mem_valid
.sym 46179 soc.cpu.mem_la_firstword_reg
.sym 46182 soc.cpu.pcpi_rs1[1]
.sym 46183 soc.cpu.pcpi_rs1[0]
.sym 46184 soc.cpu.mem_wordsize[2]
.sym 46185 soc.cpu.mem_wordsize[1]
.sym 46190 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 46207 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46209 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46220 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 46223 CLK$SB_IO_IN_$glb_clk
.sym 46224 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46225 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46227 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46231 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 46232 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46235 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46236 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46240 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46241 soc.mem_rdata[27]
.sym 46243 gpio_led_g[1]
.sym 46245 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46249 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46252 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 46255 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 46256 soc.cpu.pcpi_rs1[0]
.sym 46257 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46259 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 46272 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 46276 soc.cpu.mem_wordsize[1]
.sym 46279 soc.cpu.cpuregs_raddr1[3]
.sym 46280 soc.cpu.pcpi_rs1[0]
.sym 46285 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 46286 soc.cpu.cpuregs_raddr1[4]
.sym 46287 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 46288 soc.cpu.mem_wordsize[2]
.sym 46289 soc.cpu.cpuregs_raddr1[2]
.sym 46290 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 46292 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46293 soc.cpu.pcpi_rs1[1]
.sym 46295 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 46296 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46297 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46302 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 46305 soc.cpu.cpuregs_raddr1[2]
.sym 46306 soc.cpu.cpuregs_raddr1[3]
.sym 46308 soc.cpu.cpuregs_raddr1[4]
.sym 46311 soc.cpu.pcpi_rs1[1]
.sym 46312 soc.cpu.mem_wordsize[1]
.sym 46313 soc.cpu.mem_wordsize[2]
.sym 46314 soc.cpu.pcpi_rs1[0]
.sym 46317 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46318 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 46319 soc.cpu.pcpi_rs1[0]
.sym 46320 soc.cpu.pcpi_rs1[1]
.sym 46324 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 46331 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 46337 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46338 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46344 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 46346 CLK$SB_IO_IN_$glb_clk
.sym 46348 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 46349 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46350 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46351 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 46352 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46353 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 46354 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46355 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46362 iomem_wdata[16]
.sym 46364 soc.cpu.instr_lui
.sym 46365 soc.cpu.instr_retirq
.sym 46367 iomem_wdata[11]
.sym 46369 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46371 soc.cpu.instr_retirq
.sym 46372 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46373 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46374 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46376 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 46377 gpio_led_r[6]
.sym 46378 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 46380 soc.mem_rdata[16]
.sym 46381 soc.simpleuart_reg_div_do[26]
.sym 46382 gpio_led_g[0]
.sym 46397 soc.cpu.cpuregs_raddr1[1]
.sym 46398 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 46404 soc.cpu.cpuregs_raddr1[0]
.sym 46408 soc.cpu.cpuregs.wen
.sym 46409 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 46458 soc.cpu.cpuregs_raddr1[0]
.sym 46460 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 46461 soc.cpu.cpuregs_raddr1[1]
.sym 46466 soc.cpu.cpuregs.wen
.sym 46469 CLK$SB_IO_IN_$glb_clk
.sym 46470 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 46471 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 46472 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 46473 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 46474 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46475 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46476 LCD_SPI_CS$SB_IO_OUT
.sym 46477 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 46478 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 46484 soc.mem_rdata[31]
.sym 46486 soc.simpleuart_reg_div_do[21]
.sym 46488 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46491 iomem_addr[2]
.sym 46497 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46498 soc.cpu.mem_wordsize[1]
.sym 46500 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46501 soc.cpu.mem_wordsize[1]
.sym 46503 soc.cpu.reg_out[3]
.sym 46504 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 46505 soc.cpu.mem_wordsize[1]
.sym 46506 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 46513 soc.cpu.pcpi_rs1[1]
.sym 46514 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 46517 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 46519 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46520 $PACKER_VCC_NET
.sym 46521 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46522 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46524 soc.cpu.reg_sh[4]
.sym 46525 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 46526 soc.cpu.pcpi_rs1[0]
.sym 46542 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 46544 $nextpnr_ICESTORM_LC_27$O
.sym 46546 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 46550 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 46553 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 46556 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 46558 $PACKER_VCC_NET
.sym 46559 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 46562 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 46565 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 46568 $nextpnr_ICESTORM_LC_28$I3
.sym 46570 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 46578 $nextpnr_ICESTORM_LC_28$I3
.sym 46582 soc.cpu.reg_sh[4]
.sym 46587 soc.cpu.pcpi_rs1[0]
.sym 46588 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 46589 soc.cpu.pcpi_rs1[1]
.sym 46590 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 46594 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 46596 soc.cpu.reg_out[3]
.sym 46597 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 46598 soc.cpu.reg_out[0]
.sym 46601 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46604 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 46606 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46608 soc.cpu.pcpi_rs1[6]
.sym 46611 gpio_led_b[1]
.sym 46615 soc.cpu.instr_lui
.sym 46619 soc.cpu.mem_wordsize[2]
.sym 46620 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 46621 soc.cpu.cpu_state[4]
.sym 46623 soc.cpu.next_pc[2]
.sym 46624 soc.cpu.mem_wordsize[2]
.sym 46629 soc.cpu.pcpi_rs1[1]
.sym 46640 soc.cpu.reg_sh[0]
.sym 46643 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46644 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 46646 soc.cpu.reg_sh[1]
.sym 46647 soc.cpu.reg_sh[4]
.sym 46648 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46649 soc.cpu.mem_la_secondword
.sym 46650 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 46651 soc.cpu.reg_sh[3]
.sym 46653 soc.cpu.cpu_state[6]
.sym 46654 soc.cpu.reg_sh[2]
.sym 46655 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46659 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 46661 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 46668 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46669 soc.cpu.reg_sh[2]
.sym 46670 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46674 soc.cpu.reg_sh[2]
.sym 46680 soc.cpu.reg_sh[1]
.sym 46686 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46688 soc.cpu.mem_la_secondword
.sym 46689 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 46692 soc.cpu.reg_sh[3]
.sym 46693 soc.cpu.reg_sh[0]
.sym 46694 soc.cpu.reg_sh[1]
.sym 46695 soc.cpu.reg_sh[4]
.sym 46698 soc.cpu.reg_sh[0]
.sym 46704 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 46705 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 46706 soc.cpu.cpu_state[6]
.sym 46707 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 46713 soc.cpu.reg_sh[3]
.sym 46715 CLK$SB_IO_IN_$glb_clk
.sym 46716 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46717 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46719 soc.cpu.next_pc[3]
.sym 46721 soc.cpu.reg_out[6]
.sym 46722 soc.cpu.next_pc[6]
.sym 46723 soc.cpu.reg_out[4]
.sym 46727 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 46728 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 46729 $PACKER_VCC_NET
.sym 46731 $PACKER_VCC_NET
.sym 46735 soc.cpu.reg_sh[4]
.sym 46737 soc.cpu.mem_la_secondword
.sym 46742 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46744 soc.cpu.reg_next_pc[5]
.sym 46745 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 46746 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 46749 soc.cpu.reg_next_pc[2]
.sym 46750 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46760 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 46761 soc.cpu.reg_sh[2]
.sym 46762 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46763 soc.cpu.reg_sh[0]
.sym 46766 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46767 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 46769 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 46770 soc.cpu.reg_next_pc[1]
.sym 46772 soc.cpu.reg_out[1]
.sym 46774 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46781 soc.cpu.cpu_state[4]
.sym 46785 soc.cpu.reg_sh[1]
.sym 46786 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46788 $PACKER_VCC_NET
.sym 46797 soc.cpu.reg_out[1]
.sym 46798 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46799 soc.cpu.reg_next_pc[1]
.sym 46809 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46810 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 46811 soc.cpu.cpu_state[4]
.sym 46815 soc.cpu.reg_sh[1]
.sym 46816 $PACKER_VCC_NET
.sym 46818 soc.cpu.reg_sh[0]
.sym 46821 soc.cpu.reg_sh[0]
.sym 46822 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 46823 soc.cpu.cpu_state[4]
.sym 46828 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46830 soc.cpu.cpu_state[4]
.sym 46833 soc.cpu.reg_sh[2]
.sym 46834 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46837 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 46838 CLK$SB_IO_IN_$glb_clk
.sym 46840 soc.cpu.reg_out[5]
.sym 46841 soc.cpu.next_pc[10]
.sym 46842 soc.cpu.next_pc[2]
.sym 46843 soc.cpu.next_pc[4]
.sym 46844 soc.cpu.reg_out[2]
.sym 46845 soc.cpu.next_pc[5]
.sym 46846 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 46847 soc.cpu.next_pc[15]
.sym 46851 soc.cpu.reg_next_pc[1]
.sym 46853 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46855 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 46857 soc.cpu.reg_next_pc[6]
.sym 46858 soc.cpu.reg_next_pc[3]
.sym 46860 soc.cpu.reg_next_pc[9]
.sym 46864 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 46866 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 46867 soc.cpu.alu_out_q[16]
.sym 46868 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 46869 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46870 soc.cpu.alu_out_q[10]
.sym 46872 soc.cpu.reg_out[4]
.sym 46873 soc.cpu.reg_out[24]
.sym 46874 $PACKER_VCC_NET
.sym 46875 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46885 soc.cpu.alu_out_q[5]
.sym 46887 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 46888 soc.cpu.alu_out_q[10]
.sym 46896 soc.cpu.reg_out[10]
.sym 46898 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 46901 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 46904 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 46905 soc.cpu.reg_out[5]
.sym 46907 soc.cpu.latched_stalu
.sym 46908 soc.cpu.reg_next_pc[10]
.sym 46910 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46915 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 46916 soc.cpu.reg_next_pc[10]
.sym 46917 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 46926 soc.cpu.alu_out_q[5]
.sym 46927 soc.cpu.latched_stalu
.sym 46928 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 46929 soc.cpu.reg_out[5]
.sym 46932 soc.cpu.reg_out[5]
.sym 46933 soc.cpu.alu_out_q[5]
.sym 46934 soc.cpu.latched_stalu
.sym 46935 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46944 soc.cpu.latched_stalu
.sym 46945 soc.cpu.reg_out[10]
.sym 46946 soc.cpu.alu_out_q[10]
.sym 46947 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 46956 soc.cpu.latched_stalu
.sym 46957 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 46958 soc.cpu.alu_out_q[10]
.sym 46959 soc.cpu.reg_out[10]
.sym 46963 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 46964 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 46965 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 46966 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 46967 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 46968 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 46969 soc.cpu.next_pc[24]
.sym 46970 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 46973 soc.cpu.reg_pc[13]
.sym 46974 soc.cpu.reg_next_pc[21]
.sym 46975 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 46976 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 46978 $PACKER_VCC_NET
.sym 46979 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 46980 soc.cpu.reg_out[17]
.sym 46981 soc.cpu.reg_next_pc[11]
.sym 46982 soc.cpu.next_pc[14]
.sym 46984 soc.cpu.reg_next_pc[17]
.sym 46986 soc.cpu.alu_out_q[25]
.sym 46988 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 46990 soc.cpu.reg_out[6]
.sym 46991 soc.cpu.reg_out[3]
.sym 46992 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 46993 soc.cpu.reg_next_pc[10]
.sym 46994 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 46995 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 46997 soc.cpu.mem_wordsize[1]
.sym 46998 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 47004 soc.cpu.reg_next_pc[5]
.sym 47005 soc.cpu.reg_next_pc[24]
.sym 47006 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47007 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47011 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47012 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47013 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47015 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 47016 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47017 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 47018 soc.cpu.alu_out_q[24]
.sym 47019 soc.cpu.latched_stalu
.sym 47020 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47021 soc.cpu.alu_out_q[17]
.sym 47023 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 47024 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 47025 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47027 soc.cpu.alu_out_q[16]
.sym 47029 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47030 soc.cpu.reg_out[16]
.sym 47032 soc.cpu.reg_out[17]
.sym 47033 soc.cpu.reg_out[24]
.sym 47034 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47037 soc.cpu.latched_stalu
.sym 47038 soc.cpu.reg_out[17]
.sym 47039 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47040 soc.cpu.alu_out_q[17]
.sym 47043 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47045 soc.cpu.reg_next_pc[24]
.sym 47046 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 47050 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47051 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 47052 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 47055 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47056 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47057 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47058 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47061 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 47062 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47063 soc.cpu.reg_next_pc[5]
.sym 47067 soc.cpu.alu_out_q[24]
.sym 47068 soc.cpu.reg_out[24]
.sym 47069 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47070 soc.cpu.latched_stalu
.sym 47073 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47074 soc.cpu.alu_out_q[17]
.sym 47075 soc.cpu.latched_stalu
.sym 47076 soc.cpu.reg_out[17]
.sym 47079 soc.cpu.alu_out_q[16]
.sym 47080 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47081 soc.cpu.reg_out[16]
.sym 47082 soc.cpu.latched_stalu
.sym 47083 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47084 CLK$SB_IO_IN_$glb_clk
.sym 47085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47086 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 47087 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 47088 soc.cpu.cpuregs_wrdata[9]
.sym 47089 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 47090 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 47091 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 47092 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 47093 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 47098 soc.cpu.reg_next_pc[25]
.sym 47099 soc.cpu.alu_out_q[18]
.sym 47100 soc.cpu.pcpi_rs1[9]
.sym 47101 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 47103 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47106 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47107 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47109 soc.cpu.instr_timer
.sym 47110 soc.cpu.irq_state[0]
.sym 47111 soc.cpu.decoded_imm[22]
.sym 47112 soc.cpu.decoded_imm[30]
.sym 47113 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 47114 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 47115 soc.cpu.mem_wordsize[2]
.sym 47116 soc.cpu.latched_is_lb
.sym 47117 soc.cpu.reg_next_pc[15]
.sym 47118 soc.cpu.decoded_imm[29]
.sym 47119 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 47120 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 47121 soc.cpu.pcpi_rs1[1]
.sym 47127 soc.cpu.latched_stalu
.sym 47128 soc.cpu.reg_out[28]
.sym 47129 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 47130 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 47131 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 47133 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47134 soc.cpu.reg_next_pc[17]
.sym 47135 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 47137 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 47138 soc.cpu.reg_next_pc[28]
.sym 47139 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47142 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 47143 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47144 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 47145 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47147 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47148 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 47149 soc.cpu.alu_out_q[28]
.sym 47150 soc.cpu.reg_next_pc[16]
.sym 47151 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 47153 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 47156 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 47157 soc.cpu.alu_out_q[28]
.sym 47160 soc.cpu.latched_stalu
.sym 47161 soc.cpu.reg_out[28]
.sym 47162 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47163 soc.cpu.alu_out_q[28]
.sym 47167 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47168 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 47169 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 47172 soc.cpu.latched_stalu
.sym 47173 soc.cpu.reg_out[28]
.sym 47174 soc.cpu.alu_out_q[28]
.sym 47175 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47178 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 47179 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 47180 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 47181 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47184 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 47185 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 47186 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47187 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 47190 soc.cpu.reg_next_pc[16]
.sym 47191 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47193 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 47197 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 47198 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47199 soc.cpu.reg_next_pc[17]
.sym 47202 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 47203 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47205 soc.cpu.reg_next_pc[28]
.sym 47206 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47207 CLK$SB_IO_IN_$glb_clk
.sym 47208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47209 soc.cpu.cpuregs_wrdata[10]
.sym 47210 soc.cpu.cpuregs_wrdata[11]
.sym 47211 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 47212 soc.cpu.reg_pc[3]
.sym 47213 soc.cpu.cpuregs_wrdata[4]
.sym 47214 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 47215 soc.cpu.cpuregs_wrdata[18]
.sym 47216 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 47221 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 47222 soc.cpu.reg_out[28]
.sym 47223 soc.cpu.reg_out[15]
.sym 47224 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 47225 soc.cpu.alu_out_q[3]
.sym 47227 soc.cpu.pcpi_rs1[30]
.sym 47228 soc.cpu.cpuregs_rs1[8]
.sym 47229 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47230 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 47231 soc.cpu.latched_stalu
.sym 47232 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 47233 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47234 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47235 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 47236 soc.cpu.reg_next_pc[16]
.sym 47237 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 47238 soc.cpu.pcpi_rs1[6]
.sym 47239 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 47240 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 47241 soc.cpu.irq_state[1]
.sym 47242 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 47243 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 47244 soc.cpu.reg_next_pc[18]
.sym 47250 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47251 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 47252 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47253 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47254 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 47256 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 47259 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47260 soc.cpu.reg_out[6]
.sym 47261 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 47262 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 47263 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47264 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 47267 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47268 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47270 soc.cpu.latched_stalu
.sym 47271 soc.cpu.reg_next_pc[6]
.sym 47273 soc.cpu.alu_out_q[6]
.sym 47274 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 47278 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 47279 soc.cpu.latched_stalu
.sym 47281 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47283 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47284 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 47285 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47286 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47289 soc.cpu.reg_out[6]
.sym 47290 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47291 soc.cpu.alu_out_q[6]
.sym 47292 soc.cpu.latched_stalu
.sym 47295 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47296 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47297 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 47298 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47301 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 47303 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 47304 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47307 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 47314 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 47315 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 47316 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47320 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 47321 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47322 soc.cpu.reg_next_pc[6]
.sym 47325 soc.cpu.reg_out[6]
.sym 47326 soc.cpu.latched_stalu
.sym 47327 soc.cpu.alu_out_q[6]
.sym 47328 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47329 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47330 CLK$SB_IO_IN_$glb_clk
.sym 47331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47332 soc.cpu.reg_pc[16]
.sym 47333 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0
.sym 47334 soc.cpu.cpuregs_wrdata[16]
.sym 47335 soc.cpu.reg_pc[10]
.sym 47336 soc.cpu.cpuregs_wrdata[15]
.sym 47337 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 47338 soc.cpu.cpuregs_wrdata[17]
.sym 47339 soc.cpu.cpuregs_wrdata[24]
.sym 47341 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 47342 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 47343 soc.cpu.cpuregs_wrdata[2]
.sym 47344 soc.cpu.irq_state[0]
.sym 47345 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 47346 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47347 soc.cpu.reg_pc[3]
.sym 47348 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47349 soc.cpu.instr_rdinstr
.sym 47350 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 47352 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 47353 soc.cpu.instr_rdcycleh
.sym 47355 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 47356 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 47357 soc.cpu.decoded_imm[0]
.sym 47358 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 47359 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 47360 soc.cpu.cpuregs_wrdata[5]
.sym 47361 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 47362 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 47363 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 47364 soc.cpu.reg_next_pc[27]
.sym 47365 soc.cpu.reg_pc[16]
.sym 47367 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 47373 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 47374 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 47375 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 47377 soc.cpu.reg_out[19]
.sym 47378 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47379 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 47380 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47382 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 47383 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47385 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47387 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 47388 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47389 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47390 soc.cpu.latched_stalu
.sym 47391 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 47393 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47394 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47397 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 47398 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 47400 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 47401 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 47403 soc.cpu.alu_out_q[19]
.sym 47407 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 47408 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 47409 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47412 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47413 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 47414 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47415 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47418 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 47419 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47420 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47421 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47424 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47425 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 47426 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 47430 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47431 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47432 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47433 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 47437 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 47438 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47439 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 47442 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47443 soc.cpu.latched_stalu
.sym 47444 soc.cpu.reg_out[19]
.sym 47445 soc.cpu.alu_out_q[19]
.sym 47448 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 47450 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47451 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 47452 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47453 CLK$SB_IO_IN_$glb_clk
.sym 47454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47456 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 47457 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3_SB_LUT4_O_I0
.sym 47458 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 47459 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 47460 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 47461 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 47462 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 47467 soc.cpu.reg_next_pc[21]
.sym 47468 soc.cpu.cpuregs_wrdata[6]
.sym 47469 soc.cpu.reg_next_pc[14]
.sym 47470 soc.cpu.reg_pc[10]
.sym 47471 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 47472 soc.cpu.alu_out_q[30]
.sym 47473 soc.cpu.reg_out[30]
.sym 47474 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 47475 $PACKER_VCC_NET
.sym 47476 soc.cpu.cpu_state[6]
.sym 47477 soc.cpu.cpuregs_wrdata[26]
.sym 47478 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 47479 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 47480 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 47481 soc.cpu.decoded_imm[11]
.sym 47482 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 47483 soc.cpu.reg_pc[2]
.sym 47484 soc.cpu.reg_out[12]
.sym 47485 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 47486 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 47487 soc.cpu.decoded_imm[17]
.sym 47488 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47489 soc.cpu.mem_wordsize[1]
.sym 47490 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 47497 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47498 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 47499 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47501 soc.cpu.latched_stalu
.sym 47503 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 47504 soc.cpu.alu_out_q[8]
.sym 47505 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 47506 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 47507 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 47508 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47509 soc.cpu.reg_out[8]
.sym 47510 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 47511 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47512 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47514 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 47516 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 47517 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 47518 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 47519 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 47520 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47521 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47522 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 47524 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 47525 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47527 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 47529 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47530 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47531 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 47532 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47535 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47536 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47537 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47538 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 47541 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 47542 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 47543 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47544 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 47548 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 47549 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47550 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 47553 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 47554 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47556 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 47559 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 47560 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47561 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 47562 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 47565 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47566 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 47568 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 47571 soc.cpu.alu_out_q[8]
.sym 47572 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47573 soc.cpu.latched_stalu
.sym 47574 soc.cpu.reg_out[8]
.sym 47575 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47576 CLK$SB_IO_IN_$glb_clk
.sym 47577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47578 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2
.sym 47579 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 47580 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 47581 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 47582 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 47583 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 47584 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 47585 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 47591 $PACKER_VCC_NET
.sym 47592 soc.cpu.cpuregs_wrdata[8]
.sym 47594 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47595 soc.cpu.reg_out[31]
.sym 47596 soc.cpu.reg_pc[17]
.sym 47598 soc.cpu.cpuregs_wrdata[30]
.sym 47599 $PACKER_VCC_NET
.sym 47600 soc.cpu.reg_next_pc[6]
.sym 47601 soc.cpu.cpuregs_wrdata[3]
.sym 47603 soc.cpu.decoded_imm[29]
.sym 47604 soc.cpu.decoded_imm[30]
.sym 47605 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 47606 soc.cpu.cpuregs_wrdata[26]
.sym 47607 soc.cpu.latched_is_lb
.sym 47608 soc.cpu.pcpi_rs1[1]
.sym 47609 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 47610 soc.cpu.reg_pc[12]
.sym 47611 soc.cpu.decoded_imm[22]
.sym 47612 soc.cpu.cpuregs_rs1[10]
.sym 47613 soc.cpu.reg_pc[1]
.sym 47619 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47620 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47621 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47622 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 47623 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47624 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47626 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 47627 soc.cpu.latched_stalu
.sym 47630 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 47631 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47632 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47633 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 47634 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 47635 soc.cpu.alu_out_q[12]
.sym 47636 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 47637 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 47643 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 47644 soc.cpu.reg_out[12]
.sym 47645 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 47647 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47648 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47649 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47650 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 47653 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 47658 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47659 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47660 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47661 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 47664 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47665 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47666 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47667 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 47670 soc.cpu.latched_stalu
.sym 47671 soc.cpu.alu_out_q[12]
.sym 47672 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47673 soc.cpu.reg_out[12]
.sym 47676 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 47678 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 47679 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47682 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 47683 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47684 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 47685 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 47688 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47689 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 47690 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47691 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47694 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 47695 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47696 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47697 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47698 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47699 CLK$SB_IO_IN_$glb_clk
.sym 47700 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47701 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 47702 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 47703 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 47704 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 47705 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 47706 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 47707 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 47708 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 47710 soc.cpu.reg_pc[14]
.sym 47711 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47712 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47713 soc.cpu.cpuregs_wrdata[3]
.sym 47714 soc.cpu.irq_state[1]
.sym 47715 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 47716 soc.cpu.pcpi_rs1[3]
.sym 47717 soc.cpu.reg_next_pc[20]
.sym 47718 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47719 soc.cpu.cpuregs_rs1[5]
.sym 47720 soc.cpu.cpuregs_rs1[12]
.sym 47722 soc.cpu.cpuregs_wrdata[29]
.sym 47723 soc.cpu.reg_next_pc[27]
.sym 47724 soc.cpu.cpuregs_wrdata[27]
.sym 47725 soc.cpu.pcpi_rs1[6]
.sym 47726 soc.cpu.cpuregs_wrdata[22]
.sym 47727 soc.cpu.reg_pc[22]
.sym 47728 soc.cpu.reg_out[21]
.sym 47729 soc.cpu.alu_out_q[13]
.sym 47730 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47731 soc.cpu.reg_pc[17]
.sym 47733 soc.cpu.reg_pc[19]
.sym 47734 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 47735 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 47736 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47742 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 47743 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47746 soc.cpu.reg_out[13]
.sym 47747 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 47748 soc.cpu.reg_next_pc[13]
.sym 47749 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 47750 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47753 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 47754 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 47755 soc.cpu.alu_out_q[13]
.sym 47757 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 47758 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 47761 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47762 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 47764 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 47765 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47766 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 47769 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47772 soc.cpu.latched_stalu
.sym 47773 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 47775 soc.cpu.reg_out[13]
.sym 47776 soc.cpu.latched_stalu
.sym 47777 soc.cpu.alu_out_q[13]
.sym 47778 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47781 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 47782 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 47783 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47784 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 47787 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 47788 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47789 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 47790 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 47794 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 47795 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47796 soc.cpu.reg_next_pc[13]
.sym 47801 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 47806 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 47812 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 47813 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47814 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 47817 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47818 soc.cpu.alu_out_q[13]
.sym 47819 soc.cpu.latched_stalu
.sym 47820 soc.cpu.reg_out[13]
.sym 47821 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 47822 CLK$SB_IO_IN_$glb_clk
.sym 47823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47824 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2
.sym 47825 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 47826 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 47827 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 47828 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 47829 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 47830 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 47831 soc.cpu.reg_pc[30]
.sym 47833 $PACKER_VCC_NET
.sym 47836 soc.cpu.pcpi_rs1[10]
.sym 47837 soc.cpu.pcpi_rs1[14]
.sym 47838 soc.cpu.pcpi_rs1[9]
.sym 47839 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 47840 soc.cpu.cpuregs_rs1[19]
.sym 47842 soc.cpu.irq_state[0]
.sym 47843 soc.cpu.pcpi_rs1[16]
.sym 47844 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47845 soc.cpu.cpuregs_rs1[13]
.sym 47846 soc.cpu.reg_pc[2]
.sym 47847 soc.cpu.pcpi_rs1[18]
.sym 47848 soc.cpu.cpuregs_rs1[31]
.sym 47849 soc.cpu.reg_out[22]
.sym 47850 soc.cpu.decoded_imm[0]
.sym 47851 soc.cpu.reg_pc[31]
.sym 47852 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 47853 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 47854 soc.cpu.reg_pc[21]
.sym 47855 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 47856 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 47857 soc.cpu.decoded_imm[0]
.sym 47858 soc.cpu.cpuregs_wrdata[25]
.sym 47859 soc.cpu.reg_pc[29]
.sym 47865 soc.cpu.reg_out[22]
.sym 47867 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 47868 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 47870 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 47871 soc.cpu.reg_out[31]
.sym 47874 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 47875 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 47879 soc.cpu.alu_out_q[22]
.sym 47880 soc.cpu.reg_next_pc[31]
.sym 47881 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 47883 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47884 soc.cpu.latched_stalu
.sym 47887 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 47888 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 47889 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2
.sym 47890 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47891 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47892 soc.cpu.latched_stalu
.sym 47893 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47895 soc.cpu.alu_out_q[31]
.sym 47898 soc.cpu.reg_out[31]
.sym 47899 soc.cpu.latched_stalu
.sym 47900 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47901 soc.cpu.alu_out_q[31]
.sym 47905 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 47906 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2
.sym 47907 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47910 soc.cpu.reg_out[22]
.sym 47911 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47912 soc.cpu.latched_stalu
.sym 47913 soc.cpu.alu_out_q[22]
.sym 47916 soc.cpu.latched_stalu
.sym 47917 soc.cpu.reg_out[22]
.sym 47918 soc.cpu.alu_out_q[22]
.sym 47919 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 47922 soc.cpu.reg_next_pc[31]
.sym 47924 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 47925 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47928 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 47929 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47930 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 47931 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 47934 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 47935 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 47936 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 47937 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 47940 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47941 soc.cpu.reg_out[31]
.sym 47942 soc.cpu.alu_out_q[31]
.sym 47943 soc.cpu.latched_stalu
.sym 47948 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 47949 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47950 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47951 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47952 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47953 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47954 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47959 soc.cpu.cpuregs_rs1[30]
.sym 47960 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 47961 soc.cpu.cpu_state[4]
.sym 47962 soc.cpu.reg_pc[25]
.sym 47963 soc.cpu.pcpi_rs1[16]
.sym 47964 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 47965 soc.cpu.cpuregs_rs1[26]
.sym 47967 soc.cpu.cpuregs_rs1[29]
.sym 47968 soc.cpu.pcpi_rs1[17]
.sym 47969 $PACKER_VCC_NET
.sym 47970 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 47971 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47972 soc.cpu.decoded_imm[20]
.sym 47973 soc.cpu.decoded_imm[11]
.sym 47974 soc.cpu.reg_pc[2]
.sym 47975 soc.cpu.reg_pc[1]
.sym 47977 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47978 soc.cpu.cpuregs_rs1[19]
.sym 47979 soc.cpu.decoded_imm[17]
.sym 47980 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 47981 soc.cpu.decoded_imm[13]
.sym 47982 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 47992 soc.cpu.alu_out_q[21]
.sym 47994 soc.cpu.latched_stalu
.sym 47995 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 47998 soc.cpu.reg_out[21]
.sym 48000 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 48002 soc.cpu.latched_stalu
.sym 48004 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 48005 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 48006 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 48011 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48013 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48014 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 48018 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 48019 soc.cpu.reg_next_pc[21]
.sym 48021 soc.cpu.alu_out_q[21]
.sym 48022 soc.cpu.reg_out[21]
.sym 48023 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 48024 soc.cpu.latched_stalu
.sym 48030 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 48033 soc.cpu.latched_stalu
.sym 48034 soc.cpu.reg_out[21]
.sym 48035 soc.cpu.alu_out_q[21]
.sym 48036 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 48039 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 48048 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 48051 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 48053 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 48054 soc.cpu.reg_next_pc[21]
.sym 48059 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 48063 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 48067 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 48068 CLK$SB_IO_IN_$glb_clk
.sym 48069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48070 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48071 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48072 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48073 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48074 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48075 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48076 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48077 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48083 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48084 soc.cpu.cpuregs_rs1[22]
.sym 48085 soc.cpu.decoded_imm[17]
.sym 48087 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48088 soc.cpu.cpuregs_rs1[17]
.sym 48090 soc.cpu.pcpi_rs1[3]
.sym 48091 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48092 soc.cpu.reg_pc[19]
.sym 48094 soc.cpu.latched_is_lb
.sym 48095 soc.cpu.decoded_imm[29]
.sym 48097 soc.cpu.pcpi_rs1[1]
.sym 48098 soc.cpu.pcpi_rs1[13]
.sym 48099 soc.cpu.cpu_state[3]
.sym 48100 soc.cpu.reg_pc[1]
.sym 48101 soc.cpu.pcpi_rs1[22]
.sym 48103 soc.cpu.irq_mask[2]
.sym 48104 soc.cpu.decoded_imm[30]
.sym 48105 soc.cpu.reg_pc[31]
.sym 48111 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 48112 soc.cpu.instr_rdcycle
.sym 48113 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 48115 soc.cpu.cpu_state[3]
.sym 48116 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 48117 soc.cpu.irq_pending[1]
.sym 48119 soc.cpu.reg_pc[6]
.sym 48121 soc.cpu.pcpi_rs1[1]
.sym 48122 soc.cpu.instr_lui
.sym 48123 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 48125 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 48126 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 48129 soc.cpu.cpu_state[4]
.sym 48131 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48132 soc.cpu.reg_pc[13]
.sym 48133 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 48134 soc.cpu.is_lui_auipc_jal
.sym 48135 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48137 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48138 soc.cpu.cpuregs_rs1[6]
.sym 48140 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 48141 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 48142 soc.cpu.cpuregs_rs1[13]
.sym 48144 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 48145 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 48146 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 48147 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 48150 soc.cpu.is_lui_auipc_jal
.sym 48151 soc.cpu.instr_lui
.sym 48152 soc.cpu.reg_pc[6]
.sym 48153 soc.cpu.cpuregs_rs1[6]
.sym 48156 soc.cpu.cpuregs_rs1[13]
.sym 48157 soc.cpu.reg_pc[13]
.sym 48158 soc.cpu.instr_lui
.sym 48159 soc.cpu.is_lui_auipc_jal
.sym 48164 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 48168 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 48169 soc.cpu.instr_rdcycle
.sym 48170 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 48174 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48175 soc.cpu.irq_pending[1]
.sym 48176 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 48177 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48180 soc.cpu.cpu_state[3]
.sym 48181 soc.cpu.pcpi_rs1[1]
.sym 48182 soc.cpu.cpu_state[4]
.sym 48183 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48187 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 48190 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 48191 CLK$SB_IO_IN_$glb_clk
.sym 48192 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48193 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48194 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48195 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48196 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48197 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48198 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48199 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48200 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48202 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48205 soc.cpu.cpuregs_rs1[20]
.sym 48206 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48207 soc.cpu.pcpi_rs1[8]
.sym 48208 soc.cpu.pcpi_rs1[30]
.sym 48209 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 48210 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48211 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48212 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48213 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 48214 soc.cpu.pcpi_rs1[3]
.sym 48216 soc.cpu.pcpi_rs1[27]
.sym 48217 soc.cpu.pcpi_rs1[6]
.sym 48219 soc.cpu.pcpi_rs1[20]
.sym 48220 soc.cpu.reg_pc[21]
.sym 48221 soc.cpu.pcpi_rs1[25]
.sym 48222 soc.cpu.irq_state[1]
.sym 48223 soc.cpu.irq_pending[2]
.sym 48226 soc.cpu.latched_compr
.sym 48227 soc.cpu.pcpi_rs1[10]
.sym 48228 soc.cpu.pcpi_rs1[4]
.sym 48234 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48235 soc.cpu.pcpi_rs1[4]
.sym 48236 soc.cpu.pcpi_rs1[9]
.sym 48237 soc.cpu.irq_state[0]
.sym 48239 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48240 soc.cpu.instr_lui
.sym 48241 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I0
.sym 48242 soc.cpu.reg_pc[19]
.sym 48243 soc.cpu.pcpi_rs1[6]
.sym 48244 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2
.sym 48245 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 48246 soc.cpu.irq_state[1]
.sym 48247 soc.cpu.pcpi_rs1[1]
.sym 48248 soc.cpu.cpuregs_rs1[19]
.sym 48249 soc.cpu.irq_pending[2]
.sym 48251 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 48252 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 48254 soc.cpu.pcpi_rs1[3]
.sym 48257 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48258 soc.cpu.reg_next_pc[2]
.sym 48261 soc.cpu.is_lui_auipc_jal
.sym 48262 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48263 soc.cpu.irq_mask[2]
.sym 48264 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 48265 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48267 soc.cpu.pcpi_rs1[6]
.sym 48268 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48269 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48270 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 48273 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I0
.sym 48274 soc.cpu.irq_pending[2]
.sym 48275 soc.cpu.irq_state[1]
.sym 48276 soc.cpu.irq_mask[2]
.sym 48279 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 48280 soc.cpu.irq_state[0]
.sym 48281 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 48282 soc.cpu.reg_next_pc[2]
.sym 48285 soc.cpu.cpuregs_rs1[19]
.sym 48286 soc.cpu.is_lui_auipc_jal
.sym 48287 soc.cpu.reg_pc[19]
.sym 48288 soc.cpu.instr_lui
.sym 48292 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2
.sym 48294 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 48297 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48298 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48299 soc.cpu.pcpi_rs1[4]
.sym 48300 soc.cpu.pcpi_rs1[6]
.sym 48303 soc.cpu.pcpi_rs1[1]
.sym 48304 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48305 soc.cpu.pcpi_rs1[9]
.sym 48306 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48309 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48310 soc.cpu.pcpi_rs1[1]
.sym 48311 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48312 soc.cpu.pcpi_rs1[3]
.sym 48316 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48317 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48318 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48319 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48320 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48321 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48322 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48323 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48328 soc.cpu.pcpi_rs1[5]
.sym 48329 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48330 soc.cpu.pcpi_rs1[9]
.sym 48331 soc.cpu.pcpi_rs1[23]
.sym 48332 soc.cpu.decoded_imm[23]
.sym 48333 soc.cpu.pcpi_rs1[18]
.sym 48334 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48335 soc.cpu.pcpi_rs1[15]
.sym 48336 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48337 soc.cpu.cpuregs_rs1[13]
.sym 48338 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48339 soc.cpu.reg_pc[2]
.sym 48340 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48341 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48342 soc.cpu.reg_pc[4]
.sym 48346 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 48347 soc.cpu.decoded_imm[0]
.sym 48349 soc.cpu.decoded_imm[0]
.sym 48350 soc.cpu.pcpi_rs1[29]
.sym 48351 soc.cpu.reg_pc[31]
.sym 48360 soc.cpu.reg_pc[4]
.sym 48361 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48362 soc.cpu.cpuregs_rs1[24]
.sym 48365 soc.cpu.cpuregs_rs1[31]
.sym 48366 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48368 soc.cpu.is_lui_auipc_jal
.sym 48369 soc.cpu.pcpi_rs1[18]
.sym 48371 soc.cpu.reg_pc[24]
.sym 48373 soc.cpu.cpuregs_rs1[4]
.sym 48374 soc.cpu.pcpi_rs1[23]
.sym 48375 soc.cpu.reg_pc[31]
.sym 48376 soc.cpu.reg_pc[1]
.sym 48377 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48378 resetn
.sym 48379 soc.cpu.pcpi_rs1[20]
.sym 48381 soc.cpu.pcpi_rs1[15]
.sym 48383 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48384 soc.cpu.instr_lui
.sym 48385 soc.cpu.instr_lui
.sym 48386 soc.cpu.latched_compr
.sym 48388 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 48390 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48391 soc.cpu.pcpi_rs1[15]
.sym 48392 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48393 soc.cpu.pcpi_rs1[23]
.sym 48396 soc.cpu.reg_pc[24]
.sym 48397 soc.cpu.is_lui_auipc_jal
.sym 48398 soc.cpu.cpuregs_rs1[24]
.sym 48399 soc.cpu.instr_lui
.sym 48402 soc.cpu.latched_compr
.sym 48403 soc.cpu.reg_pc[1]
.sym 48409 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 48414 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48415 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48416 soc.cpu.pcpi_rs1[20]
.sym 48417 soc.cpu.pcpi_rs1[18]
.sym 48420 soc.cpu.reg_pc[4]
.sym 48421 soc.cpu.is_lui_auipc_jal
.sym 48422 soc.cpu.instr_lui
.sym 48423 soc.cpu.cpuregs_rs1[4]
.sym 48426 soc.cpu.reg_pc[31]
.sym 48427 soc.cpu.instr_lui
.sym 48428 soc.cpu.is_lui_auipc_jal
.sym 48429 soc.cpu.cpuregs_rs1[31]
.sym 48432 resetn
.sym 48435 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 48436 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 48437 CLK$SB_IO_IN_$glb_clk
.sym 48438 resetn_SB_LUT4_I3_O_$glb_sr
.sym 48439 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 48440 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 48441 soc.cpu.pcpi_rs1[0]
.sym 48442 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 48443 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48444 soc.cpu.pcpi_rs1[4]
.sym 48445 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48446 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 48451 soc.cpu.cpuregs_rs1[25]
.sym 48453 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48454 soc.cpu.cpu_state[6]
.sym 48455 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48456 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48457 soc.cpu.cpu_state[4]
.sym 48458 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 48459 soc.cpu.cpu_state[2]
.sym 48460 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48461 soc.cpu.pcpi_rs1[19]
.sym 48462 soc.cpu.cpu_state[2]
.sym 48463 soc.cpu.cpuregs_rs1[1]
.sym 48465 soc.cpu.pcpi_rs1[21]
.sym 48466 soc.cpu.reg_pc[1]
.sym 48469 soc.cpu.pcpi_rs1[8]
.sym 48470 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 48471 soc.cpu.pcpi_rs1[17]
.sym 48472 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48474 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 48480 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48481 soc.cpu.cpuregs_rs1[1]
.sym 48482 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48483 soc.cpu.reg_pc[1]
.sym 48484 soc.cpu.pcpi_rs1[1]
.sym 48485 soc.cpu.pcpi_rs1[2]
.sym 48487 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48489 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48491 soc.cpu.reg_pc[0]
.sym 48492 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 48494 soc.cpu.pcpi_rs1[3]
.sym 48495 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48496 soc.cpu.pcpi_rs1[5]
.sym 48497 soc.cpu.instr_lui
.sym 48498 soc.cpu.pcpi_rs1[0]
.sym 48499 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48501 soc.cpu.cpuregs_rs1[0]
.sym 48502 soc.cpu.instr_lui
.sym 48504 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48505 soc.cpu.cpu_state[2]
.sym 48506 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48507 soc.cpu.is_lui_auipc_jal
.sym 48509 soc.cpu.pcpi_rs1[4]
.sym 48510 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48513 soc.cpu.reg_pc[0]
.sym 48514 soc.cpu.cpuregs_rs1[0]
.sym 48515 soc.cpu.is_lui_auipc_jal
.sym 48516 soc.cpu.instr_lui
.sym 48519 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48520 soc.cpu.pcpi_rs1[4]
.sym 48521 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48522 soc.cpu.pcpi_rs1[1]
.sym 48525 soc.cpu.is_lui_auipc_jal
.sym 48526 soc.cpu.cpuregs_rs1[1]
.sym 48527 soc.cpu.instr_lui
.sym 48528 soc.cpu.reg_pc[1]
.sym 48531 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48532 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48533 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48534 soc.cpu.pcpi_rs1[5]
.sym 48537 soc.cpu.pcpi_rs1[0]
.sym 48538 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48539 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48540 soc.cpu.pcpi_rs1[2]
.sym 48543 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48544 soc.cpu.cpu_state[2]
.sym 48545 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 48546 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 48549 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48550 soc.cpu.pcpi_rs1[3]
.sym 48551 soc.cpu.pcpi_rs1[5]
.sym 48552 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 48555 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48556 soc.cpu.cpu_state[2]
.sym 48557 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48558 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48562 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48563 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 48564 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 48566 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 48567 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48569 soc.cpu.pcpi_rs1[21]
.sym 48574 soc.cpu.pcpi_rs1[31]
.sym 48575 soc.cpu.pcpi_rs1[28]
.sym 48576 soc.cpu.cpuregs_rs1[29]
.sym 48577 soc.cpu.pcpi_rs1[25]
.sym 48578 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 48579 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48580 soc.cpu.is_lui_auipc_jal
.sym 48581 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48582 soc.cpu.pcpi_rs1[3]
.sym 48583 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48584 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48585 soc.cpu.pcpi_rs1[0]
.sym 48592 soc.cpu.pcpi_rs1[22]
.sym 48593 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 48594 soc.cpu.cpu_state[3]
.sym 48595 soc.cpu.cpu_state[4]
.sym 48616 soc.cpu.cpu_state[4]
.sym 48620 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48648 soc.cpu.cpu_state[4]
.sym 48651 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 48689 P2_8$SB_IO_OUT
.sym 48697 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 48698 soc.cpu.irq_pending[1]
.sym 48699 soc.cpu.cpuregs_rs1[30]
.sym 48700 soc.cpu.pcpi_rs1[29]
.sym 48702 soc.cpu.pcpi_rs1[27]
.sym 48703 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48705 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 48707 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48708 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 48713 soc.cpu.pcpi_rs1[25]
.sym 48810 CLK$SB_IO_IN
.sym 48882 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 48895 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 48909 soc.ram_ready
.sym 48926 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48927 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 48932 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 48950 soc.simpleuart.recv_pattern[6]
.sym 48952 soc.simpleuart.recv_pattern[1]
.sym 48959 soc.simpleuart.recv_pattern[5]
.sym 48961 soc.simpleuart.recv_pattern[3]
.sym 48965 soc.simpleuart.recv_pattern[0]
.sym 48968 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 48990 soc.simpleuart.recv_pattern[3]
.sym 48995 soc.simpleuart.recv_pattern[0]
.sym 49007 soc.simpleuart.recv_pattern[1]
.sym 49021 soc.simpleuart.recv_pattern[5]
.sym 49026 soc.simpleuart.recv_pattern[6]
.sym 49029 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 49030 CLK$SB_IO_IN_$glb_clk
.sym 49031 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49036 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 49037 flash_csb_SB_LUT4_I3_O
.sym 49038 flash_io2_di_SB_LUT4_I3_O
.sym 49039 soc.simpleuart.recv_buf_valid
.sym 49040 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49041 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49042 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 49043 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 49047 soc.mem_rdata[19]
.sym 49052 soc.simpleuart.recv_buf_data[3]
.sym 49056 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 49057 soc.ram_ready
.sym 49066 UART_TX$SB_IO_OUT
.sym 49070 soc.ram_ready
.sym 49089 soc.simpleuart.recv_buf_valid
.sym 49091 soc.simpleuart.recv_buf_data[0]
.sym 49095 soc.mem_rdata[24]
.sym 49096 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49097 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49100 iomem_rdata[8]
.sym 49102 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 49103 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 49118 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49119 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49120 soc.simpleuart.recv_buf_data[6]
.sym 49122 soc.simpleuart.recv_buf_data[2]
.sym 49127 soc.spimemio.buffer[4]
.sym 49129 iomem_rdata[2]
.sym 49132 soc.spimemio.buffer[2]
.sym 49135 iomem_ready_SB_LUT4_I1_O
.sym 49138 soc.spimem_rdata[2]
.sym 49139 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49140 soc.simpleuart.recv_buf_valid
.sym 49141 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49143 iomem_ready_SB_LUT4_I1_O
.sym 49146 iomem_ready_SB_LUT4_I1_O
.sym 49147 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49148 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49149 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49154 soc.spimemio.buffer[2]
.sym 49166 soc.spimemio.buffer[4]
.sym 49170 soc.simpleuart.recv_buf_valid
.sym 49171 soc.simpleuart.recv_buf_data[6]
.sym 49182 iomem_rdata[2]
.sym 49183 iomem_ready_SB_LUT4_I1_O
.sym 49184 soc.spimem_rdata[2]
.sym 49188 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49189 soc.simpleuart.recv_buf_data[2]
.sym 49191 soc.simpleuart.recv_buf_valid
.sym 49192 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 49193 CLK$SB_IO_IN_$glb_clk
.sym 49195 soc.mem_rdata[24]
.sym 49196 soc.spimemio.buffer[6]
.sym 49197 soc.spimemio.buffer[3]
.sym 49198 soc.spimemio.buffer[2]
.sym 49199 soc.spimemio.buffer[1]
.sym 49200 soc.spimemio.buffer[5]
.sym 49201 soc.spimemio.buffer[7]
.sym 49202 soc.spimemio.buffer[0]
.sym 49206 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49208 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 49209 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49210 soc.simpleuart.recv_buf_valid
.sym 49212 soc.simpleuart_reg_div_do[11]
.sym 49213 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 49214 iomem_addr[4]
.sym 49215 iomem_addr[7]
.sym 49217 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49218 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 49221 soc.simpleuart.recv_buf_valid
.sym 49224 soc.simpleuart_reg_div_do[15]
.sym 49225 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 49226 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49227 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49228 soc.mem_rdata[24]
.sym 49229 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 49230 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49239 soc.spimem_rdata[4]
.sym 49240 iomem_rdata[5]
.sym 49242 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49243 iomem_rdata[4]
.sym 49245 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49247 soc.simpleuart.recv_buf_valid
.sym 49249 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49250 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 49255 iomem_ready_SB_LUT4_I1_O
.sym 49256 soc.simpleuart.recv_buf_data[7]
.sym 49257 soc.spimemio.buffer[5]
.sym 49262 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49263 iomem_ready_SB_LUT4_I1_O
.sym 49264 soc.spimem_rdata[5]
.sym 49265 iomem_rdata[8]
.sym 49266 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49267 soc.spimemio.buffer[0]
.sym 49269 iomem_rdata[8]
.sym 49271 iomem_ready_SB_LUT4_I1_O
.sym 49272 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 49276 soc.simpleuart.recv_buf_data[7]
.sym 49278 soc.simpleuart.recv_buf_valid
.sym 49281 iomem_ready_SB_LUT4_I1_O
.sym 49282 soc.spimem_rdata[5]
.sym 49283 iomem_rdata[5]
.sym 49290 soc.spimemio.buffer[0]
.sym 49296 soc.spimemio.buffer[5]
.sym 49299 iomem_ready_SB_LUT4_I1_O
.sym 49300 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49301 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49302 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49305 iomem_ready_SB_LUT4_I1_O
.sym 49306 iomem_rdata[4]
.sym 49308 soc.spimem_rdata[4]
.sym 49311 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49312 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49313 iomem_ready_SB_LUT4_I1_O
.sym 49314 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49315 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 49316 CLK$SB_IO_IN_$glb_clk
.sym 49318 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 49319 soc.spimem_rdata[1]
.sym 49320 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49321 soc.spimem_rdata[10]
.sym 49322 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49323 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 49324 soc.spimem_rdata[3]
.sym 49325 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 49328 gpio_led_r[2]
.sym 49330 iomem_rdata[18]
.sym 49332 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49334 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49337 soc.mem_rdata[24]
.sym 49341 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49343 soc.simpleuart.recv_buf_valid
.sym 49344 iomem_rdata[24]
.sym 49346 soc.spimemio_cfgreg_do[20]
.sym 49347 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 49348 soc.ram_ready
.sym 49350 soc.spimemio.buffer[7]
.sym 49353 soc.ram_ready
.sym 49359 soc.cpu.mem_la_secondword
.sym 49360 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49361 soc.ram_ready
.sym 49362 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49363 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49364 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49365 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49366 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_I2_I3
.sym 49368 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 49369 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 49370 soc.spimem_rdata[0]
.sym 49372 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49373 iomem_ready_SB_LUT4_I1_O
.sym 49374 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 49375 soc.spimemio_cfgreg_do[19]
.sym 49377 iomem_ready_SB_LUT4_I1_O
.sym 49378 soc.simpleuart.recv_buf_valid
.sym 49379 iomem_rdata[0]
.sym 49383 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 49386 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49387 soc.simpleuart_reg_div_do[19]
.sym 49389 gpio_led_r[2]
.sym 49390 gpio_led_pmod[0]
.sym 49392 iomem_rdata[0]
.sym 49394 soc.spimem_rdata[0]
.sym 49395 iomem_ready_SB_LUT4_I1_O
.sym 49398 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49399 soc.ram_ready
.sym 49400 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49401 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49404 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49405 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 49406 iomem_ready_SB_LUT4_I1_O
.sym 49407 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 49410 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49411 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 49412 soc.simpleuart.recv_buf_valid
.sym 49413 soc.spimemio_cfgreg_do[19]
.sym 49416 gpio_led_pmod[0]
.sym 49424 soc.simpleuart_reg_div_do[19]
.sym 49425 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49431 gpio_led_r[2]
.sym 49435 soc.cpu.mem_la_secondword
.sym 49436 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_I2_I3
.sym 49437 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 49438 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49439 CLK$SB_IO_IN_$glb_clk
.sym 49440 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 49441 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49442 soc.spimem_rdata[15]
.sym 49443 soc.spimem_rdata[19]
.sym 49444 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 49445 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 49446 soc.spimem_rdata[7]
.sym 49447 soc.spimem_rdata[6]
.sym 49448 soc.mem_rdata[20]
.sym 49453 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49454 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 49455 soc.mem_rdata[31]
.sym 49459 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49460 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49461 soc.mem_rdata[18]
.sym 49463 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49464 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49465 iomem_addr[5]
.sym 49469 soc.simpleuart_reg_div_do[20]
.sym 49470 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49471 soc.simpleuart.recv_buf_valid
.sym 49472 soc.mem_rdata[20]
.sym 49473 soc.mem_rdata[19]
.sym 49474 iomem_wdata[7]
.sym 49475 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 49476 soc.spimem_rdata[15]
.sym 49482 soc.cpu.mem_xfer
.sym 49484 gpio_led_pmod[1]
.sym 49487 soc.cpu.mem_rdata_q[20]
.sym 49488 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49490 iomem_ready_SB_LUT4_I1_O
.sym 49491 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 49492 soc.cpu.mem_la_secondword
.sym 49493 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49494 soc.cpu.mem_xfer
.sym 49495 soc.cpu.mem_rdata_q[6]
.sym 49496 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 49497 iomem_rdata[19]
.sym 49500 soc.spimem_rdata[19]
.sym 49501 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49502 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 49504 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 49508 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 49512 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 49513 soc.mem_rdata[20]
.sym 49515 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 49518 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 49521 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 49522 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 49523 soc.cpu.mem_la_secondword
.sym 49527 soc.spimem_rdata[19]
.sym 49528 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49529 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 49530 iomem_ready_SB_LUT4_I1_O
.sym 49534 gpio_led_pmod[1]
.sym 49539 soc.mem_rdata[20]
.sym 49541 soc.cpu.mem_xfer
.sym 49542 soc.cpu.mem_rdata_q[20]
.sym 49545 soc.cpu.mem_rdata_q[20]
.sym 49546 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49547 soc.cpu.mem_xfer
.sym 49548 soc.mem_rdata[20]
.sym 49551 iomem_rdata[19]
.sym 49552 iomem_ready_SB_LUT4_I1_O
.sym 49557 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 49558 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49559 soc.cpu.mem_xfer
.sym 49560 soc.cpu.mem_rdata_q[6]
.sym 49561 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49562 CLK$SB_IO_IN_$glb_clk
.sym 49563 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 49564 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49565 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49566 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 49567 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49568 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49569 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49570 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 49571 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 49576 iomem_ready_SB_LUT4_I1_O
.sym 49577 soc.mem_rdata[21]
.sym 49578 soc.cpu.mem_la_secondword
.sym 49579 soc.simpleuart_reg_div_do[0]
.sym 49580 soc.mem_rdata[25]
.sym 49581 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49582 soc.mem_rdata[18]
.sym 49583 soc.mem_rdata[31]
.sym 49584 iomem_ready_SB_LUT4_I1_O
.sym 49585 $PACKER_VCC_NET
.sym 49586 soc.cpu.mem_xfer
.sym 49587 soc.mem_rdata[16]
.sym 49588 soc.mem_rdata[26]
.sym 49589 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 49590 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 49591 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49592 iomem_rdata[8]
.sym 49593 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49594 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 49595 soc.mem_rdata[30]
.sym 49596 soc.simpleuart_reg_div_do[29]
.sym 49597 soc.mem_rdata[24]
.sym 49598 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49599 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 49605 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49607 iomem_rdata[7]
.sym 49608 iomem_ready_SB_LUT4_I1_O
.sym 49612 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 49613 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49616 iomem_ready_SB_LUT4_I1_O
.sym 49617 gpio_led_b[7]
.sym 49618 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49619 iomem_rdata[13]
.sym 49621 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49622 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49623 soc.ram_ready
.sym 49624 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49625 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49627 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49629 soc.simpleuart_reg_div_do[7]
.sym 49630 soc.simpleuart_reg_div_do[6]
.sym 49631 iomem_rdata[6]
.sym 49632 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49633 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49634 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49635 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49636 gpio_led_g[3]
.sym 49638 iomem_ready_SB_LUT4_I1_O
.sym 49639 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49640 soc.ram_ready
.sym 49641 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 49644 iomem_ready_SB_LUT4_I1_O
.sym 49645 iomem_rdata[7]
.sym 49646 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49647 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49650 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49651 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49652 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49653 soc.simpleuart_reg_div_do[7]
.sym 49656 gpio_led_b[7]
.sym 49662 soc.simpleuart_reg_div_do[6]
.sym 49663 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49664 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49665 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49668 iomem_rdata[13]
.sym 49669 iomem_ready_SB_LUT4_I1_O
.sym 49670 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49671 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49674 iomem_ready_SB_LUT4_I1_O
.sym 49675 iomem_rdata[6]
.sym 49676 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49677 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 49681 gpio_led_g[3]
.sym 49684 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49685 CLK$SB_IO_IN_$glb_clk
.sym 49686 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 49687 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 49688 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49689 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 49690 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 49691 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49692 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 49693 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 49694 soc.spimem_rdata[30]
.sym 49698 soc.cpu.pcpi_rs1[0]
.sym 49699 iomem_addr[7]
.sym 49700 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49702 iomem_ready_SB_LUT4_I1_O
.sym 49706 iomem_ready_SB_LUT4_I1_O
.sym 49707 iomem_rdata[31]
.sym 49708 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49709 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49711 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 49712 soc.simpleuart_reg_div_do[25]
.sym 49713 soc.mem_rdata[29]
.sym 49714 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 49716 soc.simpleuart_reg_div_do[6]
.sym 49717 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 49718 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49719 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49720 soc.cpu.pcpi_rs1[1]
.sym 49721 soc.simpleuart.recv_buf_valid
.sym 49722 iomem_addr[14]
.sym 49729 gpio_led_r[5]
.sym 49730 soc.cpu.mem_xfer
.sym 49731 iomem_rdata[29]
.sym 49734 soc.cpu.mem_rdata_q[23]
.sym 49736 iomem_ready_SB_LUT4_I1_O
.sym 49739 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49742 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 49743 gpio_led_g[4]
.sym 49744 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 49745 gpio_led_pmod[7]
.sym 49746 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 49750 iomem_rdata[30]
.sym 49751 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49752 soc.mem_rdata[23]
.sym 49757 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 49758 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 49759 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 49763 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 49764 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 49767 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 49768 iomem_rdata[30]
.sym 49769 iomem_ready_SB_LUT4_I1_O
.sym 49770 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 49774 gpio_led_pmod[7]
.sym 49779 soc.mem_rdata[23]
.sym 49780 soc.cpu.mem_rdata_q[23]
.sym 49782 soc.cpu.mem_xfer
.sym 49787 gpio_led_g[4]
.sym 49791 iomem_rdata[29]
.sym 49792 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 49793 iomem_ready_SB_LUT4_I1_O
.sym 49794 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 49798 gpio_led_r[5]
.sym 49803 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 49804 soc.cpu.mem_xfer
.sym 49805 soc.mem_rdata[23]
.sym 49806 soc.cpu.mem_rdata_q[23]
.sym 49807 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49808 CLK$SB_IO_IN_$glb_clk
.sym 49809 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 49810 soc.mem_rdata[23]
.sym 49811 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 49812 soc.spimem_rdata[27]
.sym 49813 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 49814 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 49815 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 49816 soc.mem_rdata[28]
.sym 49817 soc.spimem_rdata[26]
.sym 49819 soc.spimemio.dout_data[6]
.sym 49820 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 49821 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 49822 soc.spimemio_cfgreg_do[19]
.sym 49823 soc.mem_rdata[31]
.sym 49824 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 49825 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49826 soc.mem_rdata[30]
.sym 49828 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49829 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49831 gpio_led_g[4]
.sym 49832 iomem_ready_SB_LUT4_I1_O
.sym 49834 soc.mem_rdata[22]
.sym 49838 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49839 soc.mem_rdata[28]
.sym 49840 iomem_rdata[24]
.sym 49841 gpio_led_b[0]
.sym 49842 gpio_led_g[7]
.sym 49845 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49851 soc.mem_rdata[18]
.sym 49852 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49854 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49855 iomem_rdata[26]
.sym 49856 iomem_ready_SB_LUT4_I1_O
.sym 49860 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49864 soc.simpleuart_reg_div_do[26]
.sym 49867 gpio_led_r[0]
.sym 49869 gpio_led_r[7]
.sym 49870 gpio_led_b[5]
.sym 49871 gpio_led_pmod[6]
.sym 49876 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 49878 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49879 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 49881 soc.simpleuart.recv_buf_valid
.sym 49882 soc.simpleuart_reg_div_do[28]
.sym 49884 iomem_rdata[26]
.sym 49885 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 49886 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 49887 iomem_ready_SB_LUT4_I1_O
.sym 49893 gpio_led_pmod[6]
.sym 49896 gpio_led_r[0]
.sym 49902 gpio_led_b[5]
.sym 49908 soc.simpleuart_reg_div_do[28]
.sym 49909 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49910 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49911 soc.simpleuart.recv_buf_valid
.sym 49917 gpio_led_r[7]
.sym 49920 soc.mem_rdata[18]
.sym 49921 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49926 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49927 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49928 soc.simpleuart.recv_buf_valid
.sym 49929 soc.simpleuart_reg_div_do[26]
.sym 49930 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49931 CLK$SB_IO_IN_$glb_clk
.sym 49932 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 49933 iomem_rdata[3]
.sym 49934 iomem_rdata[24]
.sym 49935 iomem_rdata[27]
.sym 49937 iomem_rdata[28]
.sym 49938 soc.mem_rdata[27]
.sym 49940 iomem_rdata[23]
.sym 49945 iomem_wdata[21]
.sym 49946 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 49948 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 49950 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49955 soc.cpu.instr_retirq
.sym 49956 soc.simpleuart_reg_div_do[17]
.sym 49957 gpio_led_pmod[6]
.sym 49958 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 49960 soc.simpleuart_reg_div_do[20]
.sym 49963 soc.mem_rdata[29]
.sym 49964 soc.mem_rdata[20]
.sym 49965 soc.mem_rdata[28]
.sym 49966 iomem_wdata[7]
.sym 49967 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 49968 iomem_addr[5]
.sym 49974 soc.mem_rdata[26]
.sym 49976 soc.mem_rdata[29]
.sym 49977 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49979 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49980 soc.cpu.mem_wordsize[1]
.sym 49981 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 49982 soc.mem_rdata[23]
.sym 49983 soc.mem_rdata[21]
.sym 49988 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49989 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49990 soc.cpu.pcpi_rs1[1]
.sym 49991 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 49993 soc.cpu.pcpi_rs1[0]
.sym 49997 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49998 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50000 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50001 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 50002 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50004 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50005 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50007 soc.cpu.mem_wordsize[1]
.sym 50008 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50010 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50013 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50014 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50016 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 50020 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50021 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50022 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50025 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50026 soc.mem_rdata[29]
.sym 50027 soc.cpu.pcpi_rs1[0]
.sym 50028 soc.cpu.pcpi_rs1[1]
.sym 50031 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50032 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50033 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50034 soc.mem_rdata[23]
.sym 50037 soc.cpu.pcpi_rs1[0]
.sym 50038 soc.mem_rdata[26]
.sym 50039 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50040 soc.cpu.pcpi_rs1[1]
.sym 50043 soc.cpu.mem_wordsize[1]
.sym 50044 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50046 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50050 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50052 soc.mem_rdata[21]
.sym 50061 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 50062 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 50066 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 50067 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2
.sym 50068 iomem_ready_SB_LUT4_I1_O
.sym 50070 soc.simpleuart_reg_div_do[16]
.sym 50071 gpio_led_g[0]
.sym 50072 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50073 soc.mem_rdata[16]
.sym 50074 gpio_led_r[6]
.sym 50075 soc.simpleuart_reg_div_do[31]
.sym 50080 soc.simpleuart_reg_div_do[29]
.sym 50081 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50082 soc.memory.cs_0
.sym 50083 gpio_led_b[3]
.sym 50084 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 50085 soc.mem_rdata[24]
.sym 50086 soc.mem_rdata[27]
.sym 50087 soc.mem_rdata[30]
.sym 50088 soc.mem_rdata[26]
.sym 50091 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50097 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50101 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50102 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50103 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50104 soc.cpu.mem_wordsize[1]
.sym 50106 soc.mem_rdata[22]
.sym 50109 soc.mem_rdata[31]
.sym 50110 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50113 soc.cpu.pcpi_rs1[0]
.sym 50120 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50121 soc.cpu.pcpi_rs1[0]
.sym 50122 soc.cpu.pcpi_rs1[1]
.sym 50125 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 50130 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50131 soc.cpu.pcpi_rs1[0]
.sym 50132 soc.cpu.pcpi_rs1[1]
.sym 50133 soc.mem_rdata[31]
.sym 50142 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50143 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 50144 soc.mem_rdata[22]
.sym 50145 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50166 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50168 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50169 soc.cpu.mem_wordsize[1]
.sym 50172 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50173 soc.cpu.pcpi_rs1[1]
.sym 50175 soc.cpu.pcpi_rs1[0]
.sym 50179 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50180 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50181 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50182 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 50183 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50184 iomem_addr[5]
.sym 50185 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 50186 iomem_addr[2]
.sym 50189 soc.cpu.reg_pc[10]
.sym 50190 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50192 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 50198 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50200 soc.cpu.mem_wordsize[1]
.sym 50201 soc.mem_rdata[26]
.sym 50204 iomem_wdata[0]
.sym 50205 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50208 soc.cpu.pcpi_rs1[1]
.sym 50210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50211 iomem_addr[6]
.sym 50213 iomem_wdata[1]
.sym 50214 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50223 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 50224 soc.cpu.pcpi_rs1[1]
.sym 50226 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50227 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50228 soc.cpu.mem_wordsize[2]
.sym 50229 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 50230 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 50231 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50232 soc.cpu.pcpi_rs1[1]
.sym 50234 soc.mem_rdata[20]
.sym 50235 soc.mem_rdata[29]
.sym 50237 soc.mem_rdata[28]
.sym 50238 soc.cpu.mem_wordsize[1]
.sym 50241 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50242 soc.cpu.mem_wordsize[1]
.sym 50243 soc.cpu.mem_wordsize[1]
.sym 50245 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50246 soc.mem_rdata[27]
.sym 50247 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50248 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50250 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50251 soc.cpu.pcpi_rs1[0]
.sym 50254 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50255 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 50256 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50259 soc.mem_rdata[28]
.sym 50260 soc.cpu.pcpi_rs1[1]
.sym 50261 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 50262 soc.cpu.pcpi_rs1[0]
.sym 50265 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50266 soc.cpu.pcpi_rs1[1]
.sym 50267 soc.cpu.mem_wordsize[1]
.sym 50268 soc.mem_rdata[27]
.sym 50271 soc.cpu.pcpi_rs1[1]
.sym 50273 soc.cpu.mem_wordsize[2]
.sym 50277 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50279 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50280 soc.cpu.mem_wordsize[1]
.sym 50283 soc.cpu.mem_wordsize[2]
.sym 50284 soc.cpu.mem_wordsize[1]
.sym 50285 soc.cpu.pcpi_rs1[1]
.sym 50290 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50292 soc.mem_rdata[20]
.sym 50295 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50296 soc.mem_rdata[29]
.sym 50297 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 50298 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50302 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50304 iomem_addr[6]
.sym 50305 LCD_SPI_CS_SB_DFFE_Q_E
.sym 50306 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50307 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50308 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 50312 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 50313 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 50314 soc.cpu.mem_wordsize[2]
.sym 50315 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50316 soc.mem_valid
.sym 50317 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 50318 $PACKER_GND_NET
.sym 50319 iomem_addr[2]
.sym 50320 soc.cpu.next_pc[2]
.sym 50321 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 50322 soc.mem_valid
.sym 50323 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50326 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 50329 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50332 soc.cpu.pcpi_rs1[24]
.sym 50333 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 50334 gpio_led_g[7]
.sym 50335 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 50336 iomem_addr[2]
.sym 50337 gpio_led_b[0]
.sym 50344 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50345 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50346 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50347 soc.mem_rdata[16]
.sym 50348 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50349 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50350 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50355 soc.mem_rdata[24]
.sym 50356 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50357 soc.mem_rdata[30]
.sym 50358 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50359 soc.mem_rdata[25]
.sym 50361 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50362 soc.mem_rdata[19]
.sym 50363 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50364 iomem_wdata[0]
.sym 50368 soc.cpu.pcpi_rs1[1]
.sym 50369 soc.cpu.mem_wordsize[1]
.sym 50370 LCD_SPI_CS_SB_DFFE_Q_E
.sym 50371 soc.cpu.pcpi_rs1[0]
.sym 50374 soc.cpu.mem_wordsize[1]
.sym 50376 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50377 soc.cpu.pcpi_rs1[0]
.sym 50378 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50379 soc.mem_rdata[19]
.sym 50382 soc.cpu.pcpi_rs1[0]
.sym 50383 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50384 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50385 soc.cpu.pcpi_rs1[1]
.sym 50388 soc.cpu.pcpi_rs1[1]
.sym 50389 soc.cpu.pcpi_rs1[0]
.sym 50390 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50391 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 50394 soc.mem_rdata[30]
.sym 50395 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50396 soc.cpu.pcpi_rs1[0]
.sym 50397 soc.cpu.pcpi_rs1[1]
.sym 50400 soc.mem_rdata[25]
.sym 50401 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50402 soc.cpu.pcpi_rs1[1]
.sym 50403 soc.cpu.mem_wordsize[1]
.sym 50406 iomem_wdata[0]
.sym 50412 soc.cpu.pcpi_rs1[1]
.sym 50413 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 50414 soc.cpu.mem_wordsize[1]
.sym 50415 soc.mem_rdata[24]
.sym 50418 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50419 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50420 soc.cpu.pcpi_rs1[0]
.sym 50421 soc.mem_rdata[16]
.sym 50422 LCD_SPI_CS_SB_DFFE_Q_E
.sym 50423 CLK$SB_IO_IN_$glb_clk
.sym 50427 iomem_addr[29]
.sym 50428 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 50430 iomem_addr[27]
.sym 50431 iomem_addr[10]
.sym 50434 iomem_addr[15]
.sym 50436 soc.cpu.cpuregs_wrdata[18]
.sym 50438 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 50442 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50445 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50448 iomem_addr[6]
.sym 50450 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 50452 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 50453 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50456 LCD_SPI_CS$SB_IO_OUT
.sym 50458 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 50459 soc.cpu.cpu_state[6]
.sym 50460 soc.cpu.mem_la_firstword_xfer
.sym 50466 soc.cpu.cpu_state[6]
.sym 50467 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50468 soc.cpu.mem_wordsize[1]
.sym 50469 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50470 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50473 soc.cpu.mem_wordsize[1]
.sym 50474 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 50475 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 50476 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 50478 soc.cpu.pcpi_rs1[1]
.sym 50481 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 50483 soc.mem_rdata[17]
.sym 50487 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 50489 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50491 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 50493 soc.cpu.pcpi_rs1[0]
.sym 50496 soc.cpu.cpu_state[6]
.sym 50497 soc.cpu.mem_wordsize[2]
.sym 50499 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50500 soc.mem_rdata[17]
.sym 50501 soc.cpu.pcpi_rs1[0]
.sym 50502 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50511 soc.cpu.cpu_state[6]
.sym 50512 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 50513 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 50514 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 50517 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50518 soc.cpu.cpu_state[6]
.sym 50519 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50520 soc.cpu.mem_wordsize[1]
.sym 50523 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 50524 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 50525 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 50526 soc.cpu.cpu_state[6]
.sym 50541 soc.cpu.pcpi_rs1[1]
.sym 50542 soc.cpu.mem_wordsize[2]
.sym 50543 soc.cpu.mem_wordsize[1]
.sym 50544 soc.cpu.pcpi_rs1[0]
.sym 50546 CLK$SB_IO_IN_$glb_clk
.sym 50547 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50549 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 50550 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 50551 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 50552 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 50553 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 50554 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 50555 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 50557 iomem_addr[13]
.sym 50561 iomem_addr[10]
.sym 50563 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 50564 soc.cpu.reg_out[24]
.sym 50567 soc.cpu.pcpi_rs1[27]
.sym 50570 soc.cpu.pcpi_rs1[10]
.sym 50571 soc.cpu.pcpi_rs1[29]
.sym 50572 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 50573 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 50576 soc.cpu.reg_out[15]
.sym 50578 soc.mem_rdata[24]
.sym 50580 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 50581 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 50590 soc.cpu.reg_next_pc[3]
.sym 50593 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50595 soc.cpu.reg_next_pc[6]
.sym 50598 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 50599 soc.cpu.reg_out[3]
.sym 50600 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 50601 soc.cpu.reg_out[6]
.sym 50603 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 50605 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50610 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 50619 soc.cpu.cpu_state[6]
.sym 50624 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50635 soc.cpu.reg_next_pc[3]
.sym 50636 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50637 soc.cpu.reg_out[3]
.sym 50648 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 50649 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 50653 soc.cpu.reg_next_pc[6]
.sym 50654 soc.cpu.reg_out[6]
.sym 50655 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50659 soc.cpu.cpu_state[6]
.sym 50660 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 50661 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 50669 CLK$SB_IO_IN_$glb_clk
.sym 50670 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50671 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 50672 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 50673 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 50674 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 50675 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 50676 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 50677 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 50678 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 50685 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50692 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 50693 soc.cpu.reg_out[6]
.sym 50694 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 50695 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50696 soc.cpu.latched_stalu
.sym 50697 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50698 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 50699 soc.cpu.reg_out[24]
.sym 50700 soc.cpu.reg_next_pc[4]
.sym 50701 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 50702 soc.cpu.latched_stalu
.sym 50705 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50706 $PACKER_VCC_NET
.sym 50712 soc.cpu.mem_wordsize[2]
.sym 50716 soc.cpu.reg_next_pc[2]
.sym 50717 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50718 soc.cpu.reg_out[4]
.sym 50719 soc.cpu.reg_next_pc[5]
.sym 50720 soc.cpu.reg_out[5]
.sym 50722 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 50723 soc.cpu.reg_next_pc[15]
.sym 50724 soc.cpu.reg_next_pc[4]
.sym 50725 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50726 soc.cpu.reg_out[10]
.sym 50727 soc.cpu.latched_is_lb
.sym 50728 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 50731 soc.cpu.latched_is_lh
.sym 50732 soc.cpu.reg_out[2]
.sym 50733 soc.cpu.cpu_state[6]
.sym 50735 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 50736 soc.cpu.reg_out[15]
.sym 50738 soc.cpu.reg_next_pc[10]
.sym 50741 soc.cpu.cpu_state[6]
.sym 50742 soc.cpu.mem_wordsize[1]
.sym 50743 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 50745 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 50747 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 50748 soc.cpu.cpu_state[6]
.sym 50751 soc.cpu.reg_next_pc[10]
.sym 50753 soc.cpu.reg_out[10]
.sym 50754 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50757 soc.cpu.reg_next_pc[2]
.sym 50758 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50759 soc.cpu.reg_out[2]
.sym 50763 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50764 soc.cpu.reg_out[4]
.sym 50765 soc.cpu.reg_next_pc[4]
.sym 50769 soc.cpu.cpu_state[6]
.sym 50770 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 50772 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 50775 soc.cpu.reg_next_pc[5]
.sym 50777 soc.cpu.reg_out[5]
.sym 50778 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50781 soc.cpu.mem_wordsize[2]
.sym 50782 soc.cpu.latched_is_lh
.sym 50783 soc.cpu.latched_is_lb
.sym 50784 soc.cpu.mem_wordsize[1]
.sym 50788 soc.cpu.reg_next_pc[15]
.sym 50789 soc.cpu.reg_out[15]
.sym 50790 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50792 CLK$SB_IO_IN_$glb_clk
.sym 50793 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50794 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 50795 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 50796 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 50797 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 50798 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 50799 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 50800 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 50801 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 50805 soc.cpu.decoded_imm[8]
.sym 50809 soc.cpu.reg_next_pc[15]
.sym 50812 soc.cpu.pcpi_rs1[15]
.sym 50814 soc.cpu.reg_out[10]
.sym 50815 soc.cpu.latched_is_lb
.sym 50817 soc.cpu.cpu_state[4]
.sym 50820 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 50821 soc.cpu.reg_next_pc[22]
.sym 50822 soc.cpu.decoded_imm[2]
.sym 50823 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 50825 soc.cpu.next_pc[11]
.sym 50826 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50827 soc.cpu.cpuregs_wrdata[9]
.sym 50829 soc.cpu.decoded_imm[4]
.sym 50835 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50836 soc.cpu.reg_next_pc[23]
.sym 50838 soc.cpu.reg_out[18]
.sym 50839 soc.cpu.reg_out[16]
.sym 50844 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 50846 soc.cpu.reg_out[18]
.sym 50847 soc.cpu.alu_out_q[18]
.sym 50849 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 50850 soc.cpu.alu_out_q[16]
.sym 50851 soc.cpu.alu_out_q[24]
.sym 50854 soc.cpu.reg_out[23]
.sym 50856 soc.cpu.latched_stalu
.sym 50858 soc.cpu.alu_out_q[23]
.sym 50859 soc.cpu.reg_out[24]
.sym 50861 soc.cpu.reg_next_pc[24]
.sym 50862 soc.cpu.latched_stalu
.sym 50863 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50866 soc.cpu.alu_out_q[23]
.sym 50868 soc.cpu.alu_out_q[16]
.sym 50869 soc.cpu.latched_stalu
.sym 50870 soc.cpu.reg_out[16]
.sym 50871 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50874 soc.cpu.reg_out[23]
.sym 50875 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50876 soc.cpu.alu_out_q[23]
.sym 50877 soc.cpu.latched_stalu
.sym 50880 soc.cpu.latched_stalu
.sym 50881 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50882 soc.cpu.reg_out[18]
.sym 50883 soc.cpu.alu_out_q[18]
.sym 50886 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 50888 soc.cpu.reg_next_pc[23]
.sym 50889 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 50892 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50893 soc.cpu.alu_out_q[18]
.sym 50894 soc.cpu.latched_stalu
.sym 50895 soc.cpu.reg_out[18]
.sym 50898 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50899 soc.cpu.alu_out_q[23]
.sym 50900 soc.cpu.reg_out[23]
.sym 50901 soc.cpu.latched_stalu
.sym 50904 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50905 soc.cpu.reg_next_pc[24]
.sym 50907 soc.cpu.reg_out[24]
.sym 50910 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50911 soc.cpu.latched_stalu
.sym 50912 soc.cpu.reg_out[24]
.sym 50913 soc.cpu.alu_out_q[24]
.sym 50917 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 50918 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 50919 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 50920 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 50921 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 50922 iomem_addr[31]
.sym 50923 soc.cpu.next_pc[19]
.sym 50924 soc.cpu.next_pc[30]
.sym 50927 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 50929 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50931 soc.cpu.pcpi_rs1[7]
.sym 50932 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 50933 soc.cpu.instr_maskirq
.sym 50934 soc.cpu.reg_out[18]
.sym 50935 soc.cpu.reg_out[16]
.sym 50936 soc.cpu.instr_maskirq
.sym 50938 soc.cpu.reg_next_pc[16]
.sym 50939 soc.cpu.reg_next_pc[9]
.sym 50940 soc.cpu.reg_next_pc[23]
.sym 50941 soc.cpu.decoded_imm[8]
.sym 50942 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 50943 soc.cpu.reg_next_pc[11]
.sym 50944 soc.cpu.reg_next_pc[21]
.sym 50945 soc.cpu.decoded_imm[9]
.sym 50946 soc.cpu.decoded_imm[11]
.sym 50947 soc.cpu.reg_next_pc[12]
.sym 50948 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 50949 LCD_SPI_CS$SB_IO_OUT
.sym 50950 soc.cpu.decoded_imm[19]
.sym 50951 soc.cpu.decoded_imm[1]
.sym 50952 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 50959 soc.cpu.reg_next_pc[4]
.sym 50961 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 50962 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 50963 soc.cpu.latched_stalu
.sym 50965 soc.cpu.alu_out_q[3]
.sym 50966 soc.cpu.reg_out[3]
.sym 50967 soc.cpu.reg_out[4]
.sym 50969 soc.cpu.latched_stalu
.sym 50970 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 50971 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 50973 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 50974 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2
.sym 50976 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 50979 soc.cpu.reg_next_pc[5]
.sym 50981 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 50982 soc.cpu.reg_next_pc[3]
.sym 50983 soc.cpu.irq_state[0]
.sym 50984 soc.cpu.alu_out_q[4]
.sym 50986 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 50987 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50989 soc.cpu.reg_next_pc[18]
.sym 50992 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 50993 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 50994 soc.cpu.reg_next_pc[3]
.sym 50997 soc.cpu.reg_next_pc[5]
.sym 50999 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 51000 soc.cpu.irq_state[0]
.sym 51003 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2
.sym 51004 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 51005 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51010 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 51011 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 51012 soc.cpu.reg_next_pc[18]
.sym 51015 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 51016 soc.cpu.reg_next_pc[4]
.sym 51018 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 51021 soc.cpu.reg_out[3]
.sym 51022 soc.cpu.latched_stalu
.sym 51023 soc.cpu.alu_out_q[3]
.sym 51024 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 51027 soc.cpu.reg_out[4]
.sym 51028 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 51029 soc.cpu.latched_stalu
.sym 51030 soc.cpu.alu_out_q[4]
.sym 51033 soc.cpu.alu_out_q[4]
.sym 51034 soc.cpu.reg_out[4]
.sym 51035 soc.cpu.latched_stalu
.sym 51036 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 51040 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 51041 soc.cpu.next_pc[8]
.sym 51042 soc.cpu.next_pc[21]
.sym 51043 soc.cpu.next_pc[11]
.sym 51044 soc.cpu.next_pc[22]
.sym 51045 soc.cpu.reg_pc[4]
.sym 51046 soc.cpu.next_pc[12]
.sym 51047 soc.cpu.next_pc[26]
.sym 51050 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 51052 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.sym 51053 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 51054 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51055 $PACKER_VCC_NET
.sym 51056 soc.cpu.reg_next_pc[27]
.sym 51057 soc.cpu.pcpi_rs1[9]
.sym 51058 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 51059 soc.cpu.pcpi_rs1[27]
.sym 51060 soc.cpu.cpuregs_rs1[5]
.sym 51062 soc.cpu.next_pc[31]
.sym 51063 soc.cpu.reg_out[30]
.sym 51064 soc.cpu.decoded_imm[25]
.sym 51065 soc.cpu.reg_next_pc[24]
.sym 51066 soc.cpu.decoded_imm[6]
.sym 51067 soc.cpu.reg_pc[4]
.sym 51068 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 51069 soc.cpu.reg_pc[16]
.sym 51070 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 51071 soc.cpu.reg_next_pc[30]
.sym 51072 soc.cpu.decoded_imm[7]
.sym 51073 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 51074 soc.cpu.decoded_imm[3]
.sym 51075 soc.cpu.reg_pc[10]
.sym 51081 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 51082 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 51084 soc.cpu.reg_next_pc[10]
.sym 51085 soc.cpu.irq_state[0]
.sym 51086 soc.cpu.reg_out[3]
.sym 51087 soc.cpu.alu_out_q[3]
.sym 51088 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 51089 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 51091 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 51092 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 51093 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 51095 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 51096 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 51097 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 51098 soc.cpu.irq_state[1]
.sym 51099 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 51100 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 51101 soc.cpu.latched_stalu
.sym 51102 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 51104 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 51106 soc.cpu.reg_next_pc[4]
.sym 51110 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 51111 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 51112 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51114 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 51115 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 51116 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51117 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 51120 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 51121 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 51122 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 51123 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51126 soc.cpu.latched_stalu
.sym 51127 soc.cpu.reg_out[3]
.sym 51128 soc.cpu.alu_out_q[3]
.sym 51129 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 51133 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 51138 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51139 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 51140 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 51141 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 51144 soc.cpu.reg_next_pc[10]
.sym 51145 soc.cpu.irq_state[0]
.sym 51146 soc.cpu.irq_state[1]
.sym 51147 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 51150 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51151 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 51152 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 51153 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 51156 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 51157 soc.cpu.irq_state[0]
.sym 51158 soc.cpu.irq_state[1]
.sym 51159 soc.cpu.reg_next_pc[4]
.sym 51160 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 51161 CLK$SB_IO_IN_$glb_clk
.sym 51162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 51163 soc.cpu.cpuregs_wrdata[26]
.sym 51164 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 51165 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 51166 soc.cpu.reg_pc[11]
.sym 51167 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 51168 soc.cpu.reg_pc[5]
.sym 51169 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 51170 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 51172 soc.cpu.reg_pc[4]
.sym 51173 soc.cpu.reg_pc[4]
.sym 51174 soc.cpu.pcpi_rs1[0]
.sym 51175 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 51176 soc.cpu.reg_out[26]
.sym 51177 soc.cpu.reg_out[12]
.sym 51179 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 51180 soc.cpu.reg_out[11]
.sym 51181 soc.cpu.instr_rdinstrh
.sym 51182 soc.cpu.instr_rdinstr
.sym 51184 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 51187 soc.cpu.latched_stalu
.sym 51188 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 51189 soc.cpu.reg_next_pc[31]
.sym 51190 soc.cpu.decoded_imm[24]
.sym 51191 soc.cpu.reg_next_pc[3]
.sym 51192 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51193 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 51194 soc.cpu.decoded_imm[28]
.sym 51195 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 51196 soc.cpu.cpuregs_wrdata[12]
.sym 51197 soc.cpu.latched_compr
.sym 51198 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 51204 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 51205 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0
.sym 51206 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 51207 soc.cpu.irq_state[0]
.sym 51209 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 51210 soc.cpu.reg_next_pc[15]
.sym 51212 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 51213 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 51214 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 51215 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 51216 soc.cpu.irq_state[1]
.sym 51218 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 51219 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 51221 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 51222 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51225 soc.cpu.reg_next_pc[24]
.sym 51230 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 51231 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 51232 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 51233 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 51234 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51235 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 51237 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 51243 soc.cpu.reg_next_pc[24]
.sym 51245 soc.cpu.irq_state[0]
.sym 51246 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 51249 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 51250 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 51251 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51252 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 51257 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 51261 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 51262 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 51263 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51264 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 51267 soc.cpu.irq_state[0]
.sym 51268 soc.cpu.reg_next_pc[15]
.sym 51269 soc.cpu.irq_state[1]
.sym 51270 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 51273 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 51274 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51275 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 51276 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 51279 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 51280 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 51281 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0
.sym 51282 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51283 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 51284 CLK$SB_IO_IN_$glb_clk
.sym 51285 resetn_SB_LUT4_I3_O_$glb_sr
.sym 51286 soc.cpu.next_pc[7]
.sym 51287 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51288 soc.cpu.reg_pc[8]
.sym 51289 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2
.sym 51290 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 51291 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 51292 soc.cpu.reg_pc[17]
.sym 51293 soc.cpu.cpuregs_wrdata[30]
.sym 51294 soc.cpu.alu_out_q[26]
.sym 51296 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 51298 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 51299 soc.cpu.reg_out[26]
.sym 51300 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 51301 soc.cpu.pcpi_rs1[22]
.sym 51302 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 51303 soc.cpu.irq_state[0]
.sym 51304 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 51305 soc.cpu.cpuregs_wrdata[26]
.sym 51307 soc.cpu.reg_next_pc[16]
.sym 51308 soc.cpu.pcpi_rs1[17]
.sym 51309 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 51310 soc.cpu.decoded_imm[2]
.sym 51311 soc.cpu.cpuregs_wrdata[16]
.sym 51312 soc.cpu.reg_pc[11]
.sym 51313 soc.cpu.cpu_state[3]
.sym 51314 soc.cpu.reg_pc[6]
.sym 51315 soc.cpu.cpuregs_wrdata[9]
.sym 51316 soc.cpu.reg_pc[5]
.sym 51317 soc.cpu.decoded_imm[4]
.sym 51318 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 51319 soc.cpu.reg_pc[3]
.sym 51320 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 51321 soc.cpu.decoded_imm[0]
.sym 51330 soc.cpu.reg_pc[3]
.sym 51332 soc.cpu.reg_pc[6]
.sym 51337 soc.cpu.reg_pc[4]
.sym 51340 soc.cpu.reg_pc[5]
.sym 51346 soc.cpu.reg_pc[7]
.sym 51348 soc.cpu.reg_pc[2]
.sym 51352 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51353 soc.cpu.reg_pc[8]
.sym 51357 soc.cpu.latched_compr
.sym 51358 soc.cpu.reg_pc[1]
.sym 51359 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 51361 soc.cpu.latched_compr
.sym 51362 soc.cpu.reg_pc[1]
.sym 51365 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 51367 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51368 soc.cpu.reg_pc[2]
.sym 51369 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 51371 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 51373 soc.cpu.reg_pc[3]
.sym 51375 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 51377 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 51380 soc.cpu.reg_pc[4]
.sym 51381 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 51383 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 51386 soc.cpu.reg_pc[5]
.sym 51387 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 51389 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 51392 soc.cpu.reg_pc[6]
.sym 51393 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 51395 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 51397 soc.cpu.reg_pc[7]
.sym 51399 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 51401 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 51404 soc.cpu.reg_pc[8]
.sym 51405 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 51409 soc.cpu.reg_pc[18]
.sym 51410 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 51411 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 51412 soc.cpu.reg_pc[7]
.sym 51413 soc.cpu.cpuregs_wrdata[12]
.sym 51414 soc.cpu.cpuregs_wrdata[23]
.sym 51415 soc.cpu.cpuregs_wrdata[7]
.sym 51416 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 51422 soc.cpu.reg_pc[17]
.sym 51423 soc.cpu.irq_state[0]
.sym 51424 soc.cpu.reg_next_pc[23]
.sym 51425 soc.cpu.irq_pending[14]
.sym 51426 soc.cpu.irq_mask[30]
.sym 51427 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 51428 soc.cpu.alu_out_q[20]
.sym 51429 soc.cpu.irq_state[0]
.sym 51430 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 51431 soc.cpu.reg_out[21]
.sym 51432 soc.cpu.irq_state[1]
.sym 51433 soc.cpu.reg_pc[8]
.sym 51434 soc.cpu.decoded_imm[11]
.sym 51435 soc.cpu.reg_pc[9]
.sym 51436 soc.cpu.decoded_imm[16]
.sym 51437 LCD_SPI_CS$SB_IO_OUT
.sym 51438 soc.cpu.decoded_imm[19]
.sym 51439 soc.cpu.decoded_imm[1]
.sym 51440 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51441 soc.cpu.decoded_imm[8]
.sym 51442 soc.cpu.decoded_imm[9]
.sym 51443 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 51444 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 51445 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 51450 soc.cpu.reg_pc[16]
.sym 51453 soc.cpu.reg_pc[9]
.sym 51458 soc.cpu.reg_pc[12]
.sym 51460 soc.cpu.reg_pc[14]
.sym 51462 soc.cpu.reg_pc[15]
.sym 51471 soc.cpu.reg_pc[13]
.sym 51472 soc.cpu.reg_pc[11]
.sym 51476 soc.cpu.reg_pc[10]
.sym 51482 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 51484 soc.cpu.reg_pc[9]
.sym 51486 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 51488 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 51491 soc.cpu.reg_pc[10]
.sym 51492 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 51494 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 51497 soc.cpu.reg_pc[11]
.sym 51498 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 51500 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 51503 soc.cpu.reg_pc[12]
.sym 51504 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 51506 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 51508 soc.cpu.reg_pc[13]
.sym 51510 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 51512 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 51515 soc.cpu.reg_pc[14]
.sym 51516 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 51518 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 51520 soc.cpu.reg_pc[15]
.sym 51522 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 51524 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 51526 soc.cpu.reg_pc[16]
.sym 51528 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 51533 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51534 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51535 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51536 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51537 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51538 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51539 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51541 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 51542 soc.cpu.pcpi_rs1[4]
.sym 51544 soc.cpu.cpuregs_rs1[12]
.sym 51545 soc.cpu.cpuregs_rs1[31]
.sym 51546 soc.cpu.reg_pc[29]
.sym 51547 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 51548 soc.cpu.reg_next_pc[8]
.sym 51549 soc.cpu.cpuregs_rs1[12]
.sym 51550 soc.cpu.reg_next_pc[7]
.sym 51551 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 51552 soc.cpu.reg_out[22]
.sym 51553 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 51554 soc.cpu.pcpi_rs1[6]
.sym 51555 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 51556 soc.cpu.decoded_imm[25]
.sym 51557 soc.cpu.reg_pc[16]
.sym 51558 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 51559 soc.cpu.decoded_imm[3]
.sym 51560 soc.cpu.decoded_imm[7]
.sym 51561 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 51562 soc.cpu.cpuregs_wrdata[23]
.sym 51563 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 51564 soc.cpu.cpuregs_wrdata[7]
.sym 51565 soc.cpu.reg_pc[0]
.sym 51566 soc.cpu.decoded_imm[6]
.sym 51567 soc.cpu.reg_pc[10]
.sym 51568 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 51573 soc.cpu.reg_pc[18]
.sym 51577 soc.cpu.reg_pc[24]
.sym 51581 soc.cpu.reg_pc[20]
.sym 51585 soc.cpu.reg_pc[23]
.sym 51590 soc.cpu.reg_pc[19]
.sym 51592 soc.cpu.reg_pc[22]
.sym 51599 soc.cpu.reg_pc[21]
.sym 51604 soc.cpu.reg_pc[17]
.sym 51605 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 51608 soc.cpu.reg_pc[17]
.sym 51609 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 51611 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 51613 soc.cpu.reg_pc[18]
.sym 51615 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 51617 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 51619 soc.cpu.reg_pc[19]
.sym 51621 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 51623 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 51626 soc.cpu.reg_pc[20]
.sym 51627 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 51629 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 51631 soc.cpu.reg_pc[21]
.sym 51633 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 51635 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 51638 soc.cpu.reg_pc[22]
.sym 51639 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 51641 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 51643 soc.cpu.reg_pc[23]
.sym 51645 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 51647 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 51649 soc.cpu.reg_pc[24]
.sym 51651 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 51655 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51656 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51657 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51658 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51659 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51660 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51661 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51662 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 51666 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 51668 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51669 soc.cpu.reg_pc[1]
.sym 51671 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 51673 soc.cpu.reg_pc[23]
.sym 51674 soc.cpu.pcpi_rs1[11]
.sym 51675 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 51676 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51677 soc.cpu.reg_pc[20]
.sym 51678 soc.cpu.cpuregs_rs1[19]
.sym 51679 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 51680 soc.cpu.decoded_imm[15]
.sym 51681 soc.cpu.decoded_imm[15]
.sym 51682 soc.cpu.pcpi_rs1[21]
.sym 51683 soc.cpu.decoded_imm[24]
.sym 51684 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51685 soc.cpu.reg_pc[30]
.sym 51686 soc.cpu.decoded_imm[28]
.sym 51687 soc.cpu.decoded_imm[27]
.sym 51688 soc.cpu.pcpi_rs1[19]
.sym 51689 soc.cpu.pcpi_rs1[19]
.sym 51690 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51691 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 51710 soc.cpu.reg_pc[25]
.sym 51711 soc.cpu.reg_pc[30]
.sym 51712 soc.cpu.reg_pc[27]
.sym 51714 soc.cpu.reg_pc[29]
.sym 51715 soc.cpu.reg_pc[28]
.sym 51718 soc.cpu.reg_pc[26]
.sym 51723 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 51727 soc.cpu.reg_pc[31]
.sym 51728 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 51730 soc.cpu.reg_pc[25]
.sym 51732 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 51734 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 51736 soc.cpu.reg_pc[26]
.sym 51738 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 51740 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 51743 soc.cpu.reg_pc[27]
.sym 51744 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 51746 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 51749 soc.cpu.reg_pc[28]
.sym 51750 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 51752 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 51755 soc.cpu.reg_pc[29]
.sym 51756 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 51758 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 51760 soc.cpu.reg_pc[30]
.sym 51762 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 51767 soc.cpu.reg_pc[31]
.sym 51768 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 51774 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 51775 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 51776 CLK$SB_IO_IN_$glb_clk
.sym 51777 resetn_SB_LUT4_I3_O_$glb_sr
.sym 51778 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51779 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51780 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51781 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51782 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51783 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51784 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51785 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51787 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51790 soc.cpu.reg_pc[15]
.sym 51791 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51792 soc.cpu.reg_pc[15]
.sym 51793 soc.cpu.pcpi_rs1[22]
.sym 51794 soc.cpu.pcpi_rs1[1]
.sym 51795 soc.cpu.reg_pc[12]
.sym 51796 soc.cpu.cpu_state[3]
.sym 51797 soc.cpu.cpuregs_rs1[10]
.sym 51798 soc.cpu.pcpi_rs1[17]
.sym 51799 soc.cpu.cpu_state[4]
.sym 51800 soc.cpu.pcpi_rs1[22]
.sym 51801 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51802 soc.cpu.instr_lui
.sym 51803 soc.cpu.reg_pc[24]
.sym 51804 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51805 soc.cpu.decoded_imm[14]
.sym 51806 soc.cpu.decoded_imm[14]
.sym 51807 soc.cpu.pcpi_rs1[12]
.sym 51808 soc.cpu.reg_pc[13]
.sym 51809 soc.cpu.decoded_imm[4]
.sym 51810 soc.cpu.decoded_imm[2]
.sym 51811 soc.cpu.pcpi_rs1[5]
.sym 51812 soc.cpu.cpu_state[3]
.sym 51813 soc.cpu.pcpi_rs1[15]
.sym 51822 soc.cpu.pcpi_rs1[7]
.sym 51824 soc.cpu.decoded_imm[0]
.sym 51826 soc.cpu.decoded_imm[5]
.sym 51828 soc.cpu.pcpi_rs1[6]
.sym 51829 soc.cpu.decoded_imm[3]
.sym 51830 soc.cpu.pcpi_rs1[3]
.sym 51832 soc.cpu.decoded_imm[7]
.sym 51833 soc.cpu.decoded_imm[4]
.sym 51835 soc.cpu.pcpi_rs1[5]
.sym 51836 soc.cpu.decoded_imm[2]
.sym 51837 soc.cpu.pcpi_rs1[4]
.sym 51838 soc.cpu.decoded_imm[6]
.sym 51839 soc.cpu.pcpi_rs1[0]
.sym 51841 soc.cpu.pcpi_rs1[2]
.sym 51842 soc.cpu.pcpi_rs1[1]
.sym 51850 soc.cpu.decoded_imm[1]
.sym 51851 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 51853 soc.cpu.decoded_imm[0]
.sym 51854 soc.cpu.pcpi_rs1[0]
.sym 51857 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51859 soc.cpu.decoded_imm[1]
.sym 51860 soc.cpu.pcpi_rs1[1]
.sym 51861 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 51863 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51865 soc.cpu.decoded_imm[2]
.sym 51866 soc.cpu.pcpi_rs1[2]
.sym 51867 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 51869 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 51871 soc.cpu.pcpi_rs1[3]
.sym 51872 soc.cpu.decoded_imm[3]
.sym 51873 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51875 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 51877 soc.cpu.decoded_imm[4]
.sym 51878 soc.cpu.pcpi_rs1[4]
.sym 51879 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 51881 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 51883 soc.cpu.pcpi_rs1[5]
.sym 51884 soc.cpu.decoded_imm[5]
.sym 51885 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 51887 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 51889 soc.cpu.decoded_imm[6]
.sym 51890 soc.cpu.pcpi_rs1[6]
.sym 51891 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 51893 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 51895 soc.cpu.decoded_imm[7]
.sym 51896 soc.cpu.pcpi_rs1[7]
.sym 51897 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 51901 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51902 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51903 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51904 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51905 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51906 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51907 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51908 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51911 soc.cpu.pcpi_rs1[21]
.sym 51914 soc.cpu.pcpi_rs1[6]
.sym 51915 soc.cpu.pcpi_rs1[4]
.sym 51916 soc.cpu.pcpi_rs1[10]
.sym 51918 soc.cpu.pcpi_rs1[7]
.sym 51919 soc.cpu.irq_state[1]
.sym 51920 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51921 soc.cpu.cpuregs_rs1[23]
.sym 51922 soc.cpu.reg_pc[21]
.sym 51924 $PACKER_VCC_NET
.sym 51925 LCD_SPI_CS$SB_IO_OUT
.sym 51926 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51927 soc.cpu.pcpi_rs1[2]
.sym 51928 soc.cpu.decoded_imm[16]
.sym 51929 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51930 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51931 soc.cpu.decoded_imm[19]
.sym 51932 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51934 soc.cpu.decoded_imm[9]
.sym 51935 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51936 soc.cpu.decoded_imm[1]
.sym 51937 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 51945 soc.cpu.decoded_imm[9]
.sym 51948 soc.cpu.decoded_imm[11]
.sym 51950 soc.cpu.decoded_imm[15]
.sym 51951 soc.cpu.pcpi_rs1[14]
.sym 51953 soc.cpu.pcpi_rs1[9]
.sym 51956 soc.cpu.decoded_imm[13]
.sym 51957 soc.cpu.pcpi_rs1[8]
.sym 51961 soc.cpu.pcpi_rs1[11]
.sym 51963 soc.cpu.decoded_imm[12]
.sym 51964 soc.cpu.pcpi_rs1[10]
.sym 51965 soc.cpu.decoded_imm[10]
.sym 51966 soc.cpu.decoded_imm[14]
.sym 51967 soc.cpu.pcpi_rs1[12]
.sym 51970 soc.cpu.decoded_imm[8]
.sym 51971 soc.cpu.pcpi_rs1[13]
.sym 51973 soc.cpu.pcpi_rs1[15]
.sym 51974 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 51976 soc.cpu.decoded_imm[8]
.sym 51977 soc.cpu.pcpi_rs1[8]
.sym 51978 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 51980 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 51982 soc.cpu.pcpi_rs1[9]
.sym 51983 soc.cpu.decoded_imm[9]
.sym 51984 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 51986 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 51988 soc.cpu.decoded_imm[10]
.sym 51989 soc.cpu.pcpi_rs1[10]
.sym 51990 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 51992 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 51994 soc.cpu.decoded_imm[11]
.sym 51995 soc.cpu.pcpi_rs1[11]
.sym 51996 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 51998 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 52000 soc.cpu.decoded_imm[12]
.sym 52001 soc.cpu.pcpi_rs1[12]
.sym 52002 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 52004 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 52006 soc.cpu.pcpi_rs1[13]
.sym 52007 soc.cpu.decoded_imm[13]
.sym 52008 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 52010 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 52012 soc.cpu.decoded_imm[14]
.sym 52013 soc.cpu.pcpi_rs1[14]
.sym 52014 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 52016 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 52018 soc.cpu.pcpi_rs1[15]
.sym 52019 soc.cpu.decoded_imm[15]
.sym 52020 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 52024 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52025 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52026 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52027 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 52028 soc.cpu.pcpi_rs1[5]
.sym 52029 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 52030 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 52031 soc.cpu.pcpi_rs1[2]
.sym 52036 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52038 soc.cpu.reg_pc[31]
.sym 52039 soc.cpu.pcpi_rs1[9]
.sym 52040 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52041 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 52042 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52043 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52044 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52045 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52046 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52047 soc.cpu.pcpi_rs1[14]
.sym 52048 soc.cpu.decoded_imm[25]
.sym 52049 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52050 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52051 soc.cpu.pcpi_rs1[28]
.sym 52052 soc.cpu.reg_pc[0]
.sym 52053 soc.cpu.reg_pc[26]
.sym 52056 soc.cpu.pcpi_rs1[1]
.sym 52057 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52058 soc.cpu.pcpi_rs1[26]
.sym 52059 soc.cpu.reg_pc[22]
.sym 52060 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 52065 soc.cpu.pcpi_rs1[16]
.sym 52066 soc.cpu.pcpi_rs1[17]
.sym 52068 soc.cpu.pcpi_rs1[22]
.sym 52071 soc.cpu.pcpi_rs1[23]
.sym 52072 soc.cpu.decoded_imm[23]
.sym 52073 soc.cpu.decoded_imm[20]
.sym 52074 soc.cpu.decoded_imm[17]
.sym 52075 soc.cpu.decoded_imm[16]
.sym 52079 soc.cpu.pcpi_rs1[18]
.sym 52081 soc.cpu.pcpi_rs1[19]
.sym 52086 soc.cpu.decoded_imm[21]
.sym 52087 soc.cpu.pcpi_rs1[20]
.sym 52090 soc.cpu.decoded_imm[22]
.sym 52091 soc.cpu.decoded_imm[19]
.sym 52094 soc.cpu.pcpi_rs1[21]
.sym 52096 soc.cpu.decoded_imm[18]
.sym 52097 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 52099 soc.cpu.decoded_imm[16]
.sym 52100 soc.cpu.pcpi_rs1[16]
.sym 52101 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 52103 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 52105 soc.cpu.decoded_imm[17]
.sym 52106 soc.cpu.pcpi_rs1[17]
.sym 52107 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 52109 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 52111 soc.cpu.pcpi_rs1[18]
.sym 52112 soc.cpu.decoded_imm[18]
.sym 52113 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 52115 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 52117 soc.cpu.pcpi_rs1[19]
.sym 52118 soc.cpu.decoded_imm[19]
.sym 52119 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 52121 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 52123 soc.cpu.decoded_imm[20]
.sym 52124 soc.cpu.pcpi_rs1[20]
.sym 52125 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 52127 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 52129 soc.cpu.pcpi_rs1[21]
.sym 52130 soc.cpu.decoded_imm[21]
.sym 52131 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 52133 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 52135 soc.cpu.pcpi_rs1[22]
.sym 52136 soc.cpu.decoded_imm[22]
.sym 52137 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 52139 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 52141 soc.cpu.pcpi_rs1[23]
.sym 52142 soc.cpu.decoded_imm[23]
.sym 52143 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 52147 soc.cpu.pcpi_rs1[19]
.sym 52148 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 52149 soc.cpu.pcpi_rs1[1]
.sym 52150 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52151 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 52152 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 52153 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 52154 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 52159 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52160 soc.cpu.cpuregs_rs1[1]
.sym 52161 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52164 soc.cpu.pcpi_rs1[2]
.sym 52165 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52166 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52167 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52168 soc.cpu.pcpi_rs1[8]
.sym 52169 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52170 soc.cpu.pcpi_rs1[17]
.sym 52171 soc.cpu.decoded_imm[24]
.sym 52172 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52173 soc.cpu.pcpi_rs1[20]
.sym 52175 soc.cpu.decoded_imm[27]
.sym 52176 soc.cpu.cpuregs_rs1[2]
.sym 52177 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52178 soc.cpu.decoded_imm[28]
.sym 52179 soc.cpu.pcpi_rs1[30]
.sym 52180 soc.cpu.pcpi_rs1[19]
.sym 52181 soc.cpu.pcpi_rs1[21]
.sym 52182 soc.cpu.reg_pc[30]
.sym 52183 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 52188 soc.cpu.decoded_imm[29]
.sym 52189 soc.cpu.decoded_imm[24]
.sym 52190 soc.cpu.decoded_imm[26]
.sym 52194 soc.cpu.decoded_imm[28]
.sym 52196 soc.cpu.pcpi_rs1[25]
.sym 52198 soc.cpu.pcpi_rs1[27]
.sym 52199 soc.cpu.decoded_imm[30]
.sym 52201 soc.cpu.decoded_imm[27]
.sym 52202 soc.cpu.decoded_imm[31]
.sym 52205 soc.cpu.pcpi_rs1[30]
.sym 52207 soc.cpu.pcpi_rs1[29]
.sym 52208 soc.cpu.decoded_imm[25]
.sym 52211 soc.cpu.pcpi_rs1[28]
.sym 52215 soc.cpu.pcpi_rs1[24]
.sym 52216 soc.cpu.pcpi_rs1[31]
.sym 52218 soc.cpu.pcpi_rs1[26]
.sym 52220 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 52222 soc.cpu.decoded_imm[24]
.sym 52223 soc.cpu.pcpi_rs1[24]
.sym 52224 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 52226 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 52228 soc.cpu.decoded_imm[25]
.sym 52229 soc.cpu.pcpi_rs1[25]
.sym 52230 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 52232 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 52234 soc.cpu.pcpi_rs1[26]
.sym 52235 soc.cpu.decoded_imm[26]
.sym 52236 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 52238 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 52240 soc.cpu.decoded_imm[27]
.sym 52241 soc.cpu.pcpi_rs1[27]
.sym 52242 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 52244 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 52246 soc.cpu.pcpi_rs1[28]
.sym 52247 soc.cpu.decoded_imm[28]
.sym 52248 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 52250 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 52252 soc.cpu.decoded_imm[29]
.sym 52253 soc.cpu.pcpi_rs1[29]
.sym 52254 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 52256 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 52258 soc.cpu.pcpi_rs1[30]
.sym 52259 soc.cpu.decoded_imm[30]
.sym 52260 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 52263 soc.cpu.pcpi_rs1[31]
.sym 52265 soc.cpu.decoded_imm[31]
.sym 52266 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 52270 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 52271 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52272 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 52273 soc.cpu.pcpi_rs1[24]
.sym 52274 soc.cpu.pcpi_rs1[31]
.sym 52275 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52276 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 52277 soc.cpu.pcpi_rs1[20]
.sym 52282 soc.cpu.pcpi_rs1[13]
.sym 52283 soc.cpu.pcpi_rs1[22]
.sym 52284 soc.cpu.pcpi_rs1[27]
.sym 52285 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 52286 soc.cpu.latched_is_lh
.sym 52287 soc.cpu.cpu_state[2]
.sym 52288 soc.cpu.cpu_state[4]
.sym 52290 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52291 soc.cpu.irq_mask[1]
.sym 52292 soc.cpu.irq_mask[2]
.sym 52293 soc.cpu.pcpi_rs1[1]
.sym 52294 soc.cpu.instr_lui
.sym 52311 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 52312 soc.cpu.instr_lui
.sym 52313 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 52314 soc.cpu.decoded_imm[0]
.sym 52315 soc.cpu.cpu_state[2]
.sym 52316 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52317 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 52319 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 52320 soc.cpu.is_lui_auipc_jal
.sym 52321 soc.cpu.reg_pc[21]
.sym 52322 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52323 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52324 soc.cpu.cpuregs_rs1[21]
.sym 52325 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52326 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 52327 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52328 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 52329 soc.cpu.pcpi_rs1[0]
.sym 52331 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52332 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52333 soc.cpu.reg_pc[0]
.sym 52334 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52335 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 52336 soc.cpu.irq_pending[0]
.sym 52337 soc.cpu.pcpi_rs1[0]
.sym 52338 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52339 soc.cpu.cpu_state[3]
.sym 52340 soc.cpu.cpu_state[4]
.sym 52341 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52342 soc.cpu.pcpi_rs1[8]
.sym 52344 soc.cpu.pcpi_rs1[8]
.sym 52345 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52346 soc.cpu.pcpi_rs1[0]
.sym 52347 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52350 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52351 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52352 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52353 soc.cpu.cpu_state[2]
.sym 52356 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 52357 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 52358 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 52359 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 52362 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52363 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52364 soc.cpu.pcpi_rs1[0]
.sym 52365 soc.cpu.cpu_state[4]
.sym 52368 soc.cpu.reg_pc[0]
.sym 52369 soc.cpu.decoded_imm[0]
.sym 52374 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 52375 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 52376 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 52377 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52380 soc.cpu.cpuregs_rs1[21]
.sym 52381 soc.cpu.instr_lui
.sym 52382 soc.cpu.is_lui_auipc_jal
.sym 52383 soc.cpu.reg_pc[21]
.sym 52386 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52387 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 52388 soc.cpu.cpu_state[3]
.sym 52389 soc.cpu.irq_pending[0]
.sym 52390 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52391 CLK$SB_IO_IN_$glb_clk
.sym 52393 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52394 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 52395 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 52396 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52398 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 52399 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 52400 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 52408 soc.cpu.pcpi_rs1[27]
.sym 52409 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 52410 soc.cpu.pcpi_rs1[20]
.sym 52411 soc.cpu.cpu_state[2]
.sym 52412 soc.cpu.pcpi_rs1[25]
.sym 52413 soc.cpu.cpu_state[5]
.sym 52414 soc.cpu.cpu_state[2]
.sym 52415 soc.cpu.latched_compr
.sym 52416 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 52417 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52423 soc.cpu.pcpi_rs1[21]
.sym 52424 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52425 LCD_SPI_CS$SB_IO_OUT
.sym 52435 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 52436 soc.cpu.pcpi_rs1[0]
.sym 52438 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52439 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52441 soc.cpu.pcpi_rs1[20]
.sym 52442 soc.cpu.decoded_imm[0]
.sym 52445 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52446 soc.cpu.pcpi_rs1[17]
.sym 52447 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 52448 soc.cpu.pcpi_rs1[27]
.sym 52449 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52450 soc.cpu.pcpi_rs1[30]
.sym 52451 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52454 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 52456 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 52457 soc.cpu.pcpi_rs1[22]
.sym 52458 soc.cpu.pcpi_rs1[25]
.sym 52459 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52463 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52464 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52467 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 52468 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52469 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52473 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52474 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52475 soc.cpu.pcpi_rs1[27]
.sym 52476 soc.cpu.pcpi_rs1[30]
.sym 52480 soc.cpu.decoded_imm[0]
.sym 52481 soc.cpu.pcpi_rs1[0]
.sym 52491 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52492 soc.cpu.pcpi_rs1[17]
.sym 52493 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52494 soc.cpu.pcpi_rs1[25]
.sym 52497 soc.cpu.pcpi_rs1[20]
.sym 52498 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 52499 soc.cpu.pcpi_rs1[22]
.sym 52500 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 52509 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52510 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 52511 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 52512 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 52513 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 52514 CLK$SB_IO_IN_$glb_clk
.sym 52528 soc.cpu.irq_mask[2]
.sym 52531 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 52536 soc.cpu.pcpi_rs1[29]
.sym 52545 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52547 soc.cpu.pcpi_rs1[25]
.sym 52550 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52577 gpio_led_pmod[7]
.sym 52616 gpio_led_pmod[7]
.sym 52683 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52700 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52711 CLK$SB_IO_IN
.sym 52713 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52717 UART_TX$SB_IO_OUT
.sym 52728 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52737 UART_TX$SB_IO_OUT
.sym 52741 soc.spimem_rdata[8]
.sym 52755 iomem_rdata[3]
.sym 52757 soc.ram_ready
.sym 52760 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52799 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 52823 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 52861 CLK$SB_IO_IN_$glb_clk
.sym 52867 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 52868 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 52870 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52871 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 52873 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52874 soc.spimemio.buffer[4]
.sym 52879 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52882 iomem_wdata[11]
.sym 52883 soc.ram_ready
.sym 52885 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52896 flash_csb$SB_IO_OUT
.sym 52902 soc.ram_ready
.sym 52909 flash_io2_di
.sym 52910 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 52916 iomem_wstrb[2]
.sym 52919 soc.simpleuart.recv_buf_valid
.sym 52920 soc.ram_ready
.sym 52922 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52923 soc.spimemio.dout_data[1]
.sym 52924 soc.spimemio.dout_data[0]
.sym 52927 soc.simpleuart_reg_div_do[8]
.sym 52928 soc.spimemio.buffer[8]
.sym 52929 soc.ram_ready
.sym 52930 soc.spimemio.dout_data[0]
.sym 52932 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 52944 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52945 soc.ram_ready
.sym 52946 soc.spimem_rdata[8]
.sym 52947 soc.simpleuart.recv_buf_valid
.sym 52948 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 52951 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52952 flash_csb$SB_IO_OUT
.sym 52953 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 52954 flash_io2_di_SB_LUT4_I3_O
.sym 52955 soc.simpleuart.recv_buf_valid
.sym 52956 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 52959 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 52960 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 52961 flash_csb_SB_LUT4_I3_O
.sym 52962 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 52963 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52964 flash_io2_di
.sym 52965 soc.simpleuart_reg_div_do[2]
.sym 52966 soc.simpleuart_reg_div_do[5]
.sym 52967 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 52968 iomem_wstrb[0]
.sym 52969 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 52970 iomem_wstrb[2]
.sym 52971 iomem_wstrb[3]
.sym 52973 iomem_wstrb[1]
.sym 52974 soc.simpleuart.recv_buf_data[5]
.sym 52975 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 52977 iomem_wstrb[1]
.sym 52978 iomem_wstrb[2]
.sym 52979 iomem_wstrb[3]
.sym 52980 iomem_wstrb[0]
.sym 52983 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52984 soc.simpleuart_reg_div_do[5]
.sym 52985 flash_csb$SB_IO_OUT
.sym 52986 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 52989 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 52990 soc.simpleuart_reg_div_do[2]
.sym 52991 flash_io2_di
.sym 52992 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 52995 soc.simpleuart.recv_buf_valid
.sym 52996 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52997 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 52998 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 53001 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 53002 soc.ram_ready
.sym 53003 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 53004 flash_io2_di_SB_LUT4_I3_O
.sym 53007 flash_csb_SB_LUT4_I3_O
.sym 53008 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 53009 soc.ram_ready
.sym 53010 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 53013 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53014 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 53015 soc.spimem_rdata[8]
.sym 53016 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 53019 soc.simpleuart.recv_buf_data[5]
.sym 53020 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53022 soc.simpleuart.recv_buf_valid
.sym 53024 CLK$SB_IO_IN_$glb_clk
.sym 53025 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53026 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 53027 soc.spimemio.buffer[8]
.sym 53028 flash_io2_oe_SB_LUT4_I2_I1
.sym 53029 flash_io2_oe_SB_LUT4_I2_O
.sym 53030 soc.spimemio.buffer[9]
.sym 53031 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53032 soc.spimemio.buffer[11]
.sym 53033 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 53037 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53038 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 53039 iomem_wdata[10]
.sym 53041 resetn
.sym 53042 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 53044 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 53045 iomem_wdata[10]
.sym 53046 soc.simpleuart.recv_buf_valid
.sym 53050 iomem_ready_SB_LUT4_I1_O
.sym 53051 soc.simpleuart.recv_buf_data[1]
.sym 53052 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 53053 soc.simpleuart.recv_buf_valid
.sym 53054 iomem_wstrb[0]
.sym 53055 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53056 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 53057 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 53058 iomem_ready_SB_LUT4_I1_O
.sym 53059 iomem_wdata[8]
.sym 53060 soc.spimemio.buffer[6]
.sym 53061 iomem_wdata[31]
.sym 53067 soc.spimemio.dout_data[6]
.sym 53073 soc.spimemio.dout_data[5]
.sym 53076 iomem_ready_SB_LUT4_I1_O
.sym 53078 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 53089 soc.spimemio.dout_data[1]
.sym 53090 soc.spimemio.dout_data[0]
.sym 53091 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 53094 soc.spimemio.dout_data[2]
.sym 53095 soc.spimemio.dout_data[7]
.sym 53097 iomem_rdata[24]
.sym 53098 soc.spimemio.dout_data[3]
.sym 53101 iomem_rdata[24]
.sym 53102 iomem_ready_SB_LUT4_I1_O
.sym 53103 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 53107 soc.spimemio.dout_data[6]
.sym 53114 soc.spimemio.dout_data[3]
.sym 53119 soc.spimemio.dout_data[2]
.sym 53126 soc.spimemio.dout_data[1]
.sym 53133 soc.spimemio.dout_data[5]
.sym 53139 soc.spimemio.dout_data[7]
.sym 53142 soc.spimemio.dout_data[0]
.sym 53146 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 53147 CLK$SB_IO_IN_$glb_clk
.sym 53149 soc.spimemio.buffer[13]
.sym 53150 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 53151 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53152 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53153 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 53154 soc.spimemio.buffer[15]
.sym 53155 soc.spimemio.buffer[10]
.sym 53156 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53161 soc.spimemio.dout_data[6]
.sym 53162 iomem_wdata[7]
.sym 53163 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53164 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 53165 iomem_rdata[9]
.sym 53168 resetn
.sym 53169 soc.spimemio.dout_data[5]
.sym 53170 soc.spimem_rdata[24]
.sym 53175 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53176 soc.spimemio.buffer[14]
.sym 53178 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 53180 soc.spimemio.dout_data[2]
.sym 53182 iomem_addr[10]
.sym 53184 soc.spimemio.dout_data[3]
.sym 53190 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53196 iomem_rdata[10]
.sym 53198 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 53200 soc.spimemio.buffer[3]
.sym 53201 flash_io2_oe_SB_LUT4_I2_O
.sym 53202 soc.spimemio.buffer[1]
.sym 53203 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53209 soc.spimem_rdata[10]
.sym 53210 iomem_ready_SB_LUT4_I1_O
.sym 53211 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53212 soc.spimemio.buffer[10]
.sym 53213 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 53214 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53215 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53216 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53217 iomem_rdata[3]
.sym 53218 iomem_ready_SB_LUT4_I1_O
.sym 53220 soc.spimem_rdata[3]
.sym 53221 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53223 iomem_rdata[3]
.sym 53224 iomem_ready_SB_LUT4_I1_O
.sym 53225 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53226 soc.spimem_rdata[3]
.sym 53229 soc.spimemio.buffer[1]
.sym 53235 iomem_ready_SB_LUT4_I1_O
.sym 53236 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53237 flash_io2_oe_SB_LUT4_I2_O
.sym 53238 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 53242 soc.spimemio.buffer[10]
.sym 53247 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 53248 iomem_ready_SB_LUT4_I1_O
.sym 53249 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 53250 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53253 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 53254 iomem_ready_SB_LUT4_I1_O
.sym 53255 soc.spimem_rdata[10]
.sym 53256 iomem_rdata[10]
.sym 53260 soc.spimemio.buffer[3]
.sym 53265 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 53266 iomem_ready_SB_LUT4_I1_O
.sym 53267 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 53268 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53269 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 53270 CLK$SB_IO_IN_$glb_clk
.sym 53272 soc.spimem_rdata[23]
.sym 53273 soc.spimem_rdata[13]
.sym 53274 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53275 soc.spimem_rdata[14]
.sym 53276 soc.spimem_rdata[20]
.sym 53277 soc.mem_rdata[25]
.sym 53278 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53279 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53284 soc.simpleuart.recv_buf_data[0]
.sym 53285 iomem_addr[16]
.sym 53286 iomem_wdata[9]
.sym 53288 iomem_addr[11]
.sym 53294 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53295 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 53296 soc.simpleuart.recv_buf_valid
.sym 53297 iomem_rdata[20]
.sym 53298 soc.simpleuart_reg_div_do[24]
.sym 53299 soc.ram_ready
.sym 53300 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 53301 iomem_wstrb[2]
.sym 53302 soc.ram_ready
.sym 53303 soc.simpleuart.recv_buf_valid
.sym 53305 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53306 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 53314 soc.spimem_rdata[1]
.sym 53315 soc.spimemio.buffer[19]
.sym 53316 iomem_ready_SB_LUT4_I1_O
.sym 53317 soc.spimemio.buffer[7]
.sym 53318 soc.spimemio.buffer[15]
.sym 53320 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 53321 soc.spimemio_cfgreg_do[20]
.sym 53323 soc.simpleuart.recv_buf_valid
.sym 53324 iomem_rdata[1]
.sym 53325 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 53326 iomem_ready_SB_LUT4_I1_O
.sym 53328 soc.ram_ready
.sym 53329 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53331 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 53332 soc.spimemio.buffer[6]
.sym 53335 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53336 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 53340 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 53341 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53342 soc.simpleuart_reg_div_do[20]
.sym 53346 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53347 soc.spimem_rdata[1]
.sym 53348 iomem_rdata[1]
.sym 53349 iomem_ready_SB_LUT4_I1_O
.sym 53352 soc.spimemio.buffer[15]
.sym 53358 soc.spimemio.buffer[19]
.sym 53364 soc.spimemio_cfgreg_do[20]
.sym 53365 soc.ram_ready
.sym 53366 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 53367 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 53370 soc.simpleuart_reg_div_do[20]
.sym 53371 soc.simpleuart.recv_buf_valid
.sym 53372 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53373 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53379 soc.spimemio.buffer[7]
.sym 53383 soc.spimemio.buffer[6]
.sym 53388 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 53389 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 53390 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 53391 iomem_ready_SB_LUT4_I1_O
.sym 53392 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 53393 CLK$SB_IO_IN_$glb_clk
.sym 53395 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53396 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53397 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 53398 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53399 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53400 soc.spimemio.buffer[12]
.sym 53401 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53402 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 53404 iomem_wdata[9]
.sym 53406 soc.cpu.pcpi_rs1[1]
.sym 53407 soc.mem_rdata[31]
.sym 53409 soc.spimemio.buffer[19]
.sym 53410 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53413 soc.simpleuart_reg_div_do[15]
.sym 53414 soc.spimemio.dout_data[6]
.sym 53418 soc.spimemio.buffer[20]
.sym 53420 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 53422 soc.simpleuart_reg_div_do[14]
.sym 53425 soc.mem_rdata[25]
.sym 53427 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53428 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 53429 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 53430 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53437 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53438 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53440 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53441 soc.spimem_rdata[7]
.sym 53443 soc.ram_ready
.sym 53444 soc.simpleuart.recv_buf_valid
.sym 53445 soc.spimem_rdata[13]
.sym 53446 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53448 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53450 soc.spimem_rdata[6]
.sym 53451 soc.ram_ready
.sym 53457 soc.simpleuart_reg_div_do[25]
.sym 53458 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53460 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 53463 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 53464 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53466 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 53469 soc.spimem_rdata[13]
.sym 53471 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53477 soc.spimem_rdata[7]
.sym 53478 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53481 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 53482 soc.ram_ready
.sym 53483 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53484 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 53487 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53488 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53489 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53490 soc.ram_ready
.sym 53493 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53496 soc.spimem_rdata[6]
.sym 53499 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53500 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53501 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53502 soc.ram_ready
.sym 53505 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53506 soc.simpleuart.recv_buf_valid
.sym 53507 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53508 soc.simpleuart_reg_div_do[25]
.sym 53511 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 53512 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53518 soc.mem_rdata[17]
.sym 53519 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 53520 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 53521 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 53522 soc.spimemio_cfgreg_do[19]
.sym 53523 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53524 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53525 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 53529 soc.cpu.pcpi_rs1[5]
.sym 53530 soc.spimemio_cfgreg_do[20]
.sym 53531 soc.mem_rdata[22]
.sym 53534 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53536 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 53538 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 53539 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53540 soc.spimemio_cfgreg_do[18]
.sym 53542 iomem_ready_SB_LUT4_I1_O
.sym 53543 iomem_wdata[8]
.sym 53544 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 53545 iomem_wstrb[0]
.sym 53546 soc.simpleuart.recv_buf_valid
.sym 53547 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53548 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 53550 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 53551 soc.mem_rdata[17]
.sym 53553 iomem_rdata[25]
.sym 53560 iomem_ready_SB_LUT4_I1_O
.sym 53561 soc.spimemio.dout_data[6]
.sym 53562 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 53565 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53568 soc.spimem_rdata[29]
.sym 53569 soc.spimem_rdata[15]
.sym 53570 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 53571 soc.simpleuart_reg_div_do[29]
.sym 53573 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53574 soc.simpleuart.recv_buf_valid
.sym 53576 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53577 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 53578 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 53581 soc.ram_ready
.sym 53584 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53588 iomem_rdata[15]
.sym 53589 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53590 soc.spimem_rdata[30]
.sym 53592 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 53593 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53594 soc.ram_ready
.sym 53595 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 53598 soc.spimem_rdata[15]
.sym 53600 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53604 soc.ram_ready
.sym 53605 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53606 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 53607 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 53610 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53611 soc.simpleuart.recv_buf_valid
.sym 53612 soc.simpleuart_reg_div_do[29]
.sym 53613 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 53616 iomem_rdata[15]
.sym 53617 iomem_ready_SB_LUT4_I1_O
.sym 53618 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53619 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53623 soc.spimem_rdata[29]
.sym 53624 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53628 soc.spimem_rdata[30]
.sym 53629 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53635 soc.spimemio.dout_data[6]
.sym 53638 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 53639 CLK$SB_IO_IN_$glb_clk
.sym 53641 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 53642 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 53643 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 53644 soc.spimemio_cfgreg_do[17]
.sym 53645 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 53646 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 53647 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 53648 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 53651 soc.cpu.pcpi_rs1[24]
.sym 53653 iomem_wdata[6]
.sym 53654 soc.spimem_rdata[29]
.sym 53656 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 53658 soc.mem_rdata[19]
.sym 53660 soc.mem_rdata[17]
.sym 53663 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 53664 iomem_wdata[6]
.sym 53665 iomem_rdata[11]
.sym 53666 soc.simpleuart_reg_div_do[30]
.sym 53671 soc.simpleuart_reg_div_do[27]
.sym 53672 soc.spimemio.dout_data[2]
.sym 53673 iomem_rdata[12]
.sym 53674 iomem_addr[10]
.sym 53675 gpio_led_b[4]
.sym 53684 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 53686 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 53688 soc.spimemio.dout_data[2]
.sym 53689 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 53692 soc.spimem_rdata[27]
.sym 53693 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 53694 iomem_rdata[28]
.sym 53695 soc.spimemio.dout_data[3]
.sym 53696 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53697 iomem_rdata[23]
.sym 53699 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 53702 iomem_ready_SB_LUT4_I1_O
.sym 53703 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 53705 soc.spimem_rdata[26]
.sym 53706 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 53710 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 53711 soc.ram_ready
.sym 53715 iomem_ready_SB_LUT4_I1_O
.sym 53716 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 53717 iomem_rdata[23]
.sym 53718 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 53721 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 53722 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 53723 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53724 soc.ram_ready
.sym 53729 soc.spimemio.dout_data[3]
.sym 53733 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53734 soc.ram_ready
.sym 53735 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 53736 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 53740 soc.spimem_rdata[26]
.sym 53742 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53745 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 53747 soc.spimem_rdata[27]
.sym 53751 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 53752 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 53753 iomem_ready_SB_LUT4_I1_O
.sym 53754 iomem_rdata[28]
.sym 53758 soc.spimemio.dout_data[2]
.sym 53761 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 53762 CLK$SB_IO_IN_$glb_clk
.sym 53764 iomem_rdata[21]
.sym 53765 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 53766 iomem_rdata[12]
.sym 53768 iomem_rdata[14]
.sym 53769 iomem_rdata[25]
.sym 53770 iomem_rdata[11]
.sym 53771 iomem_rdata[22]
.sym 53774 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 53775 soc.cpu.pcpi_rs1[31]
.sym 53776 iomem_addr[12]
.sym 53778 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 53779 soc.spimemio_cfgreg_do[17]
.sym 53780 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 53782 resetn
.sym 53783 soc.spimemio.dout_data[3]
.sym 53784 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 53786 soc.cpu.instr_retirq
.sym 53787 soc.simpleuart_reg_div_do[22]
.sym 53789 iomem_wdata[3]
.sym 53791 gpio_led_r[3]
.sym 53792 iomem_addr[10]
.sym 53796 gpio_led_g[5]
.sym 53797 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 53799 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53808 gpio_led_b[0]
.sym 53809 gpio_led_g[7]
.sym 53810 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 53814 iomem_ready_SB_LUT4_I1_O
.sym 53819 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 53823 iomem_rdata[27]
.sym 53829 gpio_led_pmod[3]
.sym 53832 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53835 gpio_led_b[4]
.sym 53836 gpio_led_b[3]
.sym 53839 gpio_led_pmod[3]
.sym 53846 gpio_led_b[0]
.sym 53852 gpio_led_b[3]
.sym 53863 gpio_led_b[4]
.sym 53868 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 53869 iomem_ready_SB_LUT4_I1_O
.sym 53870 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 53871 iomem_rdata[27]
.sym 53881 gpio_led_g[7]
.sym 53884 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53885 CLK$SB_IO_IN_$glb_clk
.sym 53886 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 53897 soc.cpu.pcpi_rs1[2]
.sym 53899 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53901 iomem_addr[14]
.sym 53902 iomem_wdata[1]
.sym 53904 soc.mem_rdata[29]
.sym 53907 iomem_wstrb[1]
.sym 53910 iomem_addr[6]
.sym 53911 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53913 soc.mem_rdata[25]
.sym 53914 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53916 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53917 soc.mem_rdata[25]
.sym 53918 soc.mem_rdata[27]
.sym 53919 gpio_led_g[6]
.sym 53920 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53922 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53935 iomem_addr[2]
.sym 53941 iomem_addr[5]
.sym 53992 iomem_addr[5]
.sym 54000 iomem_addr[2]
.sym 54023 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 54024 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 54028 iomem_addr[2]
.sym 54036 iomem_addr[5]
.sym 54037 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 54039 soc.mem_rdata[17]
.sym 54040 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 54042 iomem_wdata[8]
.sym 54043 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 54052 soc.mem_rdata[28]
.sym 54053 soc.mem_rdata[27]
.sym 54054 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54055 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54056 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54059 soc.cpu.mem_la_firstword_xfer
.sym 54060 soc.cpu.next_pc[2]
.sym 54061 iomem_addr[6]
.sym 54062 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54063 soc.mem_rdata[26]
.sym 54064 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54065 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 54067 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 54069 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54070 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54074 soc.cpu.pcpi_rs1[5]
.sym 54075 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54076 soc.mem_rdata[31]
.sym 54078 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 54080 soc.cpu.pcpi_rs1[2]
.sym 54081 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54082 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54084 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54085 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54086 soc.mem_rdata[31]
.sym 54087 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54090 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54091 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54092 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54093 soc.mem_rdata[27]
.sym 54096 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54097 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54098 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54099 soc.mem_rdata[26]
.sym 54102 iomem_addr[6]
.sym 54108 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 54109 soc.mem_rdata[28]
.sym 54110 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54111 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54114 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54116 soc.cpu.pcpi_rs1[5]
.sym 54117 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 54120 soc.cpu.next_pc[2]
.sym 54123 soc.cpu.mem_la_firstword_xfer
.sym 54126 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 54127 soc.cpu.pcpi_rs1[2]
.sym 54128 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54130 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54131 CLK$SB_IO_IN_$glb_clk
.sym 54143 soc.cpu.reg_pc[4]
.sym 54147 iomem_addr[5]
.sym 54148 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 54151 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54152 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 54155 soc.cpu.mem_la_firstword_xfer
.sym 54156 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 54158 iomem_addr[10]
.sym 54163 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 54168 iomem_addr[2]
.sym 54174 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 54176 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54177 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54180 soc.mem_rdata[30]
.sym 54182 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54185 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54186 soc.mem_rdata[24]
.sym 54187 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54188 iomem_addr[10]
.sym 54189 soc.mem_rdata[25]
.sym 54192 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54193 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54195 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54198 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 54200 soc.cpu.pcpi_rs1[6]
.sym 54201 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54203 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54207 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54208 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54209 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54210 soc.mem_rdata[24]
.sym 54219 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54220 soc.cpu.pcpi_rs1[6]
.sym 54222 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 54226 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 54228 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54231 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54232 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54233 soc.mem_rdata[30]
.sym 54234 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54237 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 54238 soc.mem_rdata[25]
.sym 54239 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54240 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 54246 iomem_addr[10]
.sym 54253 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54254 CLK$SB_IO_IN_$glb_clk
.sym 54264 iomem_addr[12]
.sym 54267 soc.cpu.next_pc[12]
.sym 54269 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 54270 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54273 soc.memory.cs_0
.sym 54274 iomem_addr[6]
.sym 54275 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54276 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 54277 iomem_wdata[13]
.sym 54278 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 54279 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 54280 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 54281 iomem_addr[6]
.sym 54284 iomem_addr[10]
.sym 54286 soc.cpu.decoded_imm[10]
.sym 54287 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54288 soc.cpu.next_pc[8]
.sym 54291 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54297 soc.cpu.pcpi_rs1[27]
.sym 54298 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 54299 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54301 soc.cpu.pcpi_rs1[29]
.sym 54305 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54310 soc.cpu.pcpi_rs1[10]
.sym 54312 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 54319 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 54326 iomem_addr[27]
.sym 54342 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 54343 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54344 soc.cpu.pcpi_rs1[29]
.sym 54351 iomem_addr[27]
.sym 54360 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54361 soc.cpu.pcpi_rs1[27]
.sym 54363 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 54366 soc.cpu.pcpi_rs1[10]
.sym 54367 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 54369 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54376 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54377 CLK$SB_IO_IN_$glb_clk
.sym 54379 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 54380 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 54381 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 54382 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54383 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54384 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 54385 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 54386 soc.cpu.next_pc[9]
.sym 54391 iomem_wdata[0]
.sym 54393 iomem_addr[27]
.sym 54394 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 54395 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 54396 iomem_addr[6]
.sym 54397 iomem_wdata[8]
.sym 54398 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54399 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 54400 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 54401 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54404 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54406 soc.mem_rdata[27]
.sym 54407 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 54408 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54409 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 54410 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 54411 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54413 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 54414 soc.cpu.pcpi_rs1[1]
.sym 54422 soc.cpu.next_pc[3]
.sym 54427 soc.cpu.mem_la_firstword_xfer
.sym 54433 soc.cpu.next_pc[6]
.sym 54438 soc.cpu.next_pc[2]
.sym 54443 soc.cpu.next_pc[9]
.sym 54446 soc.cpu.next_pc[7]
.sym 54447 soc.cpu.next_pc[4]
.sym 54448 soc.cpu.next_pc[8]
.sym 54449 soc.cpu.next_pc[5]
.sym 54452 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54454 soc.cpu.mem_la_firstword_xfer
.sym 54455 soc.cpu.next_pc[2]
.sym 54458 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 54460 soc.cpu.next_pc[3]
.sym 54462 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 54464 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 54467 soc.cpu.next_pc[4]
.sym 54468 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 54470 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54472 soc.cpu.next_pc[5]
.sym 54474 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 54476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54479 soc.cpu.next_pc[6]
.sym 54480 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 54482 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 54485 soc.cpu.next_pc[7]
.sym 54486 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 54488 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54490 soc.cpu.next_pc[8]
.sym 54492 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 54494 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54497 soc.cpu.next_pc[9]
.sym 54498 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 54502 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 54503 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 54504 soc.cpu.next_pc[17]
.sym 54505 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54506 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 54507 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54508 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 54509 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54513 soc.cpu.reg_pc[17]
.sym 54515 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 54517 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54520 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 54521 soc.cpu.trap_SB_LUT4_I3_O
.sym 54523 soc.cpu.pcpi_rs1[24]
.sym 54525 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 54527 soc.cpu.decoded_imm[30]
.sym 54529 soc.cpu.next_pc[25]
.sym 54530 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 54531 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 54532 soc.cpu.next_pc[7]
.sym 54533 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 54534 soc.cpu.alu_out_q[9]
.sym 54535 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 54536 iomem_addr[31]
.sym 54537 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 54538 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54544 soc.cpu.next_pc[10]
.sym 54550 soc.cpu.next_pc[15]
.sym 54562 soc.cpu.next_pc[11]
.sym 54564 soc.cpu.next_pc[14]
.sym 54566 soc.cpu.next_pc[13]
.sym 54569 soc.cpu.next_pc[17]
.sym 54570 soc.cpu.next_pc[12]
.sym 54574 soc.cpu.next_pc[16]
.sym 54575 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54577 soc.cpu.next_pc[10]
.sym 54579 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 54581 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54584 soc.cpu.next_pc[11]
.sym 54585 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 54587 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54590 soc.cpu.next_pc[12]
.sym 54591 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 54593 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54596 soc.cpu.next_pc[13]
.sym 54597 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 54599 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 54601 soc.cpu.next_pc[14]
.sym 54603 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 54605 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54608 soc.cpu.next_pc[15]
.sym 54609 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 54611 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54614 soc.cpu.next_pc[16]
.sym 54615 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54617 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54620 soc.cpu.next_pc[17]
.sym 54621 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54625 soc.cpu.reg_out[15]
.sym 54626 soc.cpu.next_pc[18]
.sym 54627 soc.cpu.next_pc[23]
.sym 54628 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 54629 soc.cpu.reg_out[23]
.sym 54630 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 54631 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 54632 soc.cpu.next_pc[16]
.sym 54635 soc.cpu.decoded_imm[18]
.sym 54637 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 54638 iomem_wdata[3]
.sym 54639 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 54640 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54641 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 54642 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54644 soc.cpu.cpu_state[6]
.sym 54645 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 54647 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 54648 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54649 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 54651 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 54652 soc.cpu.next_pc[13]
.sym 54653 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 54654 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 54655 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 54656 soc.cpu.next_pc[20]
.sym 54657 soc.cpu.next_pc[22]
.sym 54658 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 54659 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 54660 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 54661 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54668 soc.cpu.next_pc[22]
.sym 54672 soc.cpu.next_pc[19]
.sym 54680 soc.cpu.next_pc[20]
.sym 54683 soc.cpu.next_pc[18]
.sym 54684 soc.cpu.next_pc[23]
.sym 54689 soc.cpu.next_pc[25]
.sym 54691 soc.cpu.next_pc[24]
.sym 54695 soc.cpu.next_pc[21]
.sym 54698 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54700 soc.cpu.next_pc[18]
.sym 54702 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54704 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54706 soc.cpu.next_pc[19]
.sym 54708 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54710 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54712 soc.cpu.next_pc[20]
.sym 54714 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54716 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54718 soc.cpu.next_pc[21]
.sym 54720 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54722 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54725 soc.cpu.next_pc[22]
.sym 54726 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54728 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54730 soc.cpu.next_pc[23]
.sym 54732 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54734 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54737 soc.cpu.next_pc[24]
.sym 54738 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54740 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54743 soc.cpu.next_pc[25]
.sym 54744 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54748 soc.cpu.next_pc[31]
.sym 54749 soc.cpu.next_pc[28]
.sym 54750 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 54751 soc.cpu.next_pc[27]
.sym 54752 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.sym 54753 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 54754 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 54755 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 54759 soc.cpu.decoded_imm[25]
.sym 54760 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 54762 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54763 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 54765 soc.cpu.reg_out[16]
.sym 54767 soc.cpu.reg_out[15]
.sym 54768 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 54769 soc.mem_rdata[24]
.sym 54770 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 54771 soc.cpu.instr_timer
.sym 54772 soc.cpu.cpu_state[3]
.sym 54773 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54774 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 54775 soc.cpu.irq_state[1]
.sym 54776 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 54777 soc.cpu.decoded_imm[23]
.sym 54778 soc.cpu.reg_pc[11]
.sym 54779 soc.cpu.next_pc[8]
.sym 54780 soc.cpu.reg_out[19]
.sym 54781 soc.cpu.next_pc[21]
.sym 54782 soc.cpu.reg_next_pc[18]
.sym 54783 soc.cpu.decoded_imm[10]
.sym 54784 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54794 soc.cpu.next_pc[31]
.sym 54797 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54800 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54801 soc.cpu.reg_out[30]
.sym 54804 soc.cpu.next_pc[26]
.sym 54805 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54806 soc.cpu.reg_out[19]
.sym 54808 soc.cpu.next_pc[27]
.sym 54812 soc.cpu.next_pc[30]
.sym 54813 soc.cpu.next_pc[29]
.sym 54814 soc.cpu.next_pc[28]
.sym 54816 soc.cpu.reg_next_pc[30]
.sym 54817 soc.cpu.reg_next_pc[19]
.sym 54820 soc.cpu.pcpi_rs1[31]
.sym 54821 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54824 soc.cpu.next_pc[26]
.sym 54825 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54827 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54830 soc.cpu.next_pc[27]
.sym 54831 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54833 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54836 soc.cpu.next_pc[28]
.sym 54837 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54839 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54842 soc.cpu.next_pc[29]
.sym 54843 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54845 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 54847 soc.cpu.next_pc[30]
.sym 54849 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54852 soc.cpu.next_pc[31]
.sym 54853 soc.cpu.pcpi_rs1[31]
.sym 54854 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54855 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 54859 soc.cpu.reg_next_pc[19]
.sym 54860 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54861 soc.cpu.reg_out[19]
.sym 54864 soc.cpu.reg_out[30]
.sym 54865 soc.cpu.reg_next_pc[30]
.sym 54867 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54868 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54869 CLK$SB_IO_IN_$glb_clk
.sym 54871 soc.cpu.next_pc[29]
.sym 54872 soc.cpu.reg_out[12]
.sym 54873 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 54874 soc.cpu.next_pc[20]
.sym 54875 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 54876 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 54877 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 54878 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 54879 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.sym 54882 soc.cpu.pcpi_rs1[1]
.sym 54883 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54885 $PACKER_VCC_NET
.sym 54886 soc.cpu.reg_out[25]
.sym 54889 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54890 soc.cpu.reg_out[24]
.sym 54892 soc.cpu.reg_next_pc[28]
.sym 54893 soc.cpu.reg_next_pc[31]
.sym 54894 soc.cpu.reg_out[28]
.sym 54895 soc.cpu.reg_next_pc[29]
.sym 54896 soc.cpu.cpu_state[4]
.sym 54897 soc.cpu.reg_out[8]
.sym 54898 soc.cpu.pcpi_rs1[1]
.sym 54899 soc.cpu.reg_pc[8]
.sym 54900 soc.cpu.reg_next_pc[9]
.sym 54901 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54902 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 54903 soc.cpu.reg_next_pc[19]
.sym 54904 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54905 soc.cpu.reg_next_pc[26]
.sym 54914 soc.cpu.reg_next_pc[22]
.sym 54916 soc.cpu.reg_out[26]
.sym 54918 soc.cpu.reg_out[11]
.sym 54919 soc.cpu.reg_next_pc[21]
.sym 54921 soc.cpu.reg_out[22]
.sym 54922 soc.cpu.reg_next_pc[12]
.sym 54923 soc.cpu.reg_out[8]
.sym 54925 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 54926 soc.cpu.reg_next_pc[11]
.sym 54928 soc.cpu.irq_state[0]
.sym 54931 soc.cpu.reg_next_pc[26]
.sym 54933 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54934 soc.cpu.reg_out[21]
.sym 54935 soc.cpu.irq_state[1]
.sym 54937 soc.cpu.reg_out[12]
.sym 54939 soc.cpu.reg_next_pc[8]
.sym 54940 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 54945 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 54946 soc.cpu.reg_next_pc[12]
.sym 54947 soc.cpu.irq_state[0]
.sym 54948 soc.cpu.irq_state[1]
.sym 54951 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54952 soc.cpu.reg_next_pc[8]
.sym 54954 soc.cpu.reg_out[8]
.sym 54957 soc.cpu.reg_out[21]
.sym 54958 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54960 soc.cpu.reg_next_pc[21]
.sym 54963 soc.cpu.reg_next_pc[11]
.sym 54964 soc.cpu.reg_out[11]
.sym 54965 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54969 soc.cpu.reg_next_pc[22]
.sym 54971 soc.cpu.reg_out[22]
.sym 54972 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54977 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 54982 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54983 soc.cpu.reg_out[12]
.sym 54984 soc.cpu.reg_next_pc[12]
.sym 54987 soc.cpu.reg_next_pc[26]
.sym 54988 soc.cpu.reg_out[26]
.sym 54989 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 54991 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 54992 CLK$SB_IO_IN_$glb_clk
.sym 54993 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54994 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 54995 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 54996 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 54997 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 54998 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 54999 soc.cpu.next_pc[14]
.sym 55000 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 55001 soc.cpu.reg_pc[9]
.sym 55004 soc.cpu.reg_pc[11]
.sym 55005 soc.cpu.pcpi_rs1[5]
.sym 55007 soc.cpu.reg_out[22]
.sym 55008 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 55009 soc.cpu.alu_out_q[27]
.sym 55010 soc.cpu.instr_rdcycleh
.sym 55012 soc.cpu.reg_out[20]
.sym 55013 soc.cpu.reg_out[29]
.sym 55014 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 55015 soc.cpu.cpu_state[3]
.sym 55016 soc.cpu.alu_out_q[27]
.sym 55017 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 55018 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 55019 soc.cpu.decoded_imm[30]
.sym 55020 soc.cpu.decoded_imm[31]
.sym 55021 soc.cpu.reg_pc[29]
.sym 55022 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 55023 soc.cpu.next_pc[7]
.sym 55024 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 55025 soc.cpu.reg_next_pc[8]
.sym 55026 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 55027 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 55028 soc.cpu.cpuregs_wrdata[28]
.sym 55029 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 55035 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 55038 soc.cpu.alu_out_q[26]
.sym 55039 soc.cpu.reg_out[26]
.sym 55041 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55042 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 55043 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55045 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 55046 soc.cpu.reg_next_pc[30]
.sym 55049 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 55050 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 55054 soc.cpu.alu_out_q[30]
.sym 55055 soc.cpu.reg_out[30]
.sym 55056 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 55059 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 55060 soc.cpu.latched_stalu
.sym 55061 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 55063 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 55065 soc.cpu.reg_next_pc[26]
.sym 55068 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55069 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 55070 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 55071 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 55074 soc.cpu.reg_next_pc[26]
.sym 55075 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 55076 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 55080 soc.cpu.reg_out[30]
.sym 55081 soc.cpu.alu_out_q[30]
.sym 55082 soc.cpu.latched_stalu
.sym 55083 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55088 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 55092 soc.cpu.reg_next_pc[30]
.sym 55093 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 55094 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 55098 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 55104 soc.cpu.reg_out[26]
.sym 55105 soc.cpu.alu_out_q[26]
.sym 55106 soc.cpu.latched_stalu
.sym 55107 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55110 soc.cpu.alu_out_q[26]
.sym 55111 soc.cpu.reg_out[26]
.sym 55112 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 55113 soc.cpu.latched_stalu
.sym 55114 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 55115 CLK$SB_IO_IN_$glb_clk
.sym 55116 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55117 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 55118 soc.cpu.cpuregs_wrdata[14]
.sym 55119 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 55120 soc.cpu.reg_out[7]
.sym 55121 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 55122 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 55123 soc.cpu.cpuregs_wrdata[3]
.sym 55124 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 55126 soc.cpu.pcpi_rs1[24]
.sym 55127 soc.cpu.pcpi_rs1[24]
.sym 55129 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 55130 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 55131 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 55133 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55134 soc.cpu.reg_pc[9]
.sym 55136 soc.cpu.instr_timer
.sym 55137 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 55138 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55139 soc.cpu.cpu_state[4]
.sym 55141 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55142 soc.cpu.reg_out[29]
.sym 55143 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 55144 soc.cpu.cpuregs_rs1[11]
.sym 55145 soc.cpu.decoded_imm[22]
.sym 55146 soc.cpu.reg_pc[18]
.sym 55147 soc.cpu.decoded_imm[26]
.sym 55148 soc.cpu.next_pc[13]
.sym 55149 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 55151 soc.cpu.cpuregs_wrdata[20]
.sym 55158 soc.cpu.reg_next_pc[3]
.sym 55159 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55160 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3_SB_LUT4_O_I0
.sym 55161 soc.cpu.irq_state[0]
.sym 55162 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 55164 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 55165 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55169 soc.cpu.reg_next_pc[30]
.sym 55172 soc.cpu.latched_compr
.sym 55173 soc.cpu.reg_next_pc[7]
.sym 55174 soc.cpu.reg_next_pc[6]
.sym 55177 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2
.sym 55180 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 55181 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55185 soc.cpu.reg_out[7]
.sym 55187 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 55188 soc.cpu.irq_state[1]
.sym 55189 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 55191 soc.cpu.reg_out[7]
.sym 55193 soc.cpu.reg_next_pc[7]
.sym 55194 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55197 soc.cpu.latched_compr
.sym 55205 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 55209 soc.cpu.irq_state[0]
.sym 55210 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 55211 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55212 soc.cpu.reg_next_pc[30]
.sym 55215 soc.cpu.reg_next_pc[3]
.sym 55216 soc.cpu.irq_state[0]
.sym 55217 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3_SB_LUT4_O_I0
.sym 55218 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55221 soc.cpu.irq_state[0]
.sym 55222 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 55223 soc.cpu.irq_state[1]
.sym 55224 soc.cpu.reg_next_pc[6]
.sym 55227 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 55235 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2
.sym 55236 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 55237 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 55238 CLK$SB_IO_IN_$glb_clk
.sym 55239 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55240 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 55241 soc.cpu.reg_pc[29]
.sym 55242 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 55243 soc.cpu.cpuregs_wrdata[20]
.sym 55244 soc.cpu.reg_pc[27]
.sym 55245 soc.cpu.cpuregs_wrdata[29]
.sym 55246 soc.cpu.cpuregs_wrdata[27]
.sym 55247 soc.cpu.reg_pc[14]
.sym 55251 soc.cpu.pcpi_rs1[31]
.sym 55254 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2
.sym 55255 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 55256 soc.cpu.cpuregs_wrdata[7]
.sym 55257 soc.cpu.reg_next_pc[30]
.sym 55260 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 55261 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55262 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 55263 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 55264 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 55265 soc.cpu.reg_pc[27]
.sym 55266 soc.cpu.reg_pc[11]
.sym 55267 soc.cpu.cpuregs_wrdata[29]
.sym 55268 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 55269 soc.cpu.decoded_imm[23]
.sym 55270 soc.cpu.reg_pc[5]
.sym 55271 soc.cpu.reg_pc[14]
.sym 55272 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55273 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55274 soc.cpu.irq_state[1]
.sym 55275 soc.cpu.decoded_imm[10]
.sym 55282 soc.cpu.reg_next_pc[7]
.sym 55284 soc.cpu.reg_out[7]
.sym 55285 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 55287 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 55289 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 55290 soc.cpu.latched_stalu
.sym 55291 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 55292 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 55293 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 55294 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 55295 soc.cpu.alu_out_q[7]
.sym 55296 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 55298 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 55299 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55300 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 55303 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 55306 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55307 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55309 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 55311 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 55312 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 55314 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 55320 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 55321 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 55322 soc.cpu.reg_next_pc[7]
.sym 55326 soc.cpu.latched_stalu
.sym 55327 soc.cpu.reg_out[7]
.sym 55328 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 55329 soc.cpu.alu_out_q[7]
.sym 55332 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 55338 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 55339 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 55340 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 55341 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55344 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 55345 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 55346 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 55347 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55350 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 55351 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 55352 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 55353 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 55356 soc.cpu.reg_out[7]
.sym 55357 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55358 soc.cpu.alu_out_q[7]
.sym 55359 soc.cpu.latched_stalu
.sym 55360 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 55361 CLK$SB_IO_IN_$glb_clk
.sym 55362 resetn_SB_LUT4_I3_O_$glb_sr
.sym 55363 soc.cpu.reg_pc[20]
.sym 55364 soc.cpu.reg_pc[25]
.sym 55365 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 55366 soc.cpu.next_pc[13]
.sym 55367 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55368 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 55369 soc.cpu.reg_pc[23]
.sym 55370 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 55373 soc.cpu.pcpi_rs1[2]
.sym 55375 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 55377 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 55378 soc.cpu.pcpi_rs1[19]
.sym 55379 soc.cpu.pcpi_rs1[21]
.sym 55380 soc.cpu.decoded_imm[15]
.sym 55381 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 55382 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 55383 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 55385 $PACKER_VCC_NET
.sym 55387 soc.cpu.reg_pc[8]
.sym 55388 soc.cpu.cpu_state[4]
.sym 55389 soc.cpu.cpuregs_wrdata[20]
.sym 55390 soc.cpu.reg_pc[7]
.sym 55391 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 55392 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55393 soc.cpu.pcpi_rs1[2]
.sym 55394 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55395 soc.cpu.reg_next_pc[19]
.sym 55396 soc.cpu.reg_pc[20]
.sym 55397 soc.cpu.pcpi_rs1[1]
.sym 55398 soc.cpu.reg_pc[25]
.sym 55405 soc.cpu.decoded_imm[2]
.sym 55406 soc.cpu.decoded_imm[0]
.sym 55410 soc.cpu.decoded_imm[4]
.sym 55411 soc.cpu.reg_pc[5]
.sym 55412 soc.cpu.reg_pc[3]
.sym 55414 soc.cpu.decoded_imm[1]
.sym 55415 soc.cpu.reg_pc[7]
.sym 55417 soc.cpu.reg_pc[6]
.sym 55419 soc.cpu.reg_pc[1]
.sym 55420 soc.cpu.reg_pc[2]
.sym 55422 soc.cpu.decoded_imm[3]
.sym 55423 soc.cpu.decoded_imm[6]
.sym 55425 soc.cpu.decoded_imm[7]
.sym 55428 soc.cpu.reg_pc[0]
.sym 55430 soc.cpu.reg_pc[4]
.sym 55431 soc.cpu.decoded_imm[5]
.sym 55436 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 55438 soc.cpu.reg_pc[0]
.sym 55439 soc.cpu.decoded_imm[0]
.sym 55442 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 55444 soc.cpu.reg_pc[1]
.sym 55445 soc.cpu.decoded_imm[1]
.sym 55446 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 55448 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 55450 soc.cpu.decoded_imm[2]
.sym 55451 soc.cpu.reg_pc[2]
.sym 55452 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 55454 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 55456 soc.cpu.decoded_imm[3]
.sym 55457 soc.cpu.reg_pc[3]
.sym 55458 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 55460 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 55462 soc.cpu.reg_pc[4]
.sym 55463 soc.cpu.decoded_imm[4]
.sym 55464 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 55466 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 55468 soc.cpu.decoded_imm[5]
.sym 55469 soc.cpu.reg_pc[5]
.sym 55470 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 55472 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 55474 soc.cpu.decoded_imm[6]
.sym 55475 soc.cpu.reg_pc[6]
.sym 55476 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 55478 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 55480 soc.cpu.reg_pc[7]
.sym 55481 soc.cpu.decoded_imm[7]
.sym 55482 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 55486 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55487 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55488 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55489 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55490 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55491 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55492 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55493 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55494 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55500 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55501 soc.cpu.cpu_state[3]
.sym 55502 soc.cpu.cpuregs_rs1[24]
.sym 55503 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55504 soc.cpu.cpuregs_wrdata[9]
.sym 55506 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55507 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 55508 soc.cpu.reg_next_pc[22]
.sym 55509 soc.cpu.pcpi_rs1[13]
.sym 55510 soc.cpu.irq_pending[2]
.sym 55511 soc.cpu.cpuregs_rs1[3]
.sym 55512 soc.cpu.decoded_imm[30]
.sym 55513 soc.cpu.cpuregs_rs1[7]
.sym 55514 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55515 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 55516 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 55517 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55518 soc.cpu.reg_pc[23]
.sym 55519 soc.cpu.reg_pc[27]
.sym 55520 soc.cpu.decoded_imm[31]
.sym 55521 soc.cpu.reg_pc[29]
.sym 55522 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 55527 soc.cpu.decoded_imm[9]
.sym 55528 soc.cpu.reg_pc[8]
.sym 55530 soc.cpu.reg_pc[9]
.sym 55532 soc.cpu.reg_pc[15]
.sym 55533 soc.cpu.reg_pc[12]
.sym 55534 soc.cpu.reg_pc[10]
.sym 55535 soc.cpu.decoded_imm[11]
.sym 55536 soc.cpu.decoded_imm[8]
.sym 55541 soc.cpu.reg_pc[14]
.sym 55545 soc.cpu.decoded_imm[10]
.sym 55549 soc.cpu.reg_pc[11]
.sym 55552 soc.cpu.decoded_imm[13]
.sym 55553 soc.cpu.reg_pc[13]
.sym 55554 soc.cpu.decoded_imm[15]
.sym 55557 soc.cpu.decoded_imm[12]
.sym 55558 soc.cpu.decoded_imm[14]
.sym 55559 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 55561 soc.cpu.reg_pc[8]
.sym 55562 soc.cpu.decoded_imm[8]
.sym 55563 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 55565 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 55567 soc.cpu.decoded_imm[9]
.sym 55568 soc.cpu.reg_pc[9]
.sym 55569 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 55571 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 55573 soc.cpu.reg_pc[10]
.sym 55574 soc.cpu.decoded_imm[10]
.sym 55575 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 55577 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 55579 soc.cpu.reg_pc[11]
.sym 55580 soc.cpu.decoded_imm[11]
.sym 55581 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 55583 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 55585 soc.cpu.decoded_imm[12]
.sym 55586 soc.cpu.reg_pc[12]
.sym 55587 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 55589 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 55591 soc.cpu.decoded_imm[13]
.sym 55592 soc.cpu.reg_pc[13]
.sym 55593 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 55595 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 55597 soc.cpu.reg_pc[14]
.sym 55598 soc.cpu.decoded_imm[14]
.sym 55599 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 55601 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 55603 soc.cpu.decoded_imm[15]
.sym 55604 soc.cpu.reg_pc[15]
.sym 55605 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 55609 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55610 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55611 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55612 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 55613 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55614 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55615 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55616 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55619 soc.cpu.pcpi_rs1[20]
.sym 55622 soc.cpu.cpuregs_rs1[17]
.sym 55624 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55625 soc.cpu.cpuregs_rs1[16]
.sym 55626 soc.cpu.pcpi_rs1[2]
.sym 55627 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55628 soc.cpu.cpuregs_rs1[12]
.sym 55630 soc.cpu.cpuregs_rs1[18]
.sym 55632 soc.cpu.irq_mask[2]
.sym 55633 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55634 soc.cpu.reg_pc[18]
.sym 55635 soc.cpu.decoded_imm[26]
.sym 55636 soc.cpu.cpuregs_rs1[15]
.sym 55637 soc.cpu.cpuregs_rs1[11]
.sym 55638 soc.cpu.cpuregs_rs1[9]
.sym 55639 soc.cpu.reg_pc[18]
.sym 55640 soc.cpu.pcpi_rs1[12]
.sym 55641 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55642 soc.cpu.decoded_imm[22]
.sym 55644 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55645 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 55653 soc.cpu.decoded_imm[22]
.sym 55655 soc.cpu.decoded_imm[20]
.sym 55657 soc.cpu.reg_pc[18]
.sym 55658 soc.cpu.reg_pc[16]
.sym 55659 soc.cpu.reg_pc[22]
.sym 55660 soc.cpu.reg_pc[21]
.sym 55661 soc.cpu.decoded_imm[21]
.sym 55666 soc.cpu.reg_pc[20]
.sym 55668 soc.cpu.decoded_imm[19]
.sym 55669 soc.cpu.decoded_imm[17]
.sym 55670 soc.cpu.reg_pc[17]
.sym 55672 soc.cpu.decoded_imm[18]
.sym 55674 soc.cpu.reg_pc[19]
.sym 55675 soc.cpu.decoded_imm[23]
.sym 55678 soc.cpu.reg_pc[23]
.sym 55681 soc.cpu.decoded_imm[16]
.sym 55682 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 55684 soc.cpu.reg_pc[16]
.sym 55685 soc.cpu.decoded_imm[16]
.sym 55686 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 55688 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 55690 soc.cpu.reg_pc[17]
.sym 55691 soc.cpu.decoded_imm[17]
.sym 55692 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 55694 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 55696 soc.cpu.reg_pc[18]
.sym 55697 soc.cpu.decoded_imm[18]
.sym 55698 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 55700 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 55702 soc.cpu.decoded_imm[19]
.sym 55703 soc.cpu.reg_pc[19]
.sym 55704 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 55706 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 55708 soc.cpu.decoded_imm[20]
.sym 55709 soc.cpu.reg_pc[20]
.sym 55710 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 55712 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 55714 soc.cpu.decoded_imm[21]
.sym 55715 soc.cpu.reg_pc[21]
.sym 55716 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 55718 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 55720 soc.cpu.decoded_imm[22]
.sym 55721 soc.cpu.reg_pc[22]
.sym 55722 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 55724 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 55726 soc.cpu.decoded_imm[23]
.sym 55727 soc.cpu.reg_pc[23]
.sym 55728 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 55732 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 55733 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55734 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 55735 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 55736 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55737 soc.cpu.pcpi_rs1[3]
.sym 55738 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 55739 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 55744 soc.cpu.reg_pc[16]
.sym 55745 soc.cpu.reg_pc[22]
.sym 55746 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55749 soc.cpu.decoded_imm[21]
.sym 55750 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55752 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55753 soc.cpu.cpuregs_rs1[6]
.sym 55754 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55755 soc.cpu.cpuregs_rs1[15]
.sym 55756 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55757 soc.cpu.is_lui_auipc_jal
.sym 55758 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55759 soc.cpu.cpuregs_rs1[18]
.sym 55761 soc.cpu.decoded_imm[23]
.sym 55762 soc.cpu.cpu_state[2]
.sym 55763 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 55764 soc.cpu.pcpi_rs1[16]
.sym 55765 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55766 soc.cpu.cpuregs_rs1[27]
.sym 55767 soc.cpu.cpu_state[5]
.sym 55768 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 55774 soc.cpu.decoded_imm[27]
.sym 55778 soc.cpu.reg_pc[24]
.sym 55779 soc.cpu.decoded_imm[28]
.sym 55780 soc.cpu.reg_pc[30]
.sym 55781 soc.cpu.decoded_imm[29]
.sym 55784 soc.cpu.decoded_imm[30]
.sym 55786 soc.cpu.decoded_imm[24]
.sym 55788 soc.cpu.reg_pc[31]
.sym 55789 soc.cpu.reg_pc[27]
.sym 55790 soc.cpu.reg_pc[26]
.sym 55791 soc.cpu.reg_pc[29]
.sym 55792 soc.cpu.decoded_imm[31]
.sym 55795 soc.cpu.decoded_imm[26]
.sym 55796 soc.cpu.decoded_imm[25]
.sym 55800 soc.cpu.reg_pc[25]
.sym 55803 soc.cpu.reg_pc[28]
.sym 55805 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 55807 soc.cpu.reg_pc[24]
.sym 55808 soc.cpu.decoded_imm[24]
.sym 55809 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 55811 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 55813 soc.cpu.reg_pc[25]
.sym 55814 soc.cpu.decoded_imm[25]
.sym 55815 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 55817 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 55819 soc.cpu.reg_pc[26]
.sym 55820 soc.cpu.decoded_imm[26]
.sym 55821 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 55823 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 55825 soc.cpu.reg_pc[27]
.sym 55826 soc.cpu.decoded_imm[27]
.sym 55827 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 55829 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 55831 soc.cpu.reg_pc[28]
.sym 55832 soc.cpu.decoded_imm[28]
.sym 55833 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 55835 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 55837 soc.cpu.reg_pc[29]
.sym 55838 soc.cpu.decoded_imm[29]
.sym 55839 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 55841 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 55843 soc.cpu.reg_pc[30]
.sym 55844 soc.cpu.decoded_imm[30]
.sym 55845 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 55848 soc.cpu.decoded_imm[31]
.sym 55849 soc.cpu.reg_pc[31]
.sym 55851 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 55856 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 55857 soc.cpu.pcpi_rs1[16]
.sym 55858 soc.cpu.pcpi_rs1[12]
.sym 55859 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 55860 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 55861 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 55862 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55867 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55868 $PACKER_VCC_NET
.sym 55869 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 55871 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55872 soc.cpu.pcpi_rs1[11]
.sym 55873 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55874 soc.cpu.pcpi_rs1[20]
.sym 55876 soc.cpu.cpuregs_rs1[2]
.sym 55877 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55879 soc.cpu.reg_pc[26]
.sym 55881 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55882 soc.cpu.pcpi_rs1[4]
.sym 55883 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55884 soc.cpu.pcpi_rs1[19]
.sym 55885 soc.cpu.pcpi_rs1[2]
.sym 55886 soc.cpu.reg_pc[25]
.sym 55887 soc.cpu.cpu_state[4]
.sym 55888 soc.cpu.pcpi_rs1[1]
.sym 55889 soc.cpu.reg_pc[28]
.sym 55890 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55896 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 55897 soc.cpu.instr_lui
.sym 55899 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55901 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55904 soc.cpu.reg_pc[18]
.sym 55905 soc.cpu.instr_lui
.sym 55907 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55908 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 55909 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55910 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 55912 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55913 soc.cpu.reg_pc[2]
.sym 55914 soc.cpu.reg_pc[22]
.sym 55916 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 55917 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 55918 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55919 soc.cpu.cpuregs_rs1[18]
.sym 55920 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55921 soc.cpu.cpuregs_rs1[2]
.sym 55922 soc.cpu.cpu_state[2]
.sym 55923 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 55924 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55925 soc.cpu.is_lui_auipc_jal
.sym 55926 soc.cpu.cpuregs_rs1[22]
.sym 55927 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55929 soc.cpu.cpuregs_rs1[2]
.sym 55930 soc.cpu.instr_lui
.sym 55931 soc.cpu.is_lui_auipc_jal
.sym 55932 soc.cpu.reg_pc[2]
.sym 55935 soc.cpu.cpuregs_rs1[18]
.sym 55936 soc.cpu.instr_lui
.sym 55937 soc.cpu.reg_pc[18]
.sym 55938 soc.cpu.is_lui_auipc_jal
.sym 55941 soc.cpu.is_lui_auipc_jal
.sym 55942 soc.cpu.instr_lui
.sym 55943 soc.cpu.reg_pc[22]
.sym 55944 soc.cpu.cpuregs_rs1[22]
.sym 55947 soc.cpu.cpu_state[2]
.sym 55948 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55949 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55950 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55953 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 55954 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 55955 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 55956 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55959 soc.cpu.cpu_state[2]
.sym 55960 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55961 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55962 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55965 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55966 soc.cpu.cpu_state[2]
.sym 55967 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 55968 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55971 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 55973 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 55974 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 55975 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 55976 CLK$SB_IO_IN_$glb_clk
.sym 55978 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 55979 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55980 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 55981 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 55982 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 55983 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 55984 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55985 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 55990 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 55992 soc.cpu.pcpi_rs1[15]
.sym 55993 soc.cpu.pcpi_rs1[12]
.sym 55995 soc.cpu.cpuregs_rs1[1]
.sym 55996 soc.cpu.pcpi_rs1[17]
.sym 55997 soc.cpu.decoded_imm[14]
.sym 55998 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 55999 soc.cpu.cpuregs_rs1[1]
.sym 56000 soc.cpu.pcpi_rs1[5]
.sym 56001 soc.cpu.pcpi_rs1[16]
.sym 56003 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56006 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 56007 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56008 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56010 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56011 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56012 soc.cpu.cpu_state[4]
.sym 56013 soc.cpu.pcpi_rs1[24]
.sym 56019 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56020 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56021 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56022 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 56023 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56025 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 56026 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56027 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56029 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 56031 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56032 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56033 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 56034 soc.cpu.pcpi_rs1[2]
.sym 56035 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 56036 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56037 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56039 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56041 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 56044 soc.cpu.cpu_state[2]
.sym 56045 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56046 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56048 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56049 soc.cpu.cpu_state[2]
.sym 56050 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56052 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56053 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 56054 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 56055 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 56058 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56059 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56060 soc.cpu.cpu_state[2]
.sym 56061 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56064 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 56065 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56066 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 56067 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 56070 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56071 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56072 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56073 soc.cpu.cpu_state[2]
.sym 56076 soc.cpu.pcpi_rs1[2]
.sym 56077 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56078 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56082 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56083 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56084 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56085 soc.cpu.cpu_state[2]
.sym 56088 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56089 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56090 soc.cpu.cpu_state[2]
.sym 56091 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56094 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56095 soc.cpu.cpu_state[2]
.sym 56096 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56097 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56098 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56099 CLK$SB_IO_IN_$glb_clk
.sym 56101 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 56103 soc.cpu.pcpi_rs1[28]
.sym 56104 soc.cpu.pcpi_rs1[26]
.sym 56105 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 56106 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56107 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56108 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 56113 soc.cpu.cpu_state[6]
.sym 56114 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56116 soc.cpu.cpu_state[4]
.sym 56117 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56118 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 56119 soc.cpu.pcpi_rs1[18]
.sym 56120 soc.cpu.irq_mask[2]
.sym 56121 soc.cpu.pcpi_rs1[23]
.sym 56122 soc.cpu.pcpi_rs1[21]
.sym 56123 soc.cpu.cpu_state[4]
.sym 56124 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56126 soc.cpu.pcpi_rs1[1]
.sym 56127 soc.cpu.pcpi_rs1[29]
.sym 56130 soc.cpu.cpu_state[6]
.sym 56131 soc.cpu.pcpi_rs1[20]
.sym 56132 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 56133 soc.cpu.pcpi_rs1[30]
.sym 56136 soc.cpu.cpuregs_rs1[28]
.sym 56142 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56143 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 56144 soc.cpu.pcpi_rs1[1]
.sym 56145 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56147 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 56148 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 56149 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 56150 soc.cpu.pcpi_rs1[19]
.sym 56151 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 56153 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56155 soc.cpu.pcpi_rs1[4]
.sym 56157 soc.cpu.reg_pc[30]
.sym 56159 soc.cpu.instr_lui
.sym 56160 soc.cpu.cpuregs_rs1[28]
.sym 56161 soc.cpu.reg_pc[28]
.sym 56162 soc.cpu.is_lui_auipc_jal
.sym 56163 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56164 soc.cpu.cpuregs_rs1[30]
.sym 56165 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56166 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 56169 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56170 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56171 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56172 soc.cpu.is_lui_auipc_jal
.sym 56173 soc.cpu.cpu_state[4]
.sym 56175 soc.cpu.pcpi_rs1[4]
.sym 56176 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56177 soc.cpu.cpu_state[4]
.sym 56178 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56181 soc.cpu.reg_pc[28]
.sym 56182 soc.cpu.cpuregs_rs1[28]
.sym 56183 soc.cpu.instr_lui
.sym 56184 soc.cpu.is_lui_auipc_jal
.sym 56188 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56189 soc.cpu.pcpi_rs1[1]
.sym 56190 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56193 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 56194 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56195 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 56196 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 56201 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56202 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56205 soc.cpu.instr_lui
.sym 56206 soc.cpu.cpuregs_rs1[30]
.sym 56207 soc.cpu.is_lui_auipc_jal
.sym 56208 soc.cpu.reg_pc[30]
.sym 56211 soc.cpu.cpu_state[4]
.sym 56212 soc.cpu.pcpi_rs1[19]
.sym 56213 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56214 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56217 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 56218 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56219 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 56220 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 56221 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56222 CLK$SB_IO_IN_$glb_clk
.sym 56225 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 56226 soc.cpu.pcpi_rs1[30]
.sym 56227 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 56228 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56229 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 56230 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 56231 soc.cpu.pcpi_rs1[29]
.sym 56236 soc.cpu.pcpi_rs1[25]
.sym 56237 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 56238 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 56239 soc.cpu.pcpi_rs1[26]
.sym 56242 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 56243 soc.cpu.irq_pending[2]
.sym 56244 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56246 soc.cpu.pcpi_rs1[31]
.sym 56247 soc.cpu.pcpi_rs1[28]
.sym 56249 soc.cpu.cpu_state[2]
.sym 56250 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56254 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56256 soc.cpu.pcpi_rs1[23]
.sym 56258 soc.cpu.is_lui_auipc_jal
.sym 56265 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56268 soc.cpu.pcpi_rs1[24]
.sym 56270 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56272 soc.cpu.pcpi_rs1[21]
.sym 56273 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56275 soc.cpu.pcpi_rs1[28]
.sym 56277 soc.cpu.pcpi_rs1[31]
.sym 56278 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56279 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56280 soc.cpu.pcpi_rs1[20]
.sym 56281 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56282 soc.cpu.pcpi_rs1[23]
.sym 56283 soc.cpu.pcpi_rs1[0]
.sym 56285 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56286 soc.cpu.cpu_state[4]
.sym 56287 soc.cpu.cpu_state[4]
.sym 56290 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56292 soc.cpu.pcpi_rs1[25]
.sym 56294 soc.cpu.cpu_state[4]
.sym 56298 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 56299 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56300 soc.cpu.pcpi_rs1[25]
.sym 56301 soc.cpu.pcpi_rs1[23]
.sym 56304 soc.cpu.cpu_state[4]
.sym 56305 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56306 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56307 soc.cpu.pcpi_rs1[0]
.sym 56310 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56311 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56312 soc.cpu.cpu_state[4]
.sym 56313 soc.cpu.pcpi_rs1[24]
.sym 56316 soc.cpu.pcpi_rs1[31]
.sym 56317 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56318 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56319 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56328 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56329 soc.cpu.pcpi_rs1[20]
.sym 56330 soc.cpu.pcpi_rs1[28]
.sym 56331 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56334 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56335 soc.cpu.pcpi_rs1[21]
.sym 56336 soc.cpu.cpu_state[4]
.sym 56337 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56340 soc.cpu.cpu_state[4]
.sym 56341 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 56342 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 56343 soc.cpu.pcpi_rs1[20]
.sym 56360 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56362 soc.cpu.pcpi_rs1[21]
.sym 56368 soc.cpu.cpuregs_rs1[0]
.sym 56370 soc.cpu.pcpi_rs1[30]
.sym 56514 CLK$SB_IO_IN
.sym 56515 P2_8$SB_IO_OUT
.sym 56518 LCD_SPI_CS$SB_IO_OUT
.sym 56525 LCD_SPI_CS$SB_IO_OUT
.sym 56528 P2_8$SB_IO_OUT
.sym 56538 CLK$SB_IO_IN
.sym 56569 soc.spimemio_cfgreg_do[31]
.sym 56572 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 56592 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 56603 flash_csb$SB_IO_OUT
.sym 56629 soc.spimemio.buffer[8]
.sym 56658 soc.spimemio.buffer[8]
.sym 56690 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 56691 CLK$SB_IO_IN_$glb_clk
.sym 56697 flash_io1_oe_SB_LUT4_I2_O
.sym 56698 flash_io3_oe_SB_LUT4_I2_O
.sym 56699 flash_io3_oe_SB_LUT4_I2_I1
.sym 56700 flash_io0_oe_SB_LUT4_I2_O
.sym 56701 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 56702 flash_clk_SB_LUT4_I3_O
.sym 56703 flash_io1_oe_SB_LUT4_I2_I1
.sym 56704 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56708 soc.spimem_rdata[23]
.sym 56711 flash_io2_oe
.sym 56714 iomem_wdata[31]
.sym 56716 iomem_wstrb[0]
.sym 56719 iomem_wdata[8]
.sym 56726 soc.simpleuart.recv_buf_data[4]
.sym 56741 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56748 soc.spimemio.dout_data[1]
.sym 56751 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 56752 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56753 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56754 flash_io1_di
.sym 56756 iomem_wstrb[3]
.sym 56757 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56758 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56760 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 56763 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 56777 soc.simpleuart.recv_buf_valid
.sym 56782 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 56783 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 56785 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56788 soc.spimemio.dout_data[4]
.sym 56789 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56793 flash_io0_oe_SB_LUT4_I2_O
.sym 56794 soc.simpleuart_reg_div_do[8]
.sym 56795 soc.simpleuart.recv_buf_data[1]
.sym 56799 soc.ram_ready
.sym 56801 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 56802 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 56804 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56807 soc.simpleuart_reg_div_do[8]
.sym 56810 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56813 soc.simpleuart.recv_buf_valid
.sym 56814 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56825 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 56826 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 56827 flash_io0_oe_SB_LUT4_I2_O
.sym 56828 soc.ram_ready
.sym 56831 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56834 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 56844 soc.simpleuart.recv_buf_data[1]
.sym 56845 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56846 soc.simpleuart.recv_buf_valid
.sym 56851 soc.spimemio.dout_data[4]
.sym 56853 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 56854 CLK$SB_IO_IN_$glb_clk
.sym 56856 soc.spimem_rdata[18]
.sym 56857 soc.mem_rdata[18]
.sym 56858 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 56859 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 56860 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 56861 soc.spimem_rdata[9]
.sym 56862 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56863 soc.spimem_rdata[11]
.sym 56865 iomem_wdata[10]
.sym 56866 iomem_wdata[10]
.sym 56868 soc.ram_ready
.sym 56873 soc.simpleuart_reg_div_do[4]
.sym 56876 soc.spimemio.dout_data[4]
.sym 56877 iomem_addr[3]
.sym 56878 iomem_addr[10]
.sym 56882 soc.ram_ready
.sym 56883 soc.simpleuart_reg_div_do[9]
.sym 56884 soc.simpleuart_reg_div_do[18]
.sym 56885 resetn
.sym 56886 flash_io2_oe
.sym 56887 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56889 soc.simpleuart_reg_div_do[3]
.sym 56890 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56891 iomem_wdata[2]
.sym 56898 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 56899 soc.spimem_rdata[24]
.sym 56900 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56901 soc.simpleuart_reg_div_do[10]
.sym 56903 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56904 flash_io2_oe
.sym 56905 soc.simpleuart_reg_div_do[24]
.sym 56907 flash_io2_oe_SB_LUT4_I2_I1
.sym 56908 soc.ram_ready
.sym 56909 soc.spimemio.dout_data[0]
.sym 56911 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56912 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 56914 soc.spimemio.dout_data[1]
.sym 56915 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56916 soc.simpleuart.recv_buf_valid
.sym 56918 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56920 soc.spimemio.dout_data[3]
.sym 56923 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56924 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56925 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 56928 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 56930 soc.spimem_rdata[24]
.sym 56931 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 56932 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 56933 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 56936 soc.spimemio.dout_data[0]
.sym 56942 soc.simpleuart_reg_div_do[10]
.sym 56943 soc.simpleuart.recv_buf_valid
.sym 56944 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56945 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56948 flash_io2_oe_SB_LUT4_I2_I1
.sym 56949 soc.ram_ready
.sym 56950 flash_io2_oe
.sym 56951 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 56955 soc.spimemio.dout_data[1]
.sym 56960 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56961 soc.ram_ready
.sym 56962 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56963 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56969 soc.spimemio.dout_data[3]
.sym 56972 soc.simpleuart_reg_div_do[24]
.sym 56973 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 56974 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 56975 soc.ram_ready
.sym 56976 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 56977 CLK$SB_IO_IN_$glb_clk
.sym 56979 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56980 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 56981 soc.spimemio.config_do[1]
.sym 56982 soc.spimemio.config_do[2]
.sym 56983 flash_io3_di_SB_LUT4_I3_O
.sym 56984 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 56985 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 56989 gpio_led_r[4]
.sym 56990 iomem_wdata[31]
.sym 56992 flash_io2_di
.sym 56995 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 56997 soc.simpleuart_reg_div_do[10]
.sym 57001 soc.simpleuart_reg_div_do[24]
.sym 57003 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 57004 soc.spimemio_cfgreg_do[18]
.sym 57005 soc.simpleuart_reg_div_do[12]
.sym 57007 soc.simpleuart_reg_div_do[13]
.sym 57009 soc.spimemio.dout_data[3]
.sym 57010 flash_io0_di
.sym 57012 flash_io3_oe_SB_LUT4_I2_O
.sym 57013 soc.spimem_rdata[11]
.sym 57014 soc.spimemio.dout_data[4]
.sym 57022 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57025 soc.spimemio.dout_data[5]
.sym 57026 soc.ram_ready
.sym 57030 flash_io1_di
.sym 57031 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57032 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57033 soc.simpleuart.recv_buf_data[0]
.sym 57034 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 57035 soc.simpleuart.recv_buf_valid
.sym 57037 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 57038 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57039 flash_io0_di_SB_LUT4_I3_O
.sym 57040 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 57044 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57047 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57048 soc.simpleuart_reg_div_do[1]
.sym 57050 soc.spimemio.dout_data[2]
.sym 57051 soc.spimemio.dout_data[7]
.sym 57056 soc.spimemio.dout_data[5]
.sym 57059 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57060 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57065 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57068 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 57071 flash_io1_di
.sym 57072 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57073 soc.simpleuart_reg_div_do[1]
.sym 57074 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57077 soc.simpleuart.recv_buf_data[0]
.sym 57078 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57079 soc.simpleuart.recv_buf_valid
.sym 57084 soc.spimemio.dout_data[7]
.sym 57090 soc.spimemio.dout_data[2]
.sym 57095 flash_io0_di_SB_LUT4_I3_O
.sym 57096 soc.ram_ready
.sym 57097 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 57098 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 57099 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57100 CLK$SB_IO_IN_$glb_clk
.sym 57102 soc.spimemio.buffer[22]
.sym 57103 soc.spimemio.buffer[19]
.sym 57104 soc.mem_rdata[21]
.sym 57105 flash_io0_di_SB_LUT4_I3_O
.sym 57106 soc.mem_rdata[31]
.sym 57107 soc.spimemio.buffer[18]
.sym 57108 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 57109 soc.spimemio.buffer[23]
.sym 57114 iomem_wdata[1]
.sym 57116 soc.spimemio.dout_data[1]
.sym 57117 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 57118 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57120 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 57121 soc.spimemio.dout_data[5]
.sym 57122 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 57125 soc.spimemio.dout_data[0]
.sym 57127 soc.mem_rdata[31]
.sym 57128 soc.mem_rdata[25]
.sym 57129 soc.spimemio.buffer[18]
.sym 57130 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57132 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57135 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 57137 soc.spimemio.dout_data[7]
.sym 57145 iomem_rdata[25]
.sym 57147 soc.spimemio.buffer[20]
.sym 57150 soc.spimemio.buffer[14]
.sym 57151 soc.spimemio.buffer[13]
.sym 57152 soc.simpleuart_reg_div_do[15]
.sym 57153 soc.simpleuart.recv_buf_valid
.sym 57155 resetn
.sym 57157 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57161 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 57163 iomem_wstrb[2]
.sym 57166 soc.spimemio.buffer[23]
.sym 57167 soc.simpleuart_reg_div_do[13]
.sym 57168 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57169 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 57173 iomem_ready_SB_LUT4_I1_O
.sym 57174 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57179 soc.spimemio.buffer[23]
.sym 57184 soc.spimemio.buffer[13]
.sym 57188 soc.simpleuart_reg_div_do[15]
.sym 57189 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57190 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57191 soc.simpleuart.recv_buf_valid
.sym 57196 soc.spimemio.buffer[14]
.sym 57200 soc.spimemio.buffer[20]
.sym 57206 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 57207 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 57208 iomem_ready_SB_LUT4_I1_O
.sym 57209 iomem_rdata[25]
.sym 57213 soc.simpleuart_reg_div_do[13]
.sym 57215 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57219 iomem_wstrb[2]
.sym 57220 resetn
.sym 57221 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57222 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 57223 CLK$SB_IO_IN_$glb_clk
.sym 57225 soc.spimemio_cfgreg_do[18]
.sym 57226 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 57227 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 57228 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 57229 soc.spimemio_cfgreg_do[20]
.sym 57230 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 57231 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 57232 soc.spimemio_cfgreg_do[21]
.sym 57233 iomem_wdata[11]
.sym 57239 iomem_rdata[25]
.sym 57240 iomem_wdata[5]
.sym 57241 iomem_wdata[4]
.sym 57244 soc.spimemio.dout_data[7]
.sym 57245 iomem_wdata[4]
.sym 57248 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57249 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 57250 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57251 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57252 iomem_addr[16]
.sym 57254 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57257 iomem_wstrb[3]
.sym 57259 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57260 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57268 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57269 soc.spimem_rdata[14]
.sym 57270 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 57271 iomem_rdata[20]
.sym 57272 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57273 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 57276 soc.ram_ready
.sym 57277 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57278 soc.spimem_rdata[20]
.sym 57279 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57280 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57281 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57284 soc.spimemio.dout_data[4]
.sym 57285 iomem_ready_SB_LUT4_I1_O
.sym 57286 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57289 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57290 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57293 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57294 iomem_rdata[14]
.sym 57295 iomem_ready_SB_LUT4_I1_O
.sym 57297 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57299 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57300 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57301 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57302 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 57305 iomem_rdata[14]
.sym 57306 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57307 iomem_ready_SB_LUT4_I1_O
.sym 57308 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57313 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 57314 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57317 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57319 soc.spimem_rdata[14]
.sym 57323 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57324 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57325 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57326 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 57332 soc.spimemio.dout_data[4]
.sym 57335 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57336 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57337 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57338 soc.ram_ready
.sym 57341 iomem_rdata[20]
.sym 57342 iomem_ready_SB_LUT4_I1_O
.sym 57343 soc.spimem_rdata[20]
.sym 57344 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57345 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57346 CLK$SB_IO_IN_$glb_clk
.sym 57348 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57349 soc.spimem_rdata[12]
.sym 57350 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 57351 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57352 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 57353 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57354 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 57355 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57361 iomem_rdata[11]
.sym 57362 soc.spimemio.dout_data[3]
.sym 57365 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57367 iomem_wdata[12]
.sym 57368 soc.spimemio.dout_data[2]
.sym 57369 iomem_addr[9]
.sym 57370 soc.spimemio_cfgreg_do[22]
.sym 57371 soc.spimemio.buffer[14]
.sym 57374 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57376 soc.spimemio.valid
.sym 57378 resetn
.sym 57379 soc.mem_rdata[20]
.sym 57380 iomem_rdata[14]
.sym 57381 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57382 soc.ram_ready
.sym 57391 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 57392 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 57394 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 57395 soc.simpleuart.recv_buf_valid
.sym 57396 soc.ram_ready
.sym 57398 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 57399 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 57400 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 57404 soc.simpleuart_reg_div_do[14]
.sym 57405 iomem_wdata[19]
.sym 57406 iomem_ready_SB_LUT4_I1_O
.sym 57407 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57408 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57409 iomem_rdata[12]
.sym 57410 soc.simpleuart_reg_div_do[30]
.sym 57414 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 57415 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57416 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 57418 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57419 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57420 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57422 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 57423 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 57424 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 57425 iomem_ready_SB_LUT4_I1_O
.sym 57428 iomem_ready_SB_LUT4_I1_O
.sym 57429 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57430 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57431 iomem_rdata[12]
.sym 57434 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 57435 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57440 soc.simpleuart_reg_div_do[30]
.sym 57441 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57442 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57443 soc.simpleuart.recv_buf_valid
.sym 57446 iomem_wdata[19]
.sym 57453 soc.simpleuart_reg_div_do[14]
.sym 57455 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57458 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 57459 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 57460 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 57461 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 57464 soc.ram_ready
.sym 57465 soc.simpleuart.recv_buf_valid
.sym 57466 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57468 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57469 CLK$SB_IO_IN_$glb_clk
.sym 57470 resetn_SB_LUT4_I3_O_$glb_sr
.sym 57471 soc.spimemio.valid
.sym 57472 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 57473 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57474 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 57475 soc.spimem_rdata[28]
.sym 57476 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57477 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 57478 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57481 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 57485 iomem_addr[10]
.sym 57486 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 57487 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 57488 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57490 iomem_wdata[3]
.sym 57492 soc.simpleuart.recv_buf_valid
.sym 57493 soc.ram_ready
.sym 57494 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 57495 iomem_rdata[17]
.sym 57496 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 57497 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 57498 iomem_rdata[22]
.sym 57499 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57500 iomem_rdata[21]
.sym 57501 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 57502 iomem_addr[25]
.sym 57504 iomem_addr[24]
.sym 57505 soc.simpleuart_reg_div_do[12]
.sym 57506 iomem_wdata[16]
.sym 57512 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 57513 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 57515 soc.spimemio_cfgreg_do[17]
.sym 57516 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 57518 soc.simpleuart_reg_div_do[23]
.sym 57519 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57520 soc.simpleuart.recv_buf_valid
.sym 57522 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 57523 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57526 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57527 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 57528 iomem_wdata[17]
.sym 57530 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57531 soc.spimem_rdata[23]
.sym 57532 soc.spimem_rdata[28]
.sym 57535 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57537 soc.simpleuart_reg_div_do[17]
.sym 57541 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57542 soc.ram_ready
.sym 57543 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 57546 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57548 soc.spimem_rdata[23]
.sym 57551 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 57552 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 57553 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57554 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 57557 soc.simpleuart_reg_div_do[17]
.sym 57558 soc.ram_ready
.sym 57559 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 57560 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57564 iomem_wdata[17]
.sym 57569 soc.simpleuart_reg_div_do[23]
.sym 57572 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57576 soc.spimem_rdata[28]
.sym 57577 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57581 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 57582 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 57583 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 57584 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57587 soc.simpleuart.recv_buf_valid
.sym 57588 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 57589 soc.spimemio_cfgreg_do[17]
.sym 57590 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57591 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 57592 CLK$SB_IO_IN_$glb_clk
.sym 57593 resetn_SB_LUT4_I3_O_$glb_sr
.sym 57594 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1
.sym 57595 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_I0
.sym 57596 iomem_rdata[16]
.sym 57597 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57598 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57599 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57600 iomem_rdata[17]
.sym 57601 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 57606 soc.spimemio.dout_data[4]
.sym 57609 iomem_addr[16]
.sym 57611 soc.cpu.instr_retirq
.sym 57614 soc.simpleuart_reg_div_do[23]
.sym 57615 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 57617 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57618 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 57619 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57620 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 57622 soc.simpleuart_reg_div_do[21]
.sym 57624 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 57625 soc.mem_rdata[25]
.sym 57627 soc.mem_rdata[31]
.sym 57642 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57645 soc.simpleuart_reg_div_do[27]
.sym 57652 gpio_led_g[5]
.sym 57653 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57655 gpio_led_r[6]
.sym 57656 gpio_led_r[4]
.sym 57657 gpio_led_b[1]
.sym 57661 gpio_led_r[3]
.sym 57663 gpio_led_g[6]
.sym 57671 gpio_led_g[5]
.sym 57674 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 57676 soc.simpleuart_reg_div_do[27]
.sym 57683 gpio_led_r[4]
.sym 57692 gpio_led_r[6]
.sym 57699 gpio_led_b[1]
.sym 57707 gpio_led_r[3]
.sym 57712 gpio_led_g[6]
.sym 57714 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57715 CLK$SB_IO_IN_$glb_clk
.sym 57716 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 57733 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 57738 soc.cpu.instr_retirq
.sym 57739 iomem_ready_SB_LUT4_I1_O
.sym 57740 iomem_addr[17]
.sym 57741 soc.mem_rdata[23]
.sym 57743 gpio_led_b[1]
.sym 57744 iomem_addr[16]
.sym 57745 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57746 soc.mem_rdata[28]
.sym 57747 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57750 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 57751 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 57765 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 57766 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 57768 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 57770 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 57771 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 57772 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 57773 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 57785 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 57790 $nextpnr_ICESTORM_LC_23$O
.sym 57792 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 57796 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 57799 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 57802 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 57804 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 57808 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 57810 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 57814 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 57816 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 57820 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 57822 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 57826 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 57829 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 57832 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57835 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 57850 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 57851 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 57854 iomem_addr[2]
.sym 57856 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 57857 iomem_addr[2]
.sym 57859 iomem_addr[3]
.sym 57865 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 57869 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 57871 soc.mem_rdata[20]
.sym 57872 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 57876 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57881 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 57885 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 57886 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 57888 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 57891 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 57895 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 57902 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 57903 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 57913 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 57915 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 57919 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 57921 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 57925 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 57928 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 57931 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 57934 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 57937 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 57940 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 57943 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 57946 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 57949 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 57951 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 57955 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 57958 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 57974 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 57977 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 57979 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 57980 iomem_addr[5]
.sym 57982 iomem_addr[6]
.sym 57985 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 57987 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57988 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 57990 soc.cpu.instr_retirq
.sym 57992 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 57993 soc.cpu.instr_lui
.sym 57994 iomem_addr[25]
.sym 57995 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57996 iomem_addr[24]
.sym 57999 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 58008 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 58010 soc.memory.cs_0
.sym 58014 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 58016 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 58017 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 58025 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 58029 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 58032 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 58034 $PACKER_VCC_NET
.sym 58036 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 58039 soc.memory.cs_0
.sym 58042 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 58044 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 58045 $PACKER_VCC_NET
.sym 58048 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 58050 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 58054 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 58056 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 58060 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 58062 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 58066 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 58069 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 58072 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 58075 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 58078 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58081 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 58101 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 58102 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 58103 iomem_addr[11]
.sym 58104 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 58105 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 58106 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 58107 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 58108 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 58113 soc.mem_rdata[25]
.sym 58115 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 58118 soc.cpu.cpu_state[6]
.sym 58119 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58120 $PACKER_VCC_NET
.sym 58122 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 58128 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58129 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58130 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58133 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58138 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58140 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 58156 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58158 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58159 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 58162 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 58165 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 58167 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58171 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 58174 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58177 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 58179 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 58183 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 58185 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 58189 soc.memory.cs_0_SB_CARRY_I1_CO[30]
.sym 58191 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58195 soc.memory.cs_0_SB_CARRY_I1_CO[31]
.sym 58198 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 58201 $nextpnr_ICESTORM_LC_24$I3
.sym 58204 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58209 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 58210 iomem_addr[28]
.sym 58211 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 58212 iomem_addr[25]
.sym 58213 iomem_addr[24]
.sym 58214 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 58215 iomem_addr[30]
.sym 58216 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 58221 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58222 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 58223 soc.cpu.pcpi_rs1[14]
.sym 58224 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 58225 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 58226 iomem_addr[5]
.sym 58227 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 58229 iomem_addr[7]
.sym 58231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 58232 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 58234 soc.cpu.instr_lui
.sym 58237 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 58238 soc.mem_rdata[23]
.sym 58239 soc.mem_rdata[28]
.sym 58242 soc.cpu.pcpi_rs1[28]
.sym 58243 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 58244 soc.cpu.pcpi_rs1[6]
.sym 58245 $nextpnr_ICESTORM_LC_24$I3
.sym 58266 soc.cpu.reg_out[9]
.sym 58267 iomem_addr[28]
.sym 58268 iomem_addr[29]
.sym 58269 soc.cpu.reg_next_pc[9]
.sym 58270 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58272 iomem_addr[30]
.sym 58278 iomem_addr[24]
.sym 58280 iomem_addr[31]
.sym 58286 $nextpnr_ICESTORM_LC_24$I3
.sym 58289 iomem_addr[31]
.sym 58297 iomem_addr[30]
.sym 58303 iomem_addr[28]
.sym 58307 iomem_addr[29]
.sym 58308 iomem_addr[28]
.sym 58309 iomem_addr[30]
.sym 58310 iomem_addr[31]
.sym 58315 iomem_addr[24]
.sym 58319 iomem_addr[29]
.sym 58325 soc.cpu.reg_next_pc[9]
.sym 58326 soc.cpu.reg_out[9]
.sym 58328 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58332 soc.cpu.reg_out[9]
.sym 58333 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 58334 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 58335 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 58336 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 58337 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 58338 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58339 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 58342 soc.cpu.reg_pc[9]
.sym 58344 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 58345 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 58346 iomem_addr[21]
.sym 58347 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 58348 iomem_addr[19]
.sym 58349 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 58350 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 58351 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 58352 iomem_addr[23]
.sym 58353 iomem_wdata[0]
.sym 58354 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 58357 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 58359 soc.cpu.latched_stalu
.sym 58361 soc.cpu.reg_out[15]
.sym 58362 soc.cpu.pcpi_rs1[30]
.sym 58363 soc.mem_rdata[20]
.sym 58365 soc.cpu.reg_out[9]
.sym 58366 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58373 soc.cpu.cpu_state[6]
.sym 58374 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58376 soc.cpu.latched_is_lh
.sym 58377 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58378 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58379 soc.cpu.reg_out[17]
.sym 58380 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58381 soc.cpu.cpu_state[6]
.sym 58383 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58384 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58387 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58388 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 58390 soc.cpu.cpu_state[6]
.sym 58393 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58396 soc.cpu.latched_is_lb
.sym 58398 soc.mem_rdata[23]
.sym 58399 soc.cpu.reg_next_pc[17]
.sym 58401 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58406 soc.cpu.cpu_state[6]
.sym 58407 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58408 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58409 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58412 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58413 soc.cpu.cpu_state[6]
.sym 58414 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58415 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58419 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58420 soc.cpu.reg_out[17]
.sym 58421 soc.cpu.reg_next_pc[17]
.sym 58424 soc.cpu.latched_is_lb
.sym 58425 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 58430 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58431 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58432 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58433 soc.cpu.cpu_state[6]
.sym 58436 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58437 soc.cpu.cpu_state[6]
.sym 58438 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58439 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58442 soc.mem_rdata[23]
.sym 58443 soc.cpu.cpu_state[6]
.sym 58444 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58445 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58448 soc.cpu.latched_is_lb
.sym 58450 soc.cpu.latched_is_lh
.sym 58455 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 58456 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 58457 soc.cpu.reg_out[8]
.sym 58458 soc.cpu.reg_out[18]
.sym 58459 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58460 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 58461 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58462 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58467 $PACKER_GND_NET
.sym 58470 soc.cpu.latched_is_lh
.sym 58471 soc.cpu.reg_out[10]
.sym 58472 soc.cpu.reg_out[19]
.sym 58473 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 58475 soc.cpu.reg_out[17]
.sym 58479 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 58480 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58482 soc.cpu.instr_retirq
.sym 58484 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 58485 soc.cpu.instr_lui
.sym 58487 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58488 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 58489 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 58490 soc.cpu.irq_state[0]
.sym 58496 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58500 soc.cpu.alu_out_q[9]
.sym 58501 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58502 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 58503 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 58504 soc.cpu.reg_out[9]
.sym 58505 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 58506 soc.mem_rdata[27]
.sym 58507 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 58508 soc.cpu.reg_out[23]
.sym 58509 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 58510 soc.cpu.reg_out[16]
.sym 58511 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58512 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 58515 soc.cpu.reg_out[18]
.sym 58516 soc.cpu.cpu_state[6]
.sym 58518 soc.cpu.reg_next_pc[18]
.sym 58519 soc.cpu.latched_stalu
.sym 58520 soc.cpu.reg_next_pc[9]
.sym 58521 soc.cpu.reg_next_pc[23]
.sym 58524 soc.cpu.cpu_state[3]
.sym 58526 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58527 soc.cpu.reg_next_pc[16]
.sym 58529 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 58530 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 58531 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 58532 soc.cpu.cpu_state[3]
.sym 58536 soc.cpu.reg_next_pc[18]
.sym 58537 soc.cpu.reg_out[18]
.sym 58538 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58541 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58543 soc.cpu.reg_next_pc[23]
.sym 58544 soc.cpu.reg_out[23]
.sym 58547 soc.cpu.reg_next_pc[9]
.sym 58549 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58550 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 58553 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 58555 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 58559 soc.cpu.latched_stalu
.sym 58560 soc.cpu.alu_out_q[9]
.sym 58561 soc.cpu.reg_out[9]
.sym 58562 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58565 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58566 soc.mem_rdata[27]
.sym 58567 soc.cpu.cpu_state[6]
.sym 58568 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58572 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58573 soc.cpu.reg_out[16]
.sym 58574 soc.cpu.reg_next_pc[16]
.sym 58576 CLK$SB_IO_IN_$glb_clk
.sym 58577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58578 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 58579 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 58580 soc.cpu.next_pc[25]
.sym 58581 soc.cpu.reg_out[31]
.sym 58582 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 58583 soc.cpu.reg_out[27]
.sym 58584 soc.cpu.reg_out[30]
.sym 58585 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58590 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58592 soc.cpu.instr_maskirq
.sym 58595 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 58596 soc.cpu.reg_next_pc[9]
.sym 58598 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58599 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58600 soc.cpu.reg_out[23]
.sym 58601 soc.cpu.reg_out[8]
.sym 58602 soc.cpu.cpu_state[6]
.sym 58603 soc.cpu.reg_next_pc[17]
.sym 58604 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58605 soc.cpu.alu_out_q[25]
.sym 58606 soc.cpu.cpu_state[2]
.sym 58607 soc.cpu.reg_out[30]
.sym 58608 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58609 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58610 soc.cpu.reg_next_pc[11]
.sym 58611 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58612 soc.cpu.next_pc[14]
.sym 58620 soc.cpu.cpu_state[6]
.sym 58621 soc.cpu.reg_next_pc[28]
.sym 58622 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.sym 58623 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58625 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58626 soc.cpu.latched_stalu
.sym 58627 soc.cpu.reg_next_pc[25]
.sym 58629 soc.cpu.reg_next_pc[28]
.sym 58630 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 58631 soc.cpu.reg_out[28]
.sym 58632 soc.cpu.reg_next_pc[31]
.sym 58633 soc.mem_rdata[20]
.sym 58634 soc.cpu.alu_out_q[9]
.sym 58635 soc.cpu.reg_out[9]
.sym 58637 soc.cpu.reg_next_pc[27]
.sym 58638 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58639 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 58640 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58641 soc.cpu.reg_out[31]
.sym 58643 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.sym 58644 soc.cpu.reg_next_pc[9]
.sym 58645 soc.cpu.irq_state[1]
.sym 58647 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58648 soc.cpu.reg_out[27]
.sym 58650 soc.cpu.irq_state[0]
.sym 58652 soc.cpu.reg_next_pc[31]
.sym 58653 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58654 soc.cpu.reg_out[31]
.sym 58658 soc.cpu.reg_out[28]
.sym 58660 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58661 soc.cpu.reg_next_pc[28]
.sym 58664 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58665 soc.cpu.cpu_state[6]
.sym 58666 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 58667 soc.mem_rdata[20]
.sym 58671 soc.cpu.reg_out[27]
.sym 58672 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58673 soc.cpu.reg_next_pc[27]
.sym 58676 soc.cpu.alu_out_q[9]
.sym 58677 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58678 soc.cpu.reg_out[9]
.sym 58679 soc.cpu.latched_stalu
.sym 58682 soc.cpu.reg_next_pc[25]
.sym 58683 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 58684 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58688 soc.cpu.irq_state[0]
.sym 58689 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.sym 58690 soc.cpu.reg_next_pc[9]
.sym 58691 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.sym 58694 soc.cpu.irq_state[1]
.sym 58695 soc.cpu.irq_state[0]
.sym 58696 soc.cpu.reg_next_pc[28]
.sym 58697 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 58701 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 58702 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 58703 soc.cpu.reg_out[26]
.sym 58704 soc.cpu.reg_out[11]
.sym 58705 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 58706 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 58707 soc.cpu.reg_out[20]
.sym 58708 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 58711 soc.cpu.pcpi_rs1[12]
.sym 58712 soc.cpu.cpuregs_rs1[8]
.sym 58713 soc.cpu.reg_next_pc[25]
.sym 58715 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 58716 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 58717 soc.cpu.reg_next_pc[28]
.sym 58720 soc.cpu.cpuregs_rs1[10]
.sym 58722 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 58724 soc.cpu.next_pc[25]
.sym 58726 soc.cpu.instr_lui
.sym 58727 soc.cpu.reg_out[31]
.sym 58728 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 58729 soc.cpu.reg_next_pc[25]
.sym 58730 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 58731 soc.cpu.pcpi_rs1[6]
.sym 58732 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 58733 soc.cpu.instr_timer
.sym 58734 soc.cpu.pcpi_rs1[28]
.sym 58735 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58736 soc.cpu.pcpi_rs1[9]
.sym 58744 soc.cpu.cpu_state[3]
.sym 58745 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 58746 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 58747 soc.cpu.reg_out[27]
.sym 58748 soc.cpu.reg_next_pc[18]
.sym 58749 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 58750 soc.cpu.reg_out[29]
.sym 58751 soc.cpu.reg_out[20]
.sym 58754 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 58755 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58756 soc.cpu.alu_out_q[27]
.sym 58757 soc.cpu.irq_state[1]
.sym 58758 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58759 soc.cpu.reg_next_pc[29]
.sym 58760 soc.cpu.irq_state[0]
.sym 58762 soc.cpu.latched_stalu
.sym 58763 soc.cpu.irq_state[0]
.sym 58764 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58765 soc.cpu.reg_next_pc[27]
.sym 58766 soc.cpu.cpu_state[4]
.sym 58767 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 58768 soc.cpu.reg_next_pc[20]
.sym 58769 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 58770 soc.cpu.reg_next_pc[11]
.sym 58772 soc.cpu.pcpi_rs1[12]
.sym 58775 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58776 soc.cpu.reg_next_pc[29]
.sym 58778 soc.cpu.reg_out[29]
.sym 58781 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 58782 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 58784 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 58787 soc.cpu.irq_state[0]
.sym 58789 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 58790 soc.cpu.reg_next_pc[11]
.sym 58794 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58795 soc.cpu.reg_next_pc[20]
.sym 58796 soc.cpu.reg_out[20]
.sym 58799 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58800 soc.cpu.pcpi_rs1[12]
.sym 58801 soc.cpu.cpu_state[3]
.sym 58802 soc.cpu.cpu_state[4]
.sym 58805 soc.cpu.irq_state[0]
.sym 58806 soc.cpu.irq_state[1]
.sym 58807 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 58808 soc.cpu.reg_next_pc[18]
.sym 58811 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58812 soc.cpu.reg_next_pc[27]
.sym 58814 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 58817 soc.cpu.alu_out_q[27]
.sym 58818 soc.cpu.latched_stalu
.sym 58819 soc.cpu.reg_out[27]
.sym 58820 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58822 CLK$SB_IO_IN_$glb_clk
.sym 58823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58824 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58825 soc.cpu.reg_out[14]
.sym 58826 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3_SB_LUT4_O_I0
.sym 58827 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 58828 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58829 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 58830 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 58831 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 58834 soc.cpu.reg_pc[29]
.sym 58836 soc.cpu.reg_out[29]
.sym 58837 soc.cpu.irq_mask[11]
.sym 58838 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 58839 soc.cpu.instr_rdinstrh
.sym 58840 soc.cpu.cpuregs_rs1[11]
.sym 58841 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 58842 soc.cpu.instr_rdinstr
.sym 58843 soc.cpu.cpuregs_rs1[15]
.sym 58845 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 58846 soc.cpu.reg_out[21]
.sym 58847 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 58848 soc.cpu.latched_stalu
.sym 58849 soc.cpu.cpuregs_wrdata[3]
.sym 58850 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58851 soc.cpu.reg_next_pc[27]
.sym 58852 soc.cpu.latched_stalu
.sym 58853 soc.cpu.pcpi_rs1[30]
.sym 58854 soc.cpu.reg_next_pc[20]
.sym 58855 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 58856 soc.cpu.reg_out[20]
.sym 58857 soc.cpu.latched_stalu
.sym 58858 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 58859 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58865 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 58866 soc.cpu.alu_out_q[29]
.sym 58867 soc.cpu.irq_state[1]
.sym 58868 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58870 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58871 soc.cpu.alu_out_q[29]
.sym 58874 soc.cpu.latched_stalu
.sym 58876 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 58877 soc.cpu.reg_next_pc[29]
.sym 58878 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 58879 soc.cpu.reg_next_pc[26]
.sym 58882 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 58883 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 58884 soc.cpu.irq_state[0]
.sym 58886 soc.cpu.reg_out[29]
.sym 58888 soc.cpu.reg_next_pc[16]
.sym 58890 soc.cpu.reg_out[14]
.sym 58892 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58896 soc.cpu.reg_next_pc[14]
.sym 58898 soc.cpu.irq_state[1]
.sym 58899 soc.cpu.reg_next_pc[26]
.sym 58900 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 58901 soc.cpu.irq_state[0]
.sym 58904 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58905 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 58906 soc.cpu.reg_next_pc[29]
.sym 58910 soc.cpu.alu_out_q[29]
.sym 58911 soc.cpu.reg_out[29]
.sym 58912 soc.cpu.latched_stalu
.sym 58913 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58916 soc.cpu.alu_out_q[29]
.sym 58917 soc.cpu.latched_stalu
.sym 58918 soc.cpu.reg_out[29]
.sym 58919 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58922 soc.cpu.irq_state[1]
.sym 58923 soc.cpu.reg_next_pc[16]
.sym 58924 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 58925 soc.cpu.irq_state[0]
.sym 58929 soc.cpu.reg_next_pc[14]
.sym 58930 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58931 soc.cpu.reg_out[14]
.sym 58934 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 58935 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 58936 soc.cpu.reg_next_pc[14]
.sym 58940 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 58944 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 58945 CLK$SB_IO_IN_$glb_clk
.sym 58946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58947 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 58948 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2
.sym 58949 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 58950 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 58951 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 58952 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 58953 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 58954 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 58957 soc.cpu.pcpi_rs1[26]
.sym 58958 soc.cpu.pcpi_rs1[30]
.sym 58959 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 58960 soc.cpu.alu_out_q[29]
.sym 58962 soc.cpu.irq_state[1]
.sym 58963 soc.cpu.irq_pending[14]
.sym 58964 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 58965 soc.cpu.irq_state[1]
.sym 58967 soc.cpu.alu_out_q[29]
.sym 58968 soc.cpu.cpu_state[3]
.sym 58969 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 58971 soc.cpu.pcpi_rs1[16]
.sym 58972 soc.cpu.instr_rdcycleh
.sym 58973 soc.cpu.instr_rdinstr
.sym 58974 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 58975 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 58976 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 58977 soc.cpu.instr_lui
.sym 58978 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58979 soc.cpu.pcpi_rs1[14]
.sym 58980 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 58981 soc.cpu.reg_pc[3]
.sym 58982 soc.cpu.irq_state[0]
.sym 58988 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 58990 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 58992 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 58993 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 58994 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 58995 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2
.sym 58997 soc.cpu.reg_out[14]
.sym 58998 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 59000 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 59001 soc.cpu.alu_out_q[14]
.sym 59002 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 59003 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 59007 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 59008 soc.cpu.cpu_state[6]
.sym 59010 soc.cpu.reg_next_pc[14]
.sym 59012 soc.cpu.latched_stalu
.sym 59013 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 59014 soc.cpu.reg_next_pc[20]
.sym 59016 soc.cpu.reg_out[20]
.sym 59017 soc.cpu.alu_out_q[20]
.sym 59018 soc.cpu.irq_state[0]
.sym 59019 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 59021 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 59022 soc.cpu.latched_stalu
.sym 59023 soc.cpu.alu_out_q[20]
.sym 59024 soc.cpu.reg_out[20]
.sym 59028 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 59029 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 59033 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 59035 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 59036 soc.cpu.reg_next_pc[20]
.sym 59039 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 59040 soc.cpu.cpu_state[6]
.sym 59041 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 59045 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 59046 soc.cpu.reg_out[20]
.sym 59047 soc.cpu.alu_out_q[20]
.sym 59048 soc.cpu.latched_stalu
.sym 59051 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 59052 soc.cpu.alu_out_q[14]
.sym 59053 soc.cpu.latched_stalu
.sym 59054 soc.cpu.reg_out[14]
.sym 59057 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 59058 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2
.sym 59063 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 59064 soc.cpu.reg_next_pc[14]
.sym 59065 soc.cpu.irq_state[0]
.sym 59066 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 59068 CLK$SB_IO_IN_$glb_clk
.sym 59069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59070 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59071 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 59072 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 59073 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 59074 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 59075 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59076 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 59077 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 59080 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59082 soc.cpu.cpu_state[4]
.sym 59083 soc.cpu.cpuregs_rs1[28]
.sym 59084 soc.cpu.irq_mask[3]
.sym 59086 soc.cpu.cpuregs_wrdata[14]
.sym 59087 soc.cpu.irq_pending[14]
.sym 59088 soc.cpu.reg_next_pc[29]
.sym 59091 soc.cpu.cpuregs_rs1[26]
.sym 59092 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 59093 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 59094 soc.cpu.cpu_state[6]
.sym 59095 soc.cpu.irq_mask[27]
.sym 59096 soc.cpu.reg_next_pc[14]
.sym 59097 soc.cpu.cpu_state[2]
.sym 59098 soc.cpu.reg_next_pc[21]
.sym 59099 soc.cpu.cpu_state[4]
.sym 59100 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59101 soc.cpu.reg_pc[25]
.sym 59102 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 59103 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 59104 soc.cpu.reg_pc[10]
.sym 59105 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 59111 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 59112 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 59113 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 59114 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 59115 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 59117 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 59118 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 59119 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 59125 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 59128 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 59129 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 59130 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 59132 soc.cpu.reg_next_pc[27]
.sym 59135 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 59138 soc.cpu.irq_state[1]
.sym 59139 soc.cpu.reg_next_pc[19]
.sym 59140 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 59142 soc.cpu.irq_state[0]
.sym 59144 soc.cpu.irq_state[1]
.sym 59145 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 59146 soc.cpu.irq_state[0]
.sym 59147 soc.cpu.reg_next_pc[19]
.sym 59151 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 59156 soc.cpu.irq_state[0]
.sym 59157 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 59158 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 59159 soc.cpu.reg_next_pc[27]
.sym 59162 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 59163 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 59164 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 59165 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 59169 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 59174 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 59175 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 59176 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 59177 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 59180 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 59183 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 59189 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 59190 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 59191 CLK$SB_IO_IN_$glb_clk
.sym 59192 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59193 soc.cpu.reg_out[13]
.sym 59194 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59195 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 59196 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59197 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59198 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59199 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 59200 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59205 soc.cpu.cpuregs_rs1[3]
.sym 59206 soc.cpu.reg_next_pc[8]
.sym 59207 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59210 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 59213 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59214 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59215 soc.cpu.reg_pc[27]
.sym 59217 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 59218 soc.cpu.instr_lui
.sym 59219 soc.cpu.instr_lui
.sym 59220 soc.cpu.pcpi_rs1[9]
.sym 59222 soc.cpu.pcpi_rs1[6]
.sym 59223 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 59224 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 59225 soc.cpu.reg_pc[17]
.sym 59226 soc.cpu.pcpi_rs1[28]
.sym 59227 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59235 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 59236 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59237 soc.cpu.reg_next_pc[13]
.sym 59238 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 59240 soc.cpu.cpu_state[3]
.sym 59241 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 59243 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 59244 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 59245 soc.cpu.reg_next_pc[13]
.sym 59246 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59247 soc.cpu.reg_next_pc[22]
.sym 59248 soc.cpu.irq_state[1]
.sym 59250 soc.cpu.reg_out[13]
.sym 59251 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 59254 soc.cpu.irq_pending[2]
.sym 59255 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 59257 soc.cpu.pcpi_rs1[2]
.sym 59258 soc.cpu.cpu_state[4]
.sym 59259 soc.cpu.irq_state[0]
.sym 59265 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59269 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 59273 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 59279 soc.cpu.irq_state[0]
.sym 59280 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 59281 soc.cpu.reg_next_pc[22]
.sym 59282 soc.cpu.irq_state[1]
.sym 59286 soc.cpu.reg_next_pc[13]
.sym 59287 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 59288 soc.cpu.reg_out[13]
.sym 59291 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59292 soc.cpu.pcpi_rs1[2]
.sym 59293 soc.cpu.cpu_state[3]
.sym 59294 soc.cpu.cpu_state[4]
.sym 59297 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 59298 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59299 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59300 soc.cpu.irq_pending[2]
.sym 59306 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 59309 soc.cpu.reg_next_pc[13]
.sym 59310 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 59311 soc.cpu.irq_state[1]
.sym 59312 soc.cpu.irq_state[0]
.sym 59313 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 59314 CLK$SB_IO_IN_$glb_clk
.sym 59315 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59316 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59317 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 59318 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59319 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 59320 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59321 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 59322 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59323 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59328 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59329 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 59330 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 59331 soc.cpu.cpuregs_rs1[27]
.sym 59333 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59334 soc.cpu.cpuregs_rs1[4]
.sym 59335 soc.cpu.reg_out[13]
.sym 59336 soc.cpu.pcpi_rs1[12]
.sym 59337 soc.cpu.cpuregs_rs1[9]
.sym 59338 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59340 soc.cpu.pcpi_rs1[30]
.sym 59342 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59343 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 59344 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59345 soc.cpu.cpuregs_rs1[5]
.sym 59346 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59347 soc.cpu.pcpi_rs1[26]
.sym 59348 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59350 soc.cpu.pcpi_rs1[3]
.sym 59351 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59360 soc.cpu.cpuregs_rs1[14]
.sym 59362 soc.cpu.is_lui_auipc_jal
.sym 59363 soc.cpu.reg_pc[14]
.sym 59365 soc.cpu.cpuregs_rs1[12]
.sym 59368 soc.cpu.reg_pc[11]
.sym 59369 soc.cpu.cpuregs_rs1[5]
.sym 59370 soc.cpu.is_lui_auipc_jal
.sym 59372 soc.cpu.reg_pc[5]
.sym 59373 soc.cpu.cpuregs_rs1[3]
.sym 59376 soc.cpu.reg_pc[10]
.sym 59378 soc.cpu.instr_lui
.sym 59379 soc.cpu.reg_pc[9]
.sym 59381 soc.cpu.cpuregs_rs1[11]
.sym 59382 soc.cpu.cpuregs_rs1[9]
.sym 59383 soc.cpu.reg_pc[15]
.sym 59384 soc.cpu.reg_pc[12]
.sym 59386 soc.cpu.cpuregs_rs1[10]
.sym 59387 soc.cpu.reg_pc[3]
.sym 59388 soc.cpu.cpuregs_rs1[15]
.sym 59390 soc.cpu.cpuregs_rs1[15]
.sym 59391 soc.cpu.instr_lui
.sym 59392 soc.cpu.is_lui_auipc_jal
.sym 59393 soc.cpu.reg_pc[15]
.sym 59396 soc.cpu.cpuregs_rs1[12]
.sym 59397 soc.cpu.reg_pc[12]
.sym 59398 soc.cpu.instr_lui
.sym 59399 soc.cpu.is_lui_auipc_jal
.sym 59402 soc.cpu.reg_pc[9]
.sym 59403 soc.cpu.instr_lui
.sym 59404 soc.cpu.cpuregs_rs1[9]
.sym 59405 soc.cpu.is_lui_auipc_jal
.sym 59408 soc.cpu.instr_lui
.sym 59409 soc.cpu.cpuregs_rs1[3]
.sym 59410 soc.cpu.reg_pc[3]
.sym 59411 soc.cpu.is_lui_auipc_jal
.sym 59414 soc.cpu.reg_pc[5]
.sym 59415 soc.cpu.instr_lui
.sym 59416 soc.cpu.is_lui_auipc_jal
.sym 59417 soc.cpu.cpuregs_rs1[5]
.sym 59420 soc.cpu.instr_lui
.sym 59421 soc.cpu.is_lui_auipc_jal
.sym 59422 soc.cpu.cpuregs_rs1[14]
.sym 59423 soc.cpu.reg_pc[14]
.sym 59426 soc.cpu.is_lui_auipc_jal
.sym 59427 soc.cpu.instr_lui
.sym 59428 soc.cpu.cpuregs_rs1[10]
.sym 59429 soc.cpu.reg_pc[10]
.sym 59432 soc.cpu.cpuregs_rs1[11]
.sym 59433 soc.cpu.reg_pc[11]
.sym 59434 soc.cpu.instr_lui
.sym 59435 soc.cpu.is_lui_auipc_jal
.sym 59439 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59440 soc.cpu.pcpi_rs1[9]
.sym 59441 soc.cpu.pcpi_rs1[6]
.sym 59442 soc.cpu.pcpi_rs1[7]
.sym 59443 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 59444 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 59445 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 59446 soc.cpu.pcpi_rs1[10]
.sym 59451 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 59452 soc.cpu.cpuregs_rs1[21]
.sym 59453 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 59454 soc.cpu.cpuregs_rs1[14]
.sym 59456 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59458 soc.cpu.is_lui_auipc_jal
.sym 59460 soc.cpu.cpu_state[2]
.sym 59461 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59462 soc.cpu.cpuregs_rs1[27]
.sym 59463 soc.cpu.pcpi_rs1[14]
.sym 59465 soc.cpu.pcpi_rs1[5]
.sym 59466 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59467 soc.cpu.pcpi_rs1[16]
.sym 59468 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59469 soc.cpu.instr_lui
.sym 59470 soc.cpu.pcpi_rs1[10]
.sym 59471 soc.cpu.pcpi_rs1[18]
.sym 59472 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59473 soc.cpu.reg_pc[3]
.sym 59474 soc.cpu.pcpi_rs1[9]
.sym 59480 soc.cpu.pcpi_rs1[2]
.sym 59481 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59482 soc.cpu.cpuregs_rs1[20]
.sym 59484 soc.cpu.reg_pc[23]
.sym 59486 soc.cpu.cpuregs_rs1[16]
.sym 59487 soc.cpu.instr_lui
.sym 59488 soc.cpu.reg_pc[20]
.sym 59489 soc.cpu.reg_pc[8]
.sym 59490 soc.cpu.reg_pc[7]
.sym 59491 soc.cpu.instr_lui
.sym 59493 soc.cpu.reg_pc[16]
.sym 59495 soc.cpu.cpuregs_rs1[7]
.sym 59496 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59497 soc.cpu.reg_pc[17]
.sym 59498 soc.cpu.pcpi_rs1[4]
.sym 59499 soc.cpu.cpuregs_rs1[8]
.sym 59501 soc.cpu.is_lui_auipc_jal
.sym 59502 soc.cpu.cpuregs_rs1[23]
.sym 59504 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59505 soc.cpu.cpuregs_rs1[17]
.sym 59507 soc.cpu.pcpi_rs1[7]
.sym 59509 soc.cpu.is_lui_auipc_jal
.sym 59510 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59513 soc.cpu.instr_lui
.sym 59514 soc.cpu.cpuregs_rs1[8]
.sym 59515 soc.cpu.reg_pc[8]
.sym 59516 soc.cpu.is_lui_auipc_jal
.sym 59519 soc.cpu.instr_lui
.sym 59520 soc.cpu.cpuregs_rs1[7]
.sym 59521 soc.cpu.reg_pc[7]
.sym 59522 soc.cpu.is_lui_auipc_jal
.sym 59525 soc.cpu.cpuregs_rs1[16]
.sym 59526 soc.cpu.instr_lui
.sym 59527 soc.cpu.reg_pc[16]
.sym 59528 soc.cpu.is_lui_auipc_jal
.sym 59531 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59532 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59533 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59534 soc.cpu.pcpi_rs1[7]
.sym 59537 soc.cpu.cpuregs_rs1[17]
.sym 59538 soc.cpu.instr_lui
.sym 59539 soc.cpu.is_lui_auipc_jal
.sym 59540 soc.cpu.reg_pc[17]
.sym 59543 soc.cpu.instr_lui
.sym 59544 soc.cpu.cpuregs_rs1[20]
.sym 59545 soc.cpu.reg_pc[20]
.sym 59546 soc.cpu.is_lui_auipc_jal
.sym 59549 soc.cpu.pcpi_rs1[4]
.sym 59550 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59551 soc.cpu.pcpi_rs1[2]
.sym 59552 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59555 soc.cpu.instr_lui
.sym 59556 soc.cpu.cpuregs_rs1[23]
.sym 59557 soc.cpu.is_lui_auipc_jal
.sym 59558 soc.cpu.reg_pc[23]
.sym 59562 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 59563 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 59564 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 59565 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 59566 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 59568 soc.cpu.pcpi_rs1[14]
.sym 59569 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 59574 soc.cpu.pcpi_rs1[2]
.sym 59576 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59577 soc.cpu.pcpi_rs1[7]
.sym 59578 soc.cpu.cpuregs_rs1[20]
.sym 59580 soc.cpu.cpuregs_rs1[25]
.sym 59581 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59582 soc.cpu.cpuregs_rs1[16]
.sym 59583 soc.cpu.pcpi_rs1[4]
.sym 59586 soc.cpu.pcpi_rs1[17]
.sym 59587 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 59588 soc.cpu.cpu_state[2]
.sym 59589 soc.cpu.pcpi_rs1[19]
.sym 59590 soc.cpu.cpu_state[6]
.sym 59591 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59592 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59593 soc.cpu.cpu_state[2]
.sym 59594 soc.cpu.cpuregs_rs1[26]
.sym 59595 soc.cpu.pcpi_rs1[16]
.sym 59596 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 59597 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59603 soc.cpu.reg_pc[27]
.sym 59606 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 59607 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59608 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 59610 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59612 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59614 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59615 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59617 soc.cpu.cpu_state[2]
.sym 59618 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59619 soc.cpu.is_lui_auipc_jal
.sym 59620 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59621 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59622 soc.cpu.cpuregs_rs1[27]
.sym 59623 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59625 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59626 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59627 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59628 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 59629 soc.cpu.instr_lui
.sym 59630 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 59631 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59633 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59634 soc.cpu.cpu_state[2]
.sym 59636 soc.cpu.cpu_state[2]
.sym 59637 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59638 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59639 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59642 soc.cpu.instr_lui
.sym 59643 soc.cpu.reg_pc[27]
.sym 59644 soc.cpu.cpuregs_rs1[27]
.sym 59645 soc.cpu.is_lui_auipc_jal
.sym 59648 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59649 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59650 soc.cpu.cpu_state[2]
.sym 59651 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59654 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59655 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59656 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59657 soc.cpu.cpu_state[2]
.sym 59660 soc.cpu.cpu_state[2]
.sym 59661 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59662 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59663 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59666 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 59668 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 59669 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 59672 soc.cpu.cpu_state[2]
.sym 59673 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59674 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59675 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59678 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59679 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59680 soc.cpu.cpu_state[2]
.sym 59681 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59682 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 59683 CLK$SB_IO_IN_$glb_clk
.sym 59685 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59686 soc.cpu.pcpi_rs1[15]
.sym 59687 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 59688 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 59690 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 59691 soc.cpu.pcpi_rs1[17]
.sym 59692 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59697 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59698 soc.cpu.pcpi_rs1[14]
.sym 59699 soc.cpu.pcpi_rs1[3]
.sym 59701 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59704 soc.cpu.cpuregs_rs1[31]
.sym 59705 soc.cpu.cpuregs_rs1[2]
.sym 59707 soc.cpu.cpuregs_rs1[7]
.sym 59709 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59710 soc.cpu.instr_lui
.sym 59711 soc.cpu.instr_lui
.sym 59712 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59713 soc.cpu.pcpi_rs1[28]
.sym 59714 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 59715 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59716 soc.cpu.pcpi_rs1[3]
.sym 59717 soc.cpu.pcpi_rs1[14]
.sym 59718 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59719 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59720 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 59727 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59728 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 59730 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59731 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59732 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 59733 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 59734 soc.cpu.cpu_state[6]
.sym 59736 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59737 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 59739 soc.cpu.pcpi_rs1[3]
.sym 59740 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 59741 soc.cpu.cpu_state[5]
.sym 59742 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59743 soc.cpu.cpu_state[4]
.sym 59744 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 59745 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59746 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59747 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 59748 soc.cpu.cpu_state[2]
.sym 59749 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59750 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59754 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59755 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59756 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 59757 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59765 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59766 soc.cpu.cpu_state[2]
.sym 59767 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59768 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59771 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59772 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 59773 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 59774 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59777 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 59778 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59779 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 59780 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 59783 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59784 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59785 soc.cpu.cpu_state[2]
.sym 59786 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59789 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59790 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59791 soc.cpu.cpu_state[4]
.sym 59792 soc.cpu.pcpi_rs1[3]
.sym 59795 soc.cpu.cpu_state[2]
.sym 59796 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59797 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59798 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59801 soc.cpu.cpu_state[6]
.sym 59802 soc.cpu.cpu_state[5]
.sym 59803 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 59804 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 59805 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 59806 CLK$SB_IO_IN_$glb_clk
.sym 59808 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 59809 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 59810 soc.cpu.pcpi_rs1[22]
.sym 59811 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 59812 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 59813 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 59814 soc.cpu.pcpi_rs1[18]
.sym 59815 soc.cpu.pcpi_rs1[23]
.sym 59820 soc.cpu.cpu_state[6]
.sym 59821 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59822 soc.cpu.cpuregs_rs1[28]
.sym 59823 soc.cpu.cpuregs_rs1[22]
.sym 59827 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 59828 soc.cpu.pcpi_rs1[12]
.sym 59829 soc.cpu.pcpi_rs1[20]
.sym 59832 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59834 soc.cpu.pcpi_rs1[27]
.sym 59835 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 59836 soc.cpu.pcpi_rs1[30]
.sym 59838 soc.cpu.irq_pending[1]
.sym 59839 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 59843 soc.cpu.pcpi_rs1[26]
.sym 59851 soc.cpu.is_lui_auipc_jal
.sym 59852 soc.cpu.pcpi_rs1[12]
.sym 59853 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59855 soc.cpu.cpu_state[4]
.sym 59856 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59857 soc.cpu.is_lui_auipc_jal
.sym 59858 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59859 soc.cpu.pcpi_rs1[16]
.sym 59860 soc.cpu.reg_pc[25]
.sym 59861 soc.cpu.reg_pc[26]
.sym 59862 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59863 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59865 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59866 soc.cpu.cpuregs_rs1[26]
.sym 59867 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59868 soc.cpu.cpu_state[2]
.sym 59869 soc.cpu.cpu_state[2]
.sym 59870 soc.cpu.cpuregs_rs1[25]
.sym 59871 soc.cpu.instr_lui
.sym 59872 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59874 soc.cpu.cpu_state[4]
.sym 59876 soc.cpu.cpu_state[2]
.sym 59877 soc.cpu.pcpi_rs1[5]
.sym 59879 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59882 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59883 soc.cpu.cpu_state[2]
.sym 59884 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59885 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59888 soc.cpu.reg_pc[26]
.sym 59889 soc.cpu.instr_lui
.sym 59890 soc.cpu.cpuregs_rs1[26]
.sym 59891 soc.cpu.is_lui_auipc_jal
.sym 59894 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59895 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59896 soc.cpu.cpu_state[4]
.sym 59897 soc.cpu.pcpi_rs1[16]
.sym 59900 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59901 soc.cpu.cpu_state[2]
.sym 59902 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59903 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59906 soc.cpu.cpu_state[4]
.sym 59907 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59908 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59909 soc.cpu.pcpi_rs1[5]
.sym 59912 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59913 soc.cpu.cpu_state[2]
.sym 59914 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59915 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59918 soc.cpu.reg_pc[25]
.sym 59919 soc.cpu.cpuregs_rs1[25]
.sym 59920 soc.cpu.instr_lui
.sym 59921 soc.cpu.is_lui_auipc_jal
.sym 59924 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59925 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59926 soc.cpu.pcpi_rs1[12]
.sym 59927 soc.cpu.cpu_state[4]
.sym 59931 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 59932 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 59933 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 59934 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 59935 soc.cpu.pcpi_rs1[25]
.sym 59936 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59937 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 59938 soc.cpu.pcpi_rs1[27]
.sym 59944 soc.cpu.pcpi_rs1[18]
.sym 59945 soc.cpu.cpu_state[2]
.sym 59946 soc.cpu.cpuregs_rs1[27]
.sym 59947 soc.cpu.is_lui_auipc_jal
.sym 59948 soc.cpu.pcpi_rs1[23]
.sym 59950 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 59951 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 59952 soc.cpu.cpu_state[2]
.sym 59953 soc.cpu.cpuregs_rs1[18]
.sym 59957 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59960 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59963 soc.cpu.pcpi_rs1[18]
.sym 59964 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59965 soc.cpu.pcpi_rs1[23]
.sym 59972 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 59973 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 59975 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59976 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59977 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59978 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59979 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 59980 soc.cpu.instr_lui
.sym 59981 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 59982 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59983 soc.cpu.pcpi_rs1[26]
.sym 59984 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59985 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 59986 soc.cpu.cpu_state[4]
.sym 59987 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 59988 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 59992 soc.cpu.cpu_state[2]
.sym 59993 soc.cpu.cpu_state[2]
.sym 59994 soc.cpu.cpu_state[5]
.sym 59995 soc.cpu.cpuregs_rs1[29]
.sym 59996 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 59997 soc.cpu.is_lui_auipc_jal
.sym 59998 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59999 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 60000 soc.cpu.cpu_state[6]
.sym 60001 soc.cpu.reg_pc[29]
.sym 60002 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 60003 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 60005 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60006 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60007 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60008 soc.cpu.cpu_state[2]
.sym 60017 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 60018 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 60019 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 60020 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60023 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 60024 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 60025 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 60026 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60029 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60030 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60031 soc.cpu.cpu_state[2]
.sym 60032 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60035 soc.cpu.cpu_state[6]
.sym 60036 soc.cpu.cpu_state[5]
.sym 60037 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 60038 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 60041 soc.cpu.is_lui_auipc_jal
.sym 60042 soc.cpu.instr_lui
.sym 60043 soc.cpu.reg_pc[29]
.sym 60044 soc.cpu.cpuregs_rs1[29]
.sym 60047 soc.cpu.cpu_state[4]
.sym 60048 soc.cpu.pcpi_rs1[26]
.sym 60049 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60050 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 60051 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 60052 CLK$SB_IO_IN_$glb_clk
.sym 60054 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 60055 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60056 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 60057 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60058 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 60059 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60060 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 60061 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 60067 soc.cpu.cpu_state[4]
.sym 60069 soc.cpu.pcpi_rs1[24]
.sym 60072 soc.cpu.pcpi_rs1[19]
.sym 60074 soc.cpu.irq_pending[0]
.sym 60076 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 60077 soc.cpu.irq_mask[0]
.sym 60078 soc.cpu.pcpi_rs1[19]
.sym 60082 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 60085 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 60095 soc.cpu.cpu_state[4]
.sym 60097 soc.cpu.pcpi_rs1[28]
.sym 60098 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 60099 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 60100 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 60103 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 60105 soc.cpu.pcpi_rs1[28]
.sym 60106 soc.cpu.cpu_state[4]
.sym 60107 soc.cpu.pcpi_rs1[25]
.sym 60108 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 60110 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60113 soc.cpu.pcpi_rs1[30]
.sym 60114 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60115 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60118 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 60120 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60121 soc.cpu.pcpi_rs1[30]
.sym 60122 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 60123 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60124 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 60125 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 60126 soc.cpu.pcpi_rs1[29]
.sym 60134 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 60135 soc.cpu.pcpi_rs1[28]
.sym 60136 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60137 soc.cpu.cpu_state[4]
.sym 60140 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 60141 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 60142 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60143 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 60146 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 60147 soc.cpu.cpu_state[4]
.sym 60148 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60149 soc.cpu.pcpi_rs1[30]
.sym 60152 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 60153 soc.cpu.pcpi_rs1[28]
.sym 60154 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60155 soc.cpu.pcpi_rs1[30]
.sym 60158 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60159 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60160 soc.cpu.pcpi_rs1[25]
.sym 60161 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 60164 soc.cpu.pcpi_rs1[29]
.sym 60165 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60166 soc.cpu.cpu_state[4]
.sym 60167 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 60170 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 60171 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 60172 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 60173 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60174 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 60175 CLK$SB_IO_IN_$glb_clk
.sym 60189 soc.cpu.cpu_state[4]
.sym 60190 soc.cpu.pcpi_rs1[24]
.sym 60194 soc.cpu.cpu_state[4]
.sym 60195 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60197 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60205 soc.cpu.pcpi_rs1[31]
.sym 60399 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 60400 flash_io2_oe
.sym 60401 flash_io1_oe
.sym 60402 flash_io3_oe
.sym 60403 soc.spimemio.config_oe[3]
.sym 60404 soc.spimemio.config_oe[2]
.sym 60405 soc.spimemio.config_oe[0]
.sym 60406 soc.spimemio.config_oe[1]
.sym 60427 soc.mem_rdata[18]
.sym 60445 resetn
.sym 60452 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 60455 iomem_wdata[31]
.sym 60464 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60465 iomem_wstrb[3]
.sym 60477 iomem_wdata[31]
.sym 60492 iomem_wstrb[3]
.sym 60493 resetn
.sym 60494 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60520 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 60521 CLK$SB_IO_IN_$glb_clk
.sym 60522 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60529 flash_io0_oe
.sym 60533 soc.spimemio.softreset
.sym 60539 soc.spimemio_cfgreg_do[31]
.sym 60541 iomem_wdata[2]
.sym 60542 flash_io3_oe
.sym 60545 resetn
.sym 60548 flash_io2_oe
.sym 60549 flash_io0_do
.sym 60550 flash_io1_oe
.sym 60560 soc.spimemio_cfgreg_do[31]
.sym 60572 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 60577 flash_clk$SB_IO_OUT
.sym 60578 soc.spimemio_cfgreg_do[31]
.sym 60582 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60584 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60589 soc.mem_rdata[18]
.sym 60591 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60592 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60593 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 60606 flash_io1_oe
.sym 60608 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 60609 soc.ram_ready
.sym 60610 flash_io1_oe_SB_LUT4_I2_I1
.sym 60612 soc.simpleuart.recv_buf_data[4]
.sym 60615 flash_io3_oe
.sym 60618 soc.simpleuart_reg_div_do[4]
.sym 60620 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60621 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60622 flash_io3_oe_SB_LUT4_I2_I1
.sym 60625 flash_clk_SB_LUT4_I3_O
.sym 60626 soc.simpleuart_reg_div_do[11]
.sym 60627 soc.simpleuart_reg_div_do[9]
.sym 60629 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 60630 flash_io0_oe
.sym 60631 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60632 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60633 flash_clk$SB_IO_OUT
.sym 60634 soc.simpleuart.recv_buf_valid
.sym 60635 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60637 flash_io1_oe
.sym 60638 soc.ram_ready
.sym 60639 flash_io1_oe_SB_LUT4_I2_I1
.sym 60640 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60643 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60644 flash_io3_oe
.sym 60645 soc.ram_ready
.sym 60646 flash_io3_oe_SB_LUT4_I2_I1
.sym 60649 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60650 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60651 soc.simpleuart_reg_div_do[11]
.sym 60652 soc.simpleuart.recv_buf_valid
.sym 60655 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60657 flash_io0_oe
.sym 60661 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60662 soc.simpleuart.recv_buf_data[4]
.sym 60664 soc.simpleuart.recv_buf_valid
.sym 60667 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60668 flash_clk$SB_IO_OUT
.sym 60669 soc.simpleuart_reg_div_do[4]
.sym 60670 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60673 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60674 soc.simpleuart_reg_div_do[9]
.sym 60675 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60676 soc.simpleuart.recv_buf_valid
.sym 60679 flash_clk_SB_LUT4_I3_O
.sym 60680 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 60681 soc.ram_ready
.sym 60682 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 60691 soc.spimem_rdata[24]
.sym 60692 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60702 flash_io3_oe_SB_LUT4_I2_O
.sym 60706 flash_io0_di
.sym 60709 flash_io0_oe
.sym 60711 soc.ram_ready
.sym 60712 iomem_ready_SB_LUT4_I1_O
.sym 60713 soc.simpleuart.recv_buf_data[3]
.sym 60717 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 60719 iomem_ready_SB_LUT4_I1_O
.sym 60720 soc.mem_rdata[18]
.sym 60721 soc.spimemio.config_do[2]
.sym 60730 iomem_ready_SB_LUT4_I1_O
.sym 60731 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 60732 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 60733 soc.spimemio.buffer[11]
.sym 60734 soc.spimemio.buffer[18]
.sym 60735 flash_io1_oe_SB_LUT4_I2_O
.sym 60738 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 60739 soc.spimemio.buffer[9]
.sym 60741 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 60743 iomem_ready_SB_LUT4_I1_O
.sym 60745 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 60746 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 60747 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 60748 iomem_rdata[18]
.sym 60751 soc.spimem_rdata[18]
.sym 60753 iomem_rdata[9]
.sym 60755 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 60756 soc.spimem_rdata[9]
.sym 60758 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 60761 soc.spimemio.buffer[18]
.sym 60766 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 60767 iomem_ready_SB_LUT4_I1_O
.sym 60768 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 60769 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 60772 soc.spimem_rdata[9]
.sym 60773 iomem_rdata[9]
.sym 60774 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 60775 iomem_ready_SB_LUT4_I1_O
.sym 60778 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 60779 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 60784 iomem_ready_SB_LUT4_I1_O
.sym 60785 soc.spimem_rdata[18]
.sym 60786 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 60787 iomem_rdata[18]
.sym 60792 soc.spimemio.buffer[9]
.sym 60796 iomem_ready_SB_LUT4_I1_O
.sym 60797 flash_io1_oe_SB_LUT4_I2_O
.sym 60798 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 60799 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 60805 soc.spimemio.buffer[11]
.sym 60806 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 60807 CLK$SB_IO_IN_$glb_clk
.sym 60812 soc.spimemio.xfer_csb
.sym 60820 iomem_wdata[2]
.sym 60824 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60825 soc.mem_rdata[18]
.sym 60826 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 60827 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 60828 iomem_wstrb[0]
.sym 60830 soc.spimemio.buffer[18]
.sym 60831 soc.spimemio.dout_data[7]
.sym 60832 soc.spimemio.dout_data[1]
.sym 60833 soc.spimemio.dout_data[0]
.sym 60834 soc.spimemio_cfgreg_do[31]
.sym 60836 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 60837 iomem_addr[4]
.sym 60838 soc.simpleuart.recv_buf_valid
.sym 60840 iomem_addr[7]
.sym 60841 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60843 soc.spimemio.dout_data[2]
.sym 60844 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60852 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60854 soc.simpleuart.recv_buf_valid
.sym 60855 soc.simpleuart_reg_div_do[3]
.sym 60856 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60858 soc.simpleuart_reg_div_do[18]
.sym 60859 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60860 flash_io3_di
.sym 60861 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60862 soc.simpleuart.recv_buf_valid
.sym 60863 iomem_wdata[1]
.sym 60871 soc.ram_ready
.sym 60873 soc.simpleuart.recv_buf_data[3]
.sym 60874 soc.spimemio_cfgreg_do[18]
.sym 60875 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 60877 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 60878 flash_io3_di_SB_LUT4_I3_O
.sym 60879 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 60881 iomem_wdata[2]
.sym 60883 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 60884 soc.ram_ready
.sym 60885 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 60886 flash_io3_di_SB_LUT4_I3_O
.sym 60889 soc.simpleuart.recv_buf_valid
.sym 60890 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60891 soc.simpleuart_reg_div_do[18]
.sym 60892 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60895 iomem_wdata[1]
.sym 60902 iomem_wdata[2]
.sym 60907 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60908 flash_io3_di
.sym 60909 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60910 soc.simpleuart_reg_div_do[3]
.sym 60913 soc.simpleuart.recv_buf_data[3]
.sym 60914 soc.simpleuart.recv_buf_valid
.sym 60916 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60919 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 60920 soc.ram_ready
.sym 60921 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60922 soc.spimemio_cfgreg_do[18]
.sym 60929 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 60930 CLK$SB_IO_IN_$glb_clk
.sym 60931 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60932 soc.spimem_rdata[16]
.sym 60933 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 60935 soc.spimem_rdata[22]
.sym 60936 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60937 soc.spimem_rdata[31]
.sym 60938 soc.spimem_rdata[21]
.sym 60942 soc.mem_rdata[18]
.sym 60943 iomem_wdata[18]
.sym 60944 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 60945 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 60946 flash_io3_di
.sym 60948 flash_io1_di
.sym 60949 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 60953 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 60955 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60956 soc.mem_rdata[31]
.sym 60957 soc.spimemio.config_do[1]
.sym 60959 soc.spimemio_cfgreg_do[21]
.sym 60960 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60961 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 60967 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 60974 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 60976 flash_io0_di
.sym 60978 flash_io3_oe_SB_LUT4_I2_O
.sym 60979 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 60980 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 60981 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 60983 soc.spimemio.dout_data[3]
.sym 60984 iomem_ready_SB_LUT4_I1_O
.sym 60989 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 60990 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 60991 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 60992 iomem_ready_SB_LUT4_I1_O
.sym 60994 soc.spimemio.dout_data[6]
.sym 60995 soc.simpleuart_reg_div_do[0]
.sym 60996 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 60998 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 60999 soc.spimemio.dout_data[7]
.sym 61000 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 61003 soc.spimemio.dout_data[2]
.sym 61004 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 61009 soc.spimemio.dout_data[6]
.sym 61012 soc.spimemio.dout_data[3]
.sym 61018 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 61019 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 61020 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 61021 iomem_ready_SB_LUT4_I1_O
.sym 61024 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61025 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 61026 flash_io0_di
.sym 61027 soc.simpleuart_reg_div_do[0]
.sym 61030 iomem_ready_SB_LUT4_I1_O
.sym 61031 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 61032 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 61033 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 61038 soc.spimemio.dout_data[2]
.sym 61042 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 61043 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 61044 iomem_ready_SB_LUT4_I1_O
.sym 61045 flash_io3_oe_SB_LUT4_I2_O
.sym 61050 soc.spimemio.dout_data[7]
.sym 61052 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 61053 CLK$SB_IO_IN_$glb_clk
.sym 61055 soc.spimemio_cfgreg_do[22]
.sym 61056 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 61057 soc.mem_rdata[22]
.sym 61058 soc.mem_rdata[16]
.sym 61059 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 61060 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 61061 soc.spimemio_cfgreg_do[16]
.sym 61062 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 61068 soc.spimemio.buffer[21]
.sym 61076 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 61077 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61079 soc.spimemio_cfgreg_do[20]
.sym 61081 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61082 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61083 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61084 soc.mem_rdata[31]
.sym 61085 soc.spimemio_cfgreg_do[21]
.sym 61086 iomem_wdata[21]
.sym 61087 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61089 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 61098 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61100 iomem_rdata[11]
.sym 61102 iomem_wdata[20]
.sym 61103 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61106 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 61107 soc.spimem_rdata[11]
.sym 61110 iomem_wdata[21]
.sym 61116 iomem_wdata[18]
.sym 61117 iomem_ready_SB_LUT4_I1_O
.sym 61121 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 61124 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 61125 soc.spimem_rdata[25]
.sym 61126 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61129 iomem_wdata[18]
.sym 61136 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 61137 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61143 soc.spimem_rdata[25]
.sym 61144 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61147 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 61149 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61155 iomem_wdata[20]
.sym 61159 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 61161 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61165 iomem_rdata[11]
.sym 61166 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61167 soc.spimem_rdata[11]
.sym 61168 iomem_ready_SB_LUT4_I1_O
.sym 61171 iomem_wdata[21]
.sym 61175 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 61176 CLK$SB_IO_IN_$glb_clk
.sym 61177 resetn_SB_LUT4_I3_O_$glb_sr
.sym 61178 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 61179 soc.spimem_rdata[17]
.sym 61180 soc.spimem_rdata[29]
.sym 61181 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 61182 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 61183 soc.spimem_rdata[25]
.sym 61184 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 61192 soc.spimemio.dout_data[4]
.sym 61194 soc.spimemio.dout_data[3]
.sym 61195 iomem_wdata[16]
.sym 61196 iomem_rdata[21]
.sym 61197 soc.spimemio_cfgreg_do[22]
.sym 61199 iomem_rdata[22]
.sym 61200 soc.spimemio_cfgreg_do[20]
.sym 61201 soc.mem_rdata[22]
.sym 61202 soc.mem_rdata[22]
.sym 61203 iomem_ready_SB_LUT4_I1_O
.sym 61204 soc.mem_rdata[16]
.sym 61205 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61206 iomem_rdata[16]
.sym 61207 soc.simpleuart_reg_div_do[16]
.sym 61208 $PACKER_VCC_NET
.sym 61209 soc.mem_rdata[21]
.sym 61210 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61211 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 61212 soc.simpleuart_reg_div_do[31]
.sym 61213 soc.spimemio_cfgreg_do[21]
.sym 61219 iomem_ready_SB_LUT4_I1_O
.sym 61220 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 61221 soc.simpleuart.recv_buf_valid
.sym 61222 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 61224 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 61225 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61226 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61227 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61228 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 61229 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61232 soc.ram_ready
.sym 61233 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 61234 soc.spimemio_cfgreg_do[21]
.sym 61235 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 61236 soc.spimem_rdata[17]
.sym 61239 iomem_rdata[17]
.sym 61240 soc.spimemio.buffer[12]
.sym 61241 soc.simpleuart_reg_div_do[12]
.sym 61244 soc.spimem_rdata[12]
.sym 61245 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61246 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 61247 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61249 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 61252 soc.simpleuart_reg_div_do[12]
.sym 61253 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61254 soc.simpleuart.recv_buf_valid
.sym 61255 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61260 soc.spimemio.buffer[12]
.sym 61264 iomem_rdata[17]
.sym 61265 soc.spimem_rdata[17]
.sym 61266 iomem_ready_SB_LUT4_I1_O
.sym 61267 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 61270 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61271 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61272 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61273 soc.ram_ready
.sym 61276 soc.ram_ready
.sym 61277 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 61278 soc.spimemio_cfgreg_do[21]
.sym 61279 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 61283 soc.spimem_rdata[12]
.sym 61285 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61288 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 61289 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 61290 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 61291 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61294 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 61295 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 61296 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 61297 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 61298 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 61299 CLK$SB_IO_IN_$glb_clk
.sym 61308 iomem_ready_SB_LUT4_I1_I3
.sym 61309 soc.spimemio.dout_data[5]
.sym 61314 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 61315 soc.spimemio.dout_data[7]
.sym 61317 soc.spimemio.dout_data[1]
.sym 61324 soc.spimemio.dout_data[1]
.sym 61328 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 61329 iomem_ready_SB_LUT4_I1_O
.sym 61330 soc.simpleuart.recv_buf_valid
.sym 61331 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61332 iomem_addr[7]
.sym 61333 iomem_addr[4]
.sym 61343 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_I0
.sym 61345 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 61347 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61350 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1
.sym 61351 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 61352 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61353 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61354 soc.simpleuart.recv_buf_valid
.sym 61355 soc.spimemio.dout_data[4]
.sym 61357 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61358 soc.simpleuart_reg_div_do[21]
.sym 61359 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 61363 soc.mem_valid
.sym 61364 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61367 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61368 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61369 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61376 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 61377 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 61381 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61382 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61383 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1
.sym 61384 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61387 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61388 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 61389 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61390 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61393 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61394 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61395 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_I0
.sym 61396 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61399 soc.spimemio.dout_data[4]
.sym 61405 soc.mem_valid
.sym 61406 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61407 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61408 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61411 soc.simpleuart_reg_div_do[21]
.sym 61412 soc.simpleuart.recv_buf_valid
.sym 61413 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61414 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61417 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61418 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61419 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 61420 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61421 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 61422 CLK$SB_IO_IN_$glb_clk
.sym 61424 iomem_ready_SB_LUT4_I1_O
.sym 61425 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 61426 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 61427 iomem_ready_SB_LUT4_I3_O
.sym 61428 iomem_ready
.sym 61429 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61430 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 61436 soc.spimemio.valid
.sym 61437 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 61442 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 61448 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61449 soc.mem_valid
.sym 61452 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 61453 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61454 soc.mem_rdata[30]
.sym 61455 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61457 iomem_ready_SB_LUT4_I1_O
.sym 61458 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61459 soc.mem_valid
.sym 61465 gpio_led_g[1]
.sym 61466 soc.mem_valid
.sym 61467 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61468 iomem_addr[25]
.sym 61469 iomem_addr[17]
.sym 61470 iomem_addr[24]
.sym 61472 resetn
.sym 61473 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61479 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 61480 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 61483 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 61489 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2
.sym 61492 iomem_addr[7]
.sym 61495 gpio_led_g[0]
.sym 61496 iomem_addr[16]
.sym 61499 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2
.sym 61500 iomem_addr[17]
.sym 61501 iomem_addr[25]
.sym 61504 soc.mem_valid
.sym 61506 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 61513 gpio_led_g[0]
.sym 61516 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61517 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 61518 iomem_addr[24]
.sym 61519 iomem_addr[16]
.sym 61522 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 61523 resetn
.sym 61528 iomem_addr[25]
.sym 61529 iomem_addr[17]
.sym 61530 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2
.sym 61534 gpio_led_g[1]
.sym 61543 iomem_addr[7]
.sym 61544 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61545 CLK$SB_IO_IN_$glb_clk
.sym 61546 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 61547 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2
.sym 61548 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61549 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61550 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 61551 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 61552 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61553 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61554 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 61559 gpio_led_g[1]
.sym 61563 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61566 soc.spimemio.valid
.sym 61568 resetn
.sym 61569 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61571 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61572 iomem_addr[26]
.sym 61574 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 61576 soc.mem_rdata[31]
.sym 61578 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61579 iomem_addr[24]
.sym 61580 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 61582 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61592 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61603 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61606 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61609 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61613 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61614 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61616 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61618 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61620 $nextpnr_ICESTORM_LC_25$O
.sym 61622 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 61626 soc.memory.cs_0_SB_CARRY_I1_1_CO[2]
.sym 61628 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 61632 soc.memory.cs_0_SB_CARRY_I1_1_CO[3]
.sym 61634 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 61638 soc.memory.cs_0_SB_CARRY_I1_1_CO[4]
.sym 61640 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61644 soc.memory.cs_0_SB_CARRY_I1_1_CO[5]
.sym 61647 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61650 soc.memory.cs_0_SB_CARRY_I1_1_CO[6]
.sym 61653 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 61656 soc.memory.cs_0_SB_CARRY_I1_1_CO[7]
.sym 61658 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 61662 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 61664 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 61670 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61671 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 61672 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61673 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 61674 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 61675 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61676 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 61677 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 61686 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61688 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 61689 soc.cpu.instr_retirq
.sym 61690 soc.cpu.instr_retirq
.sym 61691 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61692 iomem_wdata[11]
.sym 61693 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61696 iomem_addr[18]
.sym 61698 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 61699 soc.mem_rdata[22]
.sym 61700 iomem_addr[10]
.sym 61701 soc.mem_rdata[21]
.sym 61703 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61706 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 61727 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61731 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61732 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61734 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61739 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 61740 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61741 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 61742 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 61743 soc.memory.cs_0_SB_CARRY_I1_1_CO[9]
.sym 61745 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61749 soc.memory.cs_0_SB_CARRY_I1_1_CO[10]
.sym 61752 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 61755 soc.memory.cs_0_SB_CARRY_I1_1_CO[11]
.sym 61758 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 61761 soc.memory.cs_0_SB_CARRY_I1_1_CO[12]
.sym 61763 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 61767 soc.memory.cs_0_SB_CARRY_I1_1_CO[13]
.sym 61769 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 61773 soc.memory.cs_0_SB_CARRY_I1_1_CO[14]
.sym 61776 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61779 soc.memory.cs_0_SB_CARRY_I1_1_CO[15]
.sym 61782 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61785 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 61787 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 61793 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 61794 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 61795 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 61796 soc.memory.cs_0
.sym 61797 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 61798 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 61799 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 61800 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61804 soc.cpu.irq_state[1]
.sym 61807 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 61816 iomem_addr[2]
.sym 61817 iomem_addr[4]
.sym 61819 iomem_addr[7]
.sym 61823 iomem_addr[25]
.sym 61825 soc.cpu.pcpi_rs1[25]
.sym 61826 soc.mem_rdata[26]
.sym 61827 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 61828 iomem_addr[19]
.sym 61829 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 61850 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 61851 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 61852 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 61853 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 61860 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 61861 soc.memory.cs_0
.sym 61863 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 61864 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 61866 soc.memory.cs_0_SB_CARRY_I1_1_CO[17]
.sym 61869 soc.memory.cs_0
.sym 61872 soc.memory.cs_0_SB_CARRY_I1_1_CO[18]
.sym 61874 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 61878 soc.memory.cs_0_SB_CARRY_I1_1_CO[19]
.sym 61880 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 61884 soc.memory.cs_0_SB_CARRY_I1_1_CO[20]
.sym 61886 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 61890 soc.memory.cs_0_SB_CARRY_I1_1_CO[21]
.sym 61892 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 61896 soc.memory.cs_0_SB_CARRY_I1_1_CO[22]
.sym 61899 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 61902 soc.memory.cs_0_SB_CARRY_I1_1_CO[23]
.sym 61904 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 61908 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 61910 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 61916 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 61917 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 61918 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 61919 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 61920 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61921 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 61922 iomem_addr[4]
.sym 61923 iomem_addr[7]
.sym 61932 iomem_addr[16]
.sym 61934 soc.cpu.pcpi_rs1[9]
.sym 61936 iomem_addr[9]
.sym 61941 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61942 soc.mem_rdata[30]
.sym 61943 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 61946 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61947 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61949 $PACKER_GND_NET
.sym 61950 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 61952 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 61964 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 61967 $PACKER_VCC_NET
.sym 61970 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 61975 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 61978 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 61979 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 61982 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 61984 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 61987 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 61989 soc.memory.cs_0_SB_CARRY_I1_1_CO[25]
.sym 61991 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 61995 soc.memory.cs_0_SB_CARRY_I1_1_CO[26]
.sym 61997 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 61998 $PACKER_VCC_NET
.sym 62001 soc.memory.cs_0_SB_CARRY_I1_1_CO[27]
.sym 62003 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 62007 soc.memory.cs_0_SB_CARRY_I1_1_CO[28]
.sym 62009 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 62013 soc.memory.cs_0_SB_CARRY_I1_1_CO[29]
.sym 62016 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 62019 soc.memory.cs_0_SB_CARRY_I1_1_CO[30]
.sym 62022 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 62025 soc.memory.cs_0_SB_CARRY_I1_1_CO[31]
.sym 62028 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 62031 $nextpnr_ICESTORM_LC_26$I3
.sym 62033 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 62040 iomem_addr[21]
.sym 62043 iomem_addr[26]
.sym 62044 iomem_addr[19]
.sym 62046 iomem_addr[23]
.sym 62047 soc.cpu.pcpi_rs1[22]
.sym 62049 soc.cpu.pcpi_rs1[9]
.sym 62050 soc.cpu.pcpi_rs1[22]
.sym 62051 iomem_addr[17]
.sym 62052 iomem_addr[4]
.sym 62053 $PACKER_VCC_NET
.sym 62054 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 62056 iomem_addr[7]
.sym 62057 $PACKER_VCC_NET
.sym 62059 iomem_addr[18]
.sym 62060 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 62061 iomem_addr[22]
.sym 62062 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 62063 iomem_addr[24]
.sym 62064 iomem_addr[26]
.sym 62065 soc.cpu.pcpi_rs1[7]
.sym 62066 soc.cpu.pcpi_rs1[4]
.sym 62067 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 62069 soc.mem_rdata[31]
.sym 62070 iomem_addr[23]
.sym 62071 iomem_addr[4]
.sym 62073 soc.cpu.reg_out[16]
.sym 62075 $nextpnr_ICESTORM_LC_26$I3
.sym 62088 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 62092 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 62093 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 62094 iomem_addr[4]
.sym 62096 soc.cpu.pcpi_rs1[28]
.sym 62097 soc.cpu.pcpi_rs1[25]
.sym 62098 soc.cpu.pcpi_rs1[30]
.sym 62099 iomem_addr[25]
.sym 62101 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 62105 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62107 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62108 iomem_addr[26]
.sym 62111 soc.cpu.pcpi_rs1[24]
.sym 62116 $nextpnr_ICESTORM_LC_26$I3
.sym 62119 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 62120 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62122 soc.cpu.pcpi_rs1[28]
.sym 62128 iomem_addr[4]
.sym 62132 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62133 soc.cpu.pcpi_rs1[25]
.sym 62134 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 62137 soc.cpu.pcpi_rs1[24]
.sym 62139 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62140 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 62145 iomem_addr[25]
.sym 62149 soc.cpu.pcpi_rs1[30]
.sym 62150 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 62151 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62157 iomem_addr[26]
.sym 62159 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62160 CLK$SB_IO_IN_$glb_clk
.sym 62162 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 62163 soc.cpu.reg_out[25]
.sym 62164 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 62165 soc.cpu.reg_out[16]
.sym 62166 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 62167 soc.cpu.reg_out[10]
.sym 62168 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 62169 soc.cpu.reg_out[17]
.sym 62172 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 62187 soc.mem_rdata[22]
.sym 62188 soc.cpu.pcpi_rs1[29]
.sym 62189 soc.cpu.pcpi_rs1[10]
.sym 62190 soc.cpu.pcpi_rs1[27]
.sym 62191 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62192 soc.cpu.pcpi_rs1[23]
.sym 62194 soc.mem_rdata[21]
.sym 62195 soc.cpu.reg_out[24]
.sym 62196 soc.cpu.pcpi_rs1[8]
.sym 62197 soc.cpu.cpu_state[3]
.sym 62203 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62204 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 62206 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62207 soc.cpu.cpu_state[4]
.sym 62208 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62209 soc.cpu.cpu_state[6]
.sym 62210 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62212 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62213 soc.cpu.cpu_state[2]
.sym 62214 soc.mem_rdata[30]
.sym 62215 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62217 soc.cpu.cpu_state[6]
.sym 62218 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62222 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62223 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 62224 soc.cpu.cpu_state[6]
.sym 62228 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62229 soc.mem_rdata[18]
.sym 62230 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62232 soc.cpu.pcpi_rs1[9]
.sym 62236 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 62237 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 62239 soc.cpu.cpu_state[2]
.sym 62242 soc.cpu.cpu_state[6]
.sym 62243 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62244 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62245 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62248 soc.cpu.cpu_state[6]
.sym 62249 soc.mem_rdata[18]
.sym 62250 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62251 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62254 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62255 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62256 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62260 soc.cpu.cpu_state[4]
.sym 62261 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62262 soc.cpu.pcpi_rs1[9]
.sym 62263 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62266 soc.cpu.cpu_state[6]
.sym 62267 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62268 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62269 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62272 soc.mem_rdata[30]
.sym 62273 soc.cpu.cpu_state[6]
.sym 62274 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62275 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62278 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62279 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62280 soc.cpu.cpu_state[6]
.sym 62281 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62283 CLK$SB_IO_IN_$glb_clk
.sym 62284 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62285 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62286 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 62287 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 62288 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 62289 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 62290 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 62292 soc.cpu.irq_pending[8]
.sym 62295 soc.cpu.pcpi_rs1[15]
.sym 62298 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62299 soc.cpu.cpu_state[2]
.sym 62300 $PACKER_VCC_NET
.sym 62302 soc.cpu.reg_out[17]
.sym 62303 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62305 soc.cpu.cpu_state[6]
.sym 62307 soc.mem_rdata[25]
.sym 62308 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 62309 soc.cpu.pcpi_rs1[25]
.sym 62310 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62311 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62312 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 62315 soc.cpu.pcpi_rs1[11]
.sym 62316 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 62317 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62318 soc.mem_rdata[26]
.sym 62320 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62328 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 62329 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62330 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62333 soc.mem_rdata[28]
.sym 62335 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 62336 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62338 soc.cpu.irq_pending[9]
.sym 62339 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62340 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62341 soc.mem_rdata[31]
.sym 62342 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62343 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 62344 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62345 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62346 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 62348 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62349 soc.cpu.irq_pending[8]
.sym 62350 soc.cpu.cpu_state[2]
.sym 62351 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 62352 soc.cpu.latched_is_lh
.sym 62354 soc.cpu.cpu_state[6]
.sym 62355 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62356 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62357 soc.cpu.cpu_state[3]
.sym 62359 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62360 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62361 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62362 soc.cpu.cpu_state[2]
.sym 62365 soc.cpu.irq_pending[8]
.sym 62366 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62367 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62368 soc.cpu.cpu_state[3]
.sym 62371 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 62373 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 62374 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 62378 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 62380 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 62383 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62384 soc.cpu.latched_is_lh
.sym 62386 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62389 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62390 soc.mem_rdata[31]
.sym 62391 soc.cpu.cpu_state[6]
.sym 62392 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62395 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62396 soc.mem_rdata[28]
.sym 62397 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62398 soc.cpu.cpu_state[6]
.sym 62401 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62402 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62403 soc.cpu.irq_pending[9]
.sym 62404 soc.cpu.cpu_state[3]
.sym 62406 CLK$SB_IO_IN_$glb_clk
.sym 62407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62408 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62409 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 62410 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62411 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 62412 soc.cpu.reg_out[24]
.sym 62413 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 62414 soc.cpu.reg_out[28]
.sym 62415 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 62420 soc.cpu.instr_timer
.sym 62421 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62423 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62426 soc.cpu.irq_pending[9]
.sym 62427 soc.cpu.instr_timer
.sym 62431 soc.cpu.instr_timer
.sym 62432 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62433 soc.cpu.cpu_state[4]
.sym 62434 soc.cpu.irq_state[0]
.sym 62435 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 62436 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62437 soc.cpu.cpu_state[4]
.sym 62438 soc.cpu.latched_is_lh
.sym 62439 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 62440 soc.cpu.cpu_state[2]
.sym 62441 soc.cpu.reg_out[26]
.sym 62443 soc.cpu.pcpi_rs1[15]
.sym 62449 soc.cpu.cpu_state[4]
.sym 62453 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62457 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 62460 soc.cpu.latched_stalu
.sym 62461 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62462 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 62465 soc.cpu.reg_next_pc[25]
.sym 62466 soc.cpu.cpu_state[6]
.sym 62467 soc.cpu.cpu_state[3]
.sym 62468 soc.cpu.reg_out[25]
.sym 62469 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 62470 soc.cpu.pcpi_rs1[28]
.sym 62471 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62472 soc.cpu.irq_pending[30]
.sym 62473 soc.cpu.pcpi_rs1[27]
.sym 62474 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 62475 soc.cpu.alu_out_q[25]
.sym 62476 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 62477 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62478 soc.mem_rdata[26]
.sym 62479 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 62480 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62482 soc.cpu.latched_stalu
.sym 62483 soc.cpu.reg_out[25]
.sym 62484 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62485 soc.cpu.alu_out_q[25]
.sym 62488 soc.cpu.cpu_state[6]
.sym 62489 soc.mem_rdata[26]
.sym 62490 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62491 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 62494 soc.cpu.reg_next_pc[25]
.sym 62496 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 62497 soc.cpu.reg_out[25]
.sym 62501 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 62503 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 62506 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 62507 soc.cpu.alu_out_q[25]
.sym 62508 soc.cpu.latched_stalu
.sym 62509 soc.cpu.reg_out[25]
.sym 62512 soc.cpu.pcpi_rs1[27]
.sym 62513 soc.cpu.cpu_state[4]
.sym 62514 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 62515 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 62518 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62519 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 62521 soc.cpu.irq_pending[30]
.sym 62524 soc.cpu.pcpi_rs1[28]
.sym 62525 soc.cpu.cpu_state[4]
.sym 62526 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62527 soc.cpu.cpu_state[3]
.sym 62529 CLK$SB_IO_IN_$glb_clk
.sym 62530 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62531 soc.cpu.reg_out[21]
.sym 62532 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 62533 soc.cpu.reg_out[22]
.sym 62534 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 62535 soc.cpu.reg_out[29]
.sym 62536 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62537 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62538 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62544 soc.cpu.reg_out[28]
.sym 62545 soc.cpu.reg_out[15]
.sym 62546 soc.cpu.latched_stalu
.sym 62550 soc.cpu.cpuregs_rs1[8]
.sym 62554 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62555 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 62556 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 62557 soc.cpu.pcpi_rs1[7]
.sym 62558 soc.cpu.irq_pending[30]
.sym 62559 soc.cpu.instr_maskirq
.sym 62560 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 62561 soc.cpu.instr_maskirq
.sym 62562 soc.cpu.pcpi_rs1[4]
.sym 62563 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 62564 soc.cpu.reg_out[21]
.sym 62565 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62566 soc.cpu.pcpi_rs1[7]
.sym 62572 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 62573 soc.cpu.irq_pending[11]
.sym 62574 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 62575 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 62577 soc.cpu.instr_maskirq
.sym 62579 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 62580 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 62581 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 62582 soc.cpu.instr_retirq
.sym 62583 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 62584 soc.cpu.irq_mask[11]
.sym 62585 soc.cpu.reg_out[27]
.sym 62586 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62587 soc.cpu.pcpi_rs1[11]
.sym 62588 soc.cpu.alu_out_q[27]
.sym 62590 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62593 soc.cpu.cpu_state[4]
.sym 62594 soc.cpu.irq_state[0]
.sym 62596 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 62597 soc.cpu.instr_timer
.sym 62598 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.sym 62599 soc.cpu.irq_state[1]
.sym 62600 soc.cpu.latched_stalu
.sym 62601 soc.cpu.reg_next_pc[25]
.sym 62605 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62606 soc.cpu.irq_pending[11]
.sym 62607 soc.cpu.pcpi_rs1[11]
.sym 62608 soc.cpu.cpu_state[4]
.sym 62611 soc.cpu.irq_pending[11]
.sym 62612 soc.cpu.irq_state[1]
.sym 62613 soc.cpu.irq_mask[11]
.sym 62618 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 62619 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 62623 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 62625 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 62626 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 62629 soc.cpu.reg_next_pc[25]
.sym 62630 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.sym 62631 soc.cpu.irq_state[0]
.sym 62632 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 62635 soc.cpu.latched_stalu
.sym 62636 soc.cpu.reg_out[27]
.sym 62637 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62638 soc.cpu.alu_out_q[27]
.sym 62641 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 62643 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 62647 soc.cpu.instr_retirq
.sym 62648 soc.cpu.instr_timer
.sym 62649 soc.cpu.instr_maskirq
.sym 62652 CLK$SB_IO_IN_$glb_clk
.sym 62653 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62654 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62655 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 62656 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.sym 62657 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62658 soc.cpu.irq_pending[27]
.sym 62659 soc.cpu.irq_pending[29]
.sym 62660 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 62661 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 62667 soc.cpu.pcpi_rs1[16]
.sym 62669 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 62671 soc.cpu.instr_rdcycleh
.sym 62672 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 62674 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62675 soc.cpu.instr_rdcycleh
.sym 62676 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 62677 soc.cpu.irq_pending[11]
.sym 62678 soc.cpu.reg_out[22]
.sym 62679 soc.cpu.pcpi_rs1[29]
.sym 62680 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62681 soc.cpu.pcpi_rs1[10]
.sym 62682 soc.cpu.pcpi_rs1[27]
.sym 62683 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 62684 soc.cpu.pcpi_rs1[23]
.sym 62685 soc.cpu.cpu_state[3]
.sym 62686 soc.cpu.pcpi_rs1[9]
.sym 62687 soc.cpu.reg_next_pc[8]
.sym 62688 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62689 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 62695 soc.cpu.reg_next_pc[17]
.sym 62696 soc.cpu.cpu_state[4]
.sym 62697 soc.cpu.cpu_state[3]
.sym 62698 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62699 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 62700 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 62701 soc.cpu.cpu_state[3]
.sym 62702 soc.cpu.irq_pending[14]
.sym 62703 soc.cpu.pcpi_rs1[29]
.sym 62704 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62705 soc.cpu.cpu_state[2]
.sym 62706 soc.cpu.alu_out_q[30]
.sym 62707 soc.cpu.reg_out[30]
.sym 62708 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62709 soc.cpu.irq_state[1]
.sym 62710 soc.cpu.cpu_state[6]
.sym 62711 soc.cpu.latched_stalu
.sym 62713 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62714 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62715 soc.cpu.pcpi_rs1[30]
.sym 62716 soc.cpu.instr_rdcycleh
.sym 62717 soc.cpu.instr_rdinstr
.sym 62718 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62719 soc.cpu.cpu_state[4]
.sym 62720 soc.cpu.instr_rdinstrh
.sym 62721 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62723 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 62725 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 62726 soc.cpu.irq_state[0]
.sym 62728 soc.cpu.cpu_state[3]
.sym 62729 soc.cpu.pcpi_rs1[29]
.sym 62730 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62731 soc.cpu.cpu_state[4]
.sym 62734 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 62735 soc.cpu.cpu_state[6]
.sym 62736 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 62737 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 62740 soc.cpu.alu_out_q[30]
.sym 62741 soc.cpu.reg_out[30]
.sym 62742 soc.cpu.latched_stalu
.sym 62743 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62746 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62747 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62748 soc.cpu.cpu_state[2]
.sym 62749 soc.cpu.cpu_state[3]
.sym 62752 soc.cpu.cpu_state[3]
.sym 62753 soc.cpu.cpu_state[4]
.sym 62754 soc.cpu.pcpi_rs1[30]
.sym 62755 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62758 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62759 soc.cpu.cpu_state[3]
.sym 62760 soc.cpu.irq_pending[14]
.sym 62761 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62764 soc.cpu.irq_state[0]
.sym 62765 soc.cpu.irq_state[1]
.sym 62766 soc.cpu.reg_next_pc[17]
.sym 62767 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 62771 soc.cpu.instr_rdinstr
.sym 62772 soc.cpu.instr_rdcycleh
.sym 62773 soc.cpu.instr_rdinstrh
.sym 62775 CLK$SB_IO_IN_$glb_clk
.sym 62776 resetn_SB_LUT4_I3_O_$glb_sr
.sym 62777 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 62778 soc.cpu.irq_pending[30]
.sym 62779 soc.cpu.irq_pending[17]
.sym 62780 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 62781 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 62782 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62783 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62784 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 62789 soc.cpu.irq_mask[27]
.sym 62791 $PACKER_VCC_NET
.sym 62792 soc.cpu.alu_out_q[30]
.sym 62793 soc.cpu.cpu_state[2]
.sym 62794 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62795 soc.cpu.irq_pending[24]
.sym 62798 soc.cpu.cpu_state[6]
.sym 62800 soc.cpu.cpu_state[4]
.sym 62801 soc.cpu.pcpi_rs1[25]
.sym 62802 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62803 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62804 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 62805 soc.cpu.irq_pending[27]
.sym 62806 soc.cpu.instr_rdinstrh
.sym 62807 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 62808 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 62809 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 62810 soc.cpu.irq_pending[3]
.sym 62811 soc.cpu.pcpi_rs1[11]
.sym 62812 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 62819 soc.cpu.reg_out[14]
.sym 62820 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3_SB_LUT4_O_I0
.sym 62821 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62822 soc.cpu.irq_pending[27]
.sym 62824 soc.cpu.alu_out_q[14]
.sym 62826 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 62827 soc.cpu.reg_next_pc[29]
.sym 62828 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 62829 soc.cpu.irq_mask[14]
.sym 62830 soc.cpu.latched_stalu
.sym 62831 soc.cpu.cpu_state[4]
.sym 62832 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 62833 soc.cpu.irq_mask[3]
.sym 62834 soc.cpu.irq_pending[3]
.sym 62835 soc.cpu.pcpi_rs1[14]
.sym 62836 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 62838 soc.cpu.irq_state[1]
.sym 62839 soc.cpu.irq_mask[27]
.sym 62840 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62841 soc.cpu.irq_pending[14]
.sym 62843 soc.cpu.irq_pending[30]
.sym 62844 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 62845 soc.cpu.cpu_state[2]
.sym 62846 soc.cpu.irq_state[1]
.sym 62847 soc.cpu.reg_next_pc[8]
.sym 62848 soc.cpu.irq_mask[30]
.sym 62849 soc.cpu.irq_state[0]
.sym 62851 soc.cpu.reg_next_pc[29]
.sym 62852 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 62853 soc.cpu.irq_state[0]
.sym 62854 soc.cpu.irq_state[1]
.sym 62857 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 62858 soc.cpu.irq_mask[3]
.sym 62859 soc.cpu.irq_state[1]
.sym 62860 soc.cpu.irq_pending[3]
.sym 62863 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 62864 soc.cpu.reg_out[14]
.sym 62865 soc.cpu.alu_out_q[14]
.sym 62866 soc.cpu.latched_stalu
.sym 62869 soc.cpu.irq_state[1]
.sym 62870 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 62871 soc.cpu.irq_pending[14]
.sym 62872 soc.cpu.irq_mask[14]
.sym 62875 soc.cpu.cpu_state[4]
.sym 62876 soc.cpu.pcpi_rs1[14]
.sym 62877 soc.cpu.cpu_state[2]
.sym 62878 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62881 soc.cpu.irq_state[1]
.sym 62882 soc.cpu.irq_state[0]
.sym 62883 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 62884 soc.cpu.reg_next_pc[8]
.sym 62887 soc.cpu.irq_pending[27]
.sym 62888 soc.cpu.irq_mask[27]
.sym 62889 soc.cpu.irq_state[1]
.sym 62890 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 62893 soc.cpu.irq_state[1]
.sym 62894 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3_SB_LUT4_O_I0
.sym 62895 soc.cpu.irq_mask[30]
.sym 62896 soc.cpu.irq_pending[30]
.sym 62900 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 62901 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62902 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62903 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62904 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 62905 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62906 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62907 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 62910 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 62914 $PACKER_VCC_NET
.sym 62915 soc.cpu.irq_mask[14]
.sym 62917 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62921 $PACKER_VCC_NET
.sym 62924 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62925 soc.cpu.irq_mask[17]
.sym 62926 soc.cpu.cpu_state[2]
.sym 62927 soc.cpu.pcpi_rs1[15]
.sym 62928 soc.cpu.pcpi_rs1[22]
.sym 62929 soc.cpu.cpu_state[4]
.sym 62930 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62931 soc.cpu.cpu_state[2]
.sym 62932 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62933 soc.cpu.pcpi_rs1[17]
.sym 62934 soc.cpu.latched_is_lh
.sym 62935 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 62941 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 62942 soc.cpu.irq_state[1]
.sym 62943 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62944 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62945 soc.cpu.irq_state[1]
.sym 62947 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 62948 soc.cpu.irq_state[0]
.sym 62950 soc.cpu.reg_next_pc[31]
.sym 62951 soc.cpu.reg_next_pc[20]
.sym 62952 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62953 soc.cpu.cpu_state[4]
.sym 62955 soc.cpu.cpu_state[3]
.sym 62956 soc.cpu.irq_state[0]
.sym 62958 soc.cpu.reg_next_pc[7]
.sym 62959 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 62960 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62961 soc.cpu.irq_pending[3]
.sym 62962 soc.cpu.reg_next_pc[21]
.sym 62964 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 62965 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62966 soc.cpu.reg_next_pc[23]
.sym 62967 soc.cpu.cpu_state[2]
.sym 62968 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62970 soc.cpu.pcpi_rs1[17]
.sym 62974 soc.cpu.irq_pending[3]
.sym 62975 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62976 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 62980 soc.cpu.irq_state[1]
.sym 62981 soc.cpu.reg_next_pc[31]
.sym 62982 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 62983 soc.cpu.irq_state[0]
.sym 62986 soc.cpu.irq_state[1]
.sym 62987 soc.cpu.irq_state[0]
.sym 62988 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 62989 soc.cpu.reg_next_pc[7]
.sym 62992 soc.cpu.reg_next_pc[20]
.sym 62993 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 62994 soc.cpu.irq_state[1]
.sym 62995 soc.cpu.irq_state[0]
.sym 62998 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 62999 soc.cpu.irq_state[1]
.sym 63000 soc.cpu.irq_state[0]
.sym 63001 soc.cpu.reg_next_pc[21]
.sym 63004 soc.cpu.cpu_state[3]
.sym 63005 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63006 soc.cpu.cpu_state[4]
.sym 63007 soc.cpu.pcpi_rs1[17]
.sym 63010 soc.cpu.irq_state[0]
.sym 63011 soc.cpu.irq_state[1]
.sym 63012 soc.cpu.reg_next_pc[23]
.sym 63013 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 63016 soc.cpu.cpu_state[2]
.sym 63018 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63019 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63023 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 63024 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 63025 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 63026 soc.cpu.irq_pending[7]
.sym 63027 soc.cpu.irq_pending[3]
.sym 63028 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63029 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 63030 soc.cpu.irq_pending[23]
.sym 63034 soc.cpu.pcpi_rs1[18]
.sym 63035 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 63036 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63038 soc.cpu.pcpi_rs1[26]
.sym 63039 soc.cpu.reg_next_pc[20]
.sym 63041 soc.cpu.irq_state[1]
.sym 63042 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 63043 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 63044 soc.cpu.cpuregs_rs1[5]
.sym 63045 soc.cpu.cpuregs_rs1[12]
.sym 63046 soc.cpu.irq_state[1]
.sym 63047 soc.cpu.instr_maskirq
.sym 63048 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 63049 soc.cpu.irq_mask[30]
.sym 63050 soc.cpu.irq_mask[0]
.sym 63051 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 63052 soc.cpu.reg_next_pc[23]
.sym 63053 soc.cpu.pcpi_rs1[7]
.sym 63054 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 63055 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 63056 soc.cpu.pcpi_rs1[17]
.sym 63057 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63058 soc.cpu.pcpi_rs1[4]
.sym 63065 soc.cpu.pcpi_rs1[4]
.sym 63066 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63067 soc.cpu.irq_pending[7]
.sym 63068 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63069 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63070 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63071 soc.cpu.pcpi_rs1[7]
.sym 63073 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63077 soc.cpu.irq_pending[27]
.sym 63078 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 63079 soc.cpu.cpu_state[2]
.sym 63080 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 63081 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 63083 soc.cpu.cpu_state[3]
.sym 63084 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63085 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63086 soc.cpu.pcpi_rs1[3]
.sym 63089 soc.cpu.cpu_state[4]
.sym 63090 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63091 soc.cpu.cpu_state[3]
.sym 63092 soc.cpu.pcpi_rs1[6]
.sym 63094 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63095 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63098 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 63099 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 63103 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 63104 soc.cpu.cpu_state[3]
.sym 63105 soc.cpu.irq_pending[7]
.sym 63106 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63109 soc.cpu.cpu_state[4]
.sym 63110 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63111 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63112 soc.cpu.pcpi_rs1[7]
.sym 63115 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63116 soc.cpu.cpu_state[4]
.sym 63117 soc.cpu.cpu_state[3]
.sym 63118 soc.cpu.pcpi_rs1[3]
.sym 63121 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63122 soc.cpu.pcpi_rs1[6]
.sym 63123 soc.cpu.cpu_state[4]
.sym 63124 soc.cpu.cpu_state[3]
.sym 63127 soc.cpu.pcpi_rs1[4]
.sym 63128 soc.cpu.cpu_state[4]
.sym 63129 soc.cpu.cpu_state[3]
.sym 63130 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63133 soc.cpu.cpu_state[2]
.sym 63134 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63135 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63136 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63139 soc.cpu.cpu_state[3]
.sym 63140 soc.cpu.irq_pending[27]
.sym 63141 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 63142 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63144 CLK$SB_IO_IN_$glb_clk
.sym 63145 resetn_SB_LUT4_I3_O_$glb_sr
.sym 63146 soc.cpu.irq_mask[17]
.sym 63147 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 63148 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 63149 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63150 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 63151 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 63152 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63153 soc.cpu.irq_mask[30]
.sym 63159 soc.cpu.instr_retirq
.sym 63160 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63161 soc.cpu.irq_pending[7]
.sym 63163 soc.cpu.cpuregs_rs1[13]
.sym 63165 soc.cpu.cpuregs_rs1[19]
.sym 63169 soc.cpu.instr_rdinstr
.sym 63170 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63171 soc.cpu.cpuregs_rs1[12]
.sym 63172 soc.cpu.irq_pending[0]
.sym 63173 soc.cpu.pcpi_rs1[10]
.sym 63174 soc.cpu.pcpi_rs1[27]
.sym 63175 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63176 soc.cpu.pcpi_rs1[23]
.sym 63177 soc.cpu.pcpi_rs1[9]
.sym 63178 soc.cpu.pcpi_rs1[29]
.sym 63179 soc.cpu.pcpi_rs1[6]
.sym 63180 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63181 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 63188 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63189 soc.cpu.pcpi_rs1[19]
.sym 63190 soc.cpu.pcpi_rs1[7]
.sym 63191 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63194 soc.cpu.pcpi_rs1[10]
.sym 63195 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63196 soc.cpu.pcpi_rs1[16]
.sym 63197 soc.cpu.pcpi_rs1[6]
.sym 63198 soc.cpu.cpu_state[2]
.sym 63199 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63201 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63202 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63204 soc.cpu.irq_mask[2]
.sym 63205 soc.cpu.cpu_state[4]
.sym 63206 soc.cpu.pcpi_rs1[3]
.sym 63207 soc.cpu.instr_maskirq
.sym 63208 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63209 soc.cpu.pcpi_rs1[5]
.sym 63210 soc.cpu.pcpi_rs1[13]
.sym 63212 soc.cpu.cpu_state[3]
.sym 63213 soc.cpu.pcpi_rs1[8]
.sym 63214 soc.cpu.pcpi_rs1[2]
.sym 63215 soc.cpu.pcpi_rs1[14]
.sym 63216 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63217 soc.cpu.pcpi_rs1[11]
.sym 63220 soc.cpu.pcpi_rs1[16]
.sym 63221 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63222 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63223 soc.cpu.pcpi_rs1[14]
.sym 63226 soc.cpu.pcpi_rs1[11]
.sym 63227 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63228 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63229 soc.cpu.pcpi_rs1[19]
.sym 63232 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63233 soc.cpu.pcpi_rs1[8]
.sym 63234 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63235 soc.cpu.pcpi_rs1[6]
.sym 63238 soc.cpu.pcpi_rs1[11]
.sym 63239 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63240 soc.cpu.pcpi_rs1[3]
.sym 63241 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63244 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63245 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63246 soc.cpu.pcpi_rs1[5]
.sym 63247 soc.cpu.pcpi_rs1[7]
.sym 63250 soc.cpu.pcpi_rs1[10]
.sym 63251 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63252 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63253 soc.cpu.pcpi_rs1[2]
.sym 63256 soc.cpu.cpu_state[3]
.sym 63257 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63258 soc.cpu.cpu_state[4]
.sym 63259 soc.cpu.pcpi_rs1[13]
.sym 63262 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63263 soc.cpu.instr_maskirq
.sym 63264 soc.cpu.irq_mask[2]
.sym 63265 soc.cpu.cpu_state[2]
.sym 63269 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 63270 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63271 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 63272 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 63273 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 63274 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63275 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63276 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63281 soc.cpu.irq_mask[27]
.sym 63282 soc.cpu.pcpi_rs1[16]
.sym 63284 soc.cpu.cpu_state[2]
.sym 63285 soc.cpu.pcpi_rs1[19]
.sym 63286 soc.cpu.irq_mask[30]
.sym 63287 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63288 $PACKER_VCC_NET
.sym 63289 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63291 soc.cpu.cpuregs_rs1[30]
.sym 63292 soc.cpu.cpuregs_rs1[29]
.sym 63293 soc.cpu.pcpi_rs1[25]
.sym 63294 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63295 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63296 soc.cpu.pcpi_rs1[13]
.sym 63299 soc.cpu.pcpi_rs1[8]
.sym 63301 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63302 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63303 soc.cpu.pcpi_rs1[11]
.sym 63304 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63310 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63311 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 63312 soc.cpu.pcpi_rs1[6]
.sym 63313 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 63314 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63318 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63319 soc.cpu.pcpi_rs1[9]
.sym 63320 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 63321 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 63322 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63323 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 63324 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 63326 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63328 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63329 soc.cpu.pcpi_rs1[7]
.sym 63334 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 63335 soc.cpu.cpu_state[4]
.sym 63336 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 63337 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 63338 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 63339 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 63340 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63341 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 63344 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63345 soc.cpu.cpu_state[4]
.sym 63349 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 63350 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63351 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 63352 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 63355 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63356 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 63357 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 63358 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 63361 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63362 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 63363 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 63364 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 63367 soc.cpu.pcpi_rs1[9]
.sym 63368 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63369 soc.cpu.cpu_state[4]
.sym 63370 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63373 soc.cpu.pcpi_rs1[7]
.sym 63374 soc.cpu.cpu_state[4]
.sym 63375 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63376 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63379 soc.cpu.pcpi_rs1[6]
.sym 63380 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63381 soc.cpu.cpu_state[4]
.sym 63382 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63385 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 63386 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 63387 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 63388 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63389 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63390 CLK$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63393 soc.cpu.pcpi_rs1[8]
.sym 63394 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 63395 soc.cpu.pcpi_rs1[11]
.sym 63396 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 63398 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 63399 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63404 soc.cpu.cpuregs_rs1[17]
.sym 63406 soc.cpu.cpuregs_rs1[22]
.sym 63408 soc.cpu.pcpi_rs1[9]
.sym 63409 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63410 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63417 soc.cpu.pcpi_rs1[17]
.sym 63418 soc.cpu.cpu_state[2]
.sym 63420 soc.cpu.pcpi_rs1[22]
.sym 63421 soc.cpu.cpu_state[4]
.sym 63422 soc.cpu.pcpi_rs1[13]
.sym 63423 soc.cpu.pcpi_rs1[15]
.sym 63424 soc.cpu.cpu_state[2]
.sym 63425 soc.cpu.latched_is_lh
.sym 63427 soc.cpu.cpu_state[4]
.sym 63433 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63434 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63437 soc.cpu.cpu_state[4]
.sym 63438 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 63440 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63443 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63444 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 63446 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63448 soc.cpu.pcpi_rs1[10]
.sym 63450 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63451 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63452 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63453 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63454 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63455 soc.cpu.cpu_state[2]
.sym 63456 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63457 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63460 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63461 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 63462 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63463 soc.cpu.cpu_state[2]
.sym 63464 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63466 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63467 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63468 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63469 soc.cpu.cpu_state[2]
.sym 63472 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63473 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63474 soc.cpu.cpu_state[2]
.sym 63475 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63478 soc.cpu.pcpi_rs1[10]
.sym 63479 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63480 soc.cpu.cpu_state[4]
.sym 63481 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63484 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63485 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63486 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63487 soc.cpu.cpu_state[2]
.sym 63490 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63491 soc.cpu.cpu_state[2]
.sym 63492 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63493 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63502 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 63503 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 63504 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63505 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 63508 soc.cpu.cpu_state[2]
.sym 63509 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63510 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63511 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63512 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63513 CLK$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63516 soc.cpu.pcpi_rs1[13]
.sym 63517 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63518 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63519 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 63520 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 63521 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63522 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 63526 soc.cpu.pcpi_rs1[22]
.sym 63528 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63532 soc.cpu.cpuregs_rs1[20]
.sym 63536 soc.cpu.pcpi_rs1[8]
.sym 63537 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 63539 soc.cpu.instr_maskirq
.sym 63540 soc.cpu.pcpi_rs1[18]
.sym 63541 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 63542 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63543 soc.cpu.pcpi_rs1[17]
.sym 63544 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 63545 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 63546 soc.cpu.irq_mask[0]
.sym 63547 soc.cpu.irq_state[1]
.sym 63548 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63556 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63557 soc.cpu.pcpi_rs1[15]
.sym 63558 soc.cpu.pcpi_rs1[20]
.sym 63559 soc.cpu.cpu_state[2]
.sym 63560 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 63561 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63562 soc.cpu.cpu_state[2]
.sym 63563 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63564 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63565 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63566 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63567 soc.cpu.pcpi_rs1[12]
.sym 63568 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63569 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 63570 soc.cpu.pcpi_rs1[14]
.sym 63571 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63574 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63577 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 63578 soc.cpu.pcpi_rs1[17]
.sym 63579 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63580 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 63581 soc.cpu.cpu_state[4]
.sym 63582 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 63583 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63585 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 63586 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63587 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63589 soc.cpu.pcpi_rs1[12]
.sym 63590 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63591 soc.cpu.pcpi_rs1[20]
.sym 63592 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63595 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 63596 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 63597 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63598 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 63601 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63602 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63603 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63604 soc.cpu.cpu_state[2]
.sym 63607 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63608 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 63609 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63610 soc.cpu.cpu_state[2]
.sym 63619 soc.cpu.pcpi_rs1[14]
.sym 63620 soc.cpu.cpu_state[4]
.sym 63621 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63622 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63625 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63626 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 63627 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 63628 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 63631 soc.cpu.pcpi_rs1[15]
.sym 63632 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63633 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63634 soc.cpu.pcpi_rs1[17]
.sym 63635 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63636 CLK$SB_IO_IN_$glb_clk
.sym 63638 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 63639 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 63640 soc.cpu.irq_mask[1]
.sym 63641 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 63642 soc.cpu.irq_mask[2]
.sym 63643 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63644 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63645 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63654 soc.cpu.pcpi_rs1[15]
.sym 63655 soc.cpu.pcpi_rs1[5]
.sym 63659 soc.cpu.cpuregs_rs1[13]
.sym 63660 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63661 soc.cpu.instr_retirq
.sym 63663 soc.cpu.irq_mask[2]
.sym 63664 soc.cpu.irq_pending[0]
.sym 63665 soc.cpu.pcpi_rs1[27]
.sym 63666 soc.cpu.pcpi_rs1[18]
.sym 63667 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63668 soc.cpu.pcpi_rs1[23]
.sym 63669 soc.cpu.pcpi_rs1[29]
.sym 63670 soc.cpu.pcpi_rs1[9]
.sym 63672 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63673 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63679 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63680 soc.cpu.pcpi_rs1[15]
.sym 63682 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 63683 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63687 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 63688 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 63689 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 63690 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 63691 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63693 soc.cpu.pcpi_rs1[17]
.sym 63696 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 63697 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63698 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 63699 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 63700 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63702 soc.cpu.pcpi_rs1[23]
.sym 63703 soc.cpu.cpu_state[4]
.sym 63704 soc.cpu.cpu_state[4]
.sym 63705 soc.cpu.irq_mask[1]
.sym 63706 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 63708 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63709 soc.cpu.pcpi_rs1[18]
.sym 63710 soc.cpu.irq_pending[1]
.sym 63714 soc.cpu.irq_pending[1]
.sym 63715 soc.cpu.irq_mask[1]
.sym 63718 soc.cpu.cpu_state[4]
.sym 63719 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63720 soc.cpu.pcpi_rs1[18]
.sym 63721 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63724 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 63725 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63726 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 63727 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 63730 soc.cpu.pcpi_rs1[23]
.sym 63731 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63732 soc.cpu.cpu_state[4]
.sym 63733 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63736 soc.cpu.cpu_state[4]
.sym 63737 soc.cpu.pcpi_rs1[15]
.sym 63738 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63739 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63742 soc.cpu.pcpi_rs1[17]
.sym 63743 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63744 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63745 soc.cpu.cpu_state[4]
.sym 63748 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 63749 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 63750 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63751 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 63754 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 63755 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63756 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 63757 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 63758 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63759 CLK$SB_IO_IN_$glb_clk
.sym 63761 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 63762 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63763 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 63764 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 63765 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63766 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63767 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 63768 soc.cpu.irq_pending[0]
.sym 63773 soc.cpu.cpu_state[2]
.sym 63778 soc.cpu.cpuregs_rs1[26]
.sym 63781 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63782 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 63783 soc.cpu.pcpi_rs1[16]
.sym 63785 soc.cpu.pcpi_rs1[25]
.sym 63786 soc.cpu.pcpi_rs1[22]
.sym 63792 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63794 LCD_SPI_SDA$SB_IO_OUT
.sym 63795 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63804 soc.cpu.pcpi_rs1[22]
.sym 63805 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 63806 soc.cpu.irq_mask[0]
.sym 63807 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63808 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 63811 soc.cpu.pcpi_rs1[14]
.sym 63813 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63814 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 63815 soc.cpu.pcpi_rs1[17]
.sym 63816 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63817 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63818 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63819 soc.cpu.irq_state[1]
.sym 63821 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 63822 soc.cpu.pcpi_rs1[25]
.sym 63823 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63824 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 63825 soc.cpu.irq_pending[0]
.sym 63826 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63827 soc.cpu.cpu_state[4]
.sym 63830 soc.cpu.pcpi_rs1[19]
.sym 63831 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 63832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63833 soc.cpu.pcpi_rs1[27]
.sym 63835 soc.cpu.pcpi_rs1[22]
.sym 63836 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63837 soc.cpu.cpu_state[4]
.sym 63838 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63841 soc.cpu.irq_state[1]
.sym 63842 soc.cpu.irq_mask[0]
.sym 63843 soc.cpu.irq_pending[0]
.sym 63847 soc.cpu.pcpi_rs1[22]
.sym 63848 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63849 soc.cpu.pcpi_rs1[14]
.sym 63850 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63853 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63854 soc.cpu.cpu_state[4]
.sym 63855 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63856 soc.cpu.pcpi_rs1[25]
.sym 63859 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63860 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 63861 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 63862 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 63865 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63866 soc.cpu.pcpi_rs1[17]
.sym 63867 soc.cpu.pcpi_rs1[19]
.sym 63868 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63871 soc.cpu.cpu_state[4]
.sym 63872 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 63873 soc.cpu.pcpi_rs1[27]
.sym 63874 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 63877 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 63878 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 63879 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63880 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 63881 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 63882 CLK$SB_IO_IN_$glb_clk
.sym 63898 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 63901 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63903 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 63904 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63906 soc.cpu.pcpi_rs1[25]
.sym 63909 $PACKER_GND_NET
.sym 63910 soc.cpu.cpu_state[2]
.sym 63913 soc.cpu.cpu_state[4]
.sym 63919 soc.cpu.pcpi_rs1[27]
.sym 63926 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63927 soc.cpu.pcpi_rs1[30]
.sym 63928 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 63929 soc.cpu.pcpi_rs1[24]
.sym 63931 soc.cpu.pcpi_rs1[23]
.sym 63932 soc.cpu.pcpi_rs1[27]
.sym 63934 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63936 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63937 soc.cpu.pcpi_rs1[25]
.sym 63938 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63940 soc.cpu.pcpi_rs1[29]
.sym 63942 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63943 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63944 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63946 soc.cpu.pcpi_rs1[22]
.sym 63949 soc.cpu.pcpi_rs1[31]
.sym 63950 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63951 soc.cpu.pcpi_rs1[28]
.sym 63952 soc.cpu.pcpi_rs1[26]
.sym 63958 soc.cpu.pcpi_rs1[24]
.sym 63959 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63960 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63961 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 63964 soc.cpu.pcpi_rs1[28]
.sym 63965 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63966 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63967 soc.cpu.pcpi_rs1[26]
.sym 63970 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63971 soc.cpu.pcpi_rs1[25]
.sym 63972 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63973 soc.cpu.pcpi_rs1[27]
.sym 63976 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63977 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63978 soc.cpu.pcpi_rs1[31]
.sym 63979 soc.cpu.pcpi_rs1[29]
.sym 63982 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63983 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63984 soc.cpu.pcpi_rs1[23]
.sym 63985 soc.cpu.pcpi_rs1[31]
.sym 63988 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63989 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 63990 soc.cpu.pcpi_rs1[27]
.sym 63991 soc.cpu.pcpi_rs1[29]
.sym 63994 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63995 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63996 soc.cpu.pcpi_rs1[30]
.sym 63997 soc.cpu.pcpi_rs1[22]
.sym 64000 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64001 soc.cpu.pcpi_rs1[26]
.sym 64002 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 64003 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64021 soc.cpu.cpuregs_rs1[30]
.sym 64024 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 64230 flash_io0_do
.sym 64232 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64233 soc.spimemio.xfer_io0_90
.sym 64235 flash_io0_do_SB_LUT4_O_I2
.sym 64236 soc.memory.wen[0]
.sym 64237 soc.memory.wen[1]
.sym 64252 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64262 flash_io3_di
.sym 64274 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64280 soc.spimemio_cfgreg_do[31]
.sym 64281 resetn
.sym 64287 soc.spimemio.config_oe[1]
.sym 64288 iomem_wdata[8]
.sym 64289 iomem_wstrb[1]
.sym 64292 soc.spimemio.config_oe[3]
.sym 64294 iomem_wdata[11]
.sym 64295 flash_io0_oe_SB_LUT4_O_I1
.sym 64296 iomem_wdata[10]
.sym 64298 flash_io3_oe_SB_LUT4_O_I1
.sym 64301 soc.spimemio.config_oe[2]
.sym 64302 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64303 iomem_wdata[9]
.sym 64305 resetn
.sym 64306 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64308 iomem_wstrb[1]
.sym 64311 soc.spimemio_cfgreg_do[31]
.sym 64312 soc.spimemio.config_oe[2]
.sym 64313 flash_io3_oe_SB_LUT4_O_I1
.sym 64318 flash_io0_oe_SB_LUT4_O_I1
.sym 64319 soc.spimemio.config_oe[1]
.sym 64320 soc.spimemio_cfgreg_do[31]
.sym 64323 flash_io3_oe_SB_LUT4_O_I1
.sym 64325 soc.spimemio_cfgreg_do[31]
.sym 64326 soc.spimemio.config_oe[3]
.sym 64331 iomem_wdata[11]
.sym 64337 iomem_wdata[10]
.sym 64343 iomem_wdata[8]
.sym 64350 iomem_wdata[9]
.sym 64351 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64352 CLK$SB_IO_IN_$glb_clk
.sym 64353 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64359 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O
.sym 64360 flash_io3_oe_SB_LUT4_O_I1
.sym 64363 soc.spimemio.config_do[0]
.sym 64365 flash_io0_oe_SB_LUT4_O_I1
.sym 64371 soc.memory.wen[0]
.sym 64372 soc.spimemio.config_do[2]
.sym 64375 soc.memory.wen[1]
.sym 64378 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 64379 soc.ram_ready
.sym 64390 iomem_wdata[10]
.sym 64395 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64397 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64404 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 64407 soc.spimemio_cfgreg_do[22]
.sym 64409 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 64410 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 64412 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64413 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64415 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 64418 iomem_addr[16]
.sym 64421 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64424 iomem_wdata[9]
.sym 64429 iomem_wstrb[1]
.sym 64437 flash_io0_oe_SB_LUT4_O_I2
.sym 64441 soc.spimemio.config_oe[0]
.sym 64453 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64456 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 64458 flash_io0_oe_SB_LUT4_O_I1
.sym 64459 soc.spimemio_cfgreg_do[31]
.sym 64480 flash_io0_oe_SB_LUT4_O_I2
.sym 64481 flash_io0_oe_SB_LUT4_O_I1
.sym 64482 soc.spimemio.config_oe[0]
.sym 64483 soc.spimemio_cfgreg_do[31]
.sym 64505 soc.spimemio_cfgreg_do[31]
.sym 64506 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64507 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 64515 CLK$SB_IO_IN_$glb_clk
.sym 64516 resetn_SB_LUT4_I3_O_$glb_sr
.sym 64517 soc.spimemio.din_tag[3]
.sym 64521 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64522 soc.spimemio.din_tag[1]
.sym 64523 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64530 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 64531 flash_io0_oe_SB_LUT4_O_I2
.sym 64532 iomem_addr[7]
.sym 64535 soc.spimemio_cfgreg_do[31]
.sym 64537 soc.spimemio.xfer.xfer_qspi
.sym 64539 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 64542 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64544 soc.ram_ready
.sym 64546 soc.spimemio.xfer.xfer_rd
.sym 64549 iomem_wstrb[1]
.sym 64552 soc.spimemio.xfer_csb
.sym 64566 iomem_wstrb[0]
.sym 64573 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64574 resetn
.sym 64578 soc.spimemio.dout_data[0]
.sym 64622 soc.spimemio.dout_data[0]
.sym 64627 resetn
.sym 64628 iomem_wstrb[0]
.sym 64629 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64637 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 64638 CLK$SB_IO_IN_$glb_clk
.sym 64640 soc.spimemio.dout_tag[3]
.sym 64641 soc.spimemio.dout_tag[1]
.sym 64643 soc.spimemio.dout_tag[2]
.sym 64644 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 64645 soc.spimemio.dout_tag[0]
.sym 64647 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64652 soc.spimemio.config_do[1]
.sym 64653 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64654 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 64655 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 64656 soc.spimemio_cfgreg_do[21]
.sym 64658 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 64659 soc.spimemio.xfer_resetn
.sym 64661 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64662 flash_clk$SB_IO_OUT
.sym 64663 soc.spimemio_cfgreg_do[31]
.sym 64664 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64669 resetn
.sym 64670 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64671 soc.simpleuart.recv_buf_valid
.sym 64672 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64673 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 64675 iomem_wdata[22]
.sym 64683 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 64693 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64734 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 64760 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 64761 CLK$SB_IO_IN_$glb_clk
.sym 64763 soc.spimemio.xfer.xfer_tag[3]
.sym 64764 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 64765 soc.spimemio.xfer.xfer_rd
.sym 64766 soc.spimemio.xfer.xfer_tag[2]
.sym 64767 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 64768 soc.spimemio.xfer.xfer_tag[1]
.sym 64769 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 64770 soc.spimemio.xfer.xfer_tag[0]
.sym 64776 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 64783 soc.spimemio.xfer_csb
.sym 64785 flash_csb$SB_IO_OUT
.sym 64786 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64789 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 64791 resetn
.sym 64792 soc.spimemio_cfgreg_do[22]
.sym 64793 soc.spimemio.dout_tag[0]
.sym 64797 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 64804 soc.spimemio.buffer[22]
.sym 64806 soc.spimemio.buffer[16]
.sym 64808 soc.simpleuart_reg_div_do[31]
.sym 64811 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64814 soc.ram_ready
.sym 64816 soc.spimemio.buffer[21]
.sym 64817 soc.spimemio_cfgreg_do[31]
.sym 64826 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64828 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 64831 soc.simpleuart.recv_buf_valid
.sym 64832 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64833 soc.spimemio.dout_data[7]
.sym 64837 soc.spimemio.buffer[16]
.sym 64843 soc.ram_ready
.sym 64844 soc.spimemio_cfgreg_do[31]
.sym 64845 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64846 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64856 soc.spimemio.buffer[22]
.sym 64861 soc.simpleuart_reg_div_do[31]
.sym 64862 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 64863 soc.simpleuart.recv_buf_valid
.sym 64864 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64868 soc.spimemio.dout_data[7]
.sym 64876 soc.spimemio.buffer[21]
.sym 64883 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 64884 CLK$SB_IO_IN_$glb_clk
.sym 64891 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64892 soc.spimemio.buffer[14]
.sym 64893 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 64896 soc.mem_rdata[16]
.sym 64899 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 64900 soc.spimemio.buffer[16]
.sym 64901 $PACKER_VCC_NET
.sym 64902 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 64903 soc.spimemio.din_rd
.sym 64904 soc.simpleuart_reg_div_do[31]
.sym 64906 iomem_wdata[12]
.sym 64907 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 64908 soc.spimemio.jump
.sym 64910 iomem_addr[16]
.sym 64911 iomem_addr[6]
.sym 64912 soc.spimemio.state[1]
.sym 64913 iomem_addr[11]
.sym 64914 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 64917 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 64918 soc.simpleuart_reg_div_do[22]
.sym 64921 soc.spimemio.din_tag[0]
.sym 64929 iomem_rdata[22]
.sym 64930 soc.spimem_rdata[22]
.sym 64931 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 64932 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 64933 iomem_wdata[16]
.sym 64935 soc.spimem_rdata[16]
.sym 64936 iomem_rdata[21]
.sym 64937 iomem_rdata[31]
.sym 64938 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 64939 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 64940 soc.spimem_rdata[31]
.sym 64941 soc.spimem_rdata[21]
.sym 64942 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 64943 iomem_rdata[16]
.sym 64945 iomem_wdata[22]
.sym 64947 iomem_ready_SB_LUT4_I1_O
.sym 64948 iomem_ready_SB_LUT4_I1_O
.sym 64949 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 64950 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 64954 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 64956 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 64962 iomem_wdata[22]
.sym 64966 iomem_rdata[31]
.sym 64967 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 64968 iomem_ready_SB_LUT4_I1_O
.sym 64969 soc.spimem_rdata[31]
.sym 64972 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 64973 iomem_ready_SB_LUT4_I1_O
.sym 64974 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 64975 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 64978 iomem_ready_SB_LUT4_I1_O
.sym 64979 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 64980 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 64981 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 64984 iomem_ready_SB_LUT4_I1_O
.sym 64985 soc.spimem_rdata[22]
.sym 64986 iomem_rdata[22]
.sym 64987 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 64990 iomem_ready_SB_LUT4_I1_O
.sym 64991 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 64992 soc.spimem_rdata[16]
.sym 64993 iomem_rdata[16]
.sym 64996 iomem_wdata[16]
.sym 65002 soc.spimem_rdata[21]
.sym 65003 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 65004 iomem_ready_SB_LUT4_I1_O
.sym 65005 iomem_rdata[21]
.sym 65006 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65007 CLK$SB_IO_IN_$glb_clk
.sym 65008 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65009 soc.spimemio.buffer[17]
.sym 65011 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 65012 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 65013 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65014 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65015 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 65016 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65021 soc.spimemio_cfgreg_do[22]
.sym 65022 soc.spimemio.jump
.sym 65023 soc.spimemio.state[4]
.sym 65024 soc.spimemio.dout_data[2]
.sym 65025 iomem_rdata[31]
.sym 65026 soc.spimemio.state[10]
.sym 65027 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65028 soc.spimemio.state[7]
.sym 65031 soc.spimemio.dout_data[0]
.sym 65033 iomem_ready_SB_LUT4_I1_O
.sym 65035 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 65040 iomem_wstrb[1]
.sym 65043 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 65050 soc.spimemio_cfgreg_do[22]
.sym 65053 soc.spimemio.dout_data[5]
.sym 65054 soc.spimemio.dout_data[1]
.sym 65056 soc.spimemio_cfgreg_do[16]
.sym 65058 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 65066 soc.ram_ready
.sym 65068 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65070 soc.simpleuart_reg_div_do[16]
.sym 65071 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 65073 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65074 soc.spimemio.buffer[17]
.sym 65076 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65078 soc.simpleuart_reg_div_do[22]
.sym 65080 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 65081 soc.simpleuart.recv_buf_valid
.sym 65083 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65084 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65085 soc.simpleuart.recv_buf_valid
.sym 65086 soc.simpleuart_reg_div_do[22]
.sym 65091 soc.spimemio.buffer[17]
.sym 65098 soc.spimemio.dout_data[5]
.sym 65101 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 65102 soc.spimemio_cfgreg_do[16]
.sym 65103 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 65104 soc.ram_ready
.sym 65107 soc.ram_ready
.sym 65108 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 65109 soc.spimemio_cfgreg_do[22]
.sym 65110 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 65116 soc.spimemio.dout_data[1]
.sym 65119 soc.simpleuart.recv_buf_valid
.sym 65120 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65121 soc.simpleuart_reg_div_do[16]
.sym 65122 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 65129 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 65130 CLK$SB_IO_IN_$glb_clk
.sym 65132 soc.spimemio.din_tag[2]
.sym 65133 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 65134 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65135 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 65136 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 65137 soc.spimemio.din_tag[0]
.sym 65144 soc.spimemio.state[2]
.sym 65148 soc.spimemio_cfgreg_do[21]
.sym 65149 soc.spimemio_cfgreg_do[19]
.sym 65153 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 65154 soc.spimemio_cfgreg_do[21]
.sym 65155 soc.spimemio.jump_SB_LUT4_O_I2
.sym 65157 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 65161 resetn
.sym 65162 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 65163 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 65164 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 65165 soc.spimemio_cfgreg_do[18]
.sym 65166 soc.spimemio.state[8]
.sym 65174 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 65175 $PACKER_VCC_NET
.sym 65178 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 65180 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 65185 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 65189 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 65190 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 65191 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 65205 $nextpnr_ICESTORM_LC_0$O
.sym 65208 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 65211 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[3]
.sym 65213 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 65217 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[4]
.sym 65219 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 65223 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[5]
.sym 65226 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 65229 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[6]
.sym 65231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 65235 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[7]
.sym 65238 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 65241 $nextpnr_ICESTORM_LC_1$I3
.sym 65243 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 65247 $nextpnr_ICESTORM_LC_1$COUT
.sym 65249 $PACKER_VCC_NET
.sym 65251 $nextpnr_ICESTORM_LC_1$I3
.sym 65256 soc.spimemio.rd_wait
.sym 65266 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 65267 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 65268 soc.spimemio_cfgreg_do[21]
.sym 65269 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 65271 soc.spimemio.rd_inc
.sym 65273 soc.cpu.instr_retirq
.sym 65276 soc.spimemio_cfgreg_do[20]
.sym 65278 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65282 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 65283 resetn
.sym 65285 soc.spimemio.rd_addr[19]
.sym 65288 soc.mem_rdata[19]
.sym 65290 soc.mem_rdata[17]
.sym 65291 $nextpnr_ICESTORM_LC_1$COUT
.sym 65298 resetn
.sym 65299 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 65303 iomem_ready_SB_LUT4_I1_I3
.sym 65305 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65310 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 65311 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 65312 soc.mem_valid
.sym 65314 soc.mem_valid
.sym 65316 iomem_ready
.sym 65317 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 65321 resetn
.sym 65323 iomem_ready_SB_LUT4_I3_O
.sym 65324 iomem_addr[24]
.sym 65325 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65327 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 65329 soc.mem_valid
.sym 65331 iomem_ready
.sym 65332 $nextpnr_ICESTORM_LC_1$COUT
.sym 65335 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 65336 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 65338 soc.mem_valid
.sym 65341 resetn
.sym 65342 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 65343 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65344 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 65347 iomem_ready_SB_LUT4_I1_I3
.sym 65348 iomem_ready
.sym 65350 soc.mem_valid
.sym 65353 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 65355 iomem_ready_SB_LUT4_I3_O
.sym 65356 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 65359 iomem_addr[24]
.sym 65362 iomem_ready_SB_LUT4_I3_O
.sym 65365 iomem_ready_SB_LUT4_I3_O
.sym 65366 iomem_addr[24]
.sym 65367 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 65375 resetn
.sym 65376 CLK$SB_IO_IN_$glb_clk
.sym 65377 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65378 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 65379 iomem_addr[1]
.sym 65380 iomem_addr[0]
.sym 65381 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 65382 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 65383 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65384 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 65385 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 65388 soc.cpu.irq_pending[30]
.sym 65389 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 65390 iomem_ready_SB_LUT4_I1_O
.sym 65392 soc.spimemio_cfgreg_do[21]
.sym 65399 $PACKER_VCC_NET
.sym 65403 iomem_addr[12]
.sym 65406 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65407 iomem_addr[6]
.sym 65408 soc.memory.cs_0
.sym 65409 iomem_addr[11]
.sym 65410 resetn
.sym 65411 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65413 iomem_addr[16]
.sym 65422 iomem_addr[19]
.sym 65423 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65427 iomem_addr[25]
.sym 65429 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 65431 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65432 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65434 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 65435 iomem_addr[26]
.sym 65436 iomem_addr[1]
.sym 65437 iomem_addr[0]
.sym 65438 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 65444 iomem_addr[27]
.sym 65449 iomem_addr[18]
.sym 65452 iomem_addr[27]
.sym 65453 iomem_addr[18]
.sym 65454 iomem_addr[26]
.sym 65455 iomem_addr[19]
.sym 65459 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 65461 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65465 iomem_addr[1]
.sym 65470 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65472 iomem_addr[25]
.sym 65476 iomem_addr[26]
.sym 65477 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65478 iomem_addr[27]
.sym 65479 iomem_addr[25]
.sym 65485 iomem_addr[0]
.sym 65488 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65489 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 65490 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 65491 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 65495 iomem_addr[26]
.sym 65497 iomem_addr[27]
.sym 65501 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 65502 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65503 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 65504 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65505 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I0
.sym 65506 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65507 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65508 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65513 iomem_addr[25]
.sym 65517 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65518 iomem_addr[19]
.sym 65522 iomem_addr[1]
.sym 65523 iomem_addr[7]
.sym 65524 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 65525 iomem_addr[0]
.sym 65527 soc.mem_rdata[29]
.sym 65528 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65530 iomem_addr[27]
.sym 65531 iomem_addr[15]
.sym 65533 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65534 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65535 soc.cpu.pcpi_rs1[11]
.sym 65536 iomem_addr[14]
.sym 65542 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65543 iomem_addr[1]
.sym 65544 iomem_addr[0]
.sym 65545 iomem_addr[2]
.sym 65551 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 65554 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 65561 iomem_addr[11]
.sym 65564 iomem_addr[3]
.sym 65566 iomem_addr[12]
.sym 65567 iomem_addr[15]
.sym 65569 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65570 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65573 iomem_addr[9]
.sym 65575 iomem_addr[0]
.sym 65576 iomem_addr[1]
.sym 65577 iomem_addr[3]
.sym 65578 iomem_addr[2]
.sym 65582 iomem_addr[3]
.sym 65588 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65589 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65593 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 65594 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 65595 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65596 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65601 iomem_addr[9]
.sym 65608 iomem_addr[15]
.sym 65614 iomem_addr[12]
.sym 65617 iomem_addr[11]
.sym 65624 iomem_addr[12]
.sym 65625 iomem_addr[15]
.sym 65626 iomem_addr[20]
.sym 65627 iomem_addr[11]
.sym 65628 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 65629 iomem_addr[16]
.sym 65630 iomem_addr[3]
.sym 65631 iomem_addr[9]
.sym 65635 soc.cpu.irq_mask[17]
.sym 65636 soc.spimemio.rd_addr[5]
.sym 65639 iomem_addr[2]
.sym 65641 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 65646 soc.spimemio.rd_addr[9]
.sym 65647 soc.spimemio.rd_addr[16]
.sym 65648 soc.cpu.pcpi_rs1[16]
.sym 65649 iomem_addr[4]
.sym 65650 iomem_addr[21]
.sym 65652 soc.cpu.trap_SB_LUT4_I3_O
.sym 65653 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 65654 soc.cpu.pcpi_rs1[13]
.sym 65655 iomem_addr[9]
.sym 65656 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 65657 soc.cpu.pcpi_rs1[15]
.sym 65658 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 65659 soc.cpu.pcpi_rs1[17]
.sym 65675 iomem_addr[10]
.sym 65682 iomem_addr[15]
.sym 65685 iomem_addr[17]
.sym 65686 iomem_addr[16]
.sym 65688 iomem_addr[18]
.sym 65689 iomem_addr[12]
.sym 65690 iomem_addr[13]
.sym 65691 iomem_addr[8]
.sym 65692 iomem_addr[11]
.sym 65694 iomem_addr[14]
.sym 65696 iomem_addr[9]
.sym 65698 iomem_addr[14]
.sym 65704 iomem_addr[15]
.sym 65705 iomem_addr[14]
.sym 65706 iomem_addr[12]
.sym 65707 iomem_addr[13]
.sym 65710 iomem_addr[17]
.sym 65718 iomem_addr[16]
.sym 65722 iomem_addr[11]
.sym 65723 iomem_addr[8]
.sym 65724 iomem_addr[9]
.sym 65725 iomem_addr[10]
.sym 65730 iomem_addr[8]
.sym 65737 iomem_addr[18]
.sym 65743 iomem_addr[13]
.sym 65747 iomem_addr[22]
.sym 65748 iomem_addr[13]
.sym 65749 iomem_addr[8]
.sym 65750 LCD_SPI_SDA_SB_DFFE_Q_E
.sym 65751 iomem_addr[17]
.sym 65752 iomem_addr[14]
.sym 65753 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 65754 iomem_addr[18]
.sym 65759 iomem_addr[6]
.sym 65760 iomem_addr[3]
.sym 65762 iomem_addr[23]
.sym 65765 soc.spimemio.rd_addr[8]
.sym 65766 iomem_addr[12]
.sym 65768 iomem_addr[15]
.sym 65770 iomem_addr[4]
.sym 65772 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 65774 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 65775 iomem_addr[4]
.sym 65776 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 65777 iomem_addr[7]
.sym 65778 soc.mem_rdata[17]
.sym 65779 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65780 resetn
.sym 65781 soc.mem_rdata[19]
.sym 65782 iomem_addr[5]
.sym 65789 iomem_addr[21]
.sym 65790 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65793 iomem_addr[19]
.sym 65798 iomem_addr[20]
.sym 65803 iomem_addr[23]
.sym 65804 iomem_addr[22]
.sym 65809 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65810 soc.cpu.pcpi_rs1[7]
.sym 65811 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 65812 soc.cpu.trap_SB_LUT4_I3_O
.sym 65813 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 65815 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 65819 soc.cpu.pcpi_rs1[4]
.sym 65824 iomem_addr[19]
.sym 65829 iomem_addr[20]
.sym 65834 iomem_addr[21]
.sym 65842 iomem_addr[22]
.sym 65846 soc.cpu.trap_SB_LUT4_I3_O
.sym 65848 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 65852 iomem_addr[23]
.sym 65857 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 65859 soc.cpu.pcpi_rs1[4]
.sym 65860 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65863 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65864 soc.cpu.pcpi_rs1[7]
.sym 65866 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 65867 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65868 CLK$SB_IO_IN_$glb_clk
.sym 65872 LCD_SPI_SDA$SB_IO_OUT
.sym 65884 soc.cpu.pcpi_rs1[18]
.sym 65885 soc.cpu.pcpi_rs1[8]
.sym 65886 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65887 iomem_addr[18]
.sym 65888 iomem_addr[10]
.sym 65889 iomem_addr[22]
.sym 65891 iomem_addr[13]
.sym 65893 iomem_addr[8]
.sym 65898 resetn
.sym 65899 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65900 soc.cpu.pcpi_rs1[26]
.sym 65903 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 65904 iomem_addr[21]
.sym 65905 soc.cpu.reg_out[16]
.sym 65922 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65926 soc.cpu.pcpi_rs1[26]
.sym 65929 soc.cpu.pcpi_rs1[23]
.sym 65930 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 65932 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 65934 soc.cpu.pcpi_rs1[21]
.sym 65935 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 65937 soc.cpu.pcpi_rs1[19]
.sym 65939 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 65940 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65950 soc.cpu.pcpi_rs1[21]
.sym 65952 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 65953 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65968 soc.cpu.pcpi_rs1[26]
.sym 65969 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 65970 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65974 soc.cpu.pcpi_rs1[19]
.sym 65976 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 65977 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65986 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 65987 soc.cpu.pcpi_rs1[23]
.sym 65989 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 65990 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65991 CLK$SB_IO_IN_$glb_clk
.sym 65996 soc.cpu.reg_out[19]
.sym 66003 soc.cpu.pcpi_rs1[8]
.sym 66007 iomem_addr[19]
.sym 66009 iomem_addr[21]
.sym 66016 LCD_SPI_SDA$SB_IO_OUT
.sym 66019 soc.cpu.pcpi_rs1[11]
.sym 66020 soc.cpu.pcpi_rs1[21]
.sym 66022 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66023 soc.cpu.pcpi_rs1[19]
.sym 66024 soc.mem_rdata[29]
.sym 66026 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66027 soc.cpu.reg_out[25]
.sym 66035 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66037 soc.cpu.cpu_state[6]
.sym 66038 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66039 soc.mem_rdata[25]
.sym 66042 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 66043 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 66045 soc.cpu.cpu_state[6]
.sym 66046 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 66047 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 66048 soc.mem_rdata[17]
.sym 66049 soc.cpu.cpu_state[4]
.sym 66050 soc.cpu.cpu_state[6]
.sym 66053 soc.mem_rdata[19]
.sym 66054 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66055 soc.mem_rdata[16]
.sym 66059 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 66060 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 66061 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 66062 soc.cpu.pcpi_rs1[25]
.sym 66064 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 66065 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 66067 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66068 soc.mem_rdata[25]
.sym 66069 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66070 soc.cpu.cpu_state[6]
.sym 66073 soc.cpu.pcpi_rs1[25]
.sym 66074 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 66075 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 66076 soc.cpu.cpu_state[4]
.sym 66079 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66080 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66081 soc.cpu.cpu_state[6]
.sym 66082 soc.mem_rdata[16]
.sym 66087 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 66088 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 66091 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66092 soc.cpu.cpu_state[6]
.sym 66093 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66094 soc.mem_rdata[19]
.sym 66097 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 66098 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 66100 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 66103 soc.cpu.cpu_state[6]
.sym 66104 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66105 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66106 soc.mem_rdata[17]
.sym 66110 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 66111 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 66114 CLK$SB_IO_IN_$glb_clk
.sym 66115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66116 soc.cpu.irq_pending[10]
.sym 66117 soc.cpu.irq_pending[15]
.sym 66118 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66119 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 66120 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 66121 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66122 soc.cpu.irq_pending[9]
.sym 66123 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 66126 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 66127 soc.cpu.cpu_state[3]
.sym 66130 soc.cpu.reg_out[10]
.sym 66133 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66136 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66138 $PACKER_GND_NET
.sym 66140 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 66141 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 66142 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66144 soc.cpu.pcpi_rs1[16]
.sym 66145 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 66146 soc.cpu.pcpi_rs1[17]
.sym 66147 soc.cpu.irq_pending[11]
.sym 66148 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66149 soc.cpu.pcpi_rs1[15]
.sym 66150 soc.cpu.pcpi_rs1[13]
.sym 66151 soc.cpu.irq_pending[15]
.sym 66161 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66163 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66164 soc.cpu.pcpi_rs1[10]
.sym 66165 soc.cpu.irq_mask[8]
.sym 66169 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66171 soc.cpu.irq_pending[11]
.sym 66172 soc.cpu.irq_pending[8]
.sym 66173 soc.cpu.irq_pending[10]
.sym 66174 soc.cpu.cpu_state[4]
.sym 66175 soc.mem_rdata[24]
.sym 66176 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66177 soc.cpu.cpu_state[2]
.sym 66178 soc.cpu.pcpi_rs1[8]
.sym 66181 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66183 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66184 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66186 soc.cpu.cpu_state[6]
.sym 66187 soc.cpu.irq_pending[9]
.sym 66188 soc.cpu.cpu_state[3]
.sym 66190 soc.cpu.irq_pending[10]
.sym 66191 soc.cpu.irq_pending[9]
.sym 66192 soc.cpu.irq_pending[8]
.sym 66193 soc.cpu.irq_pending[11]
.sym 66196 soc.cpu.pcpi_rs1[8]
.sym 66197 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66198 soc.cpu.cpu_state[4]
.sym 66199 soc.cpu.cpu_state[2]
.sym 66202 soc.cpu.cpu_state[6]
.sym 66203 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66204 soc.mem_rdata[24]
.sym 66205 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66208 soc.cpu.irq_mask[8]
.sym 66211 soc.cpu.irq_pending[8]
.sym 66214 soc.cpu.cpu_state[2]
.sym 66215 soc.cpu.pcpi_rs1[10]
.sym 66216 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66217 soc.cpu.cpu_state[4]
.sym 66220 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66221 soc.cpu.irq_pending[10]
.sym 66222 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66223 soc.cpu.cpu_state[3]
.sym 66233 soc.cpu.irq_pending[8]
.sym 66234 soc.cpu.irq_mask[8]
.sym 66236 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66237 CLK$SB_IO_IN_$glb_clk
.sym 66238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66239 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.sym 66240 soc.cpu.irq_pending[28]
.sym 66241 soc.cpu.irq_pending[31]
.sym 66242 soc.cpu.irq_pending[5]
.sym 66243 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66244 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 66245 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 66246 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 66250 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66251 soc.cpu.irq_mask[10]
.sym 66252 soc.cpu.instr_maskirq
.sym 66255 soc.cpu.instr_maskirq
.sym 66259 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 66261 soc.cpu.irq_mask[8]
.sym 66264 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 66265 soc.cpu.pcpi_rs1[18]
.sym 66266 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66267 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 66268 resetn
.sym 66269 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66272 soc.cpu.cpu_state[6]
.sym 66274 soc.cpu.cpu_state[4]
.sym 66281 soc.mem_rdata[21]
.sym 66282 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 66284 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66287 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66288 soc.mem_rdata[22]
.sym 66289 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 66292 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66294 soc.mem_rdata[29]
.sym 66295 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66296 soc.cpu.cpu_state[6]
.sym 66297 soc.cpu.irq_pending[28]
.sym 66298 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66300 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66302 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66303 soc.cpu.pcpi_rs1[31]
.sym 66304 soc.cpu.cpu_state[4]
.sym 66305 soc.cpu.cpu_state[2]
.sym 66306 soc.cpu.irq_pending[31]
.sym 66307 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 66308 soc.cpu.cpu_state[3]
.sym 66310 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66311 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66313 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66314 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66315 soc.cpu.cpu_state[6]
.sym 66316 soc.mem_rdata[29]
.sym 66319 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66320 soc.cpu.cpu_state[2]
.sym 66321 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66322 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66325 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66326 soc.cpu.cpu_state[3]
.sym 66327 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66328 soc.cpu.irq_pending[31]
.sym 66331 soc.cpu.cpu_state[4]
.sym 66332 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66333 soc.cpu.pcpi_rs1[31]
.sym 66334 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66337 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 66339 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 66343 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66344 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66345 soc.mem_rdata[22]
.sym 66346 soc.cpu.cpu_state[6]
.sym 66349 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66350 soc.cpu.irq_pending[28]
.sym 66351 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 66355 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 66356 soc.cpu.cpu_state[6]
.sym 66357 soc.mem_rdata[21]
.sym 66358 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 66360 CLK$SB_IO_IN_$glb_clk
.sym 66361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66362 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 66363 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 66364 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66365 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 66366 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66367 soc.cpu.irq_mask[31]
.sym 66368 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66369 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66375 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 66378 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66379 $PACKER_VCC_NET
.sym 66383 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66385 soc.cpu.cpuregs_rs1[5]
.sym 66387 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66388 soc.cpu.irq_pending[5]
.sym 66389 soc.cpu.pcpi_rs1[31]
.sym 66390 resetn
.sym 66391 soc.cpu.pcpi_rs1[26]
.sym 66392 soc.cpu.irq_pending[2]
.sym 66393 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 66394 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 66395 soc.cpu.irq_mask[25]
.sym 66396 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 66397 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66403 soc.cpu.irq_pending[16]
.sym 66404 soc.cpu.irq_pending[28]
.sym 66405 soc.cpu.irq_pending[31]
.sym 66406 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66407 soc.cpu.pcpi_rs1[16]
.sym 66408 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 66410 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 66411 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66412 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66414 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 66415 soc.cpu.cpu_state[2]
.sym 66416 soc.cpu.irq_pending[29]
.sym 66417 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66419 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66422 soc.cpu.cpu_state[3]
.sym 66424 soc.cpu.irq_mask[31]
.sym 66426 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 66428 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 66430 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66431 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66433 soc.cpu.irq_pending[30]
.sym 66434 soc.cpu.cpu_state[4]
.sym 66437 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 66439 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 66442 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66443 soc.cpu.cpu_state[4]
.sym 66444 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66445 soc.cpu.pcpi_rs1[16]
.sym 66449 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 66450 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 66454 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66455 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66456 soc.cpu.cpu_state[2]
.sym 66457 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66460 soc.cpu.irq_pending[29]
.sym 66461 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66462 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 66466 soc.cpu.irq_pending[30]
.sym 66467 soc.cpu.irq_pending[31]
.sym 66468 soc.cpu.irq_pending[28]
.sym 66469 soc.cpu.irq_pending[29]
.sym 66472 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66473 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66474 soc.cpu.irq_pending[16]
.sym 66475 soc.cpu.cpu_state[3]
.sym 66479 soc.cpu.irq_pending[31]
.sym 66480 soc.cpu.irq_mask[31]
.sym 66483 CLK$SB_IO_IN_$glb_clk
.sym 66484 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66485 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66486 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 66487 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66488 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 66489 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66490 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 66491 soc.cpu.irq_pending[24]
.sym 66492 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66497 soc.cpu.instr_rdinstrh
.sym 66498 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66500 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66501 soc.cpu.irq_mask[11]
.sym 66503 soc.cpu.instr_rdinstrh
.sym 66504 soc.cpu.instr_rdinstr
.sym 66506 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 66507 soc.cpu.irq_pending[16]
.sym 66510 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 66511 soc.cpu.pcpi_rs1[11]
.sym 66512 soc.cpu.pcpi_rs1[21]
.sym 66513 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66514 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66515 soc.cpu.irq_pending[25]
.sym 66516 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66517 soc.cpu.irq_mask[22]
.sym 66518 $PACKER_VCC_NET
.sym 66519 soc.cpu.pcpi_rs1[19]
.sym 66520 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66527 soc.cpu.irq_pending[24]
.sym 66528 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66529 soc.cpu.irq_mask[29]
.sym 66530 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 66531 soc.cpu.irq_pending[29]
.sym 66532 soc.cpu.pcpi_rs1[24]
.sym 66533 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66534 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66535 soc.cpu.cpu_state[4]
.sym 66537 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66538 soc.cpu.irq_pending[27]
.sym 66539 soc.cpu.irq_mask[27]
.sym 66540 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66542 soc.cpu.cpu_state[3]
.sym 66543 soc.cpu.irq_pending[25]
.sym 66546 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 66547 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66548 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 66549 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66552 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 66553 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 66554 soc.cpu.irq_state[1]
.sym 66555 soc.cpu.irq_mask[25]
.sym 66556 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 66559 soc.cpu.pcpi_rs1[24]
.sym 66560 soc.cpu.irq_pending[24]
.sym 66561 soc.cpu.cpu_state[4]
.sym 66562 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66565 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66566 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66567 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66568 soc.cpu.cpu_state[3]
.sym 66572 soc.cpu.irq_state[1]
.sym 66573 soc.cpu.irq_mask[25]
.sym 66574 soc.cpu.irq_pending[25]
.sym 66577 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66578 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 66579 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66580 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 66583 soc.cpu.irq_mask[27]
.sym 66586 soc.cpu.irq_pending[27]
.sym 66589 soc.cpu.irq_pending[29]
.sym 66591 soc.cpu.irq_mask[29]
.sym 66596 soc.cpu.irq_pending[29]
.sym 66598 soc.cpu.irq_mask[29]
.sym 66601 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 66602 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 66603 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 66604 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 66605 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66606 CLK$SB_IO_IN_$glb_clk
.sym 66607 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66608 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66609 soc.cpu.irq_pending[25]
.sym 66610 soc.cpu.irq_pending[26]
.sym 66611 soc.cpu.irq_pending[14]
.sym 66612 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 66613 soc.cpu.irq_pending[22]
.sym 66614 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 66615 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66622 soc.cpu.irq_mask[16]
.sym 66623 soc.cpu.irq_mask[29]
.sym 66624 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66625 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66629 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 66630 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 66631 soc.cpu.cpu_state[4]
.sym 66632 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 66633 soc.cpu.pcpi_rs1[15]
.sym 66634 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66635 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66637 soc.cpu.pcpi_rs1[5]
.sym 66638 soc.cpu.pcpi_rs1[17]
.sym 66639 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 66640 soc.cpu.pcpi_rs1[16]
.sym 66641 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 66642 soc.cpu.pcpi_rs1[13]
.sym 66643 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66649 soc.cpu.irq_mask[30]
.sym 66650 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66651 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66652 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66653 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66654 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66657 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66658 soc.cpu.irq_pending[30]
.sym 66659 soc.cpu.irq_pending[17]
.sym 66660 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66661 soc.cpu.pcpi_rs1[5]
.sym 66662 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66663 soc.cpu.irq_mask[14]
.sym 66664 soc.cpu.irq_pending[2]
.sym 66666 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 66667 soc.cpu.irq_pending[17]
.sym 66670 soc.cpu.irq_mask[17]
.sym 66671 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66672 soc.cpu.irq_mask[17]
.sym 66673 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66674 soc.cpu.cpu_state[4]
.sym 66676 soc.cpu.irq_pending[14]
.sym 66677 soc.cpu.irq_mask[2]
.sym 66678 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66679 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 66680 soc.cpu.cpu_state[3]
.sym 66682 soc.cpu.irq_pending[17]
.sym 66683 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66684 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66685 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66689 soc.cpu.irq_mask[30]
.sym 66691 soc.cpu.irq_pending[30]
.sym 66695 soc.cpu.irq_pending[17]
.sym 66697 soc.cpu.irq_mask[17]
.sym 66700 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66701 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66702 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66703 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66707 soc.cpu.irq_mask[17]
.sym 66709 soc.cpu.irq_pending[17]
.sym 66712 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 66713 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66714 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 66715 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66718 soc.cpu.cpu_state[3]
.sym 66719 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66720 soc.cpu.cpu_state[4]
.sym 66721 soc.cpu.pcpi_rs1[5]
.sym 66724 soc.cpu.irq_mask[14]
.sym 66725 soc.cpu.irq_pending[2]
.sym 66726 soc.cpu.irq_mask[2]
.sym 66727 soc.cpu.irq_pending[14]
.sym 66728 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66729 CLK$SB_IO_IN_$glb_clk
.sym 66730 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66731 soc.cpu.irq_pending[19]
.sym 66732 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 66733 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66734 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 66735 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 66736 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 66737 soc.cpu.irq_pending[21]
.sym 66738 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66744 soc.cpu.instr_maskirq
.sym 66746 soc.cpu.irq_pending[14]
.sym 66748 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 66751 soc.cpu.irq_mask[14]
.sym 66753 soc.cpu.irq_mask[30]
.sym 66755 soc.cpu.cpuregs_rs1[18]
.sym 66756 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 66757 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66758 soc.cpu.cpu_state[4]
.sym 66759 soc.cpu.irq_mask[25]
.sym 66760 resetn
.sym 66761 soc.cpu.pcpi_rs1[18]
.sym 66762 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 66763 soc.cpu.irq_mask[2]
.sym 66764 soc.cpu.cpuregs_rs1[16]
.sym 66765 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66766 soc.cpu.instr_timer
.sym 66773 soc.cpu.irq_pending[25]
.sym 66774 soc.cpu.cpu_state[4]
.sym 66775 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66776 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66777 soc.cpu.irq_mask[25]
.sym 66778 soc.cpu.pcpi_rs1[26]
.sym 66779 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66781 soc.cpu.irq_pending[30]
.sym 66782 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 66783 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66784 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 66785 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 66786 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66787 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 66788 soc.cpu.irq_mask[17]
.sym 66789 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66790 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 66791 soc.cpu.cpu_state[2]
.sym 66792 soc.cpu.instr_maskirq
.sym 66793 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 66794 soc.cpu.irq_mask[30]
.sym 66795 soc.cpu.pcpi_rs1[21]
.sym 66796 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 66797 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66798 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66799 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 66800 soc.cpu.cpu_state[3]
.sym 66801 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 66802 soc.cpu.irq_pending[21]
.sym 66803 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66805 soc.cpu.cpu_state[4]
.sym 66806 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66807 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66808 soc.cpu.pcpi_rs1[21]
.sym 66811 soc.cpu.cpu_state[3]
.sym 66812 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66813 soc.cpu.irq_pending[21]
.sym 66814 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66817 soc.cpu.pcpi_rs1[26]
.sym 66818 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66819 soc.cpu.cpu_state[4]
.sym 66820 soc.cpu.cpu_state[3]
.sym 66823 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 66824 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 66825 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 66826 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 66829 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 66830 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 66831 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 66832 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 66835 soc.cpu.cpu_state[2]
.sym 66836 soc.cpu.irq_mask[17]
.sym 66837 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66838 soc.cpu.instr_maskirq
.sym 66841 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 66842 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 66843 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66844 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 66847 soc.cpu.irq_mask[25]
.sym 66848 soc.cpu.irq_pending[30]
.sym 66849 soc.cpu.irq_pending[25]
.sym 66850 soc.cpu.irq_mask[30]
.sym 66854 soc.cpu.irq_pending[20]
.sym 66855 soc.cpu.irq_pending[4]
.sym 66856 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 66857 soc.cpu.irq_pending[6]
.sym 66858 soc.cpu.irq_pending[13]
.sym 66859 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 66860 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66861 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66868 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 66869 soc.cpu.cpuregs_rs1[12]
.sym 66871 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66872 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 66874 soc.cpu.cpu_state[3]
.sym 66877 soc.cpu.cpuregs_rs1[31]
.sym 66878 soc.cpu.pcpi_rs1[26]
.sym 66879 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66880 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66881 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66883 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66884 soc.cpu.irq_pending[2]
.sym 66885 soc.cpu.irq_mask[23]
.sym 66886 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66887 soc.cpu.irq_mask[25]
.sym 66888 soc.cpu.pcpi_rs1[31]
.sym 66889 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66897 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66898 soc.cpu.irq_pending[7]
.sym 66899 soc.cpu.instr_retirq
.sym 66901 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66905 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66907 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66909 soc.cpu.irq_mask[23]
.sym 66910 soc.cpu.irq_pending[23]
.sym 66911 soc.cpu.irq_mask[3]
.sym 66913 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66914 soc.cpu.cpuregs_rs1[27]
.sym 66915 soc.cpu.irq_pending[3]
.sym 66917 soc.cpu.irq_mask[7]
.sym 66919 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66922 soc.cpu.irq_pending[6]
.sym 66923 soc.cpu.irq_pending[13]
.sym 66925 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66926 soc.cpu.instr_timer
.sym 66928 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66929 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66930 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66931 soc.cpu.irq_pending[13]
.sym 66935 soc.cpu.irq_pending[23]
.sym 66936 soc.cpu.irq_mask[23]
.sym 66942 soc.cpu.irq_mask[7]
.sym 66943 soc.cpu.irq_pending[7]
.sym 66946 soc.cpu.irq_pending[7]
.sym 66949 soc.cpu.irq_mask[7]
.sym 66952 soc.cpu.irq_pending[3]
.sym 66954 soc.cpu.irq_mask[3]
.sym 66958 soc.cpu.cpuregs_rs1[27]
.sym 66959 soc.cpu.instr_retirq
.sym 66960 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66961 soc.cpu.instr_timer
.sym 66964 soc.cpu.irq_pending[6]
.sym 66965 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66966 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 66967 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66970 soc.cpu.irq_mask[23]
.sym 66973 soc.cpu.irq_pending[23]
.sym 66974 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 66975 CLK$SB_IO_IN_$glb_clk
.sym 66976 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66977 soc.cpu.irq_mask[3]
.sym 66978 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66979 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 66980 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66981 soc.cpu.irq_mask[27]
.sym 66982 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66983 soc.cpu.irq_mask[20]
.sym 66984 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66993 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 66995 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 66996 soc.cpu.cpuregs_rs1[19]
.sym 66997 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67000 soc.cpu.cpuregs_rs1[19]
.sym 67001 soc.cpu.irq_mask[22]
.sym 67002 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67003 soc.cpu.irq_mask[7]
.sym 67004 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67005 soc.cpu.pcpi_rs1[20]
.sym 67006 soc.cpu.irq_mask[20]
.sym 67007 soc.cpu.pcpi_rs1[11]
.sym 67008 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67010 $PACKER_VCC_NET
.sym 67012 soc.cpu.irq_pending[25]
.sym 67018 soc.cpu.cpu_state[3]
.sym 67021 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67022 soc.cpu.irq_pending[3]
.sym 67023 soc.cpu.cpuregs_rs1[30]
.sym 67024 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67025 soc.cpu.irq_mask[0]
.sym 67026 soc.cpu.irq_pending[1]
.sym 67028 soc.cpu.cpu_state[4]
.sym 67029 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67030 resetn
.sym 67033 soc.cpu.irq_pending[23]
.sym 67034 soc.cpu.irq_mask[3]
.sym 67035 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67036 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67037 soc.cpu.irq_pending[0]
.sym 67040 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67041 soc.cpu.pcpi_rs1[23]
.sym 67042 soc.cpu.cpu_state[3]
.sym 67044 soc.cpu.irq_pending[2]
.sym 67045 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 67046 soc.cpu.cpuregs_rs1[17]
.sym 67047 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67048 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67049 soc.cpu.irq_pending[0]
.sym 67054 soc.cpu.cpuregs_rs1[17]
.sym 67057 soc.cpu.irq_pending[0]
.sym 67058 soc.cpu.irq_pending[3]
.sym 67059 soc.cpu.irq_mask[0]
.sym 67060 soc.cpu.irq_mask[3]
.sym 67063 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67064 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67065 soc.cpu.cpu_state[3]
.sym 67066 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67069 soc.cpu.irq_pending[1]
.sym 67070 soc.cpu.irq_pending[3]
.sym 67071 soc.cpu.irq_pending[2]
.sym 67072 soc.cpu.irq_pending[0]
.sym 67075 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67076 soc.cpu.pcpi_rs1[23]
.sym 67077 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67078 soc.cpu.cpu_state[4]
.sym 67081 resetn
.sym 67084 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67087 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 67088 soc.cpu.cpu_state[3]
.sym 67089 soc.cpu.irq_pending[23]
.sym 67090 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67093 soc.cpu.cpuregs_rs1[30]
.sym 67097 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67098 CLK$SB_IO_IN_$glb_clk
.sym 67099 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67100 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67101 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67102 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67103 soc.cpu.irq_mask[23]
.sym 67104 soc.cpu.irq_mask[25]
.sym 67105 soc.cpu.irq_mask[6]
.sym 67106 soc.cpu.irq_mask[22]
.sym 67107 soc.cpu.irq_mask[7]
.sym 67112 soc.cpu.cpu_state[3]
.sym 67114 soc.cpu.pcpi_rs1[22]
.sym 67115 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67117 soc.cpu.cpu_state[4]
.sym 67119 soc.cpu.pcpi_rs1[22]
.sym 67121 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67125 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 67126 soc.cpu.pcpi_rs1[13]
.sym 67127 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 67128 soc.cpu.pcpi_rs1[12]
.sym 67129 soc.cpu.pcpi_rs1[15]
.sym 67130 soc.cpu.pcpi_rs1[17]
.sym 67131 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 67132 soc.cpu.pcpi_rs1[16]
.sym 67133 soc.cpu.pcpi_rs1[5]
.sym 67134 soc.cpu.pcpi_rs1[12]
.sym 67135 soc.cpu.irq_pending[0]
.sym 67141 soc.cpu.pcpi_rs1[12]
.sym 67142 soc.cpu.pcpi_rs1[9]
.sym 67144 soc.cpu.pcpi_rs1[11]
.sym 67146 soc.cpu.pcpi_rs1[12]
.sym 67147 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67148 soc.cpu.pcpi_rs1[10]
.sym 67150 soc.cpu.pcpi_rs1[8]
.sym 67151 soc.cpu.pcpi_rs1[6]
.sym 67152 soc.cpu.pcpi_rs1[7]
.sym 67154 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67155 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67156 soc.cpu.pcpi_rs1[10]
.sym 67157 soc.cpu.pcpi_rs1[5]
.sym 67158 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67160 soc.cpu.pcpi_rs1[15]
.sym 67162 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67163 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67164 soc.cpu.pcpi_rs1[4]
.sym 67167 soc.cpu.pcpi_rs1[13]
.sym 67168 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67171 soc.cpu.pcpi_rs1[14]
.sym 67172 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67174 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67175 soc.cpu.pcpi_rs1[13]
.sym 67176 soc.cpu.pcpi_rs1[5]
.sym 67177 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67180 soc.cpu.pcpi_rs1[9]
.sym 67181 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67182 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67183 soc.cpu.pcpi_rs1[7]
.sym 67186 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67187 soc.cpu.pcpi_rs1[15]
.sym 67188 soc.cpu.pcpi_rs1[7]
.sym 67189 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67192 soc.cpu.pcpi_rs1[14]
.sym 67193 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67194 soc.cpu.pcpi_rs1[6]
.sym 67195 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67198 soc.cpu.pcpi_rs1[12]
.sym 67199 soc.cpu.pcpi_rs1[4]
.sym 67200 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67201 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67204 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67205 soc.cpu.pcpi_rs1[10]
.sym 67206 soc.cpu.pcpi_rs1[12]
.sym 67207 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67210 soc.cpu.pcpi_rs1[8]
.sym 67211 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67212 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67213 soc.cpu.pcpi_rs1[10]
.sym 67216 soc.cpu.pcpi_rs1[9]
.sym 67217 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67218 soc.cpu.pcpi_rs1[11]
.sym 67219 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67223 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67224 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67225 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67226 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67227 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67228 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67229 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67230 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67234 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 67236 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67239 soc.cpu.cpuregs_rs1[23]
.sym 67240 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67244 soc.cpu.timer[11]
.sym 67246 $PACKER_VCC_NET
.sym 67249 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 67250 soc.cpu.cpu_state[4]
.sym 67251 soc.cpu.irq_mask[25]
.sym 67252 soc.cpu.pcpi_rs1[18]
.sym 67254 soc.cpu.instr_timer
.sym 67255 soc.cpu.irq_mask[2]
.sym 67256 soc.cpu.cpu_state[4]
.sym 67257 soc.cpu.pcpi_rs1[8]
.sym 67258 soc.cpu.instr_timer
.sym 67264 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67266 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 67267 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67268 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 67269 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67270 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67271 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67273 soc.cpu.pcpi_rs1[13]
.sym 67274 soc.cpu.cpu_state[4]
.sym 67275 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67276 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 67277 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 67278 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67279 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 67281 soc.cpu.pcpi_rs1[15]
.sym 67282 soc.cpu.irq_pending[25]
.sym 67283 soc.cpu.cpu_state[2]
.sym 67284 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 67285 soc.cpu.pcpi_rs1[18]
.sym 67286 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67287 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67288 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67289 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67290 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 67291 soc.cpu.pcpi_rs1[11]
.sym 67292 soc.cpu.cpu_state[3]
.sym 67293 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 67295 soc.cpu.pcpi_rs1[10]
.sym 67297 soc.cpu.pcpi_rs1[13]
.sym 67298 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67299 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67300 soc.cpu.pcpi_rs1[15]
.sym 67303 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 67304 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 67305 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67306 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 67309 soc.cpu.pcpi_rs1[11]
.sym 67310 soc.cpu.cpu_state[4]
.sym 67311 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 67312 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67315 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67316 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 67317 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 67318 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 67321 soc.cpu.pcpi_rs1[10]
.sym 67322 soc.cpu.pcpi_rs1[18]
.sym 67323 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67324 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67333 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67334 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67335 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67336 soc.cpu.cpu_state[2]
.sym 67339 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 67340 soc.cpu.irq_pending[25]
.sym 67341 soc.cpu.cpu_state[3]
.sym 67342 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 67343 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67344 CLK$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.timer[6]
.sym 67347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67348 soc.cpu.timer[4]
.sym 67349 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67350 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67351 soc.cpu.timer[7]
.sym 67352 soc.cpu.timer[2]
.sym 67353 soc.cpu.timer[3]
.sym 67359 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67360 soc.cpu.pcpi_rs1[18]
.sym 67363 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67364 soc.cpu.timer[12]
.sym 67365 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67366 soc.cpu.cpuregs_rs1[12]
.sym 67367 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67368 soc.cpu.timer[23]
.sym 67369 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67370 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 67371 soc.cpu.cpuregs_rs1[6]
.sym 67372 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67373 soc.cpu.pcpi_rs1[11]
.sym 67374 soc.cpu.pcpi_rs1[26]
.sym 67377 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67378 soc.cpu.cpuregs_rs1[15]
.sym 67379 soc.cpu.pcpi_rs1[31]
.sym 67380 soc.cpu.irq_pending[2]
.sym 67387 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67388 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67389 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67390 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67391 soc.cpu.instr_retirq
.sym 67392 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 67393 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67394 soc.cpu.cpu_state[4]
.sym 67395 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 67396 soc.cpu.pcpi_rs1[8]
.sym 67397 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 67398 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67399 soc.cpu.cpu_state[2]
.sym 67400 soc.cpu.pcpi_rs1[12]
.sym 67401 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67402 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67403 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 67404 soc.cpu.pcpi_rs1[13]
.sym 67405 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67407 soc.cpu.pcpi_rs1[9]
.sym 67408 soc.cpu.pcpi_rs1[17]
.sym 67409 soc.cpu.pcpi_rs1[18]
.sym 67410 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67411 soc.cpu.pcpi_rs1[21]
.sym 67413 soc.cpu.cpuregs_rs1[1]
.sym 67414 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67415 soc.cpu.pcpi_rs1[16]
.sym 67417 soc.cpu.pcpi_rs1[14]
.sym 67418 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 67420 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67421 soc.cpu.cpu_state[2]
.sym 67422 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67423 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 67426 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 67427 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 67428 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67429 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 67432 soc.cpu.pcpi_rs1[12]
.sym 67433 soc.cpu.pcpi_rs1[14]
.sym 67434 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67435 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67438 soc.cpu.cpuregs_rs1[1]
.sym 67439 soc.cpu.instr_retirq
.sym 67440 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67444 soc.cpu.pcpi_rs1[8]
.sym 67445 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 67446 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67447 soc.cpu.cpu_state[4]
.sym 67450 soc.cpu.pcpi_rs1[13]
.sym 67451 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67452 soc.cpu.pcpi_rs1[21]
.sym 67453 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67456 soc.cpu.pcpi_rs1[18]
.sym 67457 soc.cpu.pcpi_rs1[16]
.sym 67458 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67459 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67462 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67463 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67464 soc.cpu.pcpi_rs1[17]
.sym 67465 soc.cpu.pcpi_rs1[9]
.sym 67466 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67467 CLK$SB_IO_IN_$glb_clk
.sym 67469 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67470 soc.cpu.timer[15]
.sym 67471 soc.cpu.timer[14]
.sym 67472 soc.cpu.timer[8]
.sym 67473 soc.cpu.timer[26]
.sym 67474 soc.cpu.timer[1]
.sym 67475 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67476 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 67481 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 67483 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67485 LCD_SPI_SDA$SB_IO_OUT
.sym 67487 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 67490 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67493 soc.cpu.cpuregs_rs1[0]
.sym 67495 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67497 soc.cpu.pcpi_rs1[21]
.sym 67499 soc.cpu.cpuregs_rs1[2]
.sym 67504 soc.cpu.timer[25]
.sym 67511 soc.cpu.pcpi_rs1[13]
.sym 67512 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67513 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 67514 soc.cpu.instr_maskirq
.sym 67515 soc.cpu.pcpi_rs1[16]
.sym 67517 soc.cpu.pcpi_rs1[23]
.sym 67519 soc.cpu.pcpi_rs1[13]
.sym 67520 soc.cpu.irq_mask[1]
.sym 67521 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67523 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67524 soc.cpu.instr_timer
.sym 67525 soc.cpu.cpuregs_rs1[2]
.sym 67527 soc.cpu.pcpi_rs1[18]
.sym 67528 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67529 soc.cpu.pcpi_rs1[8]
.sym 67531 soc.cpu.cpu_state[4]
.sym 67532 soc.cpu.cpuregs_rs1[1]
.sym 67533 soc.cpu.pcpi_rs1[11]
.sym 67534 soc.cpu.pcpi_rs1[26]
.sym 67536 soc.cpu.pcpi_rs1[21]
.sym 67537 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67539 soc.cpu.timer[1]
.sym 67541 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67543 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67544 soc.cpu.cpu_state[4]
.sym 67545 soc.cpu.pcpi_rs1[13]
.sym 67546 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 67549 soc.cpu.pcpi_rs1[8]
.sym 67550 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67551 soc.cpu.pcpi_rs1[16]
.sym 67552 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67555 soc.cpu.cpuregs_rs1[1]
.sym 67561 soc.cpu.pcpi_rs1[26]
.sym 67562 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67563 soc.cpu.pcpi_rs1[18]
.sym 67564 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67569 soc.cpu.cpuregs_rs1[2]
.sym 67573 soc.cpu.pcpi_rs1[23]
.sym 67574 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67575 soc.cpu.pcpi_rs1[21]
.sym 67576 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67579 soc.cpu.instr_maskirq
.sym 67580 soc.cpu.irq_mask[1]
.sym 67581 soc.cpu.timer[1]
.sym 67582 soc.cpu.instr_timer
.sym 67585 soc.cpu.pcpi_rs1[13]
.sym 67586 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67587 soc.cpu.pcpi_rs1[11]
.sym 67588 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67589 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 67590 CLK$SB_IO_IN_$glb_clk
.sym 67591 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67592 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67593 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67594 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 67596 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67597 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67598 soc.cpu.irq_mask[0]
.sym 67603 soc.cpu.cpu_state[3]
.sym 67604 $PACKER_GND_NET
.sym 67606 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67607 soc.cpu.cpu_state[2]
.sym 67610 soc.cpu.irq_mask[1]
.sym 67614 soc.cpu.irq_mask[2]
.sym 67616 soc.cpu.timer[0]
.sym 67618 soc.cpu.cpuregs_rs1[1]
.sym 67619 soc.cpu.pcpi_rs1[16]
.sym 67622 soc.cpu.irq_pending[0]
.sym 67625 soc.cpu.cpuregs_rs1[1]
.sym 67634 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67635 soc.cpu.pcpi_rs1[16]
.sym 67636 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67639 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67640 soc.cpu.pcpi_rs1[27]
.sym 67642 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67644 soc.cpu.pcpi_rs1[29]
.sym 67645 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67646 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67648 soc.cpu.irq_pending[0]
.sym 67650 soc.cpu.irq_mask[0]
.sym 67651 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 67652 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67653 soc.cpu.pcpi_rs1[19]
.sym 67654 soc.cpu.cpu_state[6]
.sym 67655 soc.cpu.pcpi_rs1[26]
.sym 67657 soc.cpu.pcpi_rs1[21]
.sym 67658 soc.cpu.cpu_state[4]
.sym 67659 soc.cpu.pcpi_rs1[22]
.sym 67660 soc.cpu.pcpi_rs1[24]
.sym 67663 soc.cpu.cpu_state[2]
.sym 67664 soc.cpu.cpu_state[3]
.sym 67666 soc.cpu.cpu_state[3]
.sym 67667 soc.cpu.cpu_state[6]
.sym 67668 soc.cpu.cpu_state[4]
.sym 67669 soc.cpu.cpu_state[2]
.sym 67672 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67673 soc.cpu.pcpi_rs1[24]
.sym 67674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67675 soc.cpu.pcpi_rs1[26]
.sym 67678 soc.cpu.pcpi_rs1[16]
.sym 67679 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67680 soc.cpu.pcpi_rs1[24]
.sym 67681 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67684 soc.cpu.pcpi_rs1[27]
.sym 67685 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67686 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67687 soc.cpu.pcpi_rs1[19]
.sym 67690 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67691 soc.cpu.pcpi_rs1[21]
.sym 67692 soc.cpu.pcpi_rs1[19]
.sym 67693 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67696 soc.cpu.pcpi_rs1[22]
.sym 67697 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 67698 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67699 soc.cpu.pcpi_rs1[24]
.sym 67702 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67703 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67704 soc.cpu.pcpi_rs1[29]
.sym 67705 soc.cpu.pcpi_rs1[21]
.sym 67708 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67709 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 67710 soc.cpu.irq_mask[0]
.sym 67711 soc.cpu.irq_pending[0]
.sym 67713 CLK$SB_IO_IN_$glb_clk
.sym 67714 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67715 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67716 soc.cpu.timer[30]
.sym 67717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 67718 soc.cpu.timer[27]
.sym 67719 soc.cpu.timer[31]
.sym 67720 soc.cpu.timer[25]
.sym 67721 soc.cpu.timer[0]
.sym 67722 soc.cpu.timer[28]
.sym 67727 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 67728 soc.cpu.irq_mask[0]
.sym 67729 soc.cpu.cpu_state[2]
.sym 67731 soc.cpu.timer[19]
.sym 67733 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 67734 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 67736 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67737 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67738 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 67740 soc.cpu.cpu_state[6]
.sym 67746 soc.cpu.instr_timer
.sym 67854 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 67855 soc.cpu.timer[28]
.sym 68003 LCD_SPI_SDA$SB_IO_OUT
.sym 68006 $PACKER_GND_NET
.sym 68009 LCD_SPI_SDA$SB_IO_OUT
.sym 68015 $PACKER_GND_NET
.sym 68029 LCD_SPI_SDA$SB_IO_OUT
.sym 68061 flash_io3_do_SB_LUT4_O_I2
.sym 68062 flash_io2_do_SB_LUT4_O_I2
.sym 68063 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 68064 soc.spimemio.xfer_io3_90
.sym 68065 flash_io2_do
.sym 68066 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 68067 soc.spimemio.xfer_io2_90
.sym 68068 flash_io3_do
.sym 68077 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68082 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 68092 iomem_wdata[0]
.sym 68105 soc.ram_ready
.sym 68108 flash_io0_do_SB_LUT4_O_I2
.sym 68113 iomem_wstrb[1]
.sym 68114 soc.spimemio.xfer_io0_90
.sym 68116 soc.spimemio.config_do[0]
.sym 68119 soc.spimemio_cfgreg_do[31]
.sym 68120 iomem_addr[16]
.sym 68124 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 68127 iomem_wstrb[0]
.sym 68128 soc.memory.rdata_1[15]
.sym 68129 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68131 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68132 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68133 soc.memory.rdata_0[15]
.sym 68134 soc.spimemio_cfgreg_do[22]
.sym 68136 soc.spimemio_cfgreg_do[31]
.sym 68137 flash_io0_do_SB_LUT4_O_I2
.sym 68138 soc.spimemio.config_do[0]
.sym 68148 soc.memory.rdata_1[15]
.sym 68149 iomem_addr[16]
.sym 68150 soc.ram_ready
.sym 68151 soc.memory.rdata_0[15]
.sym 68156 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 68166 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 68167 soc.spimemio.xfer_io0_90
.sym 68168 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68169 soc.spimemio_cfgreg_do[22]
.sym 68173 iomem_wstrb[0]
.sym 68175 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68178 iomem_wstrb[1]
.sym 68180 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68183 CLK$SB_IO_IN_$glb_clk
.sym 68184 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68185 flash_io2_di
.sym 68189 soc.spimemio.xfer.xfer_dspi
.sym 68190 flash_io0_oe_SB_LUT4_O_I2
.sym 68191 soc.spimemio.xfer.xfer_ddr
.sym 68192 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 68193 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 68194 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 68195 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 68196 soc.spimemio.xfer.xfer_qspi
.sym 68202 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68203 soc.ram_ready
.sym 68204 soc.memory.rdata_0[8]
.sym 68205 iomem_wstrb[1]
.sym 68211 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68222 soc.memory.rdata_1[15]
.sym 68224 soc.memory.rdata_1[10]
.sym 68229 soc.spimemio_cfgreg_do[22]
.sym 68230 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68232 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 68233 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 68235 soc.memory.wen[0]
.sym 68238 soc.memory.wen[1]
.sym 68239 flash_io2_di
.sym 68240 soc.spimemio.xfer.obuffer[6]
.sym 68243 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 68244 flash_csb$SB_IO_OUT
.sym 68247 flash_io2_oe
.sym 68248 iomem_addr[16]
.sym 68250 soc.spimemio.state[5]
.sym 68251 soc.spimemio.config_do[3]
.sym 68252 soc.memory.rdata_0[10]
.sym 68254 soc.memory.rdata_0[15]
.sym 68255 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68267 soc.spimemio_cfgreg_do[31]
.sym 68273 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68275 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O
.sym 68277 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68288 iomem_wdata[0]
.sym 68290 soc.spimemio.xfer.xfer_dspi
.sym 68291 soc.spimemio.xfer.xfer_rd
.sym 68297 soc.spimemio.xfer.xfer_qspi
.sym 68305 soc.spimemio.xfer.xfer_dspi
.sym 68306 soc.spimemio.xfer.xfer_rd
.sym 68308 soc.spimemio.xfer.xfer_qspi
.sym 68311 soc.spimemio.xfer.xfer_rd
.sym 68312 soc.spimemio_cfgreg_do[31]
.sym 68313 soc.spimemio.xfer.xfer_qspi
.sym 68314 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68332 iomem_wdata[0]
.sym 68341 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68342 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O
.sym 68343 soc.spimemio_cfgreg_do[31]
.sym 68345 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68346 CLK$SB_IO_IN_$glb_clk
.sym 68347 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68348 flash_clk$SB_IO_OUT
.sym 68349 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 68350 flash_io2_di_SB_LUT4_I0_O
.sym 68353 soc.spimemio.din_ddr
.sym 68355 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 68357 iomem_addr[13]
.sym 68358 iomem_addr[13]
.sym 68361 iomem_wdata[10]
.sym 68365 soc.spimemio.xfer.xfer_qspi
.sym 68367 soc.spimemio.xfer.xfer_dspi
.sym 68368 soc.spimemio.din_qspi
.sym 68371 soc.spimemio.xfer.xfer_ddr
.sym 68374 soc.spimemio.din_tag[1]
.sym 68375 iomem_wdata[4]
.sym 68376 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68379 iomem_wdata[4]
.sym 68380 soc.spimemio.din_tag[3]
.sym 68382 iomem_wdata[5]
.sym 68383 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 68389 soc.spimemio.xfer_resetn
.sym 68393 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68396 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 68398 resetn
.sym 68400 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 68405 soc.spimemio.din_tag[3]
.sym 68411 soc.spimemio.softreset
.sym 68415 soc.spimemio.state[5]
.sym 68418 soc.spimemio.din_tag[1]
.sym 68420 soc.spimemio.state[11]
.sym 68422 soc.spimemio.din_tag[3]
.sym 68423 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 68446 soc.spimemio.xfer_resetn
.sym 68452 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 68453 soc.spimemio.din_tag[1]
.sym 68454 soc.spimemio.state[5]
.sym 68455 soc.spimemio.state[11]
.sym 68458 resetn
.sym 68460 soc.spimemio.softreset
.sym 68468 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 68469 CLK$SB_IO_IN_$glb_clk
.sym 68470 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68471 flash_csb$SB_IO_OUT
.sym 68472 soc.spimemio.config_csb
.sym 68473 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68474 soc.spimemio.config_do[3]
.sym 68477 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 68478 soc.spimemio.config_clk
.sym 68482 iomem_addr[8]
.sym 68484 resetn
.sym 68485 soc.spimemio.dout_data[5]
.sym 68486 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68487 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68488 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 68489 soc.spimemio.dout_data[6]
.sym 68490 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 68492 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 68493 iomem_wdata[15]
.sym 68494 iomem_wdata[7]
.sym 68495 iomem_addr[3]
.sym 68497 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68498 soc.spimemio_cfgreg_do[22]
.sym 68499 iomem_wdata[12]
.sym 68500 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 68501 iomem_addr[9]
.sym 68506 soc.spimemio.state[11]
.sym 68515 soc.spimemio.xfer.xfer_tag[2]
.sym 68517 soc.spimemio.xfer.xfer_tag[1]
.sym 68518 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68519 soc.spimemio.xfer.xfer_tag[0]
.sym 68520 soc.spimemio.xfer.xfer_tag[3]
.sym 68523 soc.spimemio.dout_tag[2]
.sym 68524 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 68529 soc.spimemio.dout_tag[1]
.sym 68535 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68536 soc.spimemio.dout_tag[3]
.sym 68541 soc.spimemio.dout_tag[0]
.sym 68548 soc.spimemio.xfer.xfer_tag[3]
.sym 68553 soc.spimemio.xfer.xfer_tag[1]
.sym 68565 soc.spimemio.xfer.xfer_tag[2]
.sym 68569 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68570 soc.spimemio.dout_tag[1]
.sym 68571 soc.spimemio.dout_tag[2]
.sym 68572 soc.spimemio.dout_tag[3]
.sym 68577 soc.spimemio.xfer.xfer_tag[0]
.sym 68587 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 68588 soc.spimemio.dout_tag[0]
.sym 68589 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68592 CLK$SB_IO_IN_$glb_clk
.sym 68594 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 68595 soc.spimemio.buffer[16]
.sym 68596 soc.spimemio.buffer[21]
.sym 68597 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 68598 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68599 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 68600 soc.spimemio.buffer[20]
.sym 68601 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68605 iomem_wdata[22]
.sym 68607 iomem_addr[16]
.sym 68613 iomem_addr[6]
.sym 68614 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 68615 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68617 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68618 soc.spimemio.dout_data[5]
.sym 68619 soc.spimemio.dout_data[6]
.sym 68621 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 68622 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 68627 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 68628 iomem_wdata[3]
.sym 68629 soc.spimemio.state[9]
.sym 68635 soc.spimemio.dout_tag[3]
.sym 68637 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68638 soc.spimemio.dout_tag[2]
.sym 68640 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68643 soc.spimemio.dout_tag[3]
.sym 68644 soc.spimemio.dout_tag[1]
.sym 68646 soc.spimemio.din_tag[1]
.sym 68648 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68649 soc.spimemio.din_rd
.sym 68652 soc.spimemio.din_tag[3]
.sym 68655 soc.spimemio.din_tag[2]
.sym 68660 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68666 soc.spimemio.din_tag[0]
.sym 68671 soc.spimemio.din_tag[3]
.sym 68674 soc.spimemio.dout_tag[2]
.sym 68675 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68676 soc.spimemio.dout_tag[3]
.sym 68677 soc.spimemio.dout_tag[1]
.sym 68683 soc.spimemio.din_rd
.sym 68689 soc.spimemio.din_tag[2]
.sym 68692 soc.spimemio.dout_tag[1]
.sym 68693 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68694 soc.spimemio.dout_tag[3]
.sym 68695 soc.spimemio.dout_tag[2]
.sym 68701 soc.spimemio.din_tag[1]
.sym 68704 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68705 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68711 soc.spimemio.din_tag[0]
.sym 68714 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 68715 CLK$SB_IO_IN_$glb_clk
.sym 68716 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 68717 soc.spimemio.state[8]
.sym 68718 soc.spimemio.state[4]
.sym 68719 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 68720 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 68721 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 68722 soc.spimemio.state[11]
.sym 68723 soc.spimemio.state[5]
.sym 68724 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 68730 soc.spimemio.buffer[20]
.sym 68732 soc.spimemio.state[10]
.sym 68733 soc.spimemio.dout_data[6]
.sym 68734 soc.spimemio.jump_SB_LUT4_I3_O
.sym 68735 soc.spimemio.xfer_csb
.sym 68739 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 68741 soc.spimemio.din_tag[2]
.sym 68744 iomem_addr[16]
.sym 68745 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68746 soc.spimemio.state[5]
.sym 68750 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 68751 soc.spimemio.state[12]
.sym 68759 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68760 soc.spimemio.dout_tag[0]
.sym 68765 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68779 soc.spimemio.dout_data[6]
.sym 68785 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 68822 soc.spimemio.dout_tag[0]
.sym 68823 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68828 soc.spimemio.dout_data[6]
.sym 68833 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 68834 soc.spimemio.dout_tag[0]
.sym 68835 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68837 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 68838 CLK$SB_IO_IN_$glb_clk
.sym 68840 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 68841 soc.spimemio.state[6]
.sym 68842 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 68843 soc.spimemio.state[12]
.sym 68844 soc.spimemio.state[2]
.sym 68845 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 68846 soc.spimemio.state[3]
.sym 68847 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 68859 soc.spimemio.state[8]
.sym 68861 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 68864 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68867 soc.spimemio.state[0]
.sym 68868 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 68870 soc.spimemio.state[11]
.sym 68873 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68883 soc.spimemio.state[0]
.sym 68886 soc.spimemio_cfgreg_do[21]
.sym 68887 soc.spimemio.state[1]
.sym 68888 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68890 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 68891 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68892 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 68893 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68897 soc.spimemio_cfgreg_do[22]
.sym 68898 soc.spimemio.state[6]
.sym 68899 soc.spimemio.state[9]
.sym 68901 soc.spimemio.state[2]
.sym 68902 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 68903 soc.spimemio.state[3]
.sym 68905 iomem_addr[8]
.sym 68906 soc.spimemio.state[6]
.sym 68907 soc.spimemio.dout_data[1]
.sym 68909 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68910 soc.spimemio_cfgreg_do[18]
.sym 68911 soc.spimemio_cfgreg_do[16]
.sym 68912 iomem_addr[10]
.sym 68917 soc.spimemio.dout_data[1]
.sym 68926 soc.spimemio.state[9]
.sym 68927 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68928 soc.spimemio.state[3]
.sym 68929 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 68933 soc.spimemio.state[3]
.sym 68935 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 68938 soc.spimemio.state[2]
.sym 68939 soc.spimemio_cfgreg_do[21]
.sym 68940 soc.spimemio_cfgreg_do[22]
.sym 68944 soc.spimemio_cfgreg_do[16]
.sym 68945 soc.spimemio.state[6]
.sym 68946 iomem_addr[8]
.sym 68947 soc.spimemio.state[1]
.sym 68950 soc.spimemio_cfgreg_do[18]
.sym 68951 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68952 soc.spimemio.state[1]
.sym 68953 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68956 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68957 soc.spimemio.state[0]
.sym 68958 soc.spimemio.state[6]
.sym 68959 iomem_addr[10]
.sym 68960 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 68961 CLK$SB_IO_IN_$glb_clk
.sym 68963 soc.spimemio.rd_addr[0]
.sym 68964 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68965 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 68966 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68967 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 68968 soc.spimemio.rd_addr[1]
.sym 68969 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68970 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68975 iomem_wdata[6]
.sym 68977 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68978 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68980 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 68981 soc.spimemio_cfgreg_do[22]
.sym 68982 iomem_wdata[6]
.sym 68983 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 68984 soc.spimemio.state[6]
.sym 68987 iomem_addr[3]
.sym 68989 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 68991 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 68992 soc.spimemio.rd_inc
.sym 68993 iomem_addr[9]
.sym 68994 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 68995 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 68996 soc.spimemio_cfgreg_do[22]
.sym 68997 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 68998 iomem_addr[2]
.sym 69005 soc.spimemio.rd_wait
.sym 69006 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69007 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 69009 soc.spimemio.din_tag[0]
.sym 69010 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 69011 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 69013 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 69014 soc.spimemio.state[1]
.sym 69015 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 69017 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 69018 soc.spimemio.state[3]
.sym 69019 soc.spimemio_cfgreg_do[17]
.sym 69020 soc.spimemio.din_tag[2]
.sym 69023 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 69028 soc.spimemio.valid
.sym 69030 soc.spimemio.state[11]
.sym 69031 soc.spimemio.state[8]
.sym 69033 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 69037 soc.spimemio.din_tag[2]
.sym 69038 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 69039 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 69040 soc.spimemio.state[3]
.sym 69043 soc.spimemio.valid
.sym 69045 soc.spimemio.rd_wait
.sym 69050 soc.spimemio.state[1]
.sym 69051 soc.spimemio_cfgreg_do[17]
.sym 69052 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 69056 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 69057 soc.spimemio.state[3]
.sym 69058 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 69062 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 69063 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 69064 soc.spimemio.valid
.sym 69067 soc.spimemio.din_tag[0]
.sym 69068 soc.spimemio.state[8]
.sym 69069 soc.spimemio.state[11]
.sym 69070 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 69083 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69084 CLK$SB_IO_IN_$glb_clk
.sym 69085 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 69086 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69087 soc.spimemio.state[0]
.sym 69088 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 69089 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 69090 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 69091 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69092 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 69098 soc.memory.cs_0
.sym 69100 soc.spimemio.state[1]
.sym 69101 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 69102 soc.spimemio.dout_data[3]
.sym 69103 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 69107 soc.spimemio_cfgreg_do[17]
.sym 69108 soc.cpu.instr_retirq
.sym 69112 iomem_addr[18]
.sym 69113 soc.spimemio.jump
.sym 69116 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 69117 iomem_addr[1]
.sym 69118 soc.spimemio.rd_addr[4]
.sym 69119 iomem_addr[0]
.sym 69120 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 69138 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 69152 soc.spimemio.rd_inc
.sym 69156 soc.spimemio.valid
.sym 69167 soc.spimemio.rd_inc
.sym 69206 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 69207 CLK$SB_IO_IN_$glb_clk
.sym 69208 soc.spimemio.valid
.sym 69209 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 69210 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 69211 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 69212 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 69213 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 69214 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 69215 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I0
.sym 69216 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 69221 iomem_addr[15]
.sym 69222 iomem_addr[0]
.sym 69223 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 69224 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 69225 iomem_wdata[1]
.sym 69228 iomem_addr[6]
.sym 69231 soc.spimemio.rd_addr[13]
.sym 69233 iomem_addr[12]
.sym 69235 iomem_addr[15]
.sym 69237 iomem_addr[20]
.sym 69239 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69242 soc.cpu.instr_retirq
.sym 69243 iomem_addr[16]
.sym 69252 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 69254 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I0
.sym 69255 iomem_addr[4]
.sym 69256 iomem_addr[19]
.sym 69257 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 69258 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 69260 soc.spimemio.rd_addr[19]
.sym 69261 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 69262 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 69263 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69264 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69265 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 69270 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 69271 soc.spimemio.rd_addr[18]
.sym 69272 iomem_addr[18]
.sym 69275 $PACKER_GND_NET
.sym 69276 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 69277 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69278 soc.spimemio.rd_addr[4]
.sym 69283 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 69284 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 69285 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I0
.sym 69286 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 69290 $PACKER_GND_NET
.sym 69297 $PACKER_GND_NET
.sym 69301 iomem_addr[4]
.sym 69302 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 69303 soc.spimemio.rd_addr[4]
.sym 69304 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 69307 iomem_addr[19]
.sym 69310 soc.spimemio.rd_addr[19]
.sym 69313 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 69314 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 69315 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 69316 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 69319 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 69320 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69322 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 69325 soc.spimemio.rd_addr[18]
.sym 69326 iomem_addr[18]
.sym 69329 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69330 CLK$SB_IO_IN_$glb_clk
.sym 69332 soc.spimemio.rd_addr[9]
.sym 69333 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69334 soc.spimemio.rd_addr[20]
.sym 69335 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 69336 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 69337 soc.spimemio.rd_addr[18]
.sym 69338 soc.spimemio.rd_addr[17]
.sym 69339 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 69344 iomem_addr[2]
.sym 69347 iomem_addr[9]
.sym 69348 soc.spimemio.rd_valid
.sym 69349 iomem_addr[21]
.sym 69351 iomem_addr[4]
.sym 69352 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 69354 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 69356 soc.spimemio.rd_addr[8]
.sym 69357 soc.cpu.pcpi_rs1[3]
.sym 69358 iomem_addr[13]
.sym 69359 iomem_addr[9]
.sym 69360 iomem_addr[8]
.sym 69361 $PACKER_GND_NET
.sym 69362 soc.cpu.instr_retirq
.sym 69363 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69364 iomem_addr[17]
.sym 69365 soc.spimemio.rd_addr[21]
.sym 69366 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69367 soc.spimemio.rd_addr[13]
.sym 69373 soc.spimemio.rd_addr[16]
.sym 69374 iomem_addr[1]
.sym 69375 iomem_addr[0]
.sym 69376 iomem_addr[11]
.sym 69377 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69378 iomem_addr[16]
.sym 69380 iomem_addr[9]
.sym 69382 iomem_addr[5]
.sym 69383 iomem_addr[20]
.sym 69384 soc.spimemio.rd_addr[11]
.sym 69385 soc.spimemio.rd_addr[16]
.sym 69386 soc.spimemio.rd_addr[5]
.sym 69387 iomem_addr[3]
.sym 69388 iomem_addr[9]
.sym 69389 soc.spimemio.rd_addr[21]
.sym 69391 soc.spimemio.rd_addr[20]
.sym 69397 soc.spimemio.rd_addr[9]
.sym 69398 iomem_addr[2]
.sym 69403 iomem_addr[21]
.sym 69404 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69406 soc.spimemio.rd_addr[20]
.sym 69407 iomem_addr[20]
.sym 69408 soc.spimemio.rd_addr[21]
.sym 69409 iomem_addr[21]
.sym 69413 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69414 iomem_addr[3]
.sym 69415 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69419 soc.spimemio.rd_addr[16]
.sym 69421 iomem_addr[16]
.sym 69424 iomem_addr[1]
.sym 69425 iomem_addr[0]
.sym 69426 iomem_addr[3]
.sym 69427 iomem_addr[2]
.sym 69430 iomem_addr[5]
.sym 69431 soc.spimemio.rd_addr[9]
.sym 69432 soc.spimemio.rd_addr[5]
.sym 69433 iomem_addr[9]
.sym 69436 iomem_addr[11]
.sym 69437 soc.spimemio.rd_addr[11]
.sym 69438 soc.spimemio.rd_addr[9]
.sym 69439 iomem_addr[9]
.sym 69442 soc.spimemio.rd_addr[21]
.sym 69443 iomem_addr[21]
.sym 69444 soc.spimemio.rd_addr[16]
.sym 69445 iomem_addr[16]
.sym 69449 iomem_addr[2]
.sym 69450 iomem_addr[1]
.sym 69451 iomem_addr[0]
.sym 69455 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69456 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69457 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69458 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 69459 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 69460 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 69461 soc.spimemio.rd_addr[8]
.sym 69462 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69467 iomem_addr[7]
.sym 69468 iomem_addr[5]
.sym 69469 iomem_addr[4]
.sym 69470 soc.spimemio.rd_addr[11]
.sym 69471 soc.spimemio.rd_addr[16]
.sym 69473 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 69475 iomem_addr[5]
.sym 69476 soc.spimemio.rd_addr[19]
.sym 69477 soc.spimemio.rd_addr[16]
.sym 69478 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 69480 soc.cpu.pcpi_rs1[12]
.sym 69481 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 69482 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69483 iomem_addr[3]
.sym 69484 soc.cpu.pcpi_rs1[20]
.sym 69485 iomem_addr[9]
.sym 69486 iomem_addr[13]
.sym 69487 iomem_addr[12]
.sym 69489 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 69496 soc.cpu.pcpi_rs1[12]
.sym 69500 iomem_addr[6]
.sym 69501 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 69503 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69505 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69508 soc.cpu.pcpi_rs1[20]
.sym 69510 soc.cpu.pcpi_rs1[11]
.sym 69511 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69512 soc.cpu.pcpi_rs1[15]
.sym 69513 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 69515 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 69516 soc.cpu.pcpi_rs1[9]
.sym 69517 soc.cpu.pcpi_rs1[3]
.sym 69518 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 69519 iomem_addr[5]
.sym 69520 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 69521 soc.cpu.pcpi_rs1[16]
.sym 69522 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 69523 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69526 iomem_addr[4]
.sym 69527 iomem_addr[7]
.sym 69529 soc.cpu.pcpi_rs1[12]
.sym 69530 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 69532 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69535 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69536 soc.cpu.pcpi_rs1[15]
.sym 69537 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 69541 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69542 soc.cpu.pcpi_rs1[20]
.sym 69544 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 69547 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 69548 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69549 soc.cpu.pcpi_rs1[11]
.sym 69553 iomem_addr[6]
.sym 69554 iomem_addr[5]
.sym 69555 iomem_addr[7]
.sym 69556 iomem_addr[4]
.sym 69559 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69560 soc.cpu.pcpi_rs1[16]
.sym 69562 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69565 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69566 soc.cpu.pcpi_rs1[3]
.sym 69567 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 69571 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 69572 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69574 soc.cpu.pcpi_rs1[9]
.sym 69575 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69576 CLK$SB_IO_IN_$glb_clk
.sym 69578 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69579 LCD_SPI_DC_SB_DFFE_Q_E
.sym 69580 LCD_SPI_SCL$SB_IO_OUT
.sym 69582 LCD_SPI_RES_SB_DFFE_Q_E
.sym 69583 LCD_SPI_SCL_SB_DFFE_Q_E
.sym 69584 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I2
.sym 69585 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 69586 soc.spimemio.rd_addr[3]
.sym 69590 iomem_addr[12]
.sym 69592 iomem_addr[16]
.sym 69593 iomem_addr[21]
.sym 69594 iomem_addr[15]
.sym 69595 iomem_wdata[13]
.sym 69596 iomem_addr[20]
.sym 69597 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 69598 iomem_addr[11]
.sym 69601 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 69602 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69603 LCD_SPI_RES_SB_DFFE_Q_E
.sym 69604 iomem_addr[14]
.sym 69605 LCD_SPI_SCL_SB_DFFE_Q_E
.sym 69606 soc.spimemio.rd_addr[22]
.sym 69608 iomem_addr[18]
.sym 69609 LCD_SPI_RES_SB_DFFE_Q_E
.sym 69610 soc.spimemio.rd_addr[4]
.sym 69611 iomem_addr[5]
.sym 69612 iomem_addr[13]
.sym 69613 LCD_SPI_DC_SB_DFFE_Q_E
.sym 69619 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69620 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69621 iomem_addr[20]
.sym 69625 soc.cpu.pcpi_rs1[8]
.sym 69626 soc.cpu.pcpi_rs1[17]
.sym 69628 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69629 soc.cpu.pcpi_rs1[13]
.sym 69630 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69631 soc.cpu.pcpi_rs1[22]
.sym 69634 soc.cpu.pcpi_rs1[18]
.sym 69635 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 69636 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 69637 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 69638 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69639 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 69641 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 69642 iomem_addr[23]
.sym 69643 iomem_addr[22]
.sym 69644 iomem_addr[21]
.sym 69648 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 69650 soc.cpu.pcpi_rs1[14]
.sym 69652 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69653 soc.cpu.pcpi_rs1[22]
.sym 69654 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 69659 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69660 soc.cpu.pcpi_rs1[13]
.sym 69661 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 69664 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 69665 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69666 soc.cpu.pcpi_rs1[8]
.sym 69670 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 69671 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69676 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 69677 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69679 soc.cpu.pcpi_rs1[17]
.sym 69682 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69683 soc.cpu.pcpi_rs1[14]
.sym 69685 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 69688 iomem_addr[20]
.sym 69689 iomem_addr[22]
.sym 69690 iomem_addr[21]
.sym 69691 iomem_addr[23]
.sym 69694 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 69695 soc.cpu.pcpi_rs1[18]
.sym 69696 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69698 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69699 CLK$SB_IO_IN_$glb_clk
.sym 69708 LCD_SPI_RES$SB_IO_OUT
.sym 69713 iomem_addr[22]
.sym 69714 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 69715 iomem_addr[14]
.sym 69717 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69718 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69719 iomem_addr[8]
.sym 69721 iomem_addr[6]
.sym 69722 iomem_wdata[8]
.sym 69723 iomem_wdata[0]
.sym 69726 iomem_addr[8]
.sym 69730 soc.cpu.instr_retirq
.sym 69732 soc.cpu.timer[15]
.sym 69734 soc.cpu.instr_retirq
.sym 69735 soc.cpu.instr_retirq
.sym 69753 LCD_SPI_SDA_SB_DFFE_Q_E
.sym 69768 iomem_wdata[0]
.sym 69790 iomem_wdata[0]
.sym 69821 LCD_SPI_SDA_SB_DFFE_Q_E
.sym 69822 CLK$SB_IO_IN_$glb_clk
.sym 69824 $PACKER_GND_NET
.sym 69829 LCD_SPI_DC$SB_IO_OUT
.sym 69830 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 69834 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 69835 soc.cpu.timer[6]
.sym 69849 soc.cpu.timer[9]
.sym 69854 soc.cpu.instr_retirq
.sym 69856 soc.cpu.pcpi_rs1[3]
.sym 69857 $PACKER_GND_NET
.sym 69858 soc.cpu.cpuregs_rs1[10]
.sym 69859 soc.cpu.pcpi_rs1[14]
.sym 69877 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 69895 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 69916 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 69918 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 69945 CLK$SB_IO_IN_$glb_clk
.sym 69946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69947 soc.cpu.irq_mask[8]
.sym 69948 soc.cpu.irq_mask[9]
.sym 69949 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69950 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69951 soc.cpu.irq_mask[10]
.sym 69952 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69953 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69954 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69957 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 69958 soc.cpu.cpu_state[6]
.sym 69966 $PACKER_GND_NET
.sym 69970 iomem_wdata[3]
.sym 69971 soc.cpu.cpuregs_rs1[9]
.sym 69972 iomem_wdata[0]
.sym 69973 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 69974 soc.cpu.timer[5]
.sym 69975 soc.cpu.irq_pending[13]
.sym 69976 soc.cpu.pcpi_rs1[20]
.sym 69977 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 69979 soc.cpu.pcpi_rs1[12]
.sym 69981 soc.cpu.cpuregs_rs1[15]
.sym 69988 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 69993 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69995 soc.cpu.instr_maskirq
.sym 69996 soc.cpu.irq_pending[10]
.sym 70001 soc.cpu.irq_mask[10]
.sym 70002 soc.cpu.timer[15]
.sym 70004 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 70005 soc.cpu.irq_mask[9]
.sym 70006 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70008 soc.cpu.cpu_state[2]
.sym 70011 soc.cpu.cpu_state[4]
.sym 70012 soc.cpu.pcpi_rs1[15]
.sym 70013 soc.cpu.irq_pending[15]
.sym 70014 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70015 soc.cpu.irq_mask[15]
.sym 70016 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70017 soc.cpu.instr_timer
.sym 70018 soc.cpu.irq_pending[9]
.sym 70019 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70023 soc.cpu.irq_mask[10]
.sym 70024 soc.cpu.irq_pending[10]
.sym 70028 soc.cpu.irq_pending[15]
.sym 70030 soc.cpu.irq_mask[15]
.sym 70033 soc.cpu.irq_pending[15]
.sym 70034 soc.cpu.cpu_state[4]
.sym 70035 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70036 soc.cpu.pcpi_rs1[15]
.sym 70039 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70040 soc.cpu.cpu_state[2]
.sym 70041 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70042 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 70045 soc.cpu.irq_mask[10]
.sym 70046 soc.cpu.irq_pending[10]
.sym 70051 soc.cpu.instr_maskirq
.sym 70052 soc.cpu.irq_mask[15]
.sym 70053 soc.cpu.timer[15]
.sym 70054 soc.cpu.instr_timer
.sym 70058 soc.cpu.irq_mask[9]
.sym 70060 soc.cpu.irq_pending[9]
.sym 70064 soc.cpu.cpu_state[2]
.sym 70065 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70066 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70067 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70068 CLK$SB_IO_IN_$glb_clk
.sym 70069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70070 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 70071 soc.cpu.irq_mask[5]
.sym 70072 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70073 soc.cpu.irq_mask[15]
.sym 70074 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70075 soc.cpu.irq_mask[28]
.sym 70076 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70077 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70080 soc.cpu.irq_pending[5]
.sym 70082 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70089 soc.cpu.instr_timer
.sym 70094 soc.cpu.cpu_state[2]
.sym 70095 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70096 soc.cpu.timer[8]
.sym 70097 soc.cpu.timer[28]
.sym 70099 soc.cpu.irq_state[1]
.sym 70100 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70102 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70105 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 70112 soc.cpu.irq_mask[9]
.sym 70115 soc.cpu.irq_state[1]
.sym 70120 soc.cpu.irq_pending[15]
.sym 70123 soc.cpu.irq_state[1]
.sym 70124 soc.cpu.irq_mask[31]
.sym 70125 soc.cpu.irq_pending[9]
.sym 70128 soc.cpu.irq_pending[28]
.sym 70129 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70130 soc.cpu.irq_mask[15]
.sym 70132 soc.cpu.irq_mask[28]
.sym 70136 soc.cpu.irq_mask[5]
.sym 70137 soc.cpu.irq_pending[31]
.sym 70138 soc.cpu.irq_pending[5]
.sym 70145 soc.cpu.irq_mask[9]
.sym 70146 soc.cpu.irq_state[1]
.sym 70147 soc.cpu.irq_pending[9]
.sym 70150 soc.cpu.irq_mask[28]
.sym 70152 soc.cpu.irq_pending[28]
.sym 70158 soc.cpu.irq_mask[31]
.sym 70159 soc.cpu.irq_pending[31]
.sym 70163 soc.cpu.irq_mask[5]
.sym 70165 soc.cpu.irq_pending[5]
.sym 70168 soc.cpu.irq_pending[5]
.sym 70169 soc.cpu.irq_mask[9]
.sym 70170 soc.cpu.irq_mask[5]
.sym 70171 soc.cpu.irq_pending[9]
.sym 70174 soc.cpu.irq_state[1]
.sym 70175 soc.cpu.irq_mask[5]
.sym 70177 soc.cpu.irq_pending[5]
.sym 70181 soc.cpu.irq_mask[15]
.sym 70182 soc.cpu.irq_pending[15]
.sym 70186 soc.cpu.irq_pending[28]
.sym 70188 soc.cpu.irq_mask[28]
.sym 70190 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70191 CLK$SB_IO_IN_$glb_clk
.sym 70192 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70193 soc.cpu.irq_pending[16]
.sym 70194 soc.cpu.irq_pending[12]
.sym 70196 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 70197 soc.cpu.irq_pending[18]
.sym 70199 soc.cpu.irq_pending[11]
.sym 70200 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 70209 $PACKER_VCC_NET
.sym 70211 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70217 soc.cpu.cpuregs_rs1[28]
.sym 70218 soc.cpu.instr_retirq
.sym 70220 soc.cpu.instr_retirq
.sym 70221 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70222 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70224 soc.cpu.timer[15]
.sym 70225 soc.cpu.irq_pending[14]
.sym 70226 soc.cpu.instr_retirq
.sym 70227 soc.cpu.instr_retirq
.sym 70228 soc.cpu.instr_maskirq
.sym 70234 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 70236 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70237 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 70239 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 70240 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70241 soc.cpu.cpu_state[4]
.sym 70242 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 70243 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70244 soc.cpu.irq_pending[15]
.sym 70245 soc.cpu.cpu_state[3]
.sym 70246 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 70247 soc.cpu.irq_pending[13]
.sym 70248 soc.cpu.pcpi_rs1[18]
.sym 70249 soc.cpu.irq_mask[11]
.sym 70250 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70251 soc.cpu.irq_pending[14]
.sym 70252 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70253 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 70254 soc.cpu.irq_pending[18]
.sym 70255 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70256 soc.cpu.irq_pending[11]
.sym 70259 soc.cpu.irq_pending[12]
.sym 70260 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 70261 soc.cpu.irq_mask[18]
.sym 70262 soc.cpu.irq_pending[18]
.sym 70263 soc.cpu.cpuregs_rs1[31]
.sym 70264 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70265 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70267 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70268 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70269 soc.cpu.cpu_state[3]
.sym 70270 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 70273 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70274 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70275 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 70276 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70279 soc.cpu.irq_pending[13]
.sym 70280 soc.cpu.irq_pending[15]
.sym 70281 soc.cpu.irq_pending[12]
.sym 70282 soc.cpu.irq_pending[14]
.sym 70285 soc.cpu.irq_pending[18]
.sym 70286 soc.cpu.irq_mask[18]
.sym 70291 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 70292 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 70293 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70294 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 70300 soc.cpu.cpuregs_rs1[31]
.sym 70303 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70304 soc.cpu.cpu_state[4]
.sym 70305 soc.cpu.irq_pending[18]
.sym 70306 soc.cpu.pcpi_rs1[18]
.sym 70309 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 70310 soc.cpu.irq_mask[11]
.sym 70311 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 70312 soc.cpu.irq_pending[11]
.sym 70313 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70314 CLK$SB_IO_IN_$glb_clk
.sym 70315 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70319 soc.cpu.irq_mask[18]
.sym 70322 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70329 soc.cpu.irq_pending[11]
.sym 70330 soc.cpu.irq_mask[31]
.sym 70331 soc.cpu.instr_rdinstrh
.sym 70332 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70333 soc.cpu.cpu_state[3]
.sym 70335 soc.cpu.instr_rdcycleh
.sym 70336 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 70337 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70339 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70340 soc.cpu.irq_pending[19]
.sym 70342 soc.cpu.instr_retirq
.sym 70343 soc.cpu.irq_mask[24]
.sym 70344 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70345 soc.cpu.timer[9]
.sym 70346 soc.cpu.pcpi_rs1[14]
.sym 70347 soc.cpu.pcpi_rs1[3]
.sym 70349 soc.cpu.cpuregs_rs1[31]
.sym 70351 soc.cpu.cpuregs_rs1[10]
.sym 70357 soc.cpu.irq_pending[16]
.sym 70358 soc.cpu.irq_pending[25]
.sym 70359 soc.cpu.irq_mask[24]
.sym 70361 soc.cpu.irq_pending[27]
.sym 70362 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70363 soc.cpu.irq_pending[24]
.sym 70365 soc.cpu.irq_pending[16]
.sym 70366 soc.cpu.irq_pending[19]
.sym 70367 soc.cpu.irq_pending[26]
.sym 70368 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70369 soc.cpu.irq_pending[18]
.sym 70370 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70371 soc.cpu.irq_pending[5]
.sym 70372 soc.cpu.irq_mask[16]
.sym 70374 soc.cpu.irq_state[1]
.sym 70375 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70378 soc.cpu.irq_mask[27]
.sym 70379 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70380 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70383 soc.cpu.irq_pending[17]
.sym 70386 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70387 soc.cpu.irq_pending[24]
.sym 70390 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70391 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70392 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70393 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70396 soc.cpu.irq_state[1]
.sym 70397 soc.cpu.irq_pending[24]
.sym 70399 soc.cpu.irq_mask[24]
.sym 70402 soc.cpu.irq_pending[16]
.sym 70403 soc.cpu.irq_pending[17]
.sym 70404 soc.cpu.irq_pending[19]
.sym 70405 soc.cpu.irq_pending[18]
.sym 70410 soc.cpu.irq_pending[16]
.sym 70411 soc.cpu.irq_mask[16]
.sym 70414 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70416 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70417 soc.cpu.irq_pending[5]
.sym 70420 soc.cpu.irq_mask[27]
.sym 70421 soc.cpu.irq_pending[27]
.sym 70422 soc.cpu.irq_pending[24]
.sym 70423 soc.cpu.irq_mask[24]
.sym 70426 soc.cpu.irq_mask[24]
.sym 70428 soc.cpu.irq_pending[24]
.sym 70432 soc.cpu.irq_pending[26]
.sym 70433 soc.cpu.irq_pending[24]
.sym 70434 soc.cpu.irq_pending[25]
.sym 70435 soc.cpu.irq_pending[27]
.sym 70436 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70437 CLK$SB_IO_IN_$glb_clk
.sym 70438 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70439 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70440 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 70441 soc.cpu.irq_mask[26]
.sym 70442 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70443 soc.cpu.irq_mask[12]
.sym 70444 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70445 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70446 soc.cpu.irq_mask[14]
.sym 70454 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70455 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 70459 soc.cpu.cpuregs_rs1[18]
.sym 70460 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70461 soc.cpu.cpuregs_rs1[16]
.sym 70462 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70463 soc.cpu.cpuregs_rs1[9]
.sym 70464 soc.cpu.irq_mask[27]
.sym 70465 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 70467 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 70468 soc.cpu.pcpi_rs1[20]
.sym 70469 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70470 soc.cpu.pcpi_rs1[12]
.sym 70471 soc.cpu.irq_pending[13]
.sym 70473 soc.cpu.timer[5]
.sym 70474 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 70481 soc.cpu.irq_mask[26]
.sym 70482 soc.cpu.irq_pending[26]
.sym 70484 soc.cpu.irq_mask[22]
.sym 70485 soc.cpu.irq_pending[22]
.sym 70489 soc.cpu.irq_mask[25]
.sym 70490 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70492 soc.cpu.instr_maskirq
.sym 70493 resetn
.sym 70497 soc.cpu.irq_pending[25]
.sym 70498 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70500 soc.cpu.cpu_state[2]
.sym 70503 soc.cpu.irq_mask[14]
.sym 70506 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70507 soc.cpu.irq_pending[14]
.sym 70513 soc.cpu.irq_pending[26]
.sym 70514 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70516 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70520 soc.cpu.irq_mask[25]
.sym 70521 soc.cpu.irq_pending[25]
.sym 70526 soc.cpu.irq_mask[26]
.sym 70527 soc.cpu.irq_pending[26]
.sym 70531 soc.cpu.irq_mask[14]
.sym 70532 soc.cpu.irq_pending[14]
.sym 70538 soc.cpu.irq_mask[26]
.sym 70539 soc.cpu.irq_pending[26]
.sym 70543 soc.cpu.irq_pending[22]
.sym 70546 soc.cpu.irq_mask[22]
.sym 70549 soc.cpu.irq_mask[22]
.sym 70550 soc.cpu.irq_pending[22]
.sym 70556 soc.cpu.cpu_state[2]
.sym 70557 soc.cpu.instr_maskirq
.sym 70558 resetn
.sym 70559 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70560 CLK$SB_IO_IN_$glb_clk
.sym 70561 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70562 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70563 soc.cpu.irq_mask[24]
.sym 70564 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70565 soc.cpu.irq_mask[19]
.sym 70566 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70567 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70568 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70569 soc.cpu.irq_mask[21]
.sym 70572 soc.cpu.timer[27]
.sym 70575 soc.cpu.irq_mask[25]
.sym 70578 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70585 soc.cpu.irq_mask[26]
.sym 70586 soc.cpu.cpu_state[2]
.sym 70587 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70588 soc.cpu.timer[8]
.sym 70589 soc.cpu.irq_pending[14]
.sym 70590 soc.cpu.cpuregs_rs1[14]
.sym 70591 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 70592 soc.cpu.cpuregs_rs1[21]
.sym 70593 soc.cpu.irq_pending[22]
.sym 70594 soc.cpu.timer[26]
.sym 70595 soc.cpu.timer[14]
.sym 70596 soc.cpu.timer[28]
.sym 70597 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70603 soc.cpu.irq_pending[19]
.sym 70606 soc.cpu.cpu_state[3]
.sym 70608 soc.cpu.irq_pending[22]
.sym 70610 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70611 soc.cpu.irq_pending[20]
.sym 70614 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70615 soc.cpu.irq_mask[20]
.sym 70618 soc.cpu.pcpi_rs1[19]
.sym 70622 soc.cpu.irq_mask[19]
.sym 70625 soc.cpu.irq_pending[21]
.sym 70626 soc.cpu.irq_mask[21]
.sym 70627 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70629 soc.cpu.cpu_state[4]
.sym 70630 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70632 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70633 soc.cpu.irq_pending[21]
.sym 70634 soc.cpu.irq_pending[23]
.sym 70636 soc.cpu.irq_pending[19]
.sym 70637 soc.cpu.irq_mask[19]
.sym 70642 soc.cpu.irq_mask[19]
.sym 70643 soc.cpu.irq_pending[19]
.sym 70648 soc.cpu.irq_pending[21]
.sym 70649 soc.cpu.irq_pending[20]
.sym 70650 soc.cpu.irq_pending[23]
.sym 70651 soc.cpu.irq_pending[22]
.sym 70654 soc.cpu.irq_mask[20]
.sym 70656 soc.cpu.irq_pending[20]
.sym 70661 soc.cpu.irq_mask[21]
.sym 70663 soc.cpu.irq_pending[21]
.sym 70666 soc.cpu.cpu_state[4]
.sym 70667 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70668 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70669 soc.cpu.pcpi_rs1[19]
.sym 70673 soc.cpu.irq_mask[21]
.sym 70675 soc.cpu.irq_pending[21]
.sym 70678 soc.cpu.cpu_state[3]
.sym 70679 soc.cpu.irq_pending[19]
.sym 70680 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70681 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70682 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70683 CLK$SB_IO_IN_$glb_clk
.sym 70684 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70685 soc.cpu.irq_mask[4]
.sym 70686 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70687 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70688 soc.cpu.irq_mask[13]
.sym 70689 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70690 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 70691 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 70692 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70701 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 70702 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70703 soc.cpu.irq_mask[20]
.sym 70706 soc.cpu.pcpi_rs1[19]
.sym 70709 soc.cpu.instr_maskirq
.sym 70710 soc.cpu.timer[21]
.sym 70711 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 70712 soc.cpu.cpuregs_rs1[20]
.sym 70713 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70714 soc.cpu.irq_mask[3]
.sym 70715 soc.cpu.instr_retirq
.sym 70716 soc.cpu.timer[15]
.sym 70717 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70718 soc.cpu.instr_retirq
.sym 70719 soc.cpu.irq_mask[6]
.sym 70720 soc.cpu.instr_maskirq
.sym 70726 soc.cpu.irq_mask[6]
.sym 70728 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70729 soc.cpu.irq_pending[6]
.sym 70737 soc.cpu.irq_pending[7]
.sym 70740 soc.cpu.irq_mask[20]
.sym 70741 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 70742 soc.cpu.irq_mask[4]
.sym 70745 soc.cpu.irq_mask[13]
.sym 70747 soc.cpu.irq_pending[5]
.sym 70750 soc.cpu.irq_pending[20]
.sym 70751 soc.cpu.irq_pending[4]
.sym 70753 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70754 soc.cpu.irq_pending[13]
.sym 70760 soc.cpu.irq_pending[20]
.sym 70762 soc.cpu.irq_mask[20]
.sym 70766 soc.cpu.irq_mask[4]
.sym 70768 soc.cpu.irq_pending[4]
.sym 70772 soc.cpu.irq_mask[13]
.sym 70774 soc.cpu.irq_pending[13]
.sym 70778 soc.cpu.irq_mask[6]
.sym 70779 soc.cpu.irq_pending[6]
.sym 70784 soc.cpu.irq_mask[13]
.sym 70786 soc.cpu.irq_pending[13]
.sym 70790 soc.cpu.irq_mask[6]
.sym 70791 soc.cpu.irq_pending[6]
.sym 70795 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 70797 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70801 soc.cpu.irq_pending[5]
.sym 70802 soc.cpu.irq_pending[7]
.sym 70803 soc.cpu.irq_pending[6]
.sym 70804 soc.cpu.irq_pending[4]
.sym 70805 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 70806 CLK$SB_IO_IN_$glb_clk
.sym 70807 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70808 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70809 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70811 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70812 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70813 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70820 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70821 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 70827 soc.cpu.cpuregs_rs1[24]
.sym 70832 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70833 soc.cpu.cpuregs_rs1[3]
.sym 70834 soc.cpu.timer[30]
.sym 70835 soc.cpu.cpuregs_rs1[7]
.sym 70836 soc.cpu.cpuregs_rs1[31]
.sym 70837 soc.cpu.timer[13]
.sym 70838 soc.cpu.pcpi_rs1[14]
.sym 70839 soc.cpu.cpuregs_rs1[10]
.sym 70840 soc.cpu.irq_mask[3]
.sym 70841 soc.cpu.timer[9]
.sym 70843 soc.cpu.pcpi_rs1[3]
.sym 70849 soc.cpu.irq_pending[20]
.sym 70850 soc.cpu.cpu_state[4]
.sym 70853 soc.cpu.irq_mask[27]
.sym 70855 soc.cpu.cpu_state[4]
.sym 70856 soc.cpu.pcpi_rs1[22]
.sym 70857 soc.cpu.cpuregs_rs1[3]
.sym 70859 soc.cpu.instr_timer
.sym 70860 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70862 soc.cpu.cpu_state[3]
.sym 70863 soc.cpu.irq_pending[22]
.sym 70865 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70867 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70868 soc.cpu.cpu_state[2]
.sym 70870 soc.cpu.pcpi_rs1[20]
.sym 70872 soc.cpu.cpuregs_rs1[20]
.sym 70873 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70875 soc.cpu.timer[27]
.sym 70876 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70877 soc.cpu.cpuregs_rs1[27]
.sym 70878 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70879 soc.cpu.irq_mask[20]
.sym 70880 soc.cpu.instr_maskirq
.sym 70885 soc.cpu.cpuregs_rs1[3]
.sym 70888 soc.cpu.instr_timer
.sym 70889 soc.cpu.instr_maskirq
.sym 70890 soc.cpu.timer[27]
.sym 70891 soc.cpu.irq_mask[27]
.sym 70894 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70895 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70896 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70897 soc.cpu.irq_pending[22]
.sym 70900 soc.cpu.cpu_state[4]
.sym 70901 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70902 soc.cpu.pcpi_rs1[22]
.sym 70903 soc.cpu.cpu_state[3]
.sym 70907 soc.cpu.cpuregs_rs1[27]
.sym 70912 soc.cpu.irq_mask[20]
.sym 70913 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70914 soc.cpu.cpu_state[2]
.sym 70915 soc.cpu.instr_maskirq
.sym 70921 soc.cpu.cpuregs_rs1[20]
.sym 70924 soc.cpu.pcpi_rs1[20]
.sym 70925 soc.cpu.irq_pending[20]
.sym 70926 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 70927 soc.cpu.cpu_state[4]
.sym 70928 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70929 CLK$SB_IO_IN_$glb_clk
.sym 70930 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70931 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70932 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70933 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70934 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70935 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70937 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70938 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70944 soc.cpu.cpu_state[4]
.sym 70945 soc.cpu.count_instr[45]
.sym 70948 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70952 soc.cpu.cpuregs_rs1[18]
.sym 70954 soc.cpu.cpuregs_rs1[17]
.sym 70955 soc.cpu.pcpi_rs1[20]
.sym 70956 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 70957 soc.cpu.timer[5]
.sym 70958 soc.cpu.instr_timer
.sym 70960 soc.cpu.irq_mask[27]
.sym 70961 soc.cpu.cpuregs_rs1[9]
.sym 70962 soc.cpu.pcpi_rs1[12]
.sym 70963 soc.cpu.cpuregs_rs1[4]
.sym 70964 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70966 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 70977 soc.cpu.irq_mask[6]
.sym 70979 soc.cpu.cpuregs_rs1[6]
.sym 70980 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70981 soc.cpu.instr_maskirq
.sym 70982 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70986 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70987 soc.cpu.cpuregs_rs1[23]
.sym 70988 soc.cpu.instr_retirq
.sym 70990 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 70992 soc.cpu.cpu_state[2]
.sym 70995 soc.cpu.cpuregs_rs1[7]
.sym 70997 soc.cpu.cpuregs_rs1[25]
.sym 70998 soc.cpu.cpuregs_rs1[22]
.sym 70999 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71000 soc.cpu.timer[6]
.sym 71003 soc.cpu.instr_timer
.sym 71006 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71007 soc.cpu.instr_retirq
.sym 71008 soc.cpu.cpuregs_rs1[6]
.sym 71011 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71012 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 71013 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71014 soc.cpu.cpu_state[2]
.sym 71017 soc.cpu.instr_maskirq
.sym 71018 soc.cpu.timer[6]
.sym 71019 soc.cpu.instr_timer
.sym 71020 soc.cpu.irq_mask[6]
.sym 71024 soc.cpu.cpuregs_rs1[23]
.sym 71031 soc.cpu.cpuregs_rs1[25]
.sym 71037 soc.cpu.cpuregs_rs1[6]
.sym 71044 soc.cpu.cpuregs_rs1[22]
.sym 71047 soc.cpu.cpuregs_rs1[7]
.sym 71051 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71052 CLK$SB_IO_IN_$glb_clk
.sym 71053 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71054 soc.cpu.timer[23]
.sym 71055 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71056 soc.cpu.timer[13]
.sym 71057 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71058 soc.cpu.timer[9]
.sym 71059 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71060 soc.cpu.timer[10]
.sym 71061 soc.cpu.timer[5]
.sym 71071 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71075 soc.cpu.cpuregs_rs1[6]
.sym 71076 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71078 soc.cpu.cpu_state[2]
.sym 71080 soc.cpu.timer[28]
.sym 71082 soc.cpu.timer[14]
.sym 71083 soc.cpu.cpu_state[2]
.sym 71084 soc.cpu.timer[8]
.sym 71085 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71086 soc.cpu.timer[26]
.sym 71087 soc.cpu.timer[4]
.sym 71088 soc.cpu.cpuregs_rs1[14]
.sym 71095 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71096 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71097 soc.cpu.instr_maskirq
.sym 71098 soc.cpu.timer[25]
.sym 71099 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71100 soc.cpu.timer[7]
.sym 71102 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 71103 soc.cpu.cpuregs_rs1[3]
.sym 71104 soc.cpu.cpu_state[2]
.sym 71105 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71106 soc.cpu.irq_mask[7]
.sym 71107 soc.cpu.irq_mask[25]
.sym 71108 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71110 soc.cpu.timer[3]
.sym 71112 soc.cpu.irq_mask[3]
.sym 71113 soc.cpu.instr_timer
.sym 71114 soc.cpu.cpuregs_rs1[2]
.sym 71116 soc.cpu.cpuregs_rs1[7]
.sym 71118 soc.cpu.instr_timer
.sym 71121 soc.cpu.instr_retirq
.sym 71122 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71123 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71124 soc.cpu.instr_retirq
.sym 71126 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71128 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71129 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71130 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71131 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 71134 soc.cpu.timer[25]
.sym 71135 soc.cpu.instr_timer
.sym 71136 soc.cpu.irq_mask[25]
.sym 71137 soc.cpu.instr_maskirq
.sym 71140 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71141 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 71142 soc.cpu.cpu_state[2]
.sym 71143 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71146 soc.cpu.instr_timer
.sym 71147 soc.cpu.irq_mask[7]
.sym 71148 soc.cpu.timer[7]
.sym 71149 soc.cpu.instr_maskirq
.sym 71152 soc.cpu.instr_retirq
.sym 71153 soc.cpu.cpuregs_rs1[3]
.sym 71158 soc.cpu.instr_retirq
.sym 71160 soc.cpu.cpuregs_rs1[7]
.sym 71161 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71164 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71165 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71166 soc.cpu.instr_retirq
.sym 71167 soc.cpu.cpuregs_rs1[2]
.sym 71170 soc.cpu.instr_timer
.sym 71171 soc.cpu.instr_maskirq
.sym 71172 soc.cpu.irq_mask[3]
.sym 71173 soc.cpu.timer[3]
.sym 71178 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 71179 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 71180 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 71181 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71182 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 71183 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 71184 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 71190 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71194 soc.cpu.timer[25]
.sym 71199 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71200 soc.cpu.cpuregs_rs1[29]
.sym 71202 soc.cpu.timer[21]
.sym 71203 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71204 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 71206 soc.cpu.cpuregs_rs1[25]
.sym 71207 soc.cpu.instr_retirq
.sym 71208 soc.cpu.timer[15]
.sym 71209 soc.cpu.instr_maskirq
.sym 71210 soc.cpu.instr_retirq
.sym 71211 soc.cpu.cpuregs_rs1[16]
.sym 71221 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71224 soc.cpu.timer[2]
.sym 71225 soc.cpu.timer[3]
.sym 71227 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 71228 soc.cpu.instr_timer
.sym 71229 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71231 soc.cpu.timer[1]
.sym 71232 soc.cpu.timer[0]
.sym 71234 soc.cpu.cpuregs_rs1[6]
.sym 71235 soc.cpu.cpuregs_rs1[4]
.sym 71236 soc.cpu.cpuregs_rs1[2]
.sym 71238 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71239 soc.cpu.cpuregs_rs1[3]
.sym 71243 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 71244 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 71245 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 71246 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71247 soc.cpu.cpuregs_rs1[7]
.sym 71248 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71249 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 71251 soc.cpu.cpuregs_rs1[6]
.sym 71252 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71253 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 71254 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71257 soc.cpu.timer[3]
.sym 71258 soc.cpu.timer[1]
.sym 71259 soc.cpu.timer[0]
.sym 71260 soc.cpu.timer[2]
.sym 71263 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71264 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71265 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71266 soc.cpu.cpuregs_rs1[4]
.sym 71269 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 71270 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 71271 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 71272 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 71277 soc.cpu.timer[2]
.sym 71278 soc.cpu.instr_timer
.sym 71281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71282 soc.cpu.cpuregs_rs1[7]
.sym 71283 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71284 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 71287 soc.cpu.cpuregs_rs1[2]
.sym 71288 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 71289 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71290 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71293 soc.cpu.cpuregs_rs1[3]
.sym 71294 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71295 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71296 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 71298 CLK$SB_IO_IN_$glb_clk
.sym 71299 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71300 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 71301 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 71302 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 71303 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 71304 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 71305 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 71306 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71307 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71320 soc.cpu.timer[0]
.sym 71321 soc.cpu.pcpi_rs1[17]
.sym 71324 soc.cpu.timer[26]
.sym 71325 soc.cpu.cpuregs_rs1[3]
.sym 71326 soc.cpu.timer[30]
.sym 71327 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71328 soc.cpu.cpuregs_rs1[31]
.sym 71329 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71333 soc.cpu.cpuregs_rs1[7]
.sym 71342 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71343 soc.cpu.instr_timer
.sym 71344 soc.cpu.cpuregs_rs1[8]
.sym 71345 soc.cpu.cpuregs_rs1[15]
.sym 71346 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 71347 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 71348 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 71350 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 71351 soc.cpu.instr_timer
.sym 71352 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71353 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71355 soc.cpu.irq_mask[0]
.sym 71356 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71357 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 71360 soc.cpu.cpuregs_rs1[14]
.sym 71361 soc.cpu.timer[0]
.sym 71362 soc.cpu.cpuregs_rs1[1]
.sym 71363 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71364 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71366 soc.cpu.cpuregs_rs1[25]
.sym 71367 soc.cpu.instr_retirq
.sym 71368 soc.cpu.cpuregs_rs1[26]
.sym 71369 soc.cpu.instr_maskirq
.sym 71374 soc.cpu.timer[0]
.sym 71375 soc.cpu.irq_mask[0]
.sym 71376 soc.cpu.instr_timer
.sym 71377 soc.cpu.instr_maskirq
.sym 71380 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71381 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71382 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71383 soc.cpu.cpuregs_rs1[15]
.sym 71386 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71387 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71388 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71389 soc.cpu.cpuregs_rs1[14]
.sym 71392 soc.cpu.cpuregs_rs1[8]
.sym 71393 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71394 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71395 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 71398 soc.cpu.cpuregs_rs1[26]
.sym 71399 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71400 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71401 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71404 soc.cpu.cpuregs_rs1[1]
.sym 71405 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71406 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71407 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 71410 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 71411 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 71412 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 71413 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 71416 soc.cpu.instr_retirq
.sym 71417 soc.cpu.cpuregs_rs1[25]
.sym 71418 soc.cpu.instr_timer
.sym 71419 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71421 CLK$SB_IO_IN_$glb_clk
.sym 71422 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71423 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71424 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71425 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 71426 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 71427 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71428 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 71429 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 71430 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71435 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71442 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 71444 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 71446 soc.cpu.timer[12]
.sym 71448 soc.cpu.timer[0]
.sym 71449 soc.cpu.cpuregs_rs1[28]
.sym 71452 soc.cpu.timer[26]
.sym 71464 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71466 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 71468 soc.cpu.cpuregs_rs1[0]
.sym 71469 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 71470 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71471 soc.cpu.cpu_state[2]
.sym 71472 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71477 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71478 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71479 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71480 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71483 soc.cpu.instr_timer
.sym 71484 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71485 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71487 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71488 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71491 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71492 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71497 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 71498 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 71499 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 71500 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71503 soc.cpu.cpu_state[2]
.sym 71505 soc.cpu.instr_timer
.sym 71509 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71510 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71511 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71512 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 71521 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71522 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71523 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71524 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71529 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71530 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 71535 soc.cpu.cpuregs_rs1[0]
.sym 71543 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71544 CLK$SB_IO_IN_$glb_clk
.sym 71545 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71546 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 71547 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 71548 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71549 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71550 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 71551 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 71552 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 71553 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71559 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71560 soc.cpu.timer[20]
.sym 71561 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 71562 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71563 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 71564 soc.cpu.timer[22]
.sym 71565 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 71567 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 71575 soc.cpu.cpuregs_rs1[27]
.sym 71576 soc.cpu.timer[28]
.sym 71577 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 71579 soc.cpu.timer[18]
.sym 71588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71593 soc.cpu.timer[0]
.sym 71594 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71597 soc.cpu.cpuregs_rs1[0]
.sym 71599 soc.cpu.cpuregs_rs1[27]
.sym 71600 soc.cpu.cpuregs_rs1[31]
.sym 71604 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 71605 soc.cpu.cpuregs_rs1[30]
.sym 71607 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 71608 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 71609 soc.cpu.cpuregs_rs1[28]
.sym 71612 soc.cpu.cpuregs_rs1[25]
.sym 71613 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71614 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71617 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 71618 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71620 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 71621 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 71622 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71623 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 71626 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71627 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71628 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 71629 soc.cpu.cpuregs_rs1[30]
.sym 71632 soc.cpu.timer[0]
.sym 71633 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 71634 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71635 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 71638 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71639 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71640 soc.cpu.cpuregs_rs1[27]
.sym 71641 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 71644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 71645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71646 soc.cpu.cpuregs_rs1[31]
.sym 71647 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71650 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 71651 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71653 soc.cpu.cpuregs_rs1[25]
.sym 71656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71657 soc.cpu.cpuregs_rs1[0]
.sym 71658 soc.cpu.timer[0]
.sym 71659 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71662 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 71663 soc.cpu.cpuregs_rs1[28]
.sym 71664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 71665 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 71667 CLK$SB_IO_IN_$glb_clk
.sym 71668 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71683 soc.cpu.cpuregs_rs1[0]
.sym 71685 soc.cpu.timer[30]
.sym 71688 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 71691 soc.cpu.timer[31]
.sym 71698 soc.cpu.cpuregs_rs1[25]
.sym 71819 soc.cpu.timer[24]
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71880 flash_io2_do
.sym 71888 flash_io2_oe
.sym 71937 soc.memory.rdata_1[10]
.sym 71938 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71940 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 71941 soc.spimemio_cfgreg_do[22]
.sym 71942 flash_io3_do_SB_LUT4_O_I2
.sym 71945 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 71948 soc.memory.rdata_0[8]
.sym 71949 soc.spimemio_cfgreg_do[22]
.sym 71950 iomem_addr[16]
.sym 71951 flash_io2_do_SB_LUT4_O_I2
.sym 71953 soc.spimemio.config_do[3]
.sym 71954 soc.memory.rdata_0[10]
.sym 71957 soc.ram_ready
.sym 71958 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71959 soc.memory.rdata_1[8]
.sym 71960 soc.spimemio.config_do[2]
.sym 71961 soc.spimemio.xfer_io3_90
.sym 71963 soc.spimemio_cfgreg_do[31]
.sym 71964 soc.spimemio.xfer_io2_90
.sym 71967 soc.spimemio.xfer_io3_90
.sym 71968 soc.spimemio_cfgreg_do[22]
.sym 71969 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 71970 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71973 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 71974 soc.spimemio_cfgreg_do[22]
.sym 71975 soc.spimemio.xfer_io2_90
.sym 71976 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 71979 soc.memory.rdata_0[10]
.sym 71980 soc.ram_ready
.sym 71981 iomem_addr[16]
.sym 71982 soc.memory.rdata_1[10]
.sym 71986 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 71992 soc.spimemio.config_do[2]
.sym 71993 soc.spimemio_cfgreg_do[31]
.sym 71994 flash_io2_do_SB_LUT4_O_I2
.sym 71997 soc.memory.rdata_0[8]
.sym 71998 soc.memory.rdata_1[8]
.sym 71999 soc.ram_ready
.sym 72000 iomem_addr[16]
.sym 72003 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 72009 flash_io3_do_SB_LUT4_O_I2
.sym 72010 soc.spimemio_cfgreg_do[31]
.sym 72011 soc.spimemio.config_do[3]
.sym 72014 CLK$SB_IO_IN_$glb_clk
.sym 72015 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72016 flash_io3_di
.sym 72035 iomem_wdata[5]
.sym 72040 iomem_wdata[4]
.sym 72041 iomem_wdata[4]
.sym 72042 iomem_wdata[8]
.sym 72044 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72049 soc.spimemio.xfer.obuffer[4]
.sym 72053 soc.memory.rdata_1[8]
.sym 72070 soc.spimemio.xfer.xfer_ddr
.sym 72072 soc.spimemio.xfer.obuffer[7]
.sym 72079 flash_io3_di
.sym 72081 soc.spimemio.xfer.xfer_qspi
.sym 72082 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72083 soc.spimemio.xfer.xfer_dspi
.sym 72087 flash_io3_oe
.sym 72098 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72101 soc.spimemio.xfer.obuffer[6]
.sym 72102 soc.spimemio.din_ddr
.sym 72105 soc.spimemio.xfer.obuffer[4]
.sym 72108 soc.spimemio.din_qspi
.sym 72109 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 72110 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72113 soc.spimemio.xfer.xfer_dspi
.sym 72115 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72120 soc.spimemio.xfer.xfer_qspi
.sym 72128 soc.spimemio.xfer.obuffer[7]
.sym 72130 soc.spimemio.din_qspi
.sym 72133 soc.spimemio.din_ddr
.sym 72136 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72137 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72144 soc.spimemio.din_qspi
.sym 72145 soc.spimemio.din_ddr
.sym 72149 soc.spimemio.xfer.obuffer[7]
.sym 72150 soc.spimemio.xfer.xfer_qspi
.sym 72154 soc.spimemio.xfer.obuffer[6]
.sym 72155 soc.spimemio.xfer.obuffer[4]
.sym 72156 soc.spimemio.xfer.xfer_dspi
.sym 72157 soc.spimemio.xfer.xfer_qspi
.sym 72160 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72161 soc.spimemio.xfer.obuffer[7]
.sym 72162 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 72167 soc.spimemio.xfer.xfer_qspi
.sym 72168 soc.spimemio.xfer.obuffer[6]
.sym 72173 soc.spimemio.din_qspi
.sym 72176 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72177 CLK$SB_IO_IN_$glb_clk
.sym 72178 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 72192 soc.memory.rdata_1[10]
.sym 72193 iomem_wdata[12]
.sym 72194 soc.memory.rdata_1[15]
.sym 72195 flash_io0_oe_SB_LUT4_O_I2
.sym 72196 soc.spimemio.dout_data[4]
.sym 72197 soc.spimemio.xfer.xfer_ddr
.sym 72198 soc.spimemio.xfer_clk
.sym 72199 iomem_addr[3]
.sym 72200 iomem_addr[9]
.sym 72201 iomem_addr[10]
.sym 72204 soc.spimemio_cfgreg_do[31]
.sym 72209 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 72211 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72212 soc.spimemio.xfer_clk
.sym 72213 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72214 soc.spimemio.xfer.xfer_qspi
.sym 72220 flash_io2_di
.sym 72223 soc.spimemio.xfer_clk
.sym 72226 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72227 soc.spimemio.config_clk
.sym 72228 soc.spimemio.xfer.xfer_dspi
.sym 72230 soc.spimemio.xfer.xfer_ddr
.sym 72235 soc.spimemio.xfer.xfer_qspi
.sym 72241 soc.spimemio.din_ddr
.sym 72245 soc.spimemio_cfgreg_do[31]
.sym 72246 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72249 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72251 soc.spimemio_cfgreg_do[22]
.sym 72253 soc.spimemio_cfgreg_do[31]
.sym 72254 soc.spimemio.config_clk
.sym 72256 soc.spimemio.xfer_clk
.sym 72259 soc.spimemio.xfer.xfer_ddr
.sym 72261 soc.spimemio.xfer.xfer_dspi
.sym 72262 soc.spimemio.xfer.xfer_qspi
.sym 72265 soc.spimemio.xfer.xfer_qspi
.sym 72266 soc.spimemio.xfer_clk
.sym 72267 flash_io2_di
.sym 72268 soc.spimemio.xfer.xfer_ddr
.sym 72283 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 72284 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72285 soc.spimemio.din_ddr
.sym 72286 soc.spimemio_cfgreg_do[22]
.sym 72297 soc.spimemio.xfer.xfer_dspi
.sym 72298 soc.spimemio.xfer.xfer_qspi
.sym 72300 CLK$SB_IO_IN_$glb_clk
.sym 72301 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72314 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72316 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 72317 soc.memory.wen[0]
.sym 72318 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72321 soc.memory.wen[0]
.sym 72323 soc.memory.wen[1]
.sym 72325 soc.spimemio.xfer.obuffer[6]
.sym 72328 soc.spimemio.dout_data[4]
.sym 72329 soc.spimemio_cfgreg_do[20]
.sym 72336 soc.spimemio.xfer_resetn
.sym 72343 soc.spimemio.xfer_resetn
.sym 72344 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72345 soc.spimemio.dout_data[1]
.sym 72346 iomem_wdata[4]
.sym 72349 iomem_wdata[5]
.sym 72352 soc.spimemio.config_csb
.sym 72353 flash_io2_di_SB_LUT4_I0_O
.sym 72354 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72364 soc.spimemio_cfgreg_do[31]
.sym 72365 iomem_wdata[3]
.sym 72370 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72372 soc.spimemio.xfer_clk
.sym 72373 soc.spimemio.xfer_csb
.sym 72377 soc.spimemio.xfer_csb
.sym 72378 soc.spimemio.config_csb
.sym 72379 soc.spimemio_cfgreg_do[31]
.sym 72383 iomem_wdata[5]
.sym 72388 soc.spimemio.xfer_resetn
.sym 72390 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72397 iomem_wdata[3]
.sym 72412 soc.spimemio.dout_data[1]
.sym 72413 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 72414 soc.spimemio.xfer_clk
.sym 72415 flash_io2_di_SB_LUT4_I0_O
.sym 72420 iomem_wdata[4]
.sym 72422 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72423 CLK$SB_IO_IN_$glb_clk
.sym 72424 resetn_SB_LUT4_I3_O_$glb_sr
.sym 72439 soc.spimemio.dout_data[1]
.sym 72440 soc.memory.rdata_0[15]
.sym 72441 soc.spimemio.dout_data[5]
.sym 72443 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72445 soc.spimemio.dout_data[0]
.sym 72448 soc.memory.rdata_0[10]
.sym 72451 soc.spimemio.state[6]
.sym 72454 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72457 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72469 soc.spimemio.dout_data[0]
.sym 72471 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72472 soc.spimemio.state[10]
.sym 72473 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72478 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72480 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72483 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72484 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 72488 soc.spimemio.dout_data[4]
.sym 72489 soc.spimemio_cfgreg_do[20]
.sym 72490 soc.spimemio.jump
.sym 72491 soc.spimemio.dout_data[5]
.sym 72500 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72502 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72505 soc.spimemio.dout_data[0]
.sym 72513 soc.spimemio.dout_data[5]
.sym 72517 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72519 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72520 soc.spimemio.state[10]
.sym 72524 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72526 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72529 soc.spimemio_cfgreg_do[20]
.sym 72531 soc.spimemio.jump
.sym 72537 soc.spimemio.dout_data[4]
.sym 72541 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72543 soc.spimemio.jump
.sym 72545 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 72546 CLK$SB_IO_IN_$glb_clk
.sym 72560 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72563 soc.spimemio.dout_data[0]
.sym 72564 soc.spimemio.dout_data[7]
.sym 72568 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 72569 soc.spimemio.state[0]
.sym 72575 soc.spimemio.state[1]
.sym 72576 iomem_addr[16]
.sym 72579 soc.spimemio.state[6]
.sym 72582 soc.spimemio.state[4]
.sym 72583 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72589 soc.spimemio.state[8]
.sym 72590 soc.spimemio.state[4]
.sym 72591 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72593 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 72594 soc.spimemio.state[11]
.sym 72595 soc.spimemio.state[5]
.sym 72596 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 72599 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72600 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 72603 soc.spimemio.state[5]
.sym 72604 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72606 soc.spimemio.jump
.sym 72608 soc.spimemio.state[10]
.sym 72610 soc.spimemio.state[7]
.sym 72613 soc.spimemio.state[8]
.sym 72616 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 72618 soc.spimemio_cfgreg_do[20]
.sym 72620 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 72622 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72623 soc.spimemio.state[8]
.sym 72624 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 72625 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72629 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 72630 soc.spimemio.state[4]
.sym 72631 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 72634 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72635 soc.spimemio.state[10]
.sym 72636 soc.spimemio_cfgreg_do[20]
.sym 72637 soc.spimemio.jump
.sym 72642 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 72643 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 72646 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72647 soc.spimemio.state[7]
.sym 72648 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 72652 soc.spimemio.state[11]
.sym 72653 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72654 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72655 soc.spimemio.state[5]
.sym 72658 soc.spimemio.state[8]
.sym 72659 soc.spimemio.state[5]
.sym 72660 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72661 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72664 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72665 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72669 CLK$SB_IO_IN_$glb_clk
.sym 72685 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72686 soc.spimemio.xfer_clk
.sym 72687 soc.spimemio.state[4]
.sym 72688 soc.spimemio.dout_data[2]
.sym 72689 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 72692 soc.spimemio.dout_data[3]
.sym 72695 soc.spimemio.state[2]
.sym 72698 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72705 soc.spimemio.state[6]
.sym 72712 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72713 soc.spimemio.state[6]
.sym 72714 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 72716 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72718 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72719 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 72720 soc.spimemio.state[8]
.sym 72721 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72722 soc.spimemio.state[9]
.sym 72723 soc.spimemio.state[12]
.sym 72724 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72725 soc.spimemio.state[11]
.sym 72727 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72728 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72729 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72730 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 72731 soc.spimemio.state[12]
.sym 72734 soc.spimemio.state[3]
.sym 72735 soc.spimemio.state[1]
.sym 72736 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 72737 soc.spimemio.jump_SB_LUT4_O_I2
.sym 72738 soc.spimemio_cfgreg_do[21]
.sym 72740 soc.spimemio.state[2]
.sym 72741 soc.spimemio_cfgreg_do[22]
.sym 72743 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72745 soc.spimemio.state[3]
.sym 72746 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 72747 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72748 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72751 soc.spimemio.state[6]
.sym 72752 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72753 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 72754 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 72757 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72758 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72759 soc.spimemio.jump_SB_LUT4_O_I2
.sym 72760 soc.spimemio.state[9]
.sym 72763 soc.spimemio.state[6]
.sym 72764 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72765 soc.spimemio.state[12]
.sym 72766 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72769 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 72770 soc.spimemio.state[2]
.sym 72771 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72772 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 72775 soc.spimemio.state[8]
.sym 72776 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72778 soc.spimemio.state[11]
.sym 72781 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 72783 soc.spimemio.state[11]
.sym 72784 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 72787 soc.spimemio_cfgreg_do[21]
.sym 72788 soc.spimemio.state[12]
.sym 72789 soc.spimemio.state[1]
.sym 72790 soc.spimemio_cfgreg_do[22]
.sym 72792 CLK$SB_IO_IN_$glb_clk
.sym 72807 soc.spimemio.dout_data[5]
.sym 72808 soc.spimemio.state[9]
.sym 72810 soc.spimemio.jump
.sym 72814 iomem_addr[10]
.sym 72815 soc.spimemio.dout_data[6]
.sym 72816 soc.spimemio.state[2]
.sym 72819 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 72820 soc.spimemio.rd_addr[16]
.sym 72824 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72825 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 72827 iomem_wdata[11]
.sym 72836 soc.spimemio.state[0]
.sym 72837 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 72838 soc.spimemio.state[12]
.sym 72839 soc.spimemio.state[2]
.sym 72840 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 72844 soc.spimemio.state[6]
.sym 72846 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72847 soc.spimemio.state[5]
.sym 72848 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72849 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72850 soc.spimemio.state[1]
.sym 72854 soc.spimemio.state[4]
.sym 72856 soc.spimemio.valid
.sym 72857 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 72861 soc.spimemio.rd_inc
.sym 72862 iomem_addr[1]
.sym 72864 iomem_addr[0]
.sym 72865 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72866 soc.spimemio.jump
.sym 72870 iomem_addr[0]
.sym 72875 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72876 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72881 soc.spimemio.rd_inc
.sym 72882 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72886 soc.spimemio.state[4]
.sym 72888 soc.spimemio.state[0]
.sym 72889 soc.spimemio.state[2]
.sym 72892 soc.spimemio.jump
.sym 72893 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72899 iomem_addr[1]
.sym 72904 soc.spimemio.state[1]
.sym 72905 soc.spimemio.state[12]
.sym 72906 soc.spimemio.state[6]
.sym 72907 soc.spimemio.state[5]
.sym 72910 soc.spimemio.valid
.sym 72912 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 72913 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 72914 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 72915 CLK$SB_IO_IN_$glb_clk
.sym 72927 LCD_SPI_DC$SB_IO_OUT
.sym 72929 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 72930 iomem_addr[12]
.sym 72931 iomem_addr[20]
.sym 72933 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72935 soc.spimemio.dout_data[4]
.sym 72936 soc.spimemio.state[12]
.sym 72937 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72946 soc.spimemio.rd_addr[4]
.sym 72947 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 72949 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 72952 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72958 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 72959 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72960 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 72962 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72963 soc.spimemio.rd_addr[1]
.sym 72964 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 72965 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 72966 soc.spimemio.rd_addr[0]
.sym 72967 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 72968 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 72970 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 72971 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 72973 iomem_addr[2]
.sym 72974 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 72975 soc.spimemio.state[0]
.sym 72976 iomem_addr[0]
.sym 72978 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72979 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 72983 iomem_addr[1]
.sym 72984 iomem_addr[0]
.sym 72988 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 72991 iomem_addr[0]
.sym 72992 soc.spimemio.rd_addr[0]
.sym 72993 iomem_addr[1]
.sym 72994 soc.spimemio.rd_addr[1]
.sym 72997 soc.spimemio.state[0]
.sym 72998 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 72999 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 73003 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 73006 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 73010 iomem_addr[2]
.sym 73011 iomem_addr[0]
.sym 73012 iomem_addr[1]
.sym 73015 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 73017 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 73018 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 73021 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 73022 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 73023 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 73024 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 73027 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 73029 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 73030 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 73038 CLK$SB_IO_IN_$glb_clk
.sym 73052 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 73054 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 73055 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 73056 soc.spimemio.state[0]
.sym 73060 soc.spimemio.rd_valid
.sym 73061 iomem_addr[9]
.sym 73062 iomem_addr[13]
.sym 73063 iomem_addr[17]
.sym 73064 soc.spimemio.rd_addr[3]
.sym 73066 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 73067 iomem_addr[16]
.sym 73068 soc.spimemio.rd_addr[7]
.sym 73069 soc.spimemio.rd_addr[9]
.sym 73073 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I2
.sym 73074 soc.spimemio.rd_inc
.sym 73082 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 73083 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73084 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I2
.sym 73085 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 73086 soc.spimemio.rd_addr[7]
.sym 73087 soc.spimemio.rd_addr[17]
.sym 73088 soc.spimemio.rd_valid
.sym 73089 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 73091 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 73092 soc.spimemio.rd_addr[16]
.sym 73093 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73095 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 73096 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 73097 iomem_addr[7]
.sym 73098 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 73100 iomem_addr[16]
.sym 73101 soc.spimemio.rd_addr[8]
.sym 73103 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I0
.sym 73105 iomem_addr[8]
.sym 73106 soc.spimemio.rd_addr[4]
.sym 73107 iomem_addr[4]
.sym 73109 iomem_addr[17]
.sym 73110 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 73111 iomem_addr[13]
.sym 73112 soc.spimemio.rd_addr[13]
.sym 73114 soc.spimemio.rd_addr[4]
.sym 73115 iomem_addr[4]
.sym 73116 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I0
.sym 73117 soc.spimemio.rd_valid
.sym 73120 iomem_addr[16]
.sym 73121 soc.spimemio.rd_addr[16]
.sym 73122 iomem_addr[13]
.sym 73123 soc.spimemio.rd_addr[13]
.sym 73126 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 73127 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 73128 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 73129 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 73132 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 73133 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 73134 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 73135 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73138 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 73139 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I2
.sym 73140 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I0
.sym 73141 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 73144 iomem_addr[8]
.sym 73145 soc.spimemio.rd_addr[8]
.sym 73146 iomem_addr[4]
.sym 73147 soc.spimemio.rd_addr[4]
.sym 73150 soc.spimemio.rd_addr[17]
.sym 73153 iomem_addr[17]
.sym 73156 soc.spimemio.rd_addr[7]
.sym 73157 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 73158 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73159 iomem_addr[7]
.sym 73175 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 73176 iomem_addr[2]
.sym 73177 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 73178 soc.spimemio.rd_inc
.sym 73179 iomem_addr[12]
.sym 73180 iomem_addr[2]
.sym 73181 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 73183 iomem_addr[13]
.sym 73184 iomem_addr[9]
.sym 73185 iomem_addr[3]
.sym 73187 iomem_addr[4]
.sym 73191 soc.spimemio.rd_addr[17]
.sym 73193 iomem_addr[4]
.sym 73196 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 73207 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 73208 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73211 soc.spimemio.rd_addr[16]
.sym 73213 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 73215 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 73216 soc.spimemio.rd_inc
.sym 73219 iomem_addr[18]
.sym 73221 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 73222 iomem_addr[20]
.sym 73224 soc.spimemio.rd_addr[3]
.sym 73225 soc.spimemio.rd_addr[18]
.sym 73226 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 73227 iomem_addr[9]
.sym 73228 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 73229 iomem_addr[17]
.sym 73230 soc.spimemio.rd_addr[20]
.sym 73231 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 73233 iomem_addr[16]
.sym 73234 iomem_addr[3]
.sym 73237 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 73238 iomem_addr[9]
.sym 73240 soc.spimemio.rd_inc
.sym 73243 soc.spimemio.rd_addr[16]
.sym 73244 iomem_addr[16]
.sym 73245 soc.spimemio.rd_addr[20]
.sym 73246 iomem_addr[20]
.sym 73249 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 73251 iomem_addr[20]
.sym 73252 soc.spimemio.rd_inc
.sym 73255 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 73256 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73257 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 73258 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 73261 soc.spimemio.rd_addr[3]
.sym 73262 soc.spimemio.rd_addr[20]
.sym 73263 iomem_addr[20]
.sym 73264 iomem_addr[3]
.sym 73268 iomem_addr[18]
.sym 73269 soc.spimemio.rd_inc
.sym 73270 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 73274 soc.spimemio.rd_inc
.sym 73275 iomem_addr[17]
.sym 73276 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 73279 soc.spimemio.rd_addr[18]
.sym 73280 iomem_addr[20]
.sym 73281 soc.spimemio.rd_addr[20]
.sym 73282 iomem_addr[18]
.sym 73283 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73284 CLK$SB_IO_IN_$glb_clk
.sym 73299 iomem_addr[6]
.sym 73301 iomem_addr[13]
.sym 73302 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 73304 soc.spimemio.rd_inc
.sym 73305 soc.spimemio.rd_addr[22]
.sym 73307 iomem_addr[18]
.sym 73308 iomem_addr[14]
.sym 73309 soc.spimemio.rd_addr[4]
.sym 73311 soc.spimemio.rd_addr[20]
.sym 73312 soc.spimemio.rd_addr[16]
.sym 73314 soc.cpu.instr_retirq
.sym 73317 soc.spimemio.rd_addr[18]
.sym 73320 soc.cpu.instr_retirq
.sym 73321 soc.cpu.instr_retirq
.sym 73327 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73328 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 73330 soc.spimemio.rd_addr[14]
.sym 73331 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 73332 soc.spimemio.rd_addr[18]
.sym 73333 soc.spimemio.rd_addr[17]
.sym 73334 iomem_addr[9]
.sym 73335 soc.spimemio.rd_addr[9]
.sym 73336 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 73337 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73338 soc.spimemio.rd_addr[3]
.sym 73340 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 73341 iomem_addr[3]
.sym 73343 iomem_addr[22]
.sym 73344 iomem_addr[4]
.sym 73346 soc.spimemio.rd_inc
.sym 73347 iomem_addr[17]
.sym 73348 soc.spimemio.rd_addr[22]
.sym 73349 soc.spimemio.rd_addr[8]
.sym 73350 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73351 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73352 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73353 iomem_addr[8]
.sym 73355 soc.spimemio.rd_addr[4]
.sym 73356 iomem_addr[14]
.sym 73358 iomem_addr[18]
.sym 73360 iomem_addr[22]
.sym 73361 soc.spimemio.rd_addr[22]
.sym 73362 iomem_addr[18]
.sym 73363 soc.spimemio.rd_addr[18]
.sym 73366 iomem_addr[4]
.sym 73367 soc.spimemio.rd_addr[17]
.sym 73368 soc.spimemio.rd_addr[4]
.sym 73369 iomem_addr[17]
.sym 73372 soc.spimemio.rd_addr[8]
.sym 73373 iomem_addr[8]
.sym 73374 iomem_addr[18]
.sym 73375 soc.spimemio.rd_addr[18]
.sym 73378 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73379 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 73380 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 73381 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 73384 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73385 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73386 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73387 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73390 iomem_addr[3]
.sym 73391 iomem_addr[14]
.sym 73392 soc.spimemio.rd_addr[14]
.sym 73393 soc.spimemio.rd_addr[3]
.sym 73396 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 73397 soc.spimemio.rd_inc
.sym 73399 iomem_addr[8]
.sym 73402 iomem_addr[9]
.sym 73403 iomem_addr[17]
.sym 73404 soc.spimemio.rd_addr[9]
.sym 73405 soc.spimemio.rd_addr[17]
.sym 73406 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73407 CLK$SB_IO_IN_$glb_clk
.sym 73422 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 73423 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 73424 soc.spimemio.rd_addr[14]
.sym 73426 iomem_addr[15]
.sym 73427 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 73428 iomem_addr[8]
.sym 73429 iomem_addr[11]
.sym 73434 soc.spimemio.rd_addr[22]
.sym 73442 soc.spimemio.rd_addr[8]
.sym 73450 iomem_addr[22]
.sym 73451 iomem_addr[13]
.sym 73453 iomem_addr[6]
.sym 73455 iomem_wdata[0]
.sym 73456 soc.spimemio.rd_addr[8]
.sym 73457 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 73460 iomem_addr[8]
.sym 73463 soc.spimemio.rd_addr[13]
.sym 73464 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 73465 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73466 iomem_addr[5]
.sym 73467 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 73468 LCD_SPI_SCL_SB_DFFE_Q_E
.sym 73470 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 73471 soc.spimemio.rd_addr[22]
.sym 73472 iomem_addr[7]
.sym 73478 iomem_addr[4]
.sym 73480 iomem_addr[3]
.sym 73481 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 73483 soc.spimemio.rd_addr[13]
.sym 73484 iomem_addr[13]
.sym 73485 soc.spimemio.rd_addr[8]
.sym 73486 iomem_addr[8]
.sym 73490 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73491 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 73492 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 73498 iomem_wdata[0]
.sym 73507 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73508 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 73509 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 73513 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 73514 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 73515 iomem_addr[3]
.sym 73516 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73519 soc.spimemio.rd_addr[8]
.sym 73520 iomem_addr[8]
.sym 73521 iomem_addr[22]
.sym 73522 soc.spimemio.rd_addr[22]
.sym 73525 iomem_addr[6]
.sym 73526 iomem_addr[7]
.sym 73527 iomem_addr[4]
.sym 73528 iomem_addr[5]
.sym 73529 LCD_SPI_SCL_SB_DFFE_Q_E
.sym 73530 CLK$SB_IO_IN_$glb_clk
.sym 73546 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 73548 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 73549 soc.spimemio.rd_addr[21]
.sym 73551 soc.spimemio.rd_addr[13]
.sym 73552 iomem_addr[5]
.sym 73555 iomem_addr[7]
.sym 73557 LCD_SPI_SCL$SB_IO_OUT
.sym 73561 soc.cpu.pcpi_rs1[9]
.sym 73565 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I2
.sym 73576 iomem_wdata[0]
.sym 73584 LCD_SPI_RES_SB_DFFE_Q_E
.sym 73650 iomem_wdata[0]
.sym 73652 LCD_SPI_RES_SB_DFFE_Q_E
.sym 73653 CLK$SB_IO_IN_$glb_clk
.sym 73668 iomem_addr[21]
.sym 73669 iomem_addr[19]
.sym 73671 iomem_addr[23]
.sym 73672 iomem_wdata[0]
.sym 73675 iomem_addr[21]
.sym 73689 soc.cpu.cpuregs_rs1[8]
.sym 73690 LCD_SPI_RES$SB_IO_OUT
.sym 73698 LCD_SPI_DC_SB_DFFE_Q_E
.sym 73705 soc.cpu.instr_retirq
.sym 73709 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73715 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73724 soc.cpu.cpuregs_rs1[9]
.sym 73725 iomem_wdata[0]
.sym 73760 iomem_wdata[0]
.sym 73765 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73766 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73767 soc.cpu.instr_retirq
.sym 73768 soc.cpu.cpuregs_rs1[9]
.sym 73775 LCD_SPI_DC_SB_DFFE_Q_E
.sym 73776 CLK$SB_IO_IN_$glb_clk
.sym 73790 $PACKER_GND_NET
.sym 73798 LCD_SPI_RES_SB_DFFE_Q_E
.sym 73802 soc.cpu.instr_retirq
.sym 73803 soc.cpu.timer[10]
.sym 73811 soc.cpu.instr_retirq
.sym 73812 soc.cpu.instr_retirq
.sym 73813 soc.cpu.instr_retirq
.sym 73819 soc.cpu.timer[10]
.sym 73820 soc.cpu.irq_mask[9]
.sym 73823 soc.cpu.instr_retirq
.sym 73825 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73827 soc.cpu.instr_retirq
.sym 73829 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73830 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73831 soc.cpu.irq_mask[10]
.sym 73832 soc.cpu.timer[9]
.sym 73833 soc.cpu.cpuregs_rs1[10]
.sym 73836 soc.cpu.cpuregs_rs1[9]
.sym 73837 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73840 soc.cpu.instr_timer
.sym 73841 soc.cpu.timer[8]
.sym 73843 soc.cpu.irq_mask[8]
.sym 73844 soc.cpu.instr_maskirq
.sym 73846 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 73849 soc.cpu.cpuregs_rs1[8]
.sym 73853 soc.cpu.cpuregs_rs1[8]
.sym 73860 soc.cpu.cpuregs_rs1[9]
.sym 73864 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73865 soc.cpu.instr_retirq
.sym 73866 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73867 soc.cpu.cpuregs_rs1[8]
.sym 73870 soc.cpu.irq_mask[8]
.sym 73871 soc.cpu.instr_maskirq
.sym 73872 soc.cpu.instr_timer
.sym 73873 soc.cpu.timer[8]
.sym 73877 soc.cpu.cpuregs_rs1[10]
.sym 73882 soc.cpu.irq_mask[9]
.sym 73883 soc.cpu.instr_maskirq
.sym 73884 soc.cpu.instr_timer
.sym 73885 soc.cpu.timer[9]
.sym 73888 soc.cpu.timer[10]
.sym 73889 soc.cpu.irq_mask[10]
.sym 73890 soc.cpu.instr_maskirq
.sym 73891 soc.cpu.instr_timer
.sym 73894 soc.cpu.cpuregs_rs1[10]
.sym 73895 soc.cpu.instr_retirq
.sym 73896 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73897 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73898 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 73899 CLK$SB_IO_IN_$glb_clk
.sym 73900 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73912 soc.cpu.instr_timer
.sym 73914 soc.cpu.instr_maskirq
.sym 73915 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73926 soc.cpu.irq_mask[16]
.sym 73943 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 73944 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 73946 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73948 soc.cpu.cpuregs_rs1[15]
.sym 73951 soc.cpu.irq_mask[5]
.sym 73952 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73955 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 73957 soc.cpu.timer[5]
.sym 73959 soc.cpu.cpuregs_rs1[5]
.sym 73960 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 73962 soc.cpu.instr_retirq
.sym 73963 soc.cpu.instr_timer
.sym 73965 soc.cpu.instr_maskirq
.sym 73966 soc.cpu.instr_timer
.sym 73968 soc.cpu.timer[28]
.sym 73970 soc.cpu.cpuregs_rs1[28]
.sym 73971 soc.cpu.irq_mask[28]
.sym 73972 soc.cpu.instr_retirq
.sym 73973 soc.cpu.instr_timer
.sym 73975 soc.cpu.instr_retirq
.sym 73976 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 73977 soc.cpu.cpuregs_rs1[15]
.sym 73978 soc.cpu.instr_timer
.sym 73983 soc.cpu.cpuregs_rs1[5]
.sym 73987 soc.cpu.instr_timer
.sym 73988 soc.cpu.instr_maskirq
.sym 73989 soc.cpu.irq_mask[28]
.sym 73990 soc.cpu.timer[28]
.sym 73994 soc.cpu.cpuregs_rs1[15]
.sym 73999 soc.cpu.timer[5]
.sym 74000 soc.cpu.instr_timer
.sym 74001 soc.cpu.irq_mask[5]
.sym 74002 soc.cpu.instr_maskirq
.sym 74005 soc.cpu.cpuregs_rs1[28]
.sym 74011 soc.cpu.instr_retirq
.sym 74012 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74013 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74014 soc.cpu.cpuregs_rs1[28]
.sym 74017 soc.cpu.cpuregs_rs1[5]
.sym 74018 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74019 soc.cpu.instr_retirq
.sym 74020 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74021 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74022 CLK$SB_IO_IN_$glb_clk
.sym 74023 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74043 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74049 soc.cpu.instr_timer
.sym 74050 LCD_SPI_SCL$SB_IO_OUT
.sym 74051 soc.cpu.instr_timer
.sym 74052 soc.cpu.instr_timer
.sym 74056 soc.cpu.irq_mask[12]
.sym 74057 soc.cpu.pcpi_rs1[9]
.sym 74059 soc.cpu.instr_timer
.sym 74066 soc.cpu.irq_pending[12]
.sym 74067 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74069 soc.cpu.cpu_state[2]
.sym 74074 soc.cpu.irq_pending[12]
.sym 74075 soc.cpu.irq_mask[11]
.sym 74076 soc.cpu.irq_mask[18]
.sym 74081 soc.cpu.irq_pending[16]
.sym 74082 soc.cpu.irq_mask[12]
.sym 74085 soc.cpu.irq_pending[18]
.sym 74086 soc.cpu.irq_mask[16]
.sym 74093 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74094 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 74095 soc.cpu.irq_pending[11]
.sym 74098 soc.cpu.irq_pending[16]
.sym 74101 soc.cpu.irq_mask[16]
.sym 74105 soc.cpu.irq_pending[12]
.sym 74106 soc.cpu.irq_mask[12]
.sym 74117 soc.cpu.irq_pending[12]
.sym 74118 soc.cpu.irq_mask[12]
.sym 74122 soc.cpu.irq_mask[18]
.sym 74124 soc.cpu.irq_pending[18]
.sym 74135 soc.cpu.irq_pending[11]
.sym 74137 soc.cpu.irq_mask[11]
.sym 74140 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74141 soc.cpu.cpu_state[2]
.sym 74142 soc.cpu.irq_pending[12]
.sym 74143 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 74144 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74145 CLK$SB_IO_IN_$glb_clk
.sym 74146 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74161 soc.cpu.irq_mask[11]
.sym 74165 soc.cpu.instr_rdinstr
.sym 74166 soc.cpu.cpuregs_rs1[11]
.sym 74168 soc.cpu.instr_rdinstrh
.sym 74171 LCD_SPI_RES$SB_IO_OUT
.sym 74174 soc.cpu.cpuregs_rs1[12]
.sym 74177 $PACKER_VCC_NET
.sym 74191 soc.cpu.cpuregs_rs1[18]
.sym 74195 soc.cpu.instr_maskirq
.sym 74199 soc.cpu.irq_mask[18]
.sym 74200 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74206 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74219 soc.cpu.cpu_state[2]
.sym 74241 soc.cpu.cpuregs_rs1[18]
.sym 74257 soc.cpu.cpu_state[2]
.sym 74258 soc.cpu.instr_maskirq
.sym 74259 soc.cpu.irq_mask[18]
.sym 74260 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74267 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74268 CLK$SB_IO_IN_$glb_clk
.sym 74269 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74284 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74288 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 74291 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74295 soc.cpu.timer[10]
.sym 74296 soc.cpu.instr_rdcycleh
.sym 74298 soc.cpu.cpuregs_rs1[19]
.sym 74299 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74303 soc.cpu.instr_retirq
.sym 74304 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 74311 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74315 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74318 soc.cpu.cpuregs_rs1[26]
.sym 74319 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74321 soc.cpu.instr_retirq
.sym 74324 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74326 soc.cpu.irq_mask[14]
.sym 74327 soc.cpu.cpuregs_rs1[14]
.sym 74328 soc.cpu.instr_maskirq
.sym 74329 soc.cpu.instr_timer
.sym 74331 soc.cpu.timer[26]
.sym 74332 soc.cpu.timer[14]
.sym 74334 soc.cpu.cpuregs_rs1[12]
.sym 74335 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74337 soc.cpu.irq_mask[26]
.sym 74338 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74340 soc.cpu.cpu_state[2]
.sym 74341 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74344 soc.cpu.instr_timer
.sym 74345 soc.cpu.timer[14]
.sym 74346 soc.cpu.irq_mask[14]
.sym 74347 soc.cpu.instr_maskirq
.sym 74350 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74351 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74352 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74353 soc.cpu.cpu_state[2]
.sym 74357 soc.cpu.cpuregs_rs1[26]
.sym 74362 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74363 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74364 soc.cpu.instr_retirq
.sym 74365 soc.cpu.cpuregs_rs1[14]
.sym 74369 soc.cpu.cpuregs_rs1[12]
.sym 74374 soc.cpu.instr_retirq
.sym 74375 soc.cpu.timer[26]
.sym 74376 soc.cpu.cpuregs_rs1[26]
.sym 74377 soc.cpu.instr_timer
.sym 74380 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74381 soc.cpu.irq_mask[26]
.sym 74383 soc.cpu.instr_maskirq
.sym 74387 soc.cpu.cpuregs_rs1[14]
.sym 74390 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74391 CLK$SB_IO_IN_$glb_clk
.sym 74392 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74403 LCD_SPI_DC$SB_IO_OUT
.sym 74411 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74413 soc.cpu.instr_retirq
.sym 74414 soc.cpu.cpuregs_rs1[26]
.sym 74415 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74419 soc.cpu.cpuregs_rs1[29]
.sym 74420 $PACKER_VCC_NET
.sym 74425 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74426 soc.cpu.cpu_state[2]
.sym 74435 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74436 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74440 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74443 soc.cpu.irq_mask[24]
.sym 74444 soc.cpu.cpuregs_rs1[24]
.sym 74447 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74449 soc.cpu.irq_mask[21]
.sym 74451 soc.cpu.cpu_state[2]
.sym 74453 soc.cpu.irq_mask[19]
.sym 74455 soc.cpu.timer[21]
.sym 74457 soc.cpu.cpuregs_rs1[21]
.sym 74458 soc.cpu.cpuregs_rs1[19]
.sym 74462 soc.cpu.instr_maskirq
.sym 74463 soc.cpu.instr_retirq
.sym 74465 soc.cpu.instr_timer
.sym 74468 soc.cpu.irq_mask[19]
.sym 74470 soc.cpu.instr_maskirq
.sym 74475 soc.cpu.cpuregs_rs1[24]
.sym 74479 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74480 soc.cpu.timer[21]
.sym 74481 soc.cpu.instr_timer
.sym 74482 soc.cpu.cpu_state[2]
.sym 74485 soc.cpu.cpuregs_rs1[19]
.sym 74491 soc.cpu.irq_mask[24]
.sym 74492 soc.cpu.instr_maskirq
.sym 74499 soc.cpu.instr_maskirq
.sym 74500 soc.cpu.irq_mask[21]
.sym 74503 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74504 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74505 soc.cpu.instr_retirq
.sym 74506 soc.cpu.cpuregs_rs1[21]
.sym 74509 soc.cpu.cpuregs_rs1[21]
.sym 74513 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74514 CLK$SB_IO_IN_$glb_clk
.sym 74515 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74528 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74529 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74538 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74539 soc.cpu.instr_retirq
.sym 74540 $PACKER_VCC_NET
.sym 74541 soc.cpu.instr_timer
.sym 74542 LCD_SPI_SCL$SB_IO_OUT
.sym 74543 soc.cpu.instr_timer
.sym 74544 soc.cpu.instr_timer
.sym 74549 soc.cpu.pcpi_rs1[9]
.sym 74551 soc.cpu.instr_timer
.sym 74557 soc.cpu.cpuregs_rs1[4]
.sym 74558 soc.cpu.irq_pending[4]
.sym 74559 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74562 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74565 soc.cpu.irq_mask[4]
.sym 74566 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74567 soc.cpu.instr_timer
.sym 74568 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74569 soc.cpu.cpu_state[2]
.sym 74570 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74574 soc.cpu.instr_maskirq
.sym 74579 soc.cpu.cpuregs_rs1[13]
.sym 74580 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74581 soc.cpu.instr_retirq
.sym 74582 soc.cpu.timer[13]
.sym 74583 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74584 soc.cpu.irq_mask[13]
.sym 74585 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74586 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 74590 soc.cpu.cpuregs_rs1[4]
.sym 74596 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74597 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 74598 soc.cpu.irq_pending[4]
.sym 74602 soc.cpu.timer[13]
.sym 74603 soc.cpu.instr_timer
.sym 74604 soc.cpu.irq_mask[13]
.sym 74605 soc.cpu.instr_maskirq
.sym 74611 soc.cpu.cpuregs_rs1[13]
.sym 74615 soc.cpu.instr_retirq
.sym 74616 soc.cpu.cpuregs_rs1[13]
.sym 74617 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74620 soc.cpu.irq_pending[4]
.sym 74622 soc.cpu.irq_mask[4]
.sym 74627 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74628 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74629 soc.cpu.cpu_state[2]
.sym 74632 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74633 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74634 soc.cpu.cpu_state[2]
.sym 74635 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74636 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74637 CLK$SB_IO_IN_$glb_clk
.sym 74638 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74653 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74656 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 74657 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 74658 soc.cpu.count_cycle[4]
.sym 74659 soc.cpu.count_cycle[27]
.sym 74660 soc.cpu.count_cycle[13]
.sym 74663 soc.cpu.timer[23]
.sym 74664 soc.cpu.cpuregs_rs1[5]
.sym 74665 $PACKER_VCC_NET
.sym 74667 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74669 $PACKER_VCC_NET
.sym 74671 LCD_SPI_RES$SB_IO_OUT
.sym 74680 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74684 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74685 soc.cpu.instr_retirq
.sym 74687 soc.cpu.cpuregs_rs1[20]
.sym 74688 soc.cpu.irq_mask[4]
.sym 74689 soc.cpu.timer[4]
.sym 74690 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74692 soc.cpu.instr_maskirq
.sym 74693 soc.cpu.instr_retirq
.sym 74694 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74699 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74700 soc.cpu.cpuregs_rs1[4]
.sym 74701 soc.cpu.cpuregs_rs1[30]
.sym 74702 soc.cpu.irq_mask[30]
.sym 74704 soc.cpu.instr_timer
.sym 74705 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74707 soc.cpu.timer[30]
.sym 74711 soc.cpu.instr_timer
.sym 74713 soc.cpu.irq_mask[30]
.sym 74714 soc.cpu.instr_timer
.sym 74715 soc.cpu.timer[30]
.sym 74716 soc.cpu.instr_maskirq
.sym 74719 soc.cpu.irq_mask[4]
.sym 74720 soc.cpu.timer[4]
.sym 74721 soc.cpu.instr_maskirq
.sym 74722 soc.cpu.instr_timer
.sym 74731 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74732 soc.cpu.instr_retirq
.sym 74733 soc.cpu.cpuregs_rs1[20]
.sym 74734 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74737 soc.cpu.instr_retirq
.sym 74738 soc.cpu.cpuregs_rs1[30]
.sym 74739 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74740 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74743 soc.cpu.instr_retirq
.sym 74744 soc.cpu.cpuregs_rs1[4]
.sym 74745 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74746 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74775 soc.cpu.timer[4]
.sym 74778 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74786 soc.cpu.cpuregs_rs1[13]
.sym 74787 soc.cpu.timer[10]
.sym 74791 soc.cpu.instr_retirq
.sym 74792 soc.cpu.timer[22]
.sym 74793 soc.cpu.instr_rdcycleh
.sym 74797 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 74803 soc.cpu.timer[23]
.sym 74805 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74806 soc.cpu.irq_mask[23]
.sym 74807 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74809 soc.cpu.timer[10]
.sym 74810 soc.cpu.timer[22]
.sym 74811 soc.cpu.instr_retirq
.sym 74812 soc.cpu.instr_maskirq
.sym 74813 soc.cpu.instr_timer
.sym 74815 soc.cpu.timer[9]
.sym 74816 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74817 soc.cpu.irq_mask[22]
.sym 74818 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74820 soc.cpu.cpu_state[2]
.sym 74821 soc.cpu.timer[8]
.sym 74825 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74826 soc.cpu.timer[11]
.sym 74827 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74829 soc.cpu.cpuregs_rs1[23]
.sym 74830 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74834 soc.cpu.cpuregs_rs1[22]
.sym 74836 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74837 soc.cpu.instr_retirq
.sym 74838 soc.cpu.cpuregs_rs1[22]
.sym 74839 soc.cpu.cpu_state[2]
.sym 74842 soc.cpu.timer[11]
.sym 74843 soc.cpu.timer[10]
.sym 74844 soc.cpu.timer[9]
.sym 74845 soc.cpu.timer[8]
.sym 74848 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74849 soc.cpu.cpuregs_rs1[23]
.sym 74851 soc.cpu.instr_retirq
.sym 74854 soc.cpu.irq_mask[22]
.sym 74857 soc.cpu.instr_maskirq
.sym 74860 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74861 soc.cpu.timer[22]
.sym 74862 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74863 soc.cpu.instr_timer
.sym 74872 soc.cpu.timer[23]
.sym 74873 soc.cpu.irq_mask[23]
.sym 74874 soc.cpu.instr_maskirq
.sym 74875 soc.cpu.instr_timer
.sym 74878 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 74879 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74880 soc.cpu.cpu_state[2]
.sym 74881 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74895 soc.cpu.cpuregs_rs1[23]
.sym 74903 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74906 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74910 soc.cpu.cpu_state[2]
.sym 74911 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 74912 $PACKER_VCC_NET
.sym 74913 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 74919 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 74920 $PACKER_VCC_NET
.sym 74927 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74929 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74931 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 74932 soc.cpu.cpuregs_rs1[10]
.sym 74933 soc.cpu.timer[5]
.sym 74934 soc.cpu.cpuregs_rs1[5]
.sym 74935 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74936 soc.cpu.cpuregs_rs1[9]
.sym 74937 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 74939 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 74942 soc.cpu.timer[6]
.sym 74943 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74944 soc.cpu.timer[4]
.sym 74945 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 74946 soc.cpu.cpuregs_rs1[13]
.sym 74947 soc.cpu.timer[7]
.sym 74948 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74951 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74952 soc.cpu.timer[13]
.sym 74953 soc.cpu.timer[15]
.sym 74954 soc.cpu.timer[12]
.sym 74955 soc.cpu.timer[14]
.sym 74956 soc.cpu.cpuregs_rs1[23]
.sym 74957 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 74959 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 74960 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74961 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74962 soc.cpu.cpuregs_rs1[23]
.sym 74965 soc.cpu.timer[12]
.sym 74966 soc.cpu.timer[15]
.sym 74967 soc.cpu.timer[13]
.sym 74968 soc.cpu.timer[14]
.sym 74971 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74972 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74973 soc.cpu.cpuregs_rs1[13]
.sym 74974 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 74977 soc.cpu.timer[5]
.sym 74978 soc.cpu.timer[6]
.sym 74979 soc.cpu.timer[7]
.sym 74980 soc.cpu.timer[4]
.sym 74983 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 74984 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74985 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74986 soc.cpu.cpuregs_rs1[9]
.sym 74989 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 74990 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 74991 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 74992 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 74995 soc.cpu.cpuregs_rs1[10]
.sym 74996 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 74997 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 74998 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 75001 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 75002 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 75003 soc.cpu.cpuregs_rs1[5]
.sym 75004 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 75006 CLK$SB_IO_IN_$glb_clk
.sym 75007 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75027 soc.cpu.count_cycle[60]
.sym 75030 soc.cpu.count_instr[50]
.sym 75032 $PACKER_VCC_NET
.sym 75033 soc.cpu.timer[13]
.sym 75034 LCD_SPI_SCL$SB_IO_OUT
.sym 75036 soc.cpu.cpuregs_rs1[17]
.sym 75037 soc.cpu.timer[9]
.sym 75039 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75040 $PACKER_VCC_NET
.sym 75041 soc.cpu.timer[10]
.sym 75054 soc.cpu.timer[7]
.sym 75056 soc.cpu.timer[5]
.sym 75057 soc.cpu.timer[6]
.sym 75059 soc.cpu.timer[4]
.sym 75062 soc.cpu.timer[0]
.sym 75063 soc.cpu.timer[2]
.sym 75064 soc.cpu.timer[3]
.sym 75072 $PACKER_VCC_NET
.sym 75078 soc.cpu.timer[1]
.sym 75080 $PACKER_VCC_NET
.sym 75081 $nextpnr_ICESTORM_LC_13$O
.sym 75084 soc.cpu.timer[0]
.sym 75087 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75089 soc.cpu.timer[1]
.sym 75090 $PACKER_VCC_NET
.sym 75091 soc.cpu.timer[0]
.sym 75093 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 75095 soc.cpu.timer[2]
.sym 75096 $PACKER_VCC_NET
.sym 75097 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 75099 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 75101 soc.cpu.timer[3]
.sym 75102 $PACKER_VCC_NET
.sym 75103 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 75105 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 75107 soc.cpu.timer[4]
.sym 75108 $PACKER_VCC_NET
.sym 75109 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 75111 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 75113 $PACKER_VCC_NET
.sym 75114 soc.cpu.timer[5]
.sym 75115 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 75117 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 75119 soc.cpu.timer[6]
.sym 75120 $PACKER_VCC_NET
.sym 75121 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 75123 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 75125 $PACKER_VCC_NET
.sym 75126 soc.cpu.timer[7]
.sym 75127 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 75150 soc.cpu.timer[0]
.sym 75152 soc.cpu.cpuregs_rs1[22]
.sym 75155 soc.cpu.timer[23]
.sym 75157 $PACKER_VCC_NET
.sym 75161 $PACKER_VCC_NET
.sym 75162 $PACKER_VCC_NET
.sym 75163 LCD_SPI_RES$SB_IO_OUT
.sym 75165 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 75167 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 75174 soc.cpu.timer[14]
.sym 75176 soc.cpu.timer[12]
.sym 75181 soc.cpu.timer[15]
.sym 75182 soc.cpu.timer[11]
.sym 75183 soc.cpu.timer[8]
.sym 75192 $PACKER_VCC_NET
.sym 75193 soc.cpu.timer[13]
.sym 75197 soc.cpu.timer[9]
.sym 75200 $PACKER_VCC_NET
.sym 75201 soc.cpu.timer[10]
.sym 75204 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 75206 $PACKER_VCC_NET
.sym 75207 soc.cpu.timer[8]
.sym 75208 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 75210 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 75212 soc.cpu.timer[9]
.sym 75213 $PACKER_VCC_NET
.sym 75214 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 75216 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 75218 $PACKER_VCC_NET
.sym 75219 soc.cpu.timer[10]
.sym 75220 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 75222 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 75224 $PACKER_VCC_NET
.sym 75225 soc.cpu.timer[11]
.sym 75226 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 75228 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 75230 $PACKER_VCC_NET
.sym 75231 soc.cpu.timer[12]
.sym 75232 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 75234 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 75236 $PACKER_VCC_NET
.sym 75237 soc.cpu.timer[13]
.sym 75238 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 75240 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 75242 $PACKER_VCC_NET
.sym 75243 soc.cpu.timer[14]
.sym 75244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 75246 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 75248 soc.cpu.timer[15]
.sym 75249 $PACKER_VCC_NET
.sym 75250 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 75268 soc.cpu.timer[11]
.sym 75269 soc.cpu.cpuregs_rs1[18]
.sym 75270 soc.cpu.timer[18]
.sym 75272 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 75274 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 75276 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 75284 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 75290 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 75295 soc.cpu.timer[21]
.sym 75296 soc.cpu.timer[22]
.sym 75301 soc.cpu.timer[16]
.sym 75304 $PACKER_VCC_NET
.sym 75305 soc.cpu.timer[17]
.sym 75310 soc.cpu.timer[20]
.sym 75312 $PACKER_VCC_NET
.sym 75313 soc.cpu.timer[19]
.sym 75315 soc.cpu.timer[23]
.sym 75316 soc.cpu.timer[18]
.sym 75327 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 75329 $PACKER_VCC_NET
.sym 75330 soc.cpu.timer[16]
.sym 75331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 75333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 75335 $PACKER_VCC_NET
.sym 75336 soc.cpu.timer[17]
.sym 75337 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 75339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 75341 soc.cpu.timer[18]
.sym 75342 $PACKER_VCC_NET
.sym 75343 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 75345 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 75347 soc.cpu.timer[19]
.sym 75348 $PACKER_VCC_NET
.sym 75349 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 75351 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 75353 $PACKER_VCC_NET
.sym 75354 soc.cpu.timer[20]
.sym 75355 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 75357 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 75359 soc.cpu.timer[21]
.sym 75360 $PACKER_VCC_NET
.sym 75361 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 75363 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 75365 soc.cpu.timer[22]
.sym 75366 $PACKER_VCC_NET
.sym 75367 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 75369 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 75371 soc.cpu.timer[23]
.sym 75372 $PACKER_VCC_NET
.sym 75373 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 75389 soc.cpu.timer[21]
.sym 75391 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 75393 soc.cpu.timer[17]
.sym 75395 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 75396 soc.cpu.cpuregs_rs1[16]
.sym 75397 soc.cpu.timer[16]
.sym 75401 soc.cpu.cpuregs_rs1[11]
.sym 75402 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 75404 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 75413 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 75419 soc.cpu.timer[26]
.sym 75421 soc.cpu.timer[27]
.sym 75422 soc.cpu.timer[29]
.sym 75423 soc.cpu.timer[25]
.sym 75424 soc.cpu.timer[24]
.sym 75425 soc.cpu.timer[28]
.sym 75427 soc.cpu.timer[30]
.sym 75429 $PACKER_VCC_NET
.sym 75430 soc.cpu.timer[31]
.sym 75432 $PACKER_VCC_NET
.sym 75433 $PACKER_VCC_NET
.sym 75450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 75452 $PACKER_VCC_NET
.sym 75453 soc.cpu.timer[24]
.sym 75454 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 75456 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 75458 $PACKER_VCC_NET
.sym 75459 soc.cpu.timer[25]
.sym 75460 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 75462 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 75464 soc.cpu.timer[26]
.sym 75465 $PACKER_VCC_NET
.sym 75466 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 75468 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 75470 $PACKER_VCC_NET
.sym 75471 soc.cpu.timer[27]
.sym 75472 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 75474 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 75476 soc.cpu.timer[28]
.sym 75477 $PACKER_VCC_NET
.sym 75478 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 75480 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 75482 soc.cpu.timer[29]
.sym 75483 $PACKER_VCC_NET
.sym 75484 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 75486 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 75488 $PACKER_VCC_NET
.sym 75489 soc.cpu.timer[30]
.sym 75490 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 75494 $PACKER_VCC_NET
.sym 75495 soc.cpu.timer[31]
.sym 75496 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 75512 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 75514 soc.cpu.instr_rdcycleh
.sym 75518 soc.cpu.timer[29]
.sym 75520 soc.cpu.timer[24]
.sym 75531 LCD_SPI_SCL$SB_IO_OUT
.sym 75535 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 75553 soc.cpu.timer[26]
.sym 75560 soc.cpu.timer[27]
.sym 75568 soc.cpu.timer[24]
.sym 75570 soc.cpu.timer[25]
.sym 75598 soc.cpu.timer[25]
.sym 75599 soc.cpu.timer[26]
.sym 75600 soc.cpu.timer[24]
.sym 75601 soc.cpu.timer[27]
.sym 75648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75651 LCD_SPI_RES$SB_IO_OUT
.sym 75671 LCD_SPI_DC$SB_IO_OUT
.sym 75687 LCD_SPI_DC$SB_IO_OUT
.sym 75697 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75712 flash_io3_oe
.sym 75715 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75722 flash_io3_do
.sym 75799 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 75800 flash_io1_do_SB_LUT4_O_I2
.sym 75801 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75802 soc.spimemio.xfer_io1_90
.sym 75804 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 75805 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75806 flash_io1_do
.sym 75842 iomem_wdata[2]
.sym 75844 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 75847 flash_io0_do
.sym 75848 flash_io1_oe
.sym 75849 iomem_wdata[2]
.sym 75870 soc.spimemio.config_do[1]
.sym 75871 flash_io3_di
.sym 75880 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75881 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 75889 soc.spimemio.din_rd
.sym 75938 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 75939 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 75940 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 75941 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 75942 soc.spimemio.din_qspi
.sym 75943 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75944 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 75981 flash_io0_di
.sym 75984 flash_io1_do
.sym 75985 soc.memory.rdata_1[8]
.sym 75986 flash_io0_oe
.sym 75988 soc.spimemio.xfer.obuffer[4]
.sym 75990 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 75992 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 75993 $PACKER_VCC_NET
.sym 75994 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 75998 soc.spimemio.din_data[2]
.sym 75999 $PACKER_VCC_NET
.sym 76000 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 76001 soc.spimemio.din_data[1]
.sym 76040 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 76041 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 76042 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76043 soc.spimemio.xfer.dummy_count[3]
.sym 76044 soc.spimemio.xfer.dummy_count[0]
.sym 76045 soc.spimemio.xfer.dummy_count[1]
.sym 76046 soc.spimemio.xfer.dummy_count[2]
.sym 76081 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76083 soc.spimemio.xfer.obuffer[7]
.sym 76085 soc.spimemio.xfer.xfer_ddr
.sym 76086 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 76088 soc.spimemio.dout_data[7]
.sym 76089 soc.spimemio.dout_data[1]
.sym 76091 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 76094 soc.spimemio_cfgreg_do[22]
.sym 76095 soc.spimemio.state[10]
.sym 76096 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76097 soc.spimemio.state[7]
.sym 76098 soc.spimemio.state[4]
.sym 76100 soc.spimemio.xfer.xfer_qspi
.sym 76103 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 76141 soc.spimemio.state[7]
.sym 76142 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 76143 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 76144 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 76145 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 76146 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 76147 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 76148 soc.spimemio.state[10]
.sym 76183 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 76184 soc.spimemio.xfer.xfer_qspi
.sym 76185 soc.spimemio.xfer.count[0]
.sym 76187 flash_io1_di
.sym 76189 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 76190 iomem_addr[16]
.sym 76192 soc.spimemio.xfer.count[1]
.sym 76194 soc.spimemio.xfer.xfer_dspi
.sym 76195 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76196 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 76200 flash_io3_di
.sym 76201 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76202 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76205 soc.spimemio.xfer_resetn
.sym 76243 soc.spimemio.din_valid
.sym 76244 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76245 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 76246 soc.spimemio.xfer_resetn
.sym 76247 soc.spimemio.xfer.next_fetch
.sym 76248 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 76249 flash_io3_di_SB_LUT4_I0_O
.sym 76250 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 76286 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 76287 soc.spimemio.xfer.xfer_qspi
.sym 76290 soc.spimemio.xfer_clk
.sym 76291 soc.spimemio.xfer.xfer_qspi
.sym 76292 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 76297 soc.spimemio_cfgreg_do[20]
.sym 76298 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 76302 soc.spimemio.din_rd
.sym 76304 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 76308 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76345 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 76346 soc.spimemio.state[9]
.sym 76347 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 76348 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 76349 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 76350 soc.spimemio.jump
.sym 76352 soc.spimemio.xfer.xfer_ddr_q
.sym 76388 iomem_wdata[11]
.sym 76389 soc.spimemio.dout_data[4]
.sym 76390 soc.spimemio.xfer_resetn
.sym 76391 soc.spimemio.dout_data[3]
.sym 76392 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 76393 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 76394 soc.spimemio_cfgreg_do[22]
.sym 76395 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 76396 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76400 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 76401 soc.spimemio.din_data[2]
.sym 76402 soc.spimemio.jump
.sym 76405 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 76407 soc.spimemio.din_rd
.sym 76409 soc.spimemio.din_data[1]
.sym 76447 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 76448 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76449 soc.spimemio.din_rd
.sym 76450 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 76451 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 76452 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 76453 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 76454 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76491 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 76494 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 76497 soc.spimemio.dout_data[1]
.sym 76498 soc.spimemio.dout_data[7]
.sym 76500 soc.spimemio.state[6]
.sym 76501 iomem_addr[1]
.sym 76507 soc.spimemio.jump
.sym 76508 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 76512 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76549 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 76550 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 76551 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 76552 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 76553 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 76554 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 76555 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 76556 soc.spimemio.rd_valid
.sym 76591 soc.spimemio.state[6]
.sym 76593 soc.spimemio.jump_SB_LUT4_I3_O
.sym 76594 soc.spimemio.rd_inc
.sym 76595 soc.spimemio.state[1]
.sym 76603 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76605 soc.spimemio_cfgreg_do[19]
.sym 76607 soc.spimemio.state[2]
.sym 76608 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76611 soc.spimemio.jump_SB_LUT4_O_I2
.sym 76612 soc.spimemio.rd_addr[9]
.sym 76651 soc.spimemio.rd_addr[6]
.sym 76652 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 76653 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 76654 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 76655 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 76656 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 76657 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 76658 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 76694 soc.spimemio.state[2]
.sym 76700 soc.spimemio.state[6]
.sym 76701 iomem_addr[4]
.sym 76702 soc.spimemio.state[2]
.sym 76703 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 76705 iomem_addr[3]
.sym 76709 iomem_addr[23]
.sym 76710 soc.cpu.instr_retirq
.sym 76711 iomem_addr[15]
.sym 76712 iomem_addr[6]
.sym 76714 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 76715 iomem_addr[12]
.sym 76753 soc.spimemio.rd_addr[5]
.sym 76754 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76755 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 76756 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 76757 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 76758 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 76759 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 76760 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 76795 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 76796 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 76804 soc.spimemio.rd_inc
.sym 76807 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 76809 iomem_addr[8]
.sym 76811 iomem_addr[22]
.sym 76815 iomem_addr[18]
.sym 76818 iomem_addr[10]
.sym 76856 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 76857 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 76858 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 76859 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 76860 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 76861 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 76862 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 76897 soc.spimemio.rd_addr[22]
.sym 76901 soc.spimemio.rd_addr[12]
.sym 76902 soc.spimemio.rd_inc
.sym 76903 soc.spimemio.rd_addr[4]
.sym 76907 soc.spimemio.rd_addr[8]
.sym 76911 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 76914 iomem_addr[19]
.sym 76918 iomem_addr[21]
.sym 76957 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 76958 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 76959 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 76960 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 76961 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 76962 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 76963 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 76964 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 77000 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 77002 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 77003 soc.spimemio.rd_addr[2]
.sym 77004 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 77005 soc.spimemio.rd_addr[9]
.sym 77006 soc.spimemio.rd_addr[7]
.sym 77007 iomem_addr[9]
.sym 77009 soc.spimemio.rd_addr[3]
.sym 77010 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 77013 soc.spimemio.rd_addr[16]
.sym 77015 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 77019 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 77059 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 77060 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 77061 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 77062 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 77063 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 77064 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 77065 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 77066 soc.spimemio.rd_addr[16]
.sym 77101 iomem_addr[17]
.sym 77103 $PACKER_VCC_NET
.sym 77104 iomem_addr[22]
.sym 77106 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 77107 $PACKER_VCC_NET
.sym 77108 soc.spimemio.rd_addr[17]
.sym 77109 iomem_addr[7]
.sym 77112 iomem_addr[18]
.sym 77114 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 77118 soc.cpu.instr_retirq
.sym 77203 soc.spimemio.rd_addr[20]
.sym 77208 soc.spimemio.rd_addr[16]
.sym 77211 soc.spimemio.rd_addr[18]
.sym 77212 soc.spimemio.rd_inc
.sym 77220 soc.cpu.pcpi_rs1[18]
.sym 77315 $PACKER_VCC_NET
.sym 77320 LCD_SPI_SDA$SB_IO_OUT
.sym 77419 $PACKER_GND_NET
.sym 77421 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 77422 soc.cpu.cpu_state[2]
.sym 77425 soc.cpu.cpu_state[2]
.sym 77467 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77468 soc.cpu.irq_mask[11]
.sym 77469 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77471 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77472 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77473 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77510 $PACKER_VCC_NET
.sym 77521 soc.cpu.instr_maskirq
.sym 77523 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 77526 soc.cpu.instr_retirq
.sym 77527 soc.cpu.instr_maskirq
.sym 77569 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77570 soc.cpu.irq_mask[16]
.sym 77571 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 77572 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 77573 soc.cpu.irq_mask[29]
.sym 77574 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77575 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77576 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77609 soc.cpu.cpuregs_rs1[11]
.sym 77613 soc.cpu.instr_retirq
.sym 77617 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 77620 soc.cpu.instr_rdcycleh
.sym 77625 soc.cpu.cpuregs_rs1[31]
.sym 77626 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77627 soc.cpu.cpuregs_rs1[12]
.sym 77628 soc.cpu.pcpi_rs1[18]
.sym 77629 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77630 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77633 soc.cpu.timer[16]
.sym 77671 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77674 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 77675 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77676 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 77677 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77678 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77716 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77717 $PACKER_VCC_NET
.sym 77722 soc.cpu.irq_mask[16]
.sym 77723 soc.cpu.cpuregs_rs1[29]
.sym 77725 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 77726 soc.cpu.instr_rdinstrh
.sym 77728 LCD_SPI_SDA$SB_IO_OUT
.sym 77729 soc.cpu.instr_rdinstr
.sym 77731 soc.cpu.timer[24]
.sym 77735 soc.cpu.cpuregs_rs1[19]
.sym 77736 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 77773 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77774 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77775 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 77776 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77777 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77778 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77779 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77780 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77818 soc.cpu.count_cycle[15]
.sym 77820 soc.cpu.irq_mask[12]
.sym 77822 soc.cpu.count_cycle[42]
.sym 77823 soc.cpu.instr_timer
.sym 77824 $PACKER_VCC_NET
.sym 77827 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 77828 soc.cpu.count_cycle[36]
.sym 77829 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 77830 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77831 soc.cpu.timer[11]
.sym 77832 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 77833 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 77835 $PACKER_GND_NET
.sym 77836 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 77837 soc.cpu.cpu_state[2]
.sym 77875 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77876 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 77877 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 77878 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77879 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77880 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77881 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 77882 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77918 soc.cpu.count_cycle[18]
.sym 77921 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 77922 soc.cpu.count_cycle[19]
.sym 77925 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 77930 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 77931 soc.cpu.instr_maskirq
.sym 77932 soc.cpu.count_cycle[45]
.sym 77934 soc.cpu.timer[12]
.sym 77935 soc.cpu.instr_retirq
.sym 77938 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 77939 soc.cpu.count_cycle[47]
.sym 77977 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77978 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77979 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 77980 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77981 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 77982 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77983 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77984 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78019 soc.cpu.instr_rdinstr
.sym 78020 soc.cpu.count_cycle[26]
.sym 78022 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 78024 soc.cpu.instr_rdcycleh
.sym 78026 soc.cpu.count_cycle[28]
.sym 78030 soc.cpu.instr_rdcycleh
.sym 78032 soc.cpu.count_cycle[52]
.sym 78033 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 78034 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78036 soc.cpu.pcpi_rs1[18]
.sym 78037 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78038 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78039 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78040 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78041 soc.cpu.timer[16]
.sym 78042 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78079 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78080 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78081 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78082 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78083 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78084 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78085 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78122 soc.cpu.count_cycle[20]
.sym 78125 $PACKER_VCC_NET
.sym 78128 soc.cpu.count_cycle[30]
.sym 78134 soc.cpu.instr_rdinstrh
.sym 78135 soc.cpu.instr_rdinstrh
.sym 78136 LCD_SPI_SDA$SB_IO_OUT
.sym 78137 soc.cpu.instr_rdinstr
.sym 78138 soc.cpu.count_cycle[62]
.sym 78141 soc.cpu.cpuregs_rs1[19]
.sym 78142 soc.cpu.instr_rdinstr
.sym 78143 soc.cpu.timer[24]
.sym 78181 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78182 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78183 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78184 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78185 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78186 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78187 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78188 soc.cpu.timer[20]
.sym 78225 soc.cpu.count_instr[17]
.sym 78231 soc.cpu.instr_timer
.sym 78233 soc.cpu.instr_timer
.sym 78235 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78236 $PACKER_GND_NET
.sym 78237 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78238 soc.cpu.timer[11]
.sym 78240 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 78244 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 78245 soc.cpu.cpu_state[2]
.sym 78246 soc.cpu.timer[18]
.sym 78283 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78284 soc.cpu.timer[22]
.sym 78285 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78287 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78288 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78289 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78290 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78326 soc.cpu.count_cycle[50]
.sym 78329 soc.cpu.count_instr[29]
.sym 78330 soc.cpu.cpuregs_rs1[20]
.sym 78331 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78337 soc.cpu.timer[12]
.sym 78339 soc.cpu.instr_retirq
.sym 78341 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78342 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 78343 soc.cpu.timer[11]
.sym 78344 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 78345 soc.cpu.timer[19]
.sym 78347 soc.cpu.timer[20]
.sym 78348 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 78385 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78386 soc.cpu.timer[11]
.sym 78387 soc.cpu.timer[19]
.sym 78388 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78389 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78390 soc.cpu.timer[18]
.sym 78391 soc.cpu.timer[12]
.sym 78392 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78427 soc.cpu.instr_rdcycleh
.sym 78428 soc.cpu.count_cycle[58]
.sym 78430 soc.cpu.count_cycle[63]
.sym 78432 soc.cpu.count_cycle[59]
.sym 78436 soc.cpu.timer[22]
.sym 78439 soc.cpu.timer[23]
.sym 78441 soc.cpu.timer[16]
.sym 78444 soc.cpu.timer[12]
.sym 78446 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78447 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 78449 soc.cpu.cpuregs_rs1[12]
.sym 78487 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78488 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 78489 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 78490 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78491 soc.cpu.timer[21]
.sym 78492 soc.cpu.timer[17]
.sym 78493 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 78494 soc.cpu.timer[16]
.sym 78529 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 78533 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 78534 soc.cpu.cpu_state[2]
.sym 78536 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78537 soc.cpu.cpuregs_rs1[11]
.sym 78540 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78542 soc.cpu.cpuregs_rs1[19]
.sym 78543 soc.cpu.timer[24]
.sym 78547 soc.cpu.timer[18]
.sym 78589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78594 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78595 soc.cpu.timer[29]
.sym 78596 soc.cpu.timer[24]
.sym 78634 soc.cpu.cpuregs_rs1[17]
.sym 78639 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78736 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 78737 soc.cpu.count_instr[61]
.sym 78744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78751 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 78867 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 78868 LCD_SPI_RES$SB_IO_OUT
.sym 78871 LCD_SPI_SCL$SB_IO_OUT
.sym 78880 LCD_SPI_SCL$SB_IO_OUT
.sym 78884 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 78886 LCD_SPI_RES$SB_IO_OUT
.sym 78923 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78925 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78926 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 78927 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78929 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 78930 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78939 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79051 soc.spimemio.xfer.obuffer[1]
.sym 79052 flash_io0_oe_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 79053 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 79054 soc.spimemio.xfer.obuffer[0]
.sym 79055 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79056 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 79057 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79058 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79065 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 79066 soc.memory.wen[1]
.sym 79070 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79074 soc.memory.wen[0]
.sym 79093 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79096 soc.spimemio.xfer.obuffer[5]
.sym 79100 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79101 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79102 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79106 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79108 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79115 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79128 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79130 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79131 soc.spimemio.xfer_io1_90
.sym 79132 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79133 soc.spimemio.config_do[1]
.sym 79135 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79140 soc.spimemio_cfgreg_do[31]
.sym 79141 soc.spimemio_cfgreg_do[22]
.sym 79144 soc.spimemio.xfer.xfer_dspi
.sym 79145 soc.spimemio.xfer.obuffer[7]
.sym 79146 soc.spimemio.xfer.obuffer[5]
.sym 79148 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79149 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79150 soc.spimemio.xfer.obuffer[6]
.sym 79153 flash_io1_do_SB_LUT4_O_I2
.sym 79154 soc.spimemio.xfer.obuffer[5]
.sym 79157 soc.spimemio.xfer_clk
.sym 79158 soc.spimemio.xfer.xfer_qspi
.sym 79161 soc.spimemio.xfer.obuffer[6]
.sym 79162 soc.spimemio.xfer.obuffer[7]
.sym 79163 soc.spimemio.xfer_clk
.sym 79164 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79167 soc.spimemio.xfer_io1_90
.sym 79168 soc.spimemio_cfgreg_do[22]
.sym 79169 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79170 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79173 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79174 soc.spimemio.xfer.xfer_qspi
.sym 79181 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 79191 soc.spimemio.xfer.obuffer[7]
.sym 79192 soc.spimemio.xfer.obuffer[5]
.sym 79193 soc.spimemio.xfer.xfer_qspi
.sym 79194 soc.spimemio.xfer.xfer_dspi
.sym 79197 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79199 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79200 soc.spimemio.xfer.obuffer[5]
.sym 79203 soc.spimemio_cfgreg_do[31]
.sym 79205 soc.spimemio.config_do[1]
.sym 79206 flash_io1_do_SB_LUT4_O_I2
.sym 79208 CLK$SB_IO_IN_$glb_clk
.sym 79209 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79210 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 79211 soc.spimemio.xfer.obuffer[7]
.sym 79212 soc.spimemio.xfer.obuffer[5]
.sym 79213 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 79214 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 79215 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 79216 soc.spimemio.xfer.obuffer[6]
.sym 79217 soc.spimemio.xfer.obuffer[2]
.sym 79224 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 79225 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79228 soc.spimemio_cfgreg_do[31]
.sym 79229 soc.spimemio_cfgreg_do[22]
.sym 79231 iomem_addr[7]
.sym 79232 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 79234 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79235 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79239 soc.spimemio.xfer_clk
.sym 79243 soc.spimemio.din_data[0]
.sym 79245 soc.spimemio.din_data[0]
.sym 79253 soc.spimemio_cfgreg_do[21]
.sym 79255 soc.spimemio.xfer.dummy_count[3]
.sym 79256 soc.spimemio.xfer.dummy_count[0]
.sym 79257 soc.spimemio.xfer.dummy_count[1]
.sym 79258 soc.spimemio.xfer.dummy_count[2]
.sym 79263 soc.spimemio.xfer_clk
.sym 79264 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79270 $PACKER_VCC_NET
.sym 79273 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79275 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79277 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 79278 $PACKER_VCC_NET
.sym 79280 soc.spimemio.din_qspi
.sym 79283 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 79285 soc.spimemio.xfer.dummy_count[0]
.sym 79286 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79289 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 79291 soc.spimemio.xfer.dummy_count[1]
.sym 79292 $PACKER_VCC_NET
.sym 79293 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 79295 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 79297 soc.spimemio.xfer.dummy_count[2]
.sym 79298 $PACKER_VCC_NET
.sym 79299 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 79302 $PACKER_VCC_NET
.sym 79303 soc.spimemio.xfer.dummy_count[3]
.sym 79305 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 79308 soc.spimemio.xfer.dummy_count[3]
.sym 79309 soc.spimemio.xfer.dummy_count[2]
.sym 79310 soc.spimemio.xfer.dummy_count[1]
.sym 79311 soc.spimemio.xfer.dummy_count[0]
.sym 79314 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 79315 soc.spimemio.din_qspi
.sym 79316 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79317 soc.spimemio_cfgreg_do[21]
.sym 79323 soc.spimemio.xfer_clk
.sym 79326 soc.spimemio.xfer.dummy_count[0]
.sym 79327 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79328 $PACKER_VCC_NET
.sym 79331 CLK$SB_IO_IN_$glb_clk
.sym 79332 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79333 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79334 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79335 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79336 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 79337 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 79338 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 79339 soc.spimemio.xfer.count[3]
.sym 79340 soc.spimemio.xfer.count[2]
.sym 79347 soc.spimemio_cfgreg_do[21]
.sym 79348 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 79351 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 79354 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79355 flash_clk$SB_IO_OUT
.sym 79356 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79357 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79358 iomem_addr[2]
.sym 79359 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79360 soc.spimemio.xfer.xfer_ddr
.sym 79361 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 79362 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79363 soc.spimemio.xfer_resetn
.sym 79364 soc.spimemio.din_qspi
.sym 79367 iomem_wdata[15]
.sym 79368 soc.spimemio.xfer.xfer_dspi
.sym 79375 soc.spimemio.din_rd
.sym 79376 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 79377 soc.spimemio.din_data[2]
.sym 79378 soc.spimemio.din_rd
.sym 79380 $PACKER_VCC_NET
.sym 79381 soc.spimemio.xfer.count[0]
.sym 79383 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79384 soc.spimemio.xfer.count[1]
.sym 79385 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 79386 $PACKER_VCC_NET
.sym 79388 soc.spimemio.din_data[1]
.sym 79389 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 79396 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79397 soc.spimemio.din_data[3]
.sym 79399 soc.spimemio.xfer_clk
.sym 79400 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79401 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79403 soc.spimemio.din_data[0]
.sym 79404 soc.spimemio.xfer.count[3]
.sym 79405 soc.spimemio.xfer.count[2]
.sym 79406 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 79408 soc.spimemio.xfer.count[0]
.sym 79409 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79412 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79414 $PACKER_VCC_NET
.sym 79415 soc.spimemio.xfer.count[1]
.sym 79416 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 79418 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 79420 $PACKER_VCC_NET
.sym 79421 soc.spimemio.xfer.count[2]
.sym 79422 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 79426 soc.spimemio.xfer_clk
.sym 79427 soc.spimemio.xfer.count[3]
.sym 79428 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 79431 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 79432 soc.spimemio.din_data[3]
.sym 79433 soc.spimemio.din_rd
.sym 79434 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79437 soc.spimemio.din_rd
.sym 79438 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 79439 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79440 soc.spimemio.din_data[0]
.sym 79443 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 79444 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79445 soc.spimemio.din_rd
.sym 79446 soc.spimemio.din_data[1]
.sym 79449 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79450 soc.spimemio.din_rd
.sym 79451 soc.spimemio.din_data[2]
.sym 79452 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 79453 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79454 CLK$SB_IO_IN_$glb_clk
.sym 79455 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 79456 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 79457 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79458 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 79459 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 79460 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79461 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 79462 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79463 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 79468 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79469 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 79474 flash_csb$SB_IO_OUT
.sym 79476 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79479 soc.spimemio.din_rd
.sym 79480 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79481 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79482 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 79483 soc.spimemio.din_data[3]
.sym 79484 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79485 soc.spimemio.dout_data[5]
.sym 79486 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79487 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79489 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79490 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79491 soc.spimemio.dout_data[6]
.sym 79497 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79498 soc.spimemio.state[4]
.sym 79499 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79503 soc.spimemio.xfer_clk
.sym 79504 soc.spimemio.xfer.xfer_qspi
.sym 79505 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79506 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79507 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 79510 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 79511 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 79512 soc.spimemio.xfer.count[2]
.sym 79513 soc.spimemio.state[7]
.sym 79514 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79516 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79519 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 79520 soc.spimemio.xfer.xfer_ddr
.sym 79521 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79522 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79524 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79525 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79527 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79528 soc.spimemio.state[0]
.sym 79531 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 79532 soc.spimemio.state[0]
.sym 79533 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79537 soc.spimemio.xfer_clk
.sym 79538 soc.spimemio.xfer.xfer_ddr
.sym 79539 soc.spimemio.xfer.count[2]
.sym 79542 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79543 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79544 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79548 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 79549 soc.spimemio.xfer.count[2]
.sym 79550 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79551 soc.spimemio.xfer_clk
.sym 79556 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79557 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79560 soc.spimemio.xfer.xfer_qspi
.sym 79561 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79562 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 79563 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79566 soc.spimemio.state[7]
.sym 79568 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 79569 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79572 soc.spimemio.state[4]
.sym 79574 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79575 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 79577 CLK$SB_IO_IN_$glb_clk
.sym 79579 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 79580 soc.spimemio.dout_data[4]
.sym 79581 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 79582 soc.spimemio.dout_data[2]
.sym 79583 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 79584 soc.spimemio.dout_data[3]
.sym 79585 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 79586 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 79593 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79596 $PACKER_VCC_NET
.sym 79597 $PACKER_VCC_NET
.sym 79601 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 79602 iomem_wdata[12]
.sym 79603 soc.spimemio.xfer.next_fetch
.sym 79604 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79606 soc.spimemio.dout_data[3]
.sym 79611 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79612 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79613 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79620 soc.spimemio.dout_data[0]
.sym 79621 flash_io3_di
.sym 79623 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 79624 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79625 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 79626 soc.spimemio.xfer.xfer_qspi
.sym 79627 soc.spimemio.state[10]
.sym 79628 soc.spimemio.state[7]
.sym 79630 soc.spimemio.xfer.xfer_ddr
.sym 79631 soc.spimemio.xfer_resetn
.sym 79632 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79633 soc.spimemio.jump
.sym 79636 soc.spimemio.din_valid
.sym 79639 soc.spimemio.dout_data[2]
.sym 79640 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79641 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79642 flash_io3_di_SB_LUT4_I0_O
.sym 79643 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 79645 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79646 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79647 soc.spimemio.xfer_clk
.sym 79648 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 79649 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 79650 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79653 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79654 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79655 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79656 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 79659 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79660 soc.spimemio.din_valid
.sym 79661 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 79662 soc.spimemio.xfer_resetn
.sym 79665 soc.spimemio.dout_data[0]
.sym 79666 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 79668 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79671 soc.spimemio.state[10]
.sym 79672 soc.spimemio.jump
.sym 79673 soc.spimemio.state[7]
.sym 79674 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 79678 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 79680 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79684 soc.spimemio.xfer_resetn
.sym 79685 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 79689 soc.spimemio.xfer_clk
.sym 79690 flash_io3_di
.sym 79691 soc.spimemio.xfer.xfer_qspi
.sym 79692 soc.spimemio.xfer.xfer_ddr
.sym 79695 soc.spimemio.dout_data[2]
.sym 79696 flash_io3_di_SB_LUT4_I0_O
.sym 79697 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79698 soc.spimemio.xfer_clk
.sym 79700 CLK$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79702 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 79703 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 79704 soc.spimemio.dout_data[5]
.sym 79705 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I1
.sym 79706 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 79707 soc.spimemio.dout_data[6]
.sym 79708 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 79709 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 79714 soc.spimemio.dout_data[0]
.sym 79717 soc.spimemio.dout_data[2]
.sym 79726 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79729 soc.spimemio.dout_data[6]
.sym 79730 soc.spimemio.xfer_clk
.sym 79733 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 79734 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79735 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79736 soc.spimemio.state[9]
.sym 79737 soc.spimemio.din_data[0]
.sym 79743 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 79744 soc.spimemio.dout_data[4]
.sym 79746 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 79748 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 79749 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79750 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79751 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79752 soc.spimemio.jump_SB_LUT4_O_I2
.sym 79755 soc.spimemio_cfgreg_do[20]
.sym 79756 soc.spimemio.xfer_clk
.sym 79757 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79758 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79759 soc.spimemio.state[2]
.sym 79763 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 79764 soc.spimemio.dout_data[6]
.sym 79767 soc.spimemio.xfer.xfer_ddr
.sym 79768 soc.spimemio.state[9]
.sym 79769 soc.spimemio.dout_data[5]
.sym 79772 soc.spimemio.jump
.sym 79776 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79777 soc.spimemio_cfgreg_do[20]
.sym 79778 soc.spimemio.jump
.sym 79782 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79783 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 79784 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 79785 soc.spimemio.state[2]
.sym 79788 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 79789 soc.spimemio.dout_data[4]
.sym 79791 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79794 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79795 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79796 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 79797 soc.spimemio.state[9]
.sym 79800 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 79801 soc.spimemio.dout_data[6]
.sym 79802 soc.spimemio.xfer_clk
.sym 79803 soc.spimemio.dout_data[5]
.sym 79807 soc.spimemio.jump_SB_LUT4_O_I2
.sym 79808 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79818 soc.spimemio.xfer.xfer_ddr
.sym 79823 CLK$SB_IO_IN_$glb_clk
.sym 79825 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79826 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 79827 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 79829 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 79831 soc.spimemio.xfer.fetch
.sym 79832 soc.spimemio.xfer.last_fetch
.sym 79848 soc.spimemio.jump_SB_LUT4_O_I2
.sym 79850 iomem_addr[2]
.sym 79852 soc.spimemio.rd_valid
.sym 79853 soc.spimemio.xfer.xfer_ddr
.sym 79854 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79856 soc.spimemio.rd_addr[10]
.sym 79857 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79858 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 79859 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 79860 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 79867 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79868 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79873 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79874 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79875 soc.spimemio.state[9]
.sym 79876 soc.spimemio_cfgreg_do[20]
.sym 79879 soc.spimemio.jump
.sym 79881 soc.spimemio.state[1]
.sym 79883 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 79884 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79885 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79886 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79888 soc.spimemio_cfgreg_do[19]
.sym 79890 soc.spimemio.state[2]
.sym 79891 iomem_addr[1]
.sym 79893 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 79895 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79897 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 79900 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79901 soc.spimemio.state[1]
.sym 79902 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79905 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79906 soc.spimemio.state[9]
.sym 79908 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79913 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 79918 soc.spimemio.jump
.sym 79924 soc.spimemio.state[2]
.sym 79925 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 79926 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79929 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 79930 iomem_addr[1]
.sym 79931 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79935 soc.spimemio.state[1]
.sym 79936 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79937 soc.spimemio_cfgreg_do[19]
.sym 79938 soc.spimemio_cfgreg_do[20]
.sym 79942 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79943 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79945 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79946 CLK$SB_IO_IN_$glb_clk
.sym 79947 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79948 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 79949 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 79950 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 79951 soc.spimemio.din_data[1]
.sym 79952 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 79953 soc.spimemio.din_data[0]
.sym 79954 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 79955 soc.spimemio.din_data[2]
.sym 79961 soc.spimemio_cfgreg_do[21]
.sym 79962 soc.spimemio_cfgreg_do[20]
.sym 79968 soc.spimemio.rd_inc
.sym 79971 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79973 soc.spimemio.state[6]
.sym 79974 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 79977 soc.spimemio_cfgreg_do[22]
.sym 79978 iomem_addr[5]
.sym 79979 iomem_addr[5]
.sym 79980 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79981 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 79982 soc.spimemio.din_data[3]
.sym 79983 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79989 soc.spimemio.rd_addr[6]
.sym 79990 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 79991 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 79992 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 79993 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 79994 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 79995 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 79996 soc.spimemio.rd_valid
.sym 79997 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79998 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 79999 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80000 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 80001 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 80003 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 80004 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 80005 iomem_addr[13]
.sym 80007 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 80008 soc.spimemio.state[9]
.sym 80009 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80010 soc.spimemio.rd_addr[13]
.sym 80012 soc.spimemio.rd_addr[15]
.sym 80013 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 80014 iomem_addr[16]
.sym 80016 iomem_addr[6]
.sym 80017 iomem_addr[0]
.sym 80018 iomem_addr[15]
.sym 80023 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 80025 soc.spimemio.state[9]
.sym 80029 soc.spimemio.rd_addr[6]
.sym 80031 iomem_addr[6]
.sym 80034 iomem_addr[15]
.sym 80035 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 80036 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 80037 soc.spimemio.rd_addr[15]
.sym 80040 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 80041 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 80042 iomem_addr[0]
.sym 80043 iomem_addr[16]
.sym 80046 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 80047 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 80048 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 80049 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 80052 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 80053 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 80054 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 80055 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 80058 iomem_addr[13]
.sym 80059 soc.spimemio.rd_valid
.sym 80061 soc.spimemio.rd_addr[13]
.sym 80066 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 80068 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 80069 CLK$SB_IO_IN_$glb_clk
.sym 80070 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 80071 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 80072 soc.spimemio.din_data[5]
.sym 80073 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 80074 soc.spimemio.din_data[3]
.sym 80075 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80076 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 80077 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 80078 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 80085 soc.spimemio_cfgreg_do[21]
.sym 80086 soc.spimemio.din_data[1]
.sym 80087 iomem_addr[18]
.sym 80088 soc.spimemio.din_data[2]
.sym 80092 $PACKER_VCC_NET
.sym 80095 soc.cpu.instr_retirq
.sym 80096 iomem_addr[12]
.sym 80098 soc.spimemio.rd_addr[15]
.sym 80100 iomem_addr[16]
.sym 80102 iomem_addr[11]
.sym 80103 soc.spimemio.rd_addr[6]
.sym 80104 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 80112 soc.spimemio.rd_addr[5]
.sym 80113 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 80115 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 80117 soc.spimemio.rd_addr[9]
.sym 80119 soc.spimemio.rd_valid
.sym 80121 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 80122 soc.spimemio.rd_inc
.sym 80126 soc.spimemio.rd_addr[10]
.sym 80127 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 80128 iomem_addr[22]
.sym 80129 soc.spimemio.rd_addr[14]
.sym 80130 iomem_addr[12]
.sym 80132 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80133 soc.spimemio.rd_addr[12]
.sym 80134 iomem_addr[6]
.sym 80135 iomem_addr[9]
.sym 80136 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 80137 iomem_addr[14]
.sym 80138 iomem_addr[5]
.sym 80139 soc.spimemio.rd_addr[21]
.sym 80140 soc.spimemio.rd_addr[22]
.sym 80141 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 80142 iomem_addr[21]
.sym 80143 iomem_addr[10]
.sym 80145 iomem_addr[6]
.sym 80146 soc.spimemio.rd_inc
.sym 80148 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 80153 soc.spimemio.rd_addr[10]
.sym 80154 iomem_addr[10]
.sym 80157 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 80158 iomem_addr[9]
.sym 80159 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 80160 soc.spimemio.rd_addr[9]
.sym 80163 soc.spimemio.rd_valid
.sym 80164 soc.spimemio.rd_addr[5]
.sym 80165 iomem_addr[5]
.sym 80166 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80169 iomem_addr[22]
.sym 80170 iomem_addr[21]
.sym 80171 soc.spimemio.rd_addr[21]
.sym 80172 soc.spimemio.rd_addr[22]
.sym 80175 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 80177 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 80178 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 80181 iomem_addr[14]
.sym 80182 soc.spimemio.rd_addr[12]
.sym 80183 iomem_addr[12]
.sym 80184 soc.spimemio.rd_addr[14]
.sym 80187 soc.spimemio.rd_addr[12]
.sym 80188 iomem_addr[14]
.sym 80189 soc.spimemio.rd_addr[14]
.sym 80190 iomem_addr[12]
.sym 80191 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80192 CLK$SB_IO_IN_$glb_clk
.sym 80194 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 80195 soc.spimemio.rd_addr[14]
.sym 80196 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 80197 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 80198 soc.spimemio.rd_addr[22]
.sym 80199 soc.spimemio.rd_addr[12]
.sym 80200 soc.spimemio.rd_addr[4]
.sym 80201 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 80207 iomem_addr[21]
.sym 80208 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80217 iomem_addr[19]
.sym 80218 iomem_wdata[8]
.sym 80219 iomem_addr[22]
.sym 80222 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 80223 iomem_addr[14]
.sym 80224 soc.spimemio.state[9]
.sym 80225 soc.spimemio.rd_addr[21]
.sym 80226 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 80227 soc.spimemio.rd_addr[13]
.sym 80229 soc.spimemio.rd_addr[14]
.sym 80235 iomem_addr[23]
.sym 80237 iomem_addr[15]
.sym 80238 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80239 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 80240 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 80241 soc.spimemio.rd_inc
.sym 80242 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 80243 soc.spimemio.rd_addr[5]
.sym 80244 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 80245 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 80246 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 80247 iomem_addr[3]
.sym 80248 soc.spimemio.rd_addr[8]
.sym 80249 iomem_addr[12]
.sym 80250 soc.spimemio.rd_addr[12]
.sym 80251 soc.spimemio.rd_addr[3]
.sym 80252 soc.spimemio.rd_addr[15]
.sym 80253 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 80254 iomem_addr[8]
.sym 80255 soc.spimemio.rd_addr[22]
.sym 80256 iomem_addr[22]
.sym 80258 soc.spimemio.rd_addr[23]
.sym 80259 iomem_addr[14]
.sym 80260 soc.spimemio.rd_addr[14]
.sym 80262 iomem_addr[5]
.sym 80263 iomem_addr[5]
.sym 80264 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 80268 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 80269 iomem_addr[5]
.sym 80270 soc.spimemio.rd_inc
.sym 80274 iomem_addr[12]
.sym 80275 soc.spimemio.rd_addr[8]
.sym 80276 iomem_addr[8]
.sym 80277 soc.spimemio.rd_addr[12]
.sym 80280 iomem_addr[23]
.sym 80281 iomem_addr[22]
.sym 80282 soc.spimemio.rd_addr[22]
.sym 80283 soc.spimemio.rd_addr[23]
.sym 80287 iomem_addr[23]
.sym 80288 soc.spimemio.rd_addr[23]
.sym 80292 soc.spimemio.rd_addr[14]
.sym 80293 soc.spimemio.rd_addr[15]
.sym 80294 iomem_addr[15]
.sym 80295 iomem_addr[14]
.sym 80298 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 80299 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 80300 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 80301 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 80304 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 80305 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80306 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 80307 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 80310 soc.spimemio.rd_addr[5]
.sym 80311 soc.spimemio.rd_addr[3]
.sym 80312 iomem_addr[3]
.sym 80313 iomem_addr[5]
.sym 80314 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80315 CLK$SB_IO_IN_$glb_clk
.sym 80317 soc.spimemio.rd_addr[3]
.sym 80318 soc.spimemio.rd_addr[15]
.sym 80319 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 80320 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 80321 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 80322 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 80323 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 80324 soc.spimemio.rd_addr[23]
.sym 80328 soc.cpu.timer[29]
.sym 80329 soc.spimemio.rd_addr[5]
.sym 80333 iomem_addr[2]
.sym 80335 soc.spimemio.jump_SB_LUT4_O_I2
.sym 80336 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 80343 soc.spimemio.rd_addr[10]
.sym 80345 soc.spimemio.rd_addr[22]
.sym 80347 soc.spimemio.rd_addr[12]
.sym 80348 soc.spimemio.rd_addr[23]
.sym 80349 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 80351 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 80358 soc.spimemio.rd_addr[5]
.sym 80359 soc.spimemio.rd_addr[9]
.sym 80364 soc.spimemio.rd_addr[4]
.sym 80365 soc.spimemio.rd_addr[2]
.sym 80366 soc.spimemio.rd_addr[7]
.sym 80370 soc.spimemio.rd_addr[8]
.sym 80373 soc.spimemio.rd_addr[2]
.sym 80374 soc.spimemio.rd_addr[3]
.sym 80375 soc.spimemio.rd_addr[6]
.sym 80390 $nextpnr_ICESTORM_LC_18$O
.sym 80392 soc.spimemio.rd_addr[2]
.sym 80396 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 80398 soc.spimemio.rd_addr[3]
.sym 80400 soc.spimemio.rd_addr[2]
.sym 80402 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80405 soc.spimemio.rd_addr[4]
.sym 80406 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 80408 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 80410 soc.spimemio.rd_addr[5]
.sym 80412 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 80414 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 80416 soc.spimemio.rd_addr[6]
.sym 80418 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 80420 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 80423 soc.spimemio.rd_addr[7]
.sym 80424 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 80426 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 80428 soc.spimemio.rd_addr[8]
.sym 80430 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 80432 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 80435 soc.spimemio.rd_addr[9]
.sym 80436 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 80440 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80441 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80442 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80443 soc.spimemio.rd_addr[21]
.sym 80444 soc.spimemio.rd_addr[13]
.sym 80445 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 80446 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 80447 soc.spimemio.rd_addr[10]
.sym 80452 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 80454 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 80458 soc.spimemio.rd_addr[8]
.sym 80459 iomem_addr[4]
.sym 80460 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 80461 iomem_addr[23]
.sym 80463 iomem_addr[3]
.sym 80464 soc.spimemio.rd_addr[19]
.sym 80466 iomem_wdata[3]
.sym 80467 soc.spimemio.rd_addr[16]
.sym 80469 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 80474 soc.spimemio.rd_addr[11]
.sym 80476 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 80488 soc.spimemio.rd_addr[16]
.sym 80489 soc.spimemio.rd_addr[17]
.sym 80490 soc.spimemio.rd_addr[15]
.sym 80499 soc.spimemio.rd_addr[14]
.sym 80500 soc.spimemio.rd_addr[11]
.sym 80501 soc.spimemio.rd_addr[13]
.sym 80504 soc.spimemio.rd_addr[10]
.sym 80507 soc.spimemio.rd_addr[12]
.sym 80513 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 80515 soc.spimemio.rd_addr[10]
.sym 80517 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 80519 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 80522 soc.spimemio.rd_addr[11]
.sym 80523 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 80525 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 80527 soc.spimemio.rd_addr[12]
.sym 80529 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 80531 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 80533 soc.spimemio.rd_addr[13]
.sym 80535 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 80537 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 80540 soc.spimemio.rd_addr[14]
.sym 80541 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 80543 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 80545 soc.spimemio.rd_addr[15]
.sym 80547 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 80549 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 80551 soc.spimemio.rd_addr[16]
.sym 80553 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 80555 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 80558 soc.spimemio.rd_addr[17]
.sym 80559 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 80565 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 80567 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80569 soc.spimemio.rd_addr[19]
.sym 80575 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 80576 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 80580 iomem_addr[13]
.sym 80582 iomem_addr[22]
.sym 80583 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 80584 iomem_addr[10]
.sym 80585 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 80587 soc.cpu.instr_retirq
.sym 80589 iomem_addr[16]
.sym 80591 iomem_addr[12]
.sym 80592 soc.cpu.instr_retirq
.sym 80595 iomem_addr[20]
.sym 80598 iomem_addr[16]
.sym 80599 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 80607 soc.spimemio.rd_addr[18]
.sym 80609 soc.spimemio.rd_addr[20]
.sym 80610 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80614 soc.spimemio.rd_inc
.sym 80615 soc.spimemio.rd_addr[21]
.sym 80617 soc.spimemio.rd_addr[22]
.sym 80618 soc.spimemio.rd_addr[23]
.sym 80622 iomem_addr[16]
.sym 80626 soc.spimemio.rd_addr[19]
.sym 80636 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 80638 soc.spimemio.rd_addr[18]
.sym 80640 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 80642 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 80644 soc.spimemio.rd_addr[19]
.sym 80646 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 80648 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 80650 soc.spimemio.rd_addr[20]
.sym 80652 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 80654 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 80656 soc.spimemio.rd_addr[21]
.sym 80658 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 80660 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 80663 soc.spimemio.rd_addr[22]
.sym 80664 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 80666 $nextpnr_ICESTORM_LC_19$I3
.sym 80669 soc.spimemio.rd_addr[23]
.sym 80670 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 80676 $nextpnr_ICESTORM_LC_19$I3
.sym 80679 soc.spimemio.rd_inc
.sym 80680 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 80682 iomem_addr[16]
.sym 80683 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80684 CLK$SB_IO_IN_$glb_clk
.sym 80700 iomem_addr[19]
.sym 80958 soc.cpu.count_instr[8]
.sym 80965 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81076 $PACKER_VCC_NET
.sym 81079 soc.cpu.instr_retirq
.sym 81085 soc.cpu.instr_retirq
.sym 81089 soc.cpu.count_instr[48]
.sym 81090 soc.cpu.instr_timer
.sym 81096 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81097 soc.cpu.instr_timer
.sym 81098 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81103 soc.cpu.instr_retirq
.sym 81104 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81106 soc.cpu.cpu_state[2]
.sym 81111 soc.cpu.cpu_state[2]
.sym 81113 soc.cpu.instr_maskirq
.sym 81114 soc.cpu.instr_timer
.sym 81116 soc.cpu.timer[31]
.sym 81117 soc.cpu.cpuregs_rs1[11]
.sym 81118 soc.cpu.timer[16]
.sym 81119 soc.cpu.irq_mask[31]
.sym 81123 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 81124 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81125 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81126 soc.cpu.cpuregs_rs1[31]
.sym 81129 soc.cpu.timer[31]
.sym 81130 soc.cpu.instr_maskirq
.sym 81131 soc.cpu.instr_timer
.sym 81132 soc.cpu.irq_mask[31]
.sym 81135 soc.cpu.cpuregs_rs1[11]
.sym 81142 soc.cpu.cpuregs_rs1[31]
.sym 81143 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81144 soc.cpu.instr_retirq
.sym 81153 soc.cpu.cpu_state[2]
.sym 81154 soc.cpu.instr_timer
.sym 81155 soc.cpu.timer[16]
.sym 81156 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81159 soc.cpu.cpu_state[2]
.sym 81160 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81161 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81162 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81166 soc.cpu.instr_retirq
.sym 81168 soc.cpu.cpuregs_rs1[11]
.sym 81175 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 81176 CLK$SB_IO_IN_$glb_clk
.sym 81177 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81178 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81183 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81184 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81189 soc.cpu.instr_rdinstrh
.sym 81194 soc.cpu.irq_mask[11]
.sym 81197 soc.cpu.instr_rdinstr
.sym 81199 soc.cpu.instr_rdinstrh
.sym 81200 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81202 soc.cpu.timer[31]
.sym 81208 soc.cpu.count_instr[60]
.sym 81211 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81213 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81222 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81223 soc.cpu.irq_mask[29]
.sym 81224 soc.cpu.timer[11]
.sym 81225 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81226 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81228 soc.cpu.irq_mask[11]
.sym 81229 soc.cpu.instr_maskirq
.sym 81230 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 81232 soc.cpu.cpuregs_rs1[29]
.sym 81233 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81234 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81237 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 81239 soc.cpu.instr_retirq
.sym 81240 soc.cpu.cpuregs_rs1[16]
.sym 81241 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81243 soc.cpu.timer[29]
.sym 81244 soc.cpu.irq_mask[16]
.sym 81245 soc.cpu.instr_retirq
.sym 81249 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81250 soc.cpu.instr_timer
.sym 81252 soc.cpu.instr_retirq
.sym 81253 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81254 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81255 soc.cpu.cpuregs_rs1[16]
.sym 81258 soc.cpu.cpuregs_rs1[16]
.sym 81264 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 81265 soc.cpu.instr_retirq
.sym 81266 soc.cpu.cpuregs_rs1[29]
.sym 81267 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81270 soc.cpu.timer[29]
.sym 81271 soc.cpu.instr_timer
.sym 81272 soc.cpu.instr_maskirq
.sym 81273 soc.cpu.irq_mask[29]
.sym 81276 soc.cpu.cpuregs_rs1[29]
.sym 81282 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81283 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81284 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81285 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81288 soc.cpu.irq_mask[11]
.sym 81289 soc.cpu.instr_maskirq
.sym 81290 soc.cpu.instr_timer
.sym 81291 soc.cpu.timer[11]
.sym 81296 soc.cpu.instr_maskirq
.sym 81297 soc.cpu.irq_mask[16]
.sym 81298 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 81299 CLK$SB_IO_IN_$glb_clk
.sym 81300 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81301 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81302 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81303 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81304 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81305 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81306 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81307 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81308 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81316 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81317 soc.cpu.irq_mask[16]
.sym 81319 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81320 soc.cpu.timer[11]
.sym 81323 soc.cpu.irq_mask[29]
.sym 81327 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81328 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81329 soc.cpu.instr_rdcycleh
.sym 81330 soc.cpu.instr_rdinstrh
.sym 81331 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81335 soc.cpu.cpuregs_rs1[24]
.sym 81336 soc.cpu.instr_rdcycleh
.sym 81345 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81346 soc.cpu.count_cycle[14]
.sym 81348 soc.cpu.count_cycle[15]
.sym 81349 soc.cpu.instr_maskirq
.sym 81350 soc.cpu.cpuregs_rs1[12]
.sym 81351 soc.cpu.timer[12]
.sym 81352 soc.cpu.count_cycle[9]
.sym 81353 soc.cpu.instr_timer
.sym 81354 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81356 soc.cpu.irq_mask[12]
.sym 81357 soc.cpu.instr_maskirq
.sym 81358 soc.cpu.instr_rdinstrh
.sym 81359 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81360 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81361 soc.cpu.count_instr[48]
.sym 81362 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81363 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81364 soc.cpu.instr_retirq
.sym 81365 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81367 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81370 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81371 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81375 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81376 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81377 soc.cpu.count_cycle[14]
.sym 81378 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81393 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81394 soc.cpu.count_cycle[15]
.sym 81395 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81396 soc.cpu.instr_maskirq
.sym 81399 soc.cpu.timer[12]
.sym 81400 soc.cpu.instr_maskirq
.sym 81401 soc.cpu.instr_timer
.sym 81402 soc.cpu.irq_mask[12]
.sym 81405 soc.cpu.count_cycle[9]
.sym 81406 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81407 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81408 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81411 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81412 soc.cpu.cpuregs_rs1[12]
.sym 81413 soc.cpu.instr_retirq
.sym 81414 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81417 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81418 soc.cpu.instr_rdinstrh
.sym 81419 soc.cpu.count_instr[48]
.sym 81420 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81424 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81425 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81426 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81427 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81428 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81429 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81430 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81431 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81438 soc.cpu.count_cycle[9]
.sym 81442 soc.cpu.count_cycle[14]
.sym 81447 soc.cpu.timer[12]
.sym 81448 soc.cpu.cpuregs_rs1[18]
.sym 81449 soc.cpu.count_instr[8]
.sym 81450 soc.cpu.count_instr[7]
.sym 81451 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81452 soc.cpu.timer[19]
.sym 81453 soc.cpu.count_instr[10]
.sym 81454 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81456 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81457 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81465 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81466 soc.cpu.cpuregs_rs1[18]
.sym 81468 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81469 soc.cpu.count_cycle[18]
.sym 81470 soc.cpu.timer[19]
.sym 81471 soc.cpu.count_cycle[19]
.sym 81472 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81475 soc.cpu.timer[24]
.sym 81477 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81478 soc.cpu.instr_rdinstrh
.sym 81479 soc.cpu.cpuregs_rs1[19]
.sym 81480 soc.cpu.count_instr[60]
.sym 81481 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81484 soc.cpu.cpu_state[2]
.sym 81485 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81487 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81488 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81489 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81490 soc.cpu.instr_retirq
.sym 81491 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81492 soc.cpu.instr_timer
.sym 81493 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81494 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81495 soc.cpu.cpuregs_rs1[24]
.sym 81496 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81498 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81499 soc.cpu.cpuregs_rs1[18]
.sym 81500 soc.cpu.instr_retirq
.sym 81501 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81504 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81505 soc.cpu.count_instr[60]
.sym 81506 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81507 soc.cpu.instr_rdinstrh
.sym 81511 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81512 soc.cpu.count_cycle[19]
.sym 81513 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81516 soc.cpu.timer[19]
.sym 81517 soc.cpu.instr_timer
.sym 81518 soc.cpu.cpu_state[2]
.sym 81519 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81522 soc.cpu.instr_retirq
.sym 81523 soc.cpu.cpuregs_rs1[19]
.sym 81524 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81525 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81528 soc.cpu.cpu_state[2]
.sym 81529 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81530 soc.cpu.timer[24]
.sym 81531 soc.cpu.instr_timer
.sym 81534 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81535 soc.cpu.cpuregs_rs1[24]
.sym 81536 soc.cpu.instr_retirq
.sym 81537 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81540 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81541 soc.cpu.count_cycle[18]
.sym 81542 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81543 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81549 soc.cpu.count_instr[2]
.sym 81550 soc.cpu.count_instr[3]
.sym 81551 soc.cpu.count_instr[4]
.sym 81552 soc.cpu.count_instr[5]
.sym 81553 soc.cpu.count_instr[6]
.sym 81554 soc.cpu.count_instr[7]
.sym 81559 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81565 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81571 soc.cpu.count_instr[14]
.sym 81572 soc.cpu.count_instr[16]
.sym 81574 soc.cpu.count_instr[51]
.sym 81576 soc.cpu.count_instr[46]
.sym 81578 soc.cpu.instr_timer
.sym 81579 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81580 soc.cpu.count_instr[48]
.sym 81581 soc.cpu.count_instr[11]
.sym 81588 soc.cpu.count_cycle[24]
.sym 81590 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81592 soc.cpu.count_cycle[26]
.sym 81593 soc.cpu.instr_rdinstr
.sym 81594 soc.cpu.count_cycle[31]
.sym 81595 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81596 soc.cpu.count_cycle[28]
.sym 81597 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81598 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81599 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81600 soc.cpu.instr_rdcycleh
.sym 81601 soc.cpu.count_cycle[36]
.sym 81602 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81603 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81607 soc.cpu.instr_maskirq
.sym 81608 soc.cpu.count_instr[4]
.sym 81609 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81610 soc.cpu.count_cycle[27]
.sym 81612 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81615 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81617 soc.cpu.count_cycle[4]
.sym 81619 soc.cpu.count_cycle[13]
.sym 81621 soc.cpu.count_cycle[36]
.sym 81622 soc.cpu.instr_rdinstr
.sym 81623 soc.cpu.count_instr[4]
.sym 81624 soc.cpu.instr_rdcycleh
.sym 81627 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81628 soc.cpu.count_cycle[13]
.sym 81630 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81633 soc.cpu.count_cycle[31]
.sym 81634 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81635 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81639 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81640 soc.cpu.count_cycle[26]
.sym 81641 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81642 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81645 soc.cpu.count_cycle[24]
.sym 81646 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81647 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81648 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81652 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81653 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81654 soc.cpu.count_cycle[4]
.sym 81657 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81658 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81659 soc.cpu.count_cycle[27]
.sym 81660 soc.cpu.instr_maskirq
.sym 81663 soc.cpu.count_cycle[28]
.sym 81664 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81666 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81670 soc.cpu.count_instr[8]
.sym 81671 soc.cpu.count_instr[9]
.sym 81672 soc.cpu.count_instr[10]
.sym 81673 soc.cpu.count_instr[11]
.sym 81674 soc.cpu.count_instr[12]
.sym 81675 soc.cpu.count_instr[13]
.sym 81676 soc.cpu.count_instr[14]
.sym 81677 soc.cpu.count_instr[15]
.sym 81688 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81689 soc.cpu.instr_rdinstr
.sym 81690 soc.cpu.count_cycle[31]
.sym 81691 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81692 soc.cpu.count_cycle[24]
.sym 81696 soc.cpu.count_instr[23]
.sym 81698 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81699 soc.cpu.count_cycle[51]
.sym 81704 soc.cpu.count_instr[60]
.sym 81705 soc.cpu.timer[31]
.sym 81711 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81712 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81714 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81715 soc.cpu.count_cycle[20]
.sym 81716 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81718 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81719 soc.cpu.count_cycle[30]
.sym 81720 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81721 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81722 soc.cpu.count_instr[15]
.sym 81724 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81725 soc.cpu.count_cycle[47]
.sym 81726 soc.cpu.count_cycle[45]
.sym 81727 soc.cpu.instr_rdinstr
.sym 81728 soc.cpu.count_instr[9]
.sym 81729 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81731 soc.cpu.instr_rdcycleh
.sym 81732 soc.cpu.count_instr[13]
.sym 81734 soc.cpu.instr_rdinstrh
.sym 81735 soc.cpu.instr_rdinstr
.sym 81737 soc.cpu.count_instr[47]
.sym 81740 soc.cpu.count_instr[36]
.sym 81742 soc.cpu.count_instr[45]
.sym 81744 soc.cpu.instr_rdinstr
.sym 81745 soc.cpu.instr_rdinstrh
.sym 81746 soc.cpu.count_instr[15]
.sym 81747 soc.cpu.count_instr[47]
.sym 81751 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81752 soc.cpu.count_cycle[47]
.sym 81753 soc.cpu.instr_rdcycleh
.sym 81757 soc.cpu.instr_rdinstrh
.sym 81758 soc.cpu.count_instr[45]
.sym 81759 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81762 soc.cpu.count_cycle[30]
.sym 81763 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81764 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81765 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81768 soc.cpu.count_instr[36]
.sym 81769 soc.cpu.instr_rdinstrh
.sym 81770 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81771 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81774 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81775 soc.cpu.count_cycle[20]
.sym 81776 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81777 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81781 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81782 soc.cpu.instr_rdinstr
.sym 81783 soc.cpu.count_instr[9]
.sym 81786 soc.cpu.instr_rdinstr
.sym 81787 soc.cpu.count_cycle[45]
.sym 81788 soc.cpu.count_instr[13]
.sym 81789 soc.cpu.instr_rdcycleh
.sym 81793 soc.cpu.count_instr[16]
.sym 81794 soc.cpu.count_instr[17]
.sym 81795 soc.cpu.count_instr[18]
.sym 81796 soc.cpu.count_instr[19]
.sym 81797 soc.cpu.count_instr[20]
.sym 81798 soc.cpu.count_instr[21]
.sym 81799 soc.cpu.count_instr[22]
.sym 81800 soc.cpu.count_instr[23]
.sym 81804 soc.cpu.timer[29]
.sym 81805 soc.cpu.count_cycle[36]
.sym 81810 soc.cpu.count_instr[15]
.sym 81815 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81817 soc.cpu.instr_rdcycleh
.sym 81818 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81819 soc.cpu.count_instr[52]
.sym 81821 soc.cpu.cpuregs_rs1[24]
.sym 81823 soc.cpu.count_instr[47]
.sym 81826 soc.cpu.count_instr[36]
.sym 81827 soc.cpu.count_instr[63]
.sym 81828 soc.cpu.count_cycle[56]
.sym 81835 soc.cpu.instr_rdcycleh
.sym 81836 soc.cpu.count_cycle[41]
.sym 81837 soc.cpu.count_instr[52]
.sym 81839 soc.cpu.instr_timer
.sym 81842 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81843 soc.cpu.instr_rdcycleh
.sym 81844 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81845 soc.cpu.instr_timer
.sym 81847 soc.cpu.count_cycle[52]
.sym 81849 soc.cpu.timer[20]
.sym 81850 soc.cpu.instr_rdinstrh
.sym 81852 soc.cpu.count_instr[18]
.sym 81853 soc.cpu.count_instr[19]
.sym 81855 soc.cpu.instr_rdinstr
.sym 81857 soc.cpu.count_instr[41]
.sym 81858 soc.cpu.instr_rdinstr
.sym 81859 soc.cpu.count_cycle[51]
.sym 81862 soc.cpu.count_instr[20]
.sym 81865 soc.cpu.timer[18]
.sym 81867 soc.cpu.count_instr[18]
.sym 81868 soc.cpu.instr_rdinstr
.sym 81870 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81874 soc.cpu.instr_timer
.sym 81876 soc.cpu.timer[18]
.sym 81879 soc.cpu.instr_rdcycleh
.sym 81880 soc.cpu.count_instr[20]
.sym 81881 soc.cpu.count_cycle[52]
.sym 81882 soc.cpu.instr_rdinstr
.sym 81885 soc.cpu.count_instr[41]
.sym 81886 soc.cpu.count_cycle[41]
.sym 81887 soc.cpu.instr_rdcycleh
.sym 81888 soc.cpu.instr_rdinstrh
.sym 81891 soc.cpu.count_cycle[51]
.sym 81892 soc.cpu.instr_rdinstr
.sym 81893 soc.cpu.instr_rdcycleh
.sym 81894 soc.cpu.count_instr[19]
.sym 81897 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81898 soc.cpu.instr_rdinstrh
.sym 81899 soc.cpu.count_instr[52]
.sym 81905 soc.cpu.timer[20]
.sym 81906 soc.cpu.instr_timer
.sym 81916 soc.cpu.count_instr[24]
.sym 81917 soc.cpu.count_instr[25]
.sym 81918 soc.cpu.count_instr[26]
.sym 81919 soc.cpu.count_instr[27]
.sym 81920 soc.cpu.count_instr[28]
.sym 81921 soc.cpu.count_instr[29]
.sym 81922 soc.cpu.count_instr[30]
.sym 81923 soc.cpu.count_instr[31]
.sym 81929 soc.cpu.count_instr[22]
.sym 81930 soc.cpu.count_cycle[41]
.sym 81932 soc.cpu.count_cycle[45]
.sym 81936 soc.cpu.count_cycle[47]
.sym 81937 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81939 $PACKER_VCC_NET
.sym 81942 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 81943 soc.cpu.count_instr[41]
.sym 81944 soc.cpu.timer[19]
.sym 81945 soc.cpu.count_instr[62]
.sym 81948 soc.cpu.cpuregs_rs1[17]
.sym 81951 soc.cpu.count_instr[45]
.sym 81958 soc.cpu.count_cycle[62]
.sym 81961 soc.cpu.count_instr[62]
.sym 81962 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81963 soc.cpu.cpuregs_rs1[20]
.sym 81966 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81967 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81968 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 81969 soc.cpu.count_cycle[50]
.sym 81970 soc.cpu.instr_rdinstr
.sym 81971 soc.cpu.instr_rdinstrh
.sym 81973 soc.cpu.count_instr[50]
.sym 81974 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 81975 soc.cpu.count_instr[26]
.sym 81976 soc.cpu.count_instr[27]
.sym 81977 soc.cpu.instr_rdcycleh
.sym 81978 soc.cpu.count_cycle[60]
.sym 81980 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81983 soc.cpu.count_instr[34]
.sym 81984 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 81985 soc.cpu.count_instr[28]
.sym 81986 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81987 soc.cpu.count_instr[30]
.sym 81990 soc.cpu.count_instr[50]
.sym 81991 soc.cpu.count_cycle[50]
.sym 81992 soc.cpu.instr_rdcycleh
.sym 81993 soc.cpu.instr_rdinstrh
.sym 81996 soc.cpu.count_cycle[62]
.sym 81997 soc.cpu.instr_rdcycleh
.sym 81999 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82002 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82003 soc.cpu.instr_rdinstrh
.sym 82004 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 82005 soc.cpu.count_instr[34]
.sym 82008 soc.cpu.count_cycle[60]
.sym 82009 soc.cpu.instr_rdinstr
.sym 82010 soc.cpu.count_instr[28]
.sym 82011 soc.cpu.instr_rdcycleh
.sym 82014 soc.cpu.count_instr[26]
.sym 82015 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82016 soc.cpu.instr_rdinstr
.sym 82020 soc.cpu.count_instr[30]
.sym 82021 soc.cpu.instr_rdinstr
.sym 82022 soc.cpu.instr_rdinstrh
.sym 82023 soc.cpu.count_instr[62]
.sym 82026 soc.cpu.instr_rdinstr
.sym 82027 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82029 soc.cpu.count_instr[27]
.sym 82032 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82033 soc.cpu.cpuregs_rs1[20]
.sym 82034 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82035 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 82037 CLK$SB_IO_IN_$glb_clk
.sym 82038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82039 soc.cpu.count_instr[32]
.sym 82040 soc.cpu.count_instr[33]
.sym 82041 soc.cpu.count_instr[34]
.sym 82042 soc.cpu.count_instr[35]
.sym 82043 soc.cpu.count_instr[36]
.sym 82044 soc.cpu.count_instr[37]
.sym 82045 soc.cpu.count_instr[38]
.sym 82046 soc.cpu.count_instr[39]
.sym 82051 soc.cpu.count_cycle[52]
.sym 82054 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 82063 soc.cpu.count_instr[46]
.sym 82064 soc.cpu.count_instr[48]
.sym 82066 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82070 soc.cpu.count_instr[51]
.sym 82071 soc.cpu.instr_timer
.sym 82072 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82073 soc.cpu.timer[22]
.sym 82074 soc.cpu.timer[20]
.sym 82080 soc.cpu.count_instr[24]
.sym 82083 soc.cpu.instr_rdinstrh
.sym 82085 soc.cpu.instr_rdcycleh
.sym 82086 soc.cpu.count_cycle[63]
.sym 82087 soc.cpu.count_instr[31]
.sym 82091 soc.cpu.instr_rdinstrh
.sym 82092 soc.cpu.count_cycle[58]
.sym 82093 soc.cpu.instr_rdinstr
.sym 82094 soc.cpu.count_cycle[59]
.sym 82096 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82098 soc.cpu.count_cycle[56]
.sym 82099 soc.cpu.count_instr[63]
.sym 82100 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82101 soc.cpu.count_instr[56]
.sym 82103 soc.cpu.cpuregs_rs1[22]
.sym 82104 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82105 soc.cpu.count_instr[58]
.sym 82106 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 82107 soc.cpu.count_instr[59]
.sym 82108 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82113 soc.cpu.count_cycle[63]
.sym 82114 soc.cpu.count_instr[31]
.sym 82115 soc.cpu.instr_rdinstr
.sym 82116 soc.cpu.instr_rdcycleh
.sym 82119 soc.cpu.cpuregs_rs1[22]
.sym 82120 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82121 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 82122 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82125 soc.cpu.instr_rdinstrh
.sym 82126 soc.cpu.count_cycle[59]
.sym 82127 soc.cpu.count_instr[59]
.sym 82128 soc.cpu.instr_rdcycleh
.sym 82137 soc.cpu.count_instr[24]
.sym 82138 soc.cpu.count_instr[56]
.sym 82139 soc.cpu.instr_rdinstr
.sym 82140 soc.cpu.instr_rdinstrh
.sym 82143 soc.cpu.instr_rdcycleh
.sym 82144 soc.cpu.count_instr[58]
.sym 82145 soc.cpu.count_cycle[58]
.sym 82146 soc.cpu.instr_rdinstrh
.sym 82150 soc.cpu.instr_rdcycleh
.sym 82151 soc.cpu.count_cycle[56]
.sym 82152 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82155 soc.cpu.count_instr[63]
.sym 82156 soc.cpu.instr_rdinstrh
.sym 82157 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82160 CLK$SB_IO_IN_$glb_clk
.sym 82161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82162 soc.cpu.count_instr[40]
.sym 82163 soc.cpu.count_instr[41]
.sym 82164 soc.cpu.count_instr[42]
.sym 82165 soc.cpu.count_instr[43]
.sym 82166 soc.cpu.count_instr[44]
.sym 82167 soc.cpu.count_instr[45]
.sym 82168 soc.cpu.count_instr[46]
.sym 82169 soc.cpu.count_instr[47]
.sym 82178 soc.cpu.instr_rdinstr
.sym 82179 soc.cpu.count_instr[39]
.sym 82180 soc.cpu.count_cycle[62]
.sym 82183 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 82187 soc.cpu.count_instr[56]
.sym 82188 soc.cpu.count_instr[35]
.sym 82189 soc.cpu.timer[31]
.sym 82190 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 82191 soc.cpu.count_instr[58]
.sym 82193 soc.cpu.count_instr[59]
.sym 82194 soc.cpu.cpuregs_rs1[29]
.sym 82195 soc.cpu.count_instr[60]
.sym 82205 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82206 soc.cpu.cpuregs_rs1[11]
.sym 82207 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82208 soc.cpu.timer[17]
.sym 82209 soc.cpu.cpu_state[2]
.sym 82211 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 82213 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82214 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82215 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 82216 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 82217 soc.cpu.instr_retirq
.sym 82218 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 82219 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 82220 soc.cpu.cpuregs_rs1[17]
.sym 82222 soc.cpu.cpuregs_rs1[12]
.sym 82223 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 82224 soc.cpu.cpuregs_rs1[19]
.sym 82225 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 82226 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82229 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 82230 soc.cpu.cpuregs_rs1[18]
.sym 82231 soc.cpu.instr_timer
.sym 82232 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82233 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 82236 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 82237 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 82238 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 82239 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 82242 soc.cpu.cpuregs_rs1[11]
.sym 82243 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 82244 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82245 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82248 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82249 soc.cpu.cpuregs_rs1[19]
.sym 82250 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 82251 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82254 soc.cpu.timer[17]
.sym 82256 soc.cpu.instr_timer
.sym 82260 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82261 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 82262 soc.cpu.cpu_state[2]
.sym 82263 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 82266 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82267 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 82268 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82269 soc.cpu.cpuregs_rs1[18]
.sym 82272 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 82273 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82274 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82275 soc.cpu.cpuregs_rs1[12]
.sym 82278 soc.cpu.instr_retirq
.sym 82279 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82280 soc.cpu.cpuregs_rs1[17]
.sym 82281 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82283 CLK$SB_IO_IN_$glb_clk
.sym 82284 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82285 soc.cpu.count_instr[48]
.sym 82286 soc.cpu.count_instr[49]
.sym 82287 soc.cpu.count_instr[50]
.sym 82288 soc.cpu.count_instr[51]
.sym 82289 soc.cpu.count_instr[52]
.sym 82290 soc.cpu.count_instr[53]
.sym 82291 soc.cpu.count_instr[54]
.sym 82292 soc.cpu.count_instr[55]
.sym 82299 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82307 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 82310 soc.cpu.count_instr[52]
.sym 82311 soc.cpu.count_instr[63]
.sym 82313 soc.cpu.cpuregs_rs1[24]
.sym 82319 soc.cpu.count_instr[47]
.sym 82327 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82328 soc.cpu.timer[19]
.sym 82329 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82330 soc.cpu.timer[23]
.sym 82331 soc.cpu.cpuregs_rs1[21]
.sym 82332 soc.cpu.cpuregs_rs1[17]
.sym 82333 soc.cpu.timer[16]
.sym 82336 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82337 soc.cpu.timer[20]
.sym 82338 soc.cpu.timer[21]
.sym 82339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82340 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 82341 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 82342 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 82344 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 82345 soc.cpu.timer[22]
.sym 82346 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 82347 soc.cpu.cpuregs_rs1[16]
.sym 82348 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 82349 soc.cpu.timer[18]
.sym 82350 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 82352 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 82353 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82355 soc.cpu.timer[17]
.sym 82356 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 82357 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82359 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 82360 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 82361 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 82362 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 82365 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 82366 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 82367 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 82368 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 82371 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82372 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82373 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82374 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 82377 soc.cpu.timer[22]
.sym 82378 soc.cpu.timer[23]
.sym 82379 soc.cpu.timer[21]
.sym 82380 soc.cpu.timer[20]
.sym 82383 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 82384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82385 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82386 soc.cpu.cpuregs_rs1[21]
.sym 82389 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 82390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82391 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82392 soc.cpu.cpuregs_rs1[17]
.sym 82395 soc.cpu.timer[19]
.sym 82396 soc.cpu.timer[16]
.sym 82397 soc.cpu.timer[17]
.sym 82398 soc.cpu.timer[18]
.sym 82401 soc.cpu.cpuregs_rs1[16]
.sym 82402 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 82403 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82406 CLK$SB_IO_IN_$glb_clk
.sym 82407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82408 soc.cpu.count_instr[56]
.sym 82409 soc.cpu.count_instr[57]
.sym 82410 soc.cpu.count_instr[58]
.sym 82411 soc.cpu.count_instr[59]
.sym 82412 soc.cpu.count_instr[60]
.sym 82413 soc.cpu.count_instr[61]
.sym 82414 soc.cpu.count_instr[62]
.sym 82415 soc.cpu.count_instr[63]
.sym 82420 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82425 soc.cpu.count_instr[55]
.sym 82429 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 82437 soc.cpu.count_instr[62]
.sym 82451 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82453 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82455 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 82457 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82460 soc.cpu.timer[28]
.sym 82465 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 82466 soc.cpu.cpuregs_rs1[29]
.sym 82470 soc.cpu.timer[31]
.sym 82471 soc.cpu.timer[29]
.sym 82472 soc.cpu.timer[30]
.sym 82473 soc.cpu.cpuregs_rs1[24]
.sym 82475 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82482 soc.cpu.timer[28]
.sym 82483 soc.cpu.timer[31]
.sym 82484 soc.cpu.timer[29]
.sym 82485 soc.cpu.timer[30]
.sym 82513 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82514 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82518 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82519 soc.cpu.cpuregs_rs1[29]
.sym 82520 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 82521 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82524 soc.cpu.cpuregs_rs1[24]
.sym 82525 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 82526 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 82527 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 82529 CLK$SB_IO_IN_$glb_clk
.sym 82530 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82546 soc.cpu.timer[28]
.sym 82754 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82755 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82756 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82758 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 82760 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82765 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82776 soc.spimemio.din_data[5]
.sym 82778 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 82786 iomem_addr[16]
.sym 82787 iomem_addr[6]
.sym 82788 iomem_addr[12]
.sym 82789 soc.memory.rdata_0[13]
.sym 82796 soc.spimemio.xfer.obuffer[1]
.sym 82800 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82801 soc.spimemio.xfer.obuffer[5]
.sym 82804 soc.spimemio.xfer.obuffer[1]
.sym 82806 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82810 soc.spimemio.xfer_clk
.sym 82813 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82814 soc.spimemio.xfer.obuffer[3]
.sym 82816 soc.spimemio.xfer.obuffer[5]
.sym 82819 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82820 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82821 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82822 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82824 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82825 soc.spimemio.xfer.obuffer[4]
.sym 82827 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82829 soc.spimemio.xfer.obuffer[4]
.sym 82830 soc.spimemio.xfer_clk
.sym 82831 soc.spimemio.xfer.obuffer[5]
.sym 82832 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82841 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82842 soc.spimemio.xfer_clk
.sym 82843 soc.spimemio.xfer.obuffer[5]
.sym 82844 soc.spimemio.xfer.obuffer[1]
.sym 82847 soc.spimemio.xfer_clk
.sym 82849 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82850 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82853 soc.spimemio.xfer.obuffer[3]
.sym 82854 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82856 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82865 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82866 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82867 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82868 soc.spimemio.xfer.obuffer[5]
.sym 82871 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82872 soc.spimemio.xfer.obuffer[1]
.sym 82873 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82882 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 82883 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82884 soc.spimemio.xfer.obuffer[3]
.sym 82885 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82886 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82887 soc.spimemio.xfer.obuffer[4]
.sym 82888 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82889 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82894 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82895 soc.ram_ready
.sym 82897 soc.memory.rdata_0[8]
.sym 82901 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82902 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82903 soc.memory.rdata_0[14]
.sym 82913 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82918 soc.spimemio.xfer_clk
.sym 82925 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 82927 soc.spimemio.din_data[3]
.sym 82928 soc.spimemio.xfer.obuffer[5]
.sym 82931 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82935 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 82936 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82939 soc.spimemio.xfer.obuffer[2]
.sym 82945 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 82946 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 82948 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82950 soc.spimemio.xfer_clk
.sym 82960 flash_io0_oe_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82961 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 82962 soc.spimemio.xfer.xfer_qspi
.sym 82966 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82967 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 82968 soc.spimemio.xfer.obuffer[7]
.sym 82969 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 82970 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 82971 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82973 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82976 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 82977 soc.spimemio.xfer.obuffer[3]
.sym 82978 soc.spimemio.xfer.obuffer[0]
.sym 82979 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82981 soc.spimemio.din_data[1]
.sym 82982 flash_io0_oe_SB_LUT4_O_I2
.sym 82983 soc.spimemio.xfer.obuffer[1]
.sym 82984 soc.spimemio.xfer.xfer_ddr
.sym 82985 soc.spimemio.xfer.obuffer[3]
.sym 82986 soc.spimemio.xfer_clk
.sym 82989 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82990 soc.spimemio.din_data[0]
.sym 82993 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 82994 soc.spimemio.din_data[1]
.sym 82995 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 82998 flash_io0_oe_SB_LUT4_O_I2
.sym 83000 soc.spimemio.xfer.obuffer[0]
.sym 83001 soc.spimemio.xfer_clk
.sym 83004 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 83005 flash_io0_oe_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 83007 soc.spimemio.xfer.obuffer[1]
.sym 83010 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83011 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 83012 soc.spimemio.xfer.obuffer[0]
.sym 83013 soc.spimemio.din_data[0]
.sym 83016 soc.spimemio.xfer.xfer_ddr
.sym 83017 soc.spimemio.xfer.xfer_qspi
.sym 83022 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83023 soc.spimemio.xfer.obuffer[7]
.sym 83024 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83025 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83029 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83030 soc.spimemio.xfer.obuffer[3]
.sym 83031 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83034 soc.spimemio.xfer.obuffer[3]
.sym 83035 soc.spimemio.xfer_clk
.sym 83036 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83037 soc.spimemio.xfer.obuffer[7]
.sym 83038 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83039 CLK$SB_IO_IN_$glb_clk
.sym 83041 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83042 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83043 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 83044 soc.spimemio.xfer.count[0]
.sym 83045 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83046 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83047 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83053 iomem_addr[2]
.sym 83054 iomem_wdata[10]
.sym 83055 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83056 soc.spimemio.xfer.xfer_qspi
.sym 83059 iomem_wdata[15]
.sym 83062 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83063 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83067 soc.spimemio.din_data[1]
.sym 83070 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83071 soc.spimemio.din_data[6]
.sym 83072 soc.spimemio.xfer_clk
.sym 83075 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83084 soc.spimemio.xfer.obuffer[5]
.sym 83086 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83087 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83088 soc.spimemio.xfer_clk
.sym 83089 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83093 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83094 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83095 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 83096 soc.spimemio.xfer_clk
.sym 83097 soc.spimemio.din_data[6]
.sym 83100 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 83101 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83102 soc.spimemio.din_data[7]
.sym 83104 soc.spimemio.xfer.obuffer[6]
.sym 83106 soc.spimemio.din_data[2]
.sym 83107 soc.spimemio.din_data[5]
.sym 83108 soc.spimemio.xfer_resetn
.sym 83110 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83111 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 83112 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83115 soc.spimemio.xfer.obuffer[5]
.sym 83116 soc.spimemio.xfer_clk
.sym 83117 soc.spimemio.xfer.obuffer[6]
.sym 83118 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83121 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83122 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 83124 soc.spimemio.din_data[7]
.sym 83127 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 83129 soc.spimemio.din_data[5]
.sym 83130 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83134 soc.spimemio.xfer_clk
.sym 83135 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83136 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83140 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83142 soc.spimemio.xfer_resetn
.sym 83145 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83147 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83152 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83153 soc.spimemio.din_data[6]
.sym 83154 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83157 soc.spimemio.din_data[2]
.sym 83159 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83160 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 83161 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 83162 CLK$SB_IO_IN_$glb_clk
.sym 83165 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83166 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83167 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 83168 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83169 soc.spimemio.xfer.count[1]
.sym 83170 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83171 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83174 iomem_wdata[15]
.sym 83176 iomem_wdata[7]
.sym 83178 iomem_wdata[14]
.sym 83180 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83181 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 83185 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83186 iomem_wdata[15]
.sym 83187 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83188 soc.spimemio.din_data[7]
.sym 83190 soc.spimemio.dout_data[4]
.sym 83191 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83192 soc.spimemio.din_data[2]
.sym 83193 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83194 flash_io0_oe_SB_LUT4_O_I2
.sym 83195 iomem_addr[2]
.sym 83196 soc.spimemio.xfer.xfer_ddr
.sym 83198 soc.spimemio.xfer_clk
.sym 83206 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83207 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83208 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83210 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83213 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83214 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83215 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83216 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 83218 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83219 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83221 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83222 soc.spimemio.xfer.xfer_dspi
.sym 83223 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83224 soc.spimemio.xfer_clk
.sym 83225 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83226 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83227 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83228 soc.spimemio.xfer.count[2]
.sym 83229 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83230 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83231 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 83232 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 83234 soc.spimemio.xfer.count[1]
.sym 83235 soc.spimemio.xfer.count[3]
.sym 83238 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83239 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83240 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 83241 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83244 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83245 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83246 soc.spimemio.xfer_clk
.sym 83250 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83251 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83252 soc.spimemio.xfer.count[1]
.sym 83253 soc.spimemio.xfer_clk
.sym 83257 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83258 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83263 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83264 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83265 soc.spimemio.xfer.xfer_dspi
.sym 83269 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83270 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83271 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83274 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 83275 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83276 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83277 soc.spimemio.xfer.count[3]
.sym 83280 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 83281 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83282 soc.spimemio.xfer.count[2]
.sym 83283 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 83284 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83285 CLK$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83287 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83288 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83289 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83290 soc.spimemio.xfer_clk
.sym 83291 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83292 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 83293 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 83294 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83303 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83309 iomem_addr[6]
.sym 83310 iomem_addr[16]
.sym 83311 soc.spimemio.din_data[3]
.sym 83312 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83314 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83317 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83318 iomem_addr[10]
.sym 83320 iomem_addr[13]
.sym 83322 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83328 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83330 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83331 soc.spimemio.xfer_clk
.sym 83332 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83335 soc.spimemio.xfer.xfer_dspi
.sym 83337 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83338 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83339 soc.spimemio.xfer_clk
.sym 83340 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83343 soc.spimemio.xfer.count[2]
.sym 83346 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83347 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83348 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83349 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83354 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83355 soc.spimemio.xfer_resetn
.sym 83356 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83358 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83359 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 83362 soc.spimemio.xfer.xfer_dspi
.sym 83363 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 83364 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83367 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83368 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83369 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83370 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83373 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83374 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83375 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83379 soc.spimemio.xfer_clk
.sym 83380 soc.spimemio.xfer_resetn
.sym 83381 soc.spimemio.xfer.xfer_dspi
.sym 83382 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83385 soc.spimemio.xfer.count[2]
.sym 83386 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83387 soc.spimemio.xfer_clk
.sym 83388 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83393 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83394 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83397 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83399 soc.spimemio.xfer.count[2]
.sym 83403 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 83404 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83406 soc.spimemio.xfer_resetn
.sym 83410 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 83411 soc.spimemio.dout_data[1]
.sym 83413 flash_io0_di_SB_LUT4_I2_I3
.sym 83414 soc.spimemio.dout_data[0]
.sym 83415 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 83416 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 83417 flash_io0_di_SB_LUT4_I2_I1
.sym 83425 soc.spimemio.xfer_clk
.sym 83427 soc.spimemio.din_data[0]
.sym 83428 soc.spimemio.xfer_csb
.sym 83431 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83433 iomem_wdata[11]
.sym 83435 soc.spimemio.dout_data[0]
.sym 83436 soc.spimemio.xfer_clk
.sym 83441 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83442 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83443 soc.spimemio.dout_data[5]
.sym 83444 soc.spimemio.dout_data[4]
.sym 83445 soc.spimemio.dout_data[1]
.sym 83451 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83453 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 83454 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 83455 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83458 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 83459 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 83460 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83461 soc.spimemio.xfer.xfer_ddr
.sym 83462 soc.spimemio.xfer_clk
.sym 83463 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 83464 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83465 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 83467 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 83468 soc.spimemio.dout_data[1]
.sym 83470 soc.spimemio.dout_data[2]
.sym 83471 soc.spimemio.dout_data[0]
.sym 83472 soc.spimemio.dout_data[3]
.sym 83475 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83476 soc.spimemio.dout_data[4]
.sym 83477 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 83478 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83479 soc.spimemio.dout_data[0]
.sym 83482 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 83484 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83485 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 83486 soc.spimemio.xfer_clk
.sym 83487 soc.spimemio.xfer.xfer_ddr
.sym 83490 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 83491 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83492 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 83493 soc.spimemio.dout_data[4]
.sym 83496 soc.spimemio.dout_data[0]
.sym 83497 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 83498 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83502 soc.spimemio.dout_data[2]
.sym 83503 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 83505 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 83508 soc.spimemio.xfer_clk
.sym 83509 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83510 soc.spimemio.dout_data[4]
.sym 83511 soc.spimemio.dout_data[0]
.sym 83514 soc.spimemio.dout_data[3]
.sym 83515 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 83517 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 83520 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 83521 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 83526 soc.spimemio.dout_data[1]
.sym 83528 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 83529 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83530 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83531 CLK$SB_IO_IN_$glb_clk
.sym 83533 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83534 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 83535 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 83536 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0
.sym 83537 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 83538 soc.spimemio.dout_data[7]
.sym 83539 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83540 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83551 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83560 soc.spimemio.dout_data[7]
.sym 83561 soc.spimemio.dout_data[0]
.sym 83562 soc.spimemio.din_data[6]
.sym 83563 soc.spimemio.din_data[1]
.sym 83566 soc.spimemio.state[0]
.sym 83575 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 83576 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 83577 soc.spimemio.dout_data[2]
.sym 83579 soc.spimemio.dout_data[3]
.sym 83580 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 83581 soc.spimemio.xfer.last_fetch
.sym 83582 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83583 soc.spimemio.dout_data[4]
.sym 83584 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83585 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I1
.sym 83586 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 83587 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83588 soc.spimemio.xfer.fetch
.sym 83589 soc.spimemio.xfer.xfer_ddr_q
.sym 83592 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83593 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0
.sym 83594 soc.spimemio.xfer.next_fetch
.sym 83595 soc.spimemio.dout_data[6]
.sym 83596 soc.spimemio.xfer_clk
.sym 83599 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83600 soc.spimemio.dout_data[5]
.sym 83601 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83608 soc.spimemio.dout_data[2]
.sym 83609 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 83610 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83613 soc.spimemio.dout_data[6]
.sym 83614 soc.spimemio.xfer_clk
.sym 83615 soc.spimemio.dout_data[2]
.sym 83616 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83619 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83620 soc.spimemio.dout_data[5]
.sym 83621 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I1
.sym 83622 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0
.sym 83625 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83626 soc.spimemio.xfer_clk
.sym 83627 soc.spimemio.dout_data[5]
.sym 83628 soc.spimemio.dout_data[4]
.sym 83632 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 83633 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 83634 soc.spimemio.dout_data[2]
.sym 83637 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 83638 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83639 soc.spimemio.dout_data[6]
.sym 83640 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 83643 soc.spimemio.xfer_clk
.sym 83644 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83645 soc.spimemio.dout_data[4]
.sym 83646 soc.spimemio.dout_data[3]
.sym 83649 soc.spimemio.xfer.fetch
.sym 83650 soc.spimemio.xfer.xfer_ddr_q
.sym 83651 soc.spimemio.xfer.last_fetch
.sym 83652 soc.spimemio.xfer.next_fetch
.sym 83653 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83654 CLK$SB_IO_IN_$glb_clk
.sym 83660 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 83661 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 83662 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83663 soc.spimemio.rd_inc
.sym 83669 iomem_wdata[6]
.sym 83671 iomem_addr[5]
.sym 83672 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83673 iomem_wdata[6]
.sym 83674 soc.spimemio.dout_data[5]
.sym 83677 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 83682 iomem_addr[2]
.sym 83683 soc.spimemio.din_data[2]
.sym 83686 soc.spimemio.state[4]
.sym 83687 soc.spimemio.rd_inc
.sym 83688 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83690 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83691 soc.spimemio.din_data[7]
.sym 83699 soc.spimemio.state[1]
.sym 83700 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83705 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83706 soc.spimemio.xfer.next_fetch
.sym 83712 soc.spimemio_cfgreg_do[20]
.sym 83720 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83721 soc.spimemio.state[12]
.sym 83724 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83726 soc.spimemio.xfer.xfer_ddr
.sym 83727 soc.spimemio.xfer.fetch
.sym 83730 soc.spimemio.state[1]
.sym 83733 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83736 soc.spimemio.state[12]
.sym 83738 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83743 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83744 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83745 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83755 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83756 soc.spimemio_cfgreg_do[20]
.sym 83768 soc.spimemio.xfer.next_fetch
.sym 83774 soc.spimemio.xfer.fetch
.sym 83775 soc.spimemio.xfer.xfer_ddr
.sym 83777 CLK$SB_IO_IN_$glb_clk
.sym 83778 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83779 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 83780 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83781 soc.spimemio.din_data[6]
.sym 83782 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 83783 soc.spimemio.din_data[4]
.sym 83784 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 83785 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83786 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 83793 soc.spimemio.state[1]
.sym 83794 iomem_addr[11]
.sym 83798 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83801 soc.memory.cs_0
.sym 83803 soc.spimemio.state[2]
.sym 83805 soc.spimemio.state[9]
.sym 83807 iomem_addr[13]
.sym 83812 soc.spimemio.jump
.sym 83813 soc.spimemio.rd_inc
.sym 83814 soc.spimemio.din_data[3]
.sym 83820 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 83821 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83822 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83823 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 83824 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83825 soc.spimemio.state[9]
.sym 83827 iomem_addr[18]
.sym 83830 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 83831 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83832 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 83833 soc.spimemio.din_data[0]
.sym 83834 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 83835 soc.spimemio_cfgreg_do[21]
.sym 83836 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 83837 soc.spimemio.state[2]
.sym 83838 iomem_addr[9]
.sym 83840 iomem_addr[17]
.sym 83841 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 83842 iomem_addr[2]
.sym 83843 soc.spimemio.state[0]
.sym 83844 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83845 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 83846 soc.spimemio.state[4]
.sym 83847 soc.spimemio.din_data[1]
.sym 83848 soc.spimemio_cfgreg_do[22]
.sym 83849 soc.spimemio.state[6]
.sym 83850 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 83851 soc.spimemio.din_data[2]
.sym 83853 soc.spimemio.din_data[1]
.sym 83854 soc.spimemio.state[9]
.sym 83855 iomem_addr[17]
.sym 83856 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83859 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83861 soc.spimemio.state[9]
.sym 83865 iomem_addr[9]
.sym 83866 soc.spimemio.state[4]
.sym 83867 soc.spimemio.state[6]
.sym 83868 soc.spimemio.state[0]
.sym 83871 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 83872 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 83873 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 83874 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 83877 soc.spimemio_cfgreg_do[21]
.sym 83878 soc.spimemio.state[2]
.sym 83879 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83880 soc.spimemio_cfgreg_do[22]
.sym 83883 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 83884 soc.spimemio.din_data[0]
.sym 83885 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 83886 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 83889 iomem_addr[2]
.sym 83890 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83891 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 83892 iomem_addr[18]
.sym 83895 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 83896 soc.spimemio.din_data[2]
.sym 83897 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 83898 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 83899 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83900 CLK$SB_IO_IN_$glb_clk
.sym 83902 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 83904 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83905 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 83906 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 83907 soc.spimemio.din_data[7]
.sym 83915 iomem_wdata[8]
.sym 83916 iomem_wdata[1]
.sym 83917 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83918 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 83919 iomem_addr[15]
.sym 83920 iomem_addr[14]
.sym 83921 soc.spimemio.state[9]
.sym 83922 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83924 iomem_addr[6]
.sym 83927 iomem_addr[11]
.sym 83933 soc.spimemio.rd_addr[14]
.sym 83934 iomem_addr[15]
.sym 83937 iomem_addr[20]
.sym 83943 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 83944 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 83945 iomem_addr[5]
.sym 83946 soc.spimemio.din_data[3]
.sym 83947 iomem_addr[21]
.sym 83948 soc.spimemio.state[6]
.sym 83951 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 83952 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83953 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83954 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 83955 iomem_addr[19]
.sym 83956 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 83957 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 83958 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83959 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83960 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 83961 soc.spimemio.state[9]
.sym 83962 soc.spimemio.rd_addr[11]
.sym 83964 iomem_addr[3]
.sym 83965 iomem_addr[11]
.sym 83967 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 83968 soc.spimemio.din_data[5]
.sym 83970 iomem_addr[13]
.sym 83971 iomem_addr[2]
.sym 83972 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 83973 iomem_addr[11]
.sym 83974 soc.spimemio.rd_addr[2]
.sym 83976 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83977 soc.spimemio.state[6]
.sym 83978 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83979 iomem_addr[11]
.sym 83982 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 83983 iomem_addr[21]
.sym 83984 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 83985 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 83989 soc.spimemio.rd_addr[11]
.sym 83990 iomem_addr[11]
.sym 83991 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 83994 iomem_addr[3]
.sym 83995 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 83996 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 83997 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 84000 soc.spimemio.rd_addr[2]
.sym 84003 iomem_addr[2]
.sym 84006 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 84007 iomem_addr[5]
.sym 84008 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84009 soc.spimemio.din_data[5]
.sym 84012 iomem_addr[13]
.sym 84013 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 84014 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84015 soc.spimemio.state[6]
.sym 84018 iomem_addr[19]
.sym 84019 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 84020 soc.spimemio.din_data[3]
.sym 84021 soc.spimemio.state[9]
.sym 84022 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 84023 CLK$SB_IO_IN_$glb_clk
.sym 84025 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84026 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 84027 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 84028 soc.spimemio.rd_addr[11]
.sym 84029 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 84030 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84031 soc.spimemio.jump_SB_LUT4_O_I2
.sym 84032 soc.spimemio.rd_addr[2]
.sym 84039 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 84040 iomem_addr[9]
.sym 84047 iomem_addr[4]
.sym 84051 iomem_addr[7]
.sym 84052 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 84053 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 84056 iomem_addr[5]
.sym 84057 iomem_addr[7]
.sym 84059 soc.spimemio.rd_valid
.sym 84060 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 84066 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 84067 iomem_addr[4]
.sym 84068 iomem_addr[4]
.sym 84069 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 84070 soc.spimemio.rd_addr[22]
.sym 84071 iomem_addr[12]
.sym 84072 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 84074 iomem_addr[7]
.sym 84075 soc.spimemio.rd_addr[14]
.sym 84079 soc.spimemio.rd_addr[12]
.sym 84082 iomem_addr[22]
.sym 84085 soc.spimemio.rd_inc
.sym 84086 soc.spimemio.rd_addr[7]
.sym 84087 iomem_addr[14]
.sym 84088 soc.spimemio.rd_addr[4]
.sym 84089 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 84090 iomem_addr[22]
.sym 84091 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 84092 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 84094 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84095 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 84099 soc.spimemio.rd_addr[14]
.sym 84100 iomem_addr[12]
.sym 84101 soc.spimemio.rd_addr[12]
.sym 84102 iomem_addr[14]
.sym 84105 soc.spimemio.rd_inc
.sym 84107 iomem_addr[14]
.sym 84108 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 84111 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 84112 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 84113 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 84114 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 84117 iomem_addr[22]
.sym 84118 soc.spimemio.rd_addr[12]
.sym 84119 iomem_addr[12]
.sym 84120 soc.spimemio.rd_addr[22]
.sym 84124 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84125 iomem_addr[22]
.sym 84126 soc.spimemio.rd_inc
.sym 84129 soc.spimemio.rd_inc
.sym 84131 iomem_addr[12]
.sym 84132 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 84135 iomem_addr[4]
.sym 84136 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 84138 soc.spimemio.rd_inc
.sym 84141 iomem_addr[7]
.sym 84142 soc.spimemio.rd_addr[7]
.sym 84143 iomem_addr[4]
.sym 84144 soc.spimemio.rd_addr[4]
.sym 84145 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84146 CLK$SB_IO_IN_$glb_clk
.sym 84148 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 84149 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 84150 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 84151 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 84152 soc.spimemio.rd_addr[7]
.sym 84153 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 84154 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84155 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 84160 iomem_addr[7]
.sym 84161 iomem_addr[4]
.sym 84162 iomem_addr[4]
.sym 84163 soc.spimemio.rd_addr[11]
.sym 84165 iomem_addr[7]
.sym 84170 iomem_wdata[3]
.sym 84175 soc.spimemio.rd_inc
.sym 84178 iomem_addr[21]
.sym 84179 iomem_addr[21]
.sym 84181 iomem_addr[23]
.sym 84183 iomem_addr[19]
.sym 84190 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 84191 soc.spimemio.rd_inc
.sym 84192 soc.spimemio.rd_addr[21]
.sym 84194 iomem_addr[15]
.sym 84195 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 84196 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 84197 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 84198 soc.spimemio.rd_addr[15]
.sym 84199 iomem_addr[23]
.sym 84200 soc.spimemio.rd_addr[11]
.sym 84201 iomem_addr[3]
.sym 84203 iomem_addr[11]
.sym 84204 iomem_addr[21]
.sym 84205 soc.spimemio.rd_addr[3]
.sym 84208 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 84209 soc.spimemio.rd_addr[7]
.sym 84210 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 84211 iomem_addr[9]
.sym 84216 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84217 iomem_addr[7]
.sym 84222 soc.spimemio.rd_inc
.sym 84223 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 84225 iomem_addr[3]
.sym 84228 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 84230 iomem_addr[15]
.sym 84231 soc.spimemio.rd_inc
.sym 84234 soc.spimemio.rd_addr[11]
.sym 84235 iomem_addr[11]
.sym 84236 soc.spimemio.rd_addr[7]
.sym 84237 iomem_addr[7]
.sym 84242 iomem_addr[3]
.sym 84243 soc.spimemio.rd_addr[3]
.sym 84246 iomem_addr[9]
.sym 84247 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 84249 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 84252 iomem_addr[15]
.sym 84253 soc.spimemio.rd_addr[15]
.sym 84254 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 84255 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 84258 soc.spimemio.rd_addr[11]
.sym 84259 soc.spimemio.rd_addr[21]
.sym 84260 iomem_addr[21]
.sym 84261 iomem_addr[11]
.sym 84264 iomem_addr[23]
.sym 84265 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84267 soc.spimemio.rd_inc
.sym 84268 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84269 CLK$SB_IO_IN_$glb_clk
.sym 84272 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 84273 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 84274 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 84277 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 84285 iomem_addr[15]
.sym 84288 iomem_wdata[13]
.sym 84290 iomem_addr[15]
.sym 84291 iomem_addr[11]
.sym 84292 iomem_addr[21]
.sym 84293 iomem_addr[12]
.sym 84298 soc.spimemio.rd_inc
.sym 84312 iomem_addr[22]
.sym 84314 iomem_addr[10]
.sym 84315 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 84316 soc.spimemio.rd_addr[13]
.sym 84318 iomem_addr[13]
.sym 84319 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 84320 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 84326 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 84328 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 84329 iomem_addr[18]
.sym 84330 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 84331 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84332 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84333 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84334 iomem_addr[16]
.sym 84335 soc.spimemio.rd_inc
.sym 84336 iomem_addr[17]
.sym 84337 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84338 iomem_addr[21]
.sym 84339 iomem_addr[21]
.sym 84340 iomem_addr[20]
.sym 84341 iomem_addr[23]
.sym 84343 iomem_addr[19]
.sym 84345 iomem_addr[19]
.sym 84346 iomem_addr[17]
.sym 84347 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84348 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 84351 iomem_addr[18]
.sym 84352 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 84353 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 84354 iomem_addr[16]
.sym 84357 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 84358 iomem_addr[21]
.sym 84359 iomem_addr[22]
.sym 84360 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84363 soc.spimemio.rd_inc
.sym 84364 iomem_addr[21]
.sym 84365 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 84369 iomem_addr[13]
.sym 84370 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 84372 soc.spimemio.rd_inc
.sym 84375 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 84376 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 84377 iomem_addr[20]
.sym 84378 iomem_addr[23]
.sym 84381 soc.spimemio.rd_addr[13]
.sym 84383 iomem_addr[13]
.sym 84387 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 84389 soc.spimemio.rd_inc
.sym 84390 iomem_addr[10]
.sym 84391 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84392 CLK$SB_IO_IN_$glb_clk
.sym 84407 iomem_addr[14]
.sym 84409 iomem_wdata[0]
.sym 84415 iomem_addr[8]
.sym 84441 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 84442 iomem_addr[19]
.sym 84444 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84456 iomem_addr[12]
.sym 84458 soc.spimemio.rd_inc
.sym 84461 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 84462 iomem_addr[16]
.sym 84464 iomem_addr[12]
.sym 84465 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 84481 iomem_addr[12]
.sym 84482 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 84483 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 84492 iomem_addr[12]
.sym 84493 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 84494 iomem_addr[16]
.sym 84495 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 84504 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 84505 iomem_addr[19]
.sym 84507 soc.spimemio.rd_inc
.sym 84514 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 84515 CLK$SB_IO_IN_$glb_clk
.sym 84653 $PACKER_GND_NET
.sym 84897 soc.cpu.count_instr[42]
.sym 84902 $PACKER_VCC_NET
.sym 84911 soc.cpu.count_cycle[40]
.sym 84915 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84917 soc.cpu.instr_maskirq
.sym 85011 soc.cpu.count_cycle[2]
.sym 85012 soc.cpu.count_cycle[3]
.sym 85013 soc.cpu.count_cycle[4]
.sym 85014 soc.cpu.count_cycle[5]
.sym 85015 soc.cpu.count_cycle[6]
.sym 85016 soc.cpu.count_cycle[7]
.sym 85019 soc.cpu.count_instr[43]
.sym 85033 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85035 soc.cpu.count_cycle[48]
.sym 85037 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85038 soc.cpu.count_cycle[46]
.sym 85051 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85052 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85053 soc.cpu.count_instr[8]
.sym 85056 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85058 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85062 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85071 soc.cpu.count_cycle[5]
.sym 85075 soc.cpu.instr_rdinstr
.sym 85076 soc.cpu.count_cycle[10]
.sym 85077 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85083 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85084 soc.cpu.count_cycle[10]
.sym 85085 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85086 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85113 soc.cpu.count_instr[8]
.sym 85114 soc.cpu.instr_rdinstr
.sym 85115 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85116 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85119 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85120 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85121 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85122 soc.cpu.count_cycle[5]
.sym 85132 soc.cpu.count_cycle[8]
.sym 85133 soc.cpu.count_cycle[9]
.sym 85134 soc.cpu.count_cycle[10]
.sym 85135 soc.cpu.count_cycle[11]
.sym 85136 soc.cpu.count_cycle[12]
.sym 85137 soc.cpu.count_cycle[13]
.sym 85138 soc.cpu.count_cycle[14]
.sym 85139 soc.cpu.count_cycle[15]
.sym 85148 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85157 soc.cpu.instr_rdinstrh
.sym 85159 soc.cpu.count_cycle[13]
.sym 85160 soc.cpu.count_cycle[4]
.sym 85161 soc.cpu.instr_rdinstr
.sym 85162 soc.cpu.instr_rdinstrh
.sym 85163 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85164 soc.cpu.instr_rdinstr
.sym 85166 soc.cpu.count_instr[5]
.sym 85175 soc.cpu.instr_rdinstr
.sym 85177 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85178 soc.cpu.count_instr[16]
.sym 85179 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85180 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85181 soc.cpu.count_cycle[40]
.sym 85184 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85189 soc.cpu.count_cycle[8]
.sym 85190 soc.cpu.count_instr[10]
.sym 85191 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85192 soc.cpu.count_instr[42]
.sym 85193 soc.cpu.instr_rdinstrh
.sym 85194 soc.cpu.instr_rdcycleh
.sym 85195 soc.cpu.count_cycle[48]
.sym 85197 soc.cpu.count_cycle[16]
.sym 85198 soc.cpu.count_instr[40]
.sym 85199 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85200 soc.cpu.count_cycle[11]
.sym 85201 soc.cpu.count_cycle[12]
.sym 85202 soc.cpu.count_cycle[42]
.sym 85204 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85206 soc.cpu.count_cycle[42]
.sym 85207 soc.cpu.instr_rdcycleh
.sym 85208 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85212 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85213 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85214 soc.cpu.count_cycle[12]
.sym 85215 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85218 soc.cpu.instr_rdinstrh
.sym 85219 soc.cpu.count_instr[10]
.sym 85220 soc.cpu.instr_rdinstr
.sym 85221 soc.cpu.count_instr[42]
.sym 85224 soc.cpu.instr_rdcycleh
.sym 85225 soc.cpu.count_cycle[48]
.sym 85226 soc.cpu.count_instr[16]
.sym 85227 soc.cpu.instr_rdinstr
.sym 85230 soc.cpu.count_cycle[8]
.sym 85231 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85233 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85236 soc.cpu.count_cycle[16]
.sym 85238 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85239 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85242 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85243 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85244 soc.cpu.count_cycle[11]
.sym 85248 soc.cpu.instr_rdcycleh
.sym 85249 soc.cpu.instr_rdinstrh
.sym 85250 soc.cpu.count_cycle[40]
.sym 85251 soc.cpu.count_instr[40]
.sym 85255 soc.cpu.count_cycle[16]
.sym 85256 soc.cpu.count_cycle[17]
.sym 85257 soc.cpu.count_cycle[18]
.sym 85258 soc.cpu.count_cycle[19]
.sym 85259 soc.cpu.count_cycle[20]
.sym 85260 soc.cpu.count_cycle[21]
.sym 85261 soc.cpu.count_cycle[22]
.sym 85262 soc.cpu.count_cycle[23]
.sym 85274 soc.cpu.count_instr[16]
.sym 85280 soc.cpu.count_instr[6]
.sym 85283 soc.cpu.count_instr[44]
.sym 85284 soc.cpu.count_instr[40]
.sym 85287 soc.cpu.count_instr[12]
.sym 85288 soc.cpu.count_instr[2]
.sym 85290 soc.cpu.count_instr[3]
.sym 85296 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85297 soc.cpu.instr_rdinstrh
.sym 85298 soc.cpu.count_instr[12]
.sym 85301 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85304 soc.cpu.instr_rdcycleh
.sym 85305 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85306 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85307 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85308 soc.cpu.count_cycle[46]
.sym 85309 soc.cpu.count_instr[44]
.sym 85311 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85313 soc.cpu.count_instr[46]
.sym 85314 soc.cpu.count_instr[43]
.sym 85316 soc.cpu.count_instr[14]
.sym 85317 soc.cpu.count_cycle[21]
.sym 85318 soc.cpu.count_instr[11]
.sym 85319 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85321 soc.cpu.instr_rdinstr
.sym 85322 soc.cpu.instr_rdinstrh
.sym 85323 soc.cpu.count_cycle[43]
.sym 85324 soc.cpu.instr_rdinstr
.sym 85325 soc.cpu.count_cycle[44]
.sym 85327 soc.cpu.count_instr[51]
.sym 85329 soc.cpu.count_cycle[44]
.sym 85330 soc.cpu.instr_rdinstrh
.sym 85331 soc.cpu.count_instr[44]
.sym 85332 soc.cpu.instr_rdcycleh
.sym 85335 soc.cpu.instr_rdinstrh
.sym 85337 soc.cpu.count_instr[46]
.sym 85338 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85341 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85342 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 85343 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85344 soc.cpu.count_cycle[21]
.sym 85347 soc.cpu.count_cycle[46]
.sym 85348 soc.cpu.instr_rdinstr
.sym 85349 soc.cpu.instr_rdcycleh
.sym 85350 soc.cpu.count_instr[14]
.sym 85353 soc.cpu.count_instr[12]
.sym 85354 soc.cpu.instr_rdinstr
.sym 85355 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85359 soc.cpu.instr_rdinstrh
.sym 85360 soc.cpu.count_instr[43]
.sym 85361 soc.cpu.instr_rdcycleh
.sym 85362 soc.cpu.count_cycle[43]
.sym 85365 soc.cpu.count_instr[11]
.sym 85366 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85368 soc.cpu.instr_rdinstr
.sym 85371 soc.cpu.instr_rdinstrh
.sym 85372 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 85373 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85374 soc.cpu.count_instr[51]
.sym 85378 soc.cpu.count_cycle[24]
.sym 85379 soc.cpu.count_cycle[25]
.sym 85380 soc.cpu.count_cycle[26]
.sym 85381 soc.cpu.count_cycle[27]
.sym 85382 soc.cpu.count_cycle[28]
.sym 85383 soc.cpu.count_cycle[29]
.sym 85384 soc.cpu.count_cycle[30]
.sym 85385 soc.cpu.count_cycle[31]
.sym 85403 soc.cpu.count_cycle[40]
.sym 85409 soc.cpu.count_cycle[43]
.sym 85410 soc.cpu.instr_maskirq
.sym 85411 soc.cpu.count_cycle[44]
.sym 85413 soc.cpu.count_cycle[25]
.sym 85421 soc.cpu.count_instr[1]
.sym 85424 soc.cpu.count_instr[5]
.sym 85427 soc.cpu.count_instr[0]
.sym 85430 soc.cpu.count_instr[3]
.sym 85431 soc.cpu.count_instr[4]
.sym 85434 soc.cpu.count_instr[7]
.sym 85437 soc.cpu.count_instr[2]
.sym 85449 soc.cpu.count_instr[6]
.sym 85451 $nextpnr_ICESTORM_LC_7$O
.sym 85453 soc.cpu.count_instr[0]
.sym 85457 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85459 soc.cpu.count_instr[1]
.sym 85463 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 85466 soc.cpu.count_instr[2]
.sym 85467 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85469 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 85471 soc.cpu.count_instr[3]
.sym 85473 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 85475 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 85477 soc.cpu.count_instr[4]
.sym 85479 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 85481 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 85484 soc.cpu.count_instr[5]
.sym 85485 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 85487 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 85489 soc.cpu.count_instr[6]
.sym 85491 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 85493 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 85495 soc.cpu.count_instr[7]
.sym 85497 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 85498 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 85499 CLK$SB_IO_IN_$glb_clk
.sym 85500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85501 soc.cpu.count_cycle[32]
.sym 85502 soc.cpu.count_cycle[33]
.sym 85503 soc.cpu.count_cycle[34]
.sym 85504 soc.cpu.count_cycle[35]
.sym 85505 soc.cpu.count_cycle[36]
.sym 85506 soc.cpu.count_cycle[37]
.sym 85507 soc.cpu.count_cycle[38]
.sym 85508 soc.cpu.count_cycle[39]
.sym 85515 soc.cpu.count_instr[1]
.sym 85523 soc.cpu.count_instr[0]
.sym 85525 soc.cpu.count_cycle[46]
.sym 85526 soc.cpu.count_cycle[48]
.sym 85536 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85537 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 85542 soc.cpu.count_instr[8]
.sym 85543 soc.cpu.count_instr[9]
.sym 85548 soc.cpu.count_instr[14]
.sym 85549 soc.cpu.count_instr[15]
.sym 85552 soc.cpu.count_instr[10]
.sym 85561 soc.cpu.count_instr[11]
.sym 85570 soc.cpu.count_instr[12]
.sym 85571 soc.cpu.count_instr[13]
.sym 85574 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 85577 soc.cpu.count_instr[8]
.sym 85578 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 85580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 85583 soc.cpu.count_instr[9]
.sym 85584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 85586 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 85588 soc.cpu.count_instr[10]
.sym 85590 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 85592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 85595 soc.cpu.count_instr[11]
.sym 85596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 85598 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 85600 soc.cpu.count_instr[12]
.sym 85602 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 85604 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 85606 soc.cpu.count_instr[13]
.sym 85608 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 85610 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 85613 soc.cpu.count_instr[14]
.sym 85614 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 85616 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 85619 soc.cpu.count_instr[15]
.sym 85620 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 85621 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 85622 CLK$SB_IO_IN_$glb_clk
.sym 85623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85624 soc.cpu.count_cycle[40]
.sym 85625 soc.cpu.count_cycle[41]
.sym 85626 soc.cpu.count_cycle[42]
.sym 85627 soc.cpu.count_cycle[43]
.sym 85628 soc.cpu.count_cycle[44]
.sym 85629 soc.cpu.count_cycle[45]
.sym 85630 soc.cpu.count_cycle[46]
.sym 85631 soc.cpu.count_cycle[47]
.sym 85647 soc.cpu.count_instr[7]
.sym 85650 soc.cpu.instr_rdinstrh
.sym 85652 soc.cpu.instr_rdinstr
.sym 85658 soc.cpu.count_instr[37]
.sym 85660 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 85667 soc.cpu.count_instr[18]
.sym 85670 soc.cpu.count_instr[21]
.sym 85676 soc.cpu.count_instr[19]
.sym 85681 soc.cpu.count_instr[16]
.sym 85685 soc.cpu.count_instr[20]
.sym 85687 soc.cpu.count_instr[22]
.sym 85688 soc.cpu.count_instr[23]
.sym 85690 soc.cpu.count_instr[17]
.sym 85697 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 85700 soc.cpu.count_instr[16]
.sym 85701 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 85703 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 85705 soc.cpu.count_instr[17]
.sym 85707 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 85709 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 85712 soc.cpu.count_instr[18]
.sym 85713 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 85715 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 85717 soc.cpu.count_instr[19]
.sym 85719 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 85721 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 85724 soc.cpu.count_instr[20]
.sym 85725 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 85727 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 85730 soc.cpu.count_instr[21]
.sym 85731 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 85733 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 85736 soc.cpu.count_instr[22]
.sym 85737 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 85739 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 85742 soc.cpu.count_instr[23]
.sym 85743 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 85744 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 85745 CLK$SB_IO_IN_$glb_clk
.sym 85746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85747 soc.cpu.count_cycle[48]
.sym 85748 soc.cpu.count_cycle[49]
.sym 85749 soc.cpu.count_cycle[50]
.sym 85750 soc.cpu.count_cycle[51]
.sym 85751 soc.cpu.count_cycle[52]
.sym 85752 soc.cpu.count_cycle[53]
.sym 85753 soc.cpu.count_cycle[54]
.sym 85754 soc.cpu.count_cycle[55]
.sym 85759 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85771 soc.cpu.count_instr[40]
.sym 85778 soc.cpu.count_instr[21]
.sym 85779 soc.cpu.count_instr[44]
.sym 85781 soc.cpu.count_instr[25]
.sym 85782 soc.cpu.count_cycle[49]
.sym 85783 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 85789 soc.cpu.count_instr[25]
.sym 85794 soc.cpu.count_instr[30]
.sym 85798 soc.cpu.count_instr[26]
.sym 85799 soc.cpu.count_instr[27]
.sym 85800 soc.cpu.count_instr[28]
.sym 85803 soc.cpu.count_instr[31]
.sym 85809 soc.cpu.count_instr[29]
.sym 85812 soc.cpu.count_instr[24]
.sym 85820 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 85822 soc.cpu.count_instr[24]
.sym 85824 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 85826 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 85829 soc.cpu.count_instr[25]
.sym 85830 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 85832 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 85834 soc.cpu.count_instr[26]
.sym 85836 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 85838 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 85840 soc.cpu.count_instr[27]
.sym 85842 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 85844 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 85846 soc.cpu.count_instr[28]
.sym 85848 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 85850 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 85853 soc.cpu.count_instr[29]
.sym 85854 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 85856 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 85859 soc.cpu.count_instr[30]
.sym 85860 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 85862 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 85864 soc.cpu.count_instr[31]
.sym 85866 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 85867 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 85868 CLK$SB_IO_IN_$glb_clk
.sym 85869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85870 soc.cpu.count_cycle[56]
.sym 85871 soc.cpu.count_cycle[57]
.sym 85872 soc.cpu.count_cycle[58]
.sym 85873 soc.cpu.count_cycle[59]
.sym 85874 soc.cpu.count_cycle[60]
.sym 85875 soc.cpu.count_cycle[61]
.sym 85876 soc.cpu.count_cycle[62]
.sym 85877 soc.cpu.count_cycle[63]
.sym 85885 soc.cpu.count_cycle[51]
.sym 85887 soc.cpu.count_instr[35]
.sym 85892 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85893 soc.cpu.count_instr[23]
.sym 85895 soc.cpu.instr_maskirq
.sym 85898 soc.cpu.count_instr[38]
.sym 85900 soc.cpu.count_cycle[53]
.sym 85905 soc.cpu.count_cycle[25]
.sym 85906 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 85914 soc.cpu.count_instr[35]
.sym 85918 soc.cpu.count_instr[39]
.sym 85919 soc.cpu.count_instr[32]
.sym 85925 soc.cpu.count_instr[38]
.sym 85928 soc.cpu.count_instr[33]
.sym 85929 soc.cpu.count_instr[34]
.sym 85939 soc.cpu.count_instr[36]
.sym 85940 soc.cpu.count_instr[37]
.sym 85943 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 85945 soc.cpu.count_instr[32]
.sym 85947 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 85949 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 85952 soc.cpu.count_instr[33]
.sym 85953 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 85955 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 85958 soc.cpu.count_instr[34]
.sym 85959 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 85961 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 85964 soc.cpu.count_instr[35]
.sym 85965 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 85967 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 85969 soc.cpu.count_instr[36]
.sym 85971 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 85973 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 85975 soc.cpu.count_instr[37]
.sym 85977 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 85979 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 85981 soc.cpu.count_instr[38]
.sym 85983 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 85985 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 85988 soc.cpu.count_instr[39]
.sym 85989 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 85990 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 85991 CLK$SB_IO_IN_$glb_clk
.sym 85992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85993 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85994 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85995 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85996 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85997 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85998 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85999 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86000 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86005 soc.cpu.count_instr[32]
.sym 86009 soc.cpu.count_instr[33]
.sym 86012 soc.cpu.count_cycle[56]
.sym 86018 soc.cpu.count_instr[54]
.sym 86019 soc.cpu.count_instr[57]
.sym 86020 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86021 soc.cpu.count_cycle[60]
.sym 86022 soc.cpu.instr_rdcycleh
.sym 86026 soc.cpu.count_instr[50]
.sym 86028 soc.cpu.instr_rdcycleh
.sym 86029 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 86039 soc.cpu.count_instr[45]
.sym 86046 soc.cpu.count_instr[44]
.sym 86049 soc.cpu.count_instr[47]
.sym 86053 soc.cpu.count_instr[43]
.sym 86058 soc.cpu.count_instr[40]
.sym 86059 soc.cpu.count_instr[41]
.sym 86060 soc.cpu.count_instr[42]
.sym 86064 soc.cpu.count_instr[46]
.sym 86066 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 86068 soc.cpu.count_instr[40]
.sym 86070 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 86072 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 86074 soc.cpu.count_instr[41]
.sym 86076 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 86078 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 86080 soc.cpu.count_instr[42]
.sym 86082 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 86084 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 86087 soc.cpu.count_instr[43]
.sym 86088 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 86090 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 86092 soc.cpu.count_instr[44]
.sym 86094 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 86096 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 86099 soc.cpu.count_instr[45]
.sym 86100 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 86102 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 86104 soc.cpu.count_instr[46]
.sym 86106 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 86108 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 86110 soc.cpu.count_instr[47]
.sym 86112 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 86113 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 86114 CLK$SB_IO_IN_$glb_clk
.sym 86115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86139 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 86144 soc.cpu.instr_rdinstr
.sym 86147 soc.cpu.instr_rdinstrh
.sym 86152 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 86158 soc.cpu.count_instr[49]
.sym 86162 soc.cpu.count_instr[53]
.sym 86163 soc.cpu.count_instr[54]
.sym 86164 soc.cpu.count_instr[55]
.sym 86165 soc.cpu.count_instr[48]
.sym 86167 soc.cpu.count_instr[50]
.sym 86176 soc.cpu.count_instr[51]
.sym 86185 soc.cpu.count_instr[52]
.sym 86189 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 86191 soc.cpu.count_instr[48]
.sym 86193 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 86195 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 86198 soc.cpu.count_instr[49]
.sym 86199 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 86201 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 86203 soc.cpu.count_instr[50]
.sym 86205 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 86207 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 86210 soc.cpu.count_instr[51]
.sym 86211 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 86213 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 86215 soc.cpu.count_instr[52]
.sym 86217 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 86219 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 86222 soc.cpu.count_instr[53]
.sym 86223 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 86225 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 86228 soc.cpu.count_instr[54]
.sym 86229 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 86231 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 86234 soc.cpu.count_instr[55]
.sym 86235 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 86236 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 86237 CLK$SB_IO_IN_$glb_clk
.sym 86238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86275 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 86280 soc.cpu.count_instr[56]
.sym 86283 soc.cpu.count_instr[59]
.sym 86284 soc.cpu.count_instr[60]
.sym 86285 soc.cpu.count_instr[61]
.sym 86297 soc.cpu.count_instr[57]
.sym 86302 soc.cpu.count_instr[62]
.sym 86306 soc.cpu.count_instr[58]
.sym 86311 soc.cpu.count_instr[63]
.sym 86312 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 86315 soc.cpu.count_instr[56]
.sym 86316 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 86318 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 86321 soc.cpu.count_instr[57]
.sym 86322 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 86324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 86326 soc.cpu.count_instr[58]
.sym 86328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 86330 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 86333 soc.cpu.count_instr[59]
.sym 86334 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 86336 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 86339 soc.cpu.count_instr[60]
.sym 86340 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 86342 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 86345 soc.cpu.count_instr[61]
.sym 86346 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 86348 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 86351 soc.cpu.count_instr[62]
.sym 86352 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 86356 soc.cpu.count_instr[63]
.sym 86358 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 86359 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 86360 CLK$SB_IO_IN_$glb_clk
.sym 86361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86585 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86586 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 86588 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 86589 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86590 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86617 soc.memory.cs_0
.sym 86618 soc.memory.ram00_WREN
.sym 86619 soc.memory.rdata_1[5]
.sym 86620 soc.memory.rdata_0[11]
.sym 86627 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86629 soc.spimemio.xfer_clk
.sym 86632 soc.spimemio.xfer.obuffer[4]
.sym 86635 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86636 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86637 soc.spimemio.xfer.obuffer[3]
.sym 86638 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86644 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86646 soc.spimemio.xfer.obuffer[0]
.sym 86647 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86649 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86653 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86656 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86657 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86658 soc.spimemio.xfer.obuffer[2]
.sym 86660 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86661 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86662 soc.spimemio.xfer.obuffer[2]
.sym 86663 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86666 soc.spimemio.xfer.obuffer[3]
.sym 86667 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86668 soc.spimemio.xfer.obuffer[4]
.sym 86669 soc.spimemio.xfer_clk
.sym 86672 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86673 soc.spimemio.xfer.obuffer[0]
.sym 86674 soc.spimemio.xfer_clk
.sym 86675 soc.spimemio.xfer.obuffer[4]
.sym 86684 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86685 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86687 soc.spimemio.xfer.obuffer[4]
.sym 86696 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86697 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86698 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86699 soc.spimemio.xfer.obuffer[0]
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86726 soc.memory.rdata_1[2]
.sym 86728 iomem_wdata[8]
.sym 86729 iomem_wdata[5]
.sym 86730 iomem_wdata[4]
.sym 86732 soc.memory.rdata_1[4]
.sym 86733 iomem_wdata[4]
.sym 86736 soc.memory.rdata_1[6]
.sym 86739 flash_io0_do
.sym 86740 flash_io1_oe
.sym 86742 soc.memory.rdata_1[12]
.sym 86743 soc.memory.rdata_1[9]
.sym 86745 flash_io0_di
.sym 86750 flash_io1_do
.sym 86752 flash_io0_oe
.sym 86754 flash_io0_di
.sym 86758 flash_io1_di
.sym 86763 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86765 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 86767 soc.spimemio.xfer.xfer_qspi
.sym 86768 soc.memory.rdata_0[12]
.sym 86769 soc.memory.rdata_0[9]
.sym 86772 iomem_addr[16]
.sym 86776 flash_io1_di
.sym 86779 soc.spimemio.xfer.count[0]
.sym 86790 soc.spimemio.xfer.obuffer[1]
.sym 86791 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86792 soc.spimemio.xfer.obuffer[3]
.sym 86793 soc.spimemio.xfer.obuffer[0]
.sym 86794 soc.spimemio.xfer.xfer_ddr
.sym 86796 soc.spimemio.xfer.xfer_qspi
.sym 86797 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86798 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 86799 soc.spimemio.din_data[3]
.sym 86802 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 86803 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86809 soc.spimemio.xfer_clk
.sym 86810 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86812 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86813 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86817 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86818 soc.spimemio.din_data[4]
.sym 86821 soc.spimemio.xfer.obuffer[2]
.sym 86823 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86824 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86825 soc.spimemio.xfer.obuffer[3]
.sym 86830 soc.spimemio.xfer.xfer_qspi
.sym 86832 soc.spimemio.xfer.xfer_ddr
.sym 86835 soc.spimemio.din_data[3]
.sym 86836 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 86837 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86841 soc.spimemio.xfer.obuffer[0]
.sym 86842 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86843 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86844 soc.spimemio.xfer.xfer_qspi
.sym 86847 soc.spimemio.xfer.xfer_qspi
.sym 86848 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86849 soc.spimemio.xfer.obuffer[1]
.sym 86850 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86853 soc.spimemio.din_data[4]
.sym 86854 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86855 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 86861 soc.spimemio.xfer.obuffer[1]
.sym 86862 soc.spimemio.xfer_clk
.sym 86866 soc.spimemio.xfer.obuffer[2]
.sym 86867 soc.spimemio.xfer_clk
.sym 86869 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 86870 CLK$SB_IO_IN_$glb_clk
.sym 86874 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 86885 soc.memory.rdata_1[10]
.sym 86886 iomem_wdata[12]
.sym 86887 soc.memory.rdata_1[15]
.sym 86888 iomem_addr[3]
.sym 86890 soc.spimemio.xfer.xfer_ddr
.sym 86892 iomem_addr[2]
.sym 86893 iomem_addr[9]
.sym 86894 iomem_addr[10]
.sym 86895 iomem_addr[3]
.sym 86899 $PACKER_VCC_NET
.sym 86902 soc.spimemio.xfer_clk
.sym 86904 soc.spimemio.din_data[4]
.sym 86914 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86916 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86918 soc.spimemio.xfer.obuffer[4]
.sym 86919 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 86921 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86922 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86924 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86925 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86926 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86927 soc.spimemio.xfer.obuffer[6]
.sym 86928 soc.spimemio.xfer.obuffer[2]
.sym 86929 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86930 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86931 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 86933 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86935 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86939 flash_io0_oe_SB_LUT4_O_I2
.sym 86940 soc.spimemio.xfer.count[0]
.sym 86941 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 86943 soc.spimemio.xfer_clk
.sym 86944 soc.spimemio.xfer.xfer_ddr
.sym 86946 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86947 soc.spimemio.xfer_clk
.sym 86948 soc.spimemio.xfer.obuffer[2]
.sym 86949 soc.spimemio.xfer.obuffer[6]
.sym 86952 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86953 soc.spimemio.xfer.xfer_ddr
.sym 86954 soc.spimemio.xfer_clk
.sym 86955 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 86958 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86960 soc.spimemio.xfer.obuffer[2]
.sym 86961 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86964 flash_io0_oe_SB_LUT4_O_I2
.sym 86965 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 86966 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 86967 soc.spimemio.xfer.count[0]
.sym 86970 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86971 soc.spimemio.xfer.obuffer[6]
.sym 86972 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86973 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86976 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86977 soc.spimemio.xfer.obuffer[2]
.sym 86978 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86982 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86983 soc.spimemio.xfer.obuffer[4]
.sym 86985 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86992 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86993 CLK$SB_IO_IN_$glb_clk
.sym 86994 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87005 soc.spimemio.rd_inc
.sym 87007 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87008 soc.memory.wen[0]
.sym 87009 soc.memory.wen[1]
.sym 87011 soc.memory.wen[0]
.sym 87012 soc.memory.wen[1]
.sym 87015 iomem_addr[10]
.sym 87017 iomem_addr[13]
.sym 87019 iomem_wdata[11]
.sym 87022 soc.spimemio.xfer.count[0]
.sym 87025 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87027 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87037 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87038 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 87039 soc.spimemio.xfer.count[0]
.sym 87041 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 87042 soc.spimemio.xfer.count[3]
.sym 87043 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87046 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 87047 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87049 soc.spimemio.xfer.count[1]
.sym 87051 soc.spimemio.xfer.count[2]
.sym 87053 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87054 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87059 $PACKER_VCC_NET
.sym 87062 soc.spimemio.xfer_clk
.sym 87063 soc.spimemio.xfer_clk
.sym 87064 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87066 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87068 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87070 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87071 soc.spimemio.xfer.count[1]
.sym 87074 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 87076 soc.spimemio.xfer.count[2]
.sym 87077 $PACKER_VCC_NET
.sym 87078 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87081 soc.spimemio.xfer.count[3]
.sym 87082 soc.spimemio.xfer_clk
.sym 87084 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 87087 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87088 soc.spimemio.xfer.count[2]
.sym 87089 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87090 soc.spimemio.xfer_clk
.sym 87093 soc.spimemio.xfer.count[3]
.sym 87094 soc.spimemio.xfer.count[0]
.sym 87095 soc.spimemio.xfer.count[1]
.sym 87099 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 87100 soc.spimemio.xfer.count[1]
.sym 87101 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 87102 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 87105 soc.spimemio.xfer.count[2]
.sym 87106 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87107 soc.spimemio.xfer.count[3]
.sym 87108 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87111 soc.spimemio.xfer_clk
.sym 87112 soc.spimemio.xfer.count[2]
.sym 87113 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87114 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87115 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87116 CLK$SB_IO_IN_$glb_clk
.sym 87117 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87131 soc.memory.rdata_0[10]
.sym 87133 soc.memory.rdata_0[15]
.sym 87135 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87147 flash_io1_di
.sym 87148 flash_io1_di
.sym 87149 soc.spimemio.dout_data[1]
.sym 87150 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87151 flash_io0_di
.sym 87152 soc.spimemio.dout_data[7]
.sym 87161 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87162 soc.spimemio.xfer_clk
.sym 87163 soc.spimemio.xfer.xfer_ddr
.sym 87165 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87166 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87168 soc.spimemio.xfer_csb
.sym 87169 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87171 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87172 soc.spimemio.xfer.count[1]
.sym 87173 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87174 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87176 soc.spimemio.xfer.xfer_qspi
.sym 87177 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87178 $PACKER_VCC_NET
.sym 87179 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 87182 soc.spimemio.xfer.count[0]
.sym 87183 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87184 soc.spimemio.xfer.xfer_qspi
.sym 87185 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87186 $PACKER_VCC_NET
.sym 87190 soc.spimemio.xfer.count[2]
.sym 87192 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87193 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87198 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87200 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87201 soc.spimemio.xfer.count[2]
.sym 87204 $PACKER_VCC_NET
.sym 87205 soc.spimemio.xfer.count[0]
.sym 87206 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87207 soc.spimemio.xfer_clk
.sym 87210 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87211 soc.spimemio.xfer_csb
.sym 87212 soc.spimemio.xfer_clk
.sym 87216 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 87217 soc.spimemio.xfer.count[0]
.sym 87218 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87219 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87222 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87223 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87224 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87225 soc.spimemio.xfer.xfer_qspi
.sym 87228 soc.spimemio.xfer.count[1]
.sym 87229 $PACKER_VCC_NET
.sym 87230 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87231 soc.spimemio.xfer_clk
.sym 87234 soc.spimemio.xfer_clk
.sym 87236 soc.spimemio.xfer.xfer_qspi
.sym 87237 soc.spimemio.xfer.xfer_ddr
.sym 87238 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87239 CLK$SB_IO_IN_$glb_clk
.sym 87240 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87268 soc.spimemio.xfer_clk
.sym 87284 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 87285 soc.spimemio.xfer_clk
.sym 87286 soc.spimemio.dout_data[0]
.sym 87289 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87291 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87292 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87293 soc.spimemio.xfer_clk
.sym 87294 soc.spimemio.dout_data[0]
.sym 87296 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 87297 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87299 soc.spimemio.dout_data[1]
.sym 87303 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 87305 flash_io0_di_SB_LUT4_I2_I1
.sym 87306 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 87307 flash_io1_di
.sym 87308 flash_io1_di
.sym 87309 flash_io0_di_SB_LUT4_I2_I3
.sym 87311 flash_io0_di
.sym 87312 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87315 soc.spimemio.dout_data[0]
.sym 87316 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87317 flash_io1_di
.sym 87318 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87321 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 87322 flash_io0_di_SB_LUT4_I2_I3
.sym 87323 soc.spimemio.dout_data[1]
.sym 87324 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87335 soc.spimemio.xfer_clk
.sym 87336 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87339 flash_io0_di_SB_LUT4_I2_I3
.sym 87340 soc.spimemio.dout_data[0]
.sym 87341 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87342 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 87345 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87346 soc.spimemio.xfer_clk
.sym 87347 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 87348 flash_io1_di
.sym 87351 flash_io0_di
.sym 87352 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87353 flash_io0_di_SB_LUT4_I2_I3
.sym 87354 flash_io0_di_SB_LUT4_I2_I1
.sym 87357 soc.spimemio.xfer_clk
.sym 87359 flash_io1_di
.sym 87361 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 87362 CLK$SB_IO_IN_$glb_clk
.sym 87378 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 87395 $PACKER_VCC_NET
.sym 87396 soc.spimemio.din_data[4]
.sym 87405 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87406 soc.spimemio.dout_data[1]
.sym 87407 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 87408 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87409 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87411 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87412 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87414 soc.spimemio.dout_data[5]
.sym 87415 soc.spimemio.dout_data[5]
.sym 87416 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87418 soc.spimemio.dout_data[6]
.sym 87420 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87421 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87422 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 87426 soc.spimemio.dout_data[3]
.sym 87428 soc.spimemio.xfer_clk
.sym 87431 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 87433 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 87434 soc.spimemio.dout_data[7]
.sym 87436 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87438 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87439 soc.spimemio.dout_data[1]
.sym 87440 soc.spimemio.dout_data[5]
.sym 87441 soc.spimemio.xfer_clk
.sym 87445 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87446 soc.spimemio.dout_data[1]
.sym 87447 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87450 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87451 soc.spimemio.dout_data[5]
.sym 87452 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87456 soc.spimemio.dout_data[3]
.sym 87457 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87458 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 87459 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87462 soc.spimemio.dout_data[7]
.sym 87463 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87464 soc.spimemio.dout_data[6]
.sym 87465 soc.spimemio.xfer_clk
.sym 87468 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 87469 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87470 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 87471 soc.spimemio.dout_data[7]
.sym 87474 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87475 soc.spimemio.dout_data[3]
.sym 87476 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87477 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 87480 soc.spimemio.xfer_clk
.sym 87481 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87482 soc.spimemio.dout_data[3]
.sym 87483 soc.spimemio.dout_data[7]
.sym 87484 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 87485 CLK$SB_IO_IN_$glb_clk
.sym 87488 soc.spimemio.state[1]
.sym 87503 soc.spimemio.jump
.sym 87517 soc.spimemio.rd_inc
.sym 87522 soc.spimemio_cfgreg_do[22]
.sym 87528 soc.spimemio.state[12]
.sym 87529 soc.spimemio_cfgreg_do[22]
.sym 87532 iomem_addr[12]
.sym 87539 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87541 soc.spimemio.state[0]
.sym 87542 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87546 soc.spimemio_cfgreg_do[22]
.sym 87549 soc.spimemio.state[6]
.sym 87553 soc.spimemio_cfgreg_do[21]
.sym 87556 soc.spimemio.state[2]
.sym 87557 soc.spimemio.jump
.sym 87585 soc.spimemio_cfgreg_do[21]
.sym 87586 soc.spimemio_cfgreg_do[22]
.sym 87587 soc.spimemio.state[12]
.sym 87591 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87592 iomem_addr[12]
.sym 87593 soc.spimemio.state[6]
.sym 87594 soc.spimemio.state[0]
.sym 87597 soc.spimemio_cfgreg_do[21]
.sym 87598 soc.spimemio.state[2]
.sym 87599 soc.spimemio_cfgreg_do[22]
.sym 87603 soc.spimemio.state[2]
.sym 87607 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87608 CLK$SB_IO_IN_$glb_clk
.sym 87609 soc.spimemio.jump
.sym 87627 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 87628 iomem_addr[12]
.sym 87632 soc.spimemio.state[12]
.sym 87637 soc.spimemio.state[6]
.sym 87645 soc.spimemio.rd_inc
.sym 87651 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 87653 soc.spimemio.state[4]
.sym 87655 soc.spimemio.din_data[4]
.sym 87656 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 87659 soc.spimemio.state[9]
.sym 87660 iomem_addr[14]
.sym 87661 soc.spimemio.state[0]
.sym 87662 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87664 iomem_addr[6]
.sym 87665 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87666 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 87667 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 87668 soc.spimemio.state[2]
.sym 87669 soc.spimemio.state[2]
.sym 87670 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87672 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 87674 iomem_addr[20]
.sym 87675 soc.spimemio.state[6]
.sym 87676 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 87677 soc.spimemio_cfgreg_do[21]
.sym 87678 iomem_addr[4]
.sym 87679 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87680 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87682 soc.spimemio_cfgreg_do[22]
.sym 87684 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 87686 iomem_addr[4]
.sym 87687 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87690 soc.spimemio.state[0]
.sym 87691 soc.spimemio.state[4]
.sym 87692 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87696 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 87698 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 87699 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 87702 soc.spimemio.state[2]
.sym 87703 soc.spimemio_cfgreg_do[22]
.sym 87704 soc.spimemio_cfgreg_do[21]
.sym 87708 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 87709 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 87711 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 87714 soc.spimemio.state[9]
.sym 87715 soc.spimemio.din_data[4]
.sym 87716 iomem_addr[20]
.sym 87717 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87720 iomem_addr[14]
.sym 87721 soc.spimemio_cfgreg_do[21]
.sym 87722 soc.spimemio.state[2]
.sym 87723 soc.spimemio.state[6]
.sym 87726 soc.spimemio.state[0]
.sym 87727 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 87728 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87729 iomem_addr[6]
.sym 87730 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87731 CLK$SB_IO_IN_$glb_clk
.sym 87749 soc.spimemio.state[0]
.sym 87759 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 87760 soc.spimemio.rd_addr[2]
.sym 87775 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87776 soc.spimemio.din_data[6]
.sym 87779 soc.spimemio.din_data[7]
.sym 87782 iomem_addr[23]
.sym 87783 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87784 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87785 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 87788 soc.spimemio.state[9]
.sym 87789 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 87791 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 87792 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87794 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87797 soc.spimemio.state[6]
.sym 87798 iomem_addr[22]
.sym 87799 iomem_addr[15]
.sym 87801 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 87802 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 87804 iomem_addr[7]
.sym 87807 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 87808 iomem_addr[22]
.sym 87809 soc.spimemio.din_data[6]
.sym 87810 soc.spimemio.state[9]
.sym 87820 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87821 iomem_addr[15]
.sym 87822 soc.spimemio.state[6]
.sym 87825 iomem_addr[7]
.sym 87826 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87827 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87828 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 87832 soc.spimemio.din_data[7]
.sym 87834 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 87837 iomem_addr[23]
.sym 87838 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 87839 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 87840 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 87853 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 87854 CLK$SB_IO_IN_$glb_clk
.sym 87878 iomem_addr[23]
.sym 87884 iomem_addr[22]
.sym 87887 iomem_addr[7]
.sym 87891 $PACKER_VCC_NET
.sym 87897 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 87899 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87900 soc.spimemio.rd_inc
.sym 87901 iomem_addr[4]
.sym 87902 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87903 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87904 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87906 iomem_addr[6]
.sym 87907 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87908 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87909 soc.spimemio.rd_addr[7]
.sym 87910 iomem_addr[11]
.sym 87911 iomem_addr[7]
.sym 87912 soc.spimemio.rd_addr[2]
.sym 87915 iomem_addr[2]
.sym 87918 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 87919 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 87921 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87923 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87924 soc.spimemio.rd_valid
.sym 87925 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87926 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87930 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87931 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87932 iomem_addr[11]
.sym 87933 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87936 iomem_addr[7]
.sym 87937 soc.spimemio.rd_addr[2]
.sym 87938 soc.spimemio.rd_addr[7]
.sym 87939 iomem_addr[2]
.sym 87942 iomem_addr[4]
.sym 87944 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 87948 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 87950 soc.spimemio.rd_inc
.sym 87951 iomem_addr[11]
.sym 87954 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87955 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87956 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 87960 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 87961 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87962 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87963 iomem_addr[6]
.sym 87966 soc.spimemio.rd_valid
.sym 87967 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87968 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87969 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87972 soc.spimemio.rd_inc
.sym 87973 soc.spimemio.rd_addr[2]
.sym 87975 iomem_addr[2]
.sym 87976 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 87977 CLK$SB_IO_IN_$glb_clk
.sym 88002 iomem_addr[6]
.sym 88009 soc.spimemio.rd_inc
.sym 88022 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88024 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88025 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88026 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 88027 iomem_addr[15]
.sym 88028 iomem_addr[8]
.sym 88029 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88031 iomem_addr[5]
.sym 88032 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88034 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88035 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 88036 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 88037 iomem_addr[3]
.sym 88038 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88040 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88042 soc.spimemio.rd_inc
.sym 88044 iomem_addr[22]
.sym 88045 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88046 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 88047 iomem_addr[7]
.sym 88048 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88049 iomem_addr[4]
.sym 88050 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88053 iomem_addr[4]
.sym 88054 iomem_addr[3]
.sym 88055 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 88056 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 88059 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88060 iomem_addr[5]
.sym 88061 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 88062 iomem_addr[7]
.sym 88065 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88068 iomem_addr[8]
.sym 88071 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88072 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88074 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88077 soc.spimemio.rd_inc
.sym 88078 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 88079 iomem_addr[7]
.sym 88083 iomem_addr[3]
.sym 88084 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 88085 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88086 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88089 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88090 iomem_addr[22]
.sym 88091 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 88095 iomem_addr[15]
.sym 88096 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 88097 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 88098 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88099 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 88100 CLK$SB_IO_IN_$glb_clk
.sym 88122 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 88124 iomem_addr[8]
.sym 88145 iomem_addr[8]
.sym 88146 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88148 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88152 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88153 iomem_addr[5]
.sym 88155 iomem_addr[14]
.sym 88159 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 88161 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 88163 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88165 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 88166 iomem_addr[10]
.sym 88167 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 88168 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88170 iomem_addr[13]
.sym 88173 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88182 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88183 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 88184 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88185 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 88188 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88190 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 88191 iomem_addr[14]
.sym 88194 iomem_addr[10]
.sym 88195 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 88196 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 88197 iomem_addr[8]
.sym 88212 iomem_addr[13]
.sym 88213 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88214 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 88215 iomem_addr[5]
.sym 88241 iomem_addr[5]
.sym 88259 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 88383 $PACKER_VCC_NET
.sym 88599 $PACKER_VCC_NET
.sym 88621 $PACKER_VCC_NET
.sym 88622 soc.cpu.count_cycle[2]
.sym 88747 $PACKER_VCC_NET
.sym 88850 soc.cpu.count_cycle[17]
.sym 88865 soc.cpu.count_cycle[1]
.sym 88868 soc.cpu.count_cycle[6]
.sym 88870 soc.cpu.count_cycle[7]
.sym 88872 soc.cpu.count_cycle[0]
.sym 88881 soc.cpu.count_cycle[1]
.sym 88883 soc.cpu.count_cycle[2]
.sym 88886 soc.cpu.count_cycle[5]
.sym 88892 soc.cpu.count_cycle[3]
.sym 88893 soc.cpu.count_cycle[4]
.sym 88896 soc.cpu.count_cycle[7]
.sym 88899 soc.cpu.count_cycle[0]
.sym 88903 soc.cpu.count_cycle[6]
.sym 88913 $nextpnr_ICESTORM_LC_6$O
.sym 88916 soc.cpu.count_cycle[0]
.sym 88919 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 88921 soc.cpu.count_cycle[1]
.sym 88925 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 88928 soc.cpu.count_cycle[2]
.sym 88929 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 88931 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 88933 soc.cpu.count_cycle[3]
.sym 88935 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 88937 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 88939 soc.cpu.count_cycle[4]
.sym 88941 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 88943 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 88946 soc.cpu.count_cycle[5]
.sym 88947 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 88949 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 88952 soc.cpu.count_cycle[6]
.sym 88953 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 88955 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 88957 soc.cpu.count_cycle[7]
.sym 88959 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 88961 CLK$SB_IO_IN_$glb_clk
.sym 88962 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88965 soc.cpu.count_cycle[0]
.sym 88990 soc.cpu.count_cycle[3]
.sym 88993 soc.cpu.instr_rdcycleh
.sym 88999 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 89011 soc.cpu.count_cycle[15]
.sym 89014 soc.cpu.count_cycle[10]
.sym 89015 soc.cpu.count_cycle[11]
.sym 89018 soc.cpu.count_cycle[14]
.sym 89028 soc.cpu.count_cycle[8]
.sym 89029 soc.cpu.count_cycle[9]
.sym 89032 soc.cpu.count_cycle[12]
.sym 89033 soc.cpu.count_cycle[13]
.sym 89036 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 89038 soc.cpu.count_cycle[8]
.sym 89040 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 89042 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 89044 soc.cpu.count_cycle[9]
.sym 89046 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 89048 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 89050 soc.cpu.count_cycle[10]
.sym 89052 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 89054 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 89056 soc.cpu.count_cycle[11]
.sym 89058 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 89060 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 89062 soc.cpu.count_cycle[12]
.sym 89064 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 89066 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 89068 soc.cpu.count_cycle[13]
.sym 89070 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 89072 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 89074 soc.cpu.count_cycle[14]
.sym 89076 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 89078 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 89081 soc.cpu.count_cycle[15]
.sym 89082 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 89084 CLK$SB_IO_IN_$glb_clk
.sym 89085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89110 soc.cpu.count_cycle[20]
.sym 89111 soc.cpu.count_cycle[30]
.sym 89113 $PACKER_VCC_NET
.sym 89119 soc.cpu.count_cycle[2]
.sym 89120 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89122 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 89130 soc.cpu.count_cycle[19]
.sym 89132 soc.cpu.count_cycle[21]
.sym 89135 soc.cpu.count_cycle[16]
.sym 89136 soc.cpu.count_cycle[17]
.sym 89141 soc.cpu.count_cycle[22]
.sym 89147 soc.cpu.count_cycle[20]
.sym 89150 soc.cpu.count_cycle[23]
.sym 89153 soc.cpu.count_cycle[18]
.sym 89159 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 89161 soc.cpu.count_cycle[16]
.sym 89163 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 89165 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 89167 soc.cpu.count_cycle[17]
.sym 89169 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 89171 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 89173 soc.cpu.count_cycle[18]
.sym 89175 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 89177 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 89180 soc.cpu.count_cycle[19]
.sym 89181 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 89183 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 89186 soc.cpu.count_cycle[20]
.sym 89187 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 89189 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 89192 soc.cpu.count_cycle[21]
.sym 89193 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 89195 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 89197 soc.cpu.count_cycle[22]
.sym 89199 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 89201 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 89204 soc.cpu.count_cycle[23]
.sym 89205 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 89207 CLK$SB_IO_IN_$glb_clk
.sym 89208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89209 soc.cpu.count_instr[0]
.sym 89210 soc.cpu.count_instr[1]
.sym 89212 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89214 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89215 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89237 soc.cpu.count_cycle[42]
.sym 89238 soc.cpu.count_cycle[32]
.sym 89242 soc.cpu.count_cycle[22]
.sym 89244 soc.cpu.count_cycle[23]
.sym 89245 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 89252 soc.cpu.count_cycle[26]
.sym 89257 soc.cpu.count_cycle[31]
.sym 89264 soc.cpu.count_cycle[30]
.sym 89266 soc.cpu.count_cycle[24]
.sym 89267 soc.cpu.count_cycle[25]
.sym 89277 soc.cpu.count_cycle[27]
.sym 89278 soc.cpu.count_cycle[28]
.sym 89279 soc.cpu.count_cycle[29]
.sym 89282 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 89285 soc.cpu.count_cycle[24]
.sym 89286 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 89288 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 89291 soc.cpu.count_cycle[25]
.sym 89292 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 89294 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 89297 soc.cpu.count_cycle[26]
.sym 89298 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 89300 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 89302 soc.cpu.count_cycle[27]
.sym 89304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 89306 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 89308 soc.cpu.count_cycle[28]
.sym 89310 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 89312 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 89314 soc.cpu.count_cycle[29]
.sym 89316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 89318 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 89320 soc.cpu.count_cycle[30]
.sym 89322 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 89324 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 89327 soc.cpu.count_cycle[31]
.sym 89328 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 89330 CLK$SB_IO_IN_$glb_clk
.sym 89331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89332 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89333 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89334 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89335 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89337 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89338 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89345 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89350 soc.cpu.count_instr[37]
.sym 89351 soc.cpu.count_instr[5]
.sym 89352 soc.cpu.count_cycle[27]
.sym 89357 soc.cpu.count_cycle[0]
.sym 89359 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 89361 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89362 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 89364 soc.cpu.count_cycle[1]
.sym 89365 soc.cpu.count_cycle[6]
.sym 89367 soc.cpu.count_cycle[7]
.sym 89368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 89374 soc.cpu.count_cycle[33]
.sym 89375 soc.cpu.count_cycle[34]
.sym 89376 soc.cpu.count_cycle[35]
.sym 89386 soc.cpu.count_cycle[37]
.sym 89388 soc.cpu.count_cycle[39]
.sym 89389 soc.cpu.count_cycle[32]
.sym 89395 soc.cpu.count_cycle[38]
.sym 89401 soc.cpu.count_cycle[36]
.sym 89405 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 89408 soc.cpu.count_cycle[32]
.sym 89409 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 89411 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 89414 soc.cpu.count_cycle[33]
.sym 89415 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 89417 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 89420 soc.cpu.count_cycle[34]
.sym 89421 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 89423 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 89426 soc.cpu.count_cycle[35]
.sym 89427 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 89429 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 89431 soc.cpu.count_cycle[36]
.sym 89433 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 89435 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 89437 soc.cpu.count_cycle[37]
.sym 89439 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 89441 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 89444 soc.cpu.count_cycle[38]
.sym 89445 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 89447 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 89449 soc.cpu.count_cycle[39]
.sym 89451 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 89453 CLK$SB_IO_IN_$glb_clk
.sym 89454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89456 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89457 soc.cpu.count_cycle[1]
.sym 89458 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89459 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89460 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89461 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89469 soc.cpu.count_instr[3]
.sym 89475 soc.cpu.count_instr[6]
.sym 89477 soc.cpu.count_instr[2]
.sym 89480 soc.cpu.count_instr[0]
.sym 89482 soc.cpu.count_cycle[3]
.sym 89483 soc.cpu.instr_rdinstr
.sym 89485 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89488 soc.cpu.instr_rdcycleh
.sym 89490 soc.cpu.instr_rdcycleh
.sym 89491 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 89503 soc.cpu.count_cycle[47]
.sym 89506 soc.cpu.count_cycle[42]
.sym 89515 soc.cpu.count_cycle[43]
.sym 89517 soc.cpu.count_cycle[45]
.sym 89518 soc.cpu.count_cycle[46]
.sym 89520 soc.cpu.count_cycle[40]
.sym 89521 soc.cpu.count_cycle[41]
.sym 89524 soc.cpu.count_cycle[44]
.sym 89528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 89530 soc.cpu.count_cycle[40]
.sym 89532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 89534 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 89536 soc.cpu.count_cycle[41]
.sym 89538 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 89540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 89542 soc.cpu.count_cycle[42]
.sym 89544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 89546 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 89549 soc.cpu.count_cycle[43]
.sym 89550 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 89552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 89554 soc.cpu.count_cycle[44]
.sym 89556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 89558 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 89561 soc.cpu.count_cycle[45]
.sym 89562 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 89564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 89567 soc.cpu.count_cycle[46]
.sym 89568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 89570 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 89573 soc.cpu.count_cycle[47]
.sym 89574 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 89576 CLK$SB_IO_IN_$glb_clk
.sym 89577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89578 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89579 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89580 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89581 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89583 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89584 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89585 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89592 soc.cpu.count_instr[38]
.sym 89599 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89606 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89614 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 89620 soc.cpu.count_cycle[49]
.sym 89630 soc.cpu.count_cycle[51]
.sym 89633 soc.cpu.count_cycle[54]
.sym 89634 soc.cpu.count_cycle[55]
.sym 89635 soc.cpu.count_cycle[48]
.sym 89639 soc.cpu.count_cycle[52]
.sym 89645 soc.cpu.count_cycle[50]
.sym 89648 soc.cpu.count_cycle[53]
.sym 89651 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 89654 soc.cpu.count_cycle[48]
.sym 89655 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 89657 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 89660 soc.cpu.count_cycle[49]
.sym 89661 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 89663 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 89665 soc.cpu.count_cycle[50]
.sym 89667 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 89669 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 89671 soc.cpu.count_cycle[51]
.sym 89673 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 89675 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 89678 soc.cpu.count_cycle[52]
.sym 89679 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 89681 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 89683 soc.cpu.count_cycle[53]
.sym 89685 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 89687 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 89689 soc.cpu.count_cycle[54]
.sym 89691 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 89693 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 89695 soc.cpu.count_cycle[55]
.sym 89697 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 89699 CLK$SB_IO_IN_$glb_clk
.sym 89700 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89701 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89702 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89703 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89704 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89705 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89706 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89708 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89713 soc.cpu.count_instr[54]
.sym 89724 soc.cpu.instr_rdcycleh
.sym 89726 soc.cpu.count_cycle[32]
.sym 89736 soc.cpu.count_instr[17]
.sym 89737 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 89748 soc.cpu.count_cycle[62]
.sym 89749 soc.cpu.count_cycle[63]
.sym 89750 soc.cpu.count_cycle[56]
.sym 89759 soc.cpu.count_cycle[57]
.sym 89760 soc.cpu.count_cycle[58]
.sym 89762 soc.cpu.count_cycle[60]
.sym 89763 soc.cpu.count_cycle[61]
.sym 89769 soc.cpu.count_cycle[59]
.sym 89774 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 89776 soc.cpu.count_cycle[56]
.sym 89778 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 89780 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 89783 soc.cpu.count_cycle[57]
.sym 89784 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 89786 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 89789 soc.cpu.count_cycle[58]
.sym 89790 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 89792 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 89794 soc.cpu.count_cycle[59]
.sym 89796 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 89798 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 89801 soc.cpu.count_cycle[60]
.sym 89802 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 89804 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 89807 soc.cpu.count_cycle[61]
.sym 89808 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 89810 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 89813 soc.cpu.count_cycle[62]
.sym 89814 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 89817 soc.cpu.count_cycle[63]
.sym 89820 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 89822 CLK$SB_IO_IN_$glb_clk
.sym 89823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89851 soc.cpu.count_instr[29]
.sym 89857 soc.cpu.count_instr[61]
.sym 89865 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89867 soc.cpu.count_cycle[49]
.sym 89868 soc.cpu.count_instr[25]
.sym 89871 soc.cpu.count_instr[21]
.sym 89872 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89874 soc.cpu.count_cycle[57]
.sym 89875 soc.cpu.count_cycle[53]
.sym 89876 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89877 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 89878 soc.cpu.instr_maskirq
.sym 89880 soc.cpu.count_cycle[25]
.sym 89881 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 89882 soc.cpu.count_instr[49]
.sym 89883 soc.cpu.instr_rdcycleh
.sym 89884 soc.cpu.instr_rdinstrh
.sym 89885 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89889 soc.cpu.instr_rdinstr
.sym 89891 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89892 soc.cpu.count_instr[57]
.sym 89893 soc.cpu.instr_rdcycleh
.sym 89894 soc.cpu.count_instr[53]
.sym 89895 soc.cpu.count_cycle[17]
.sym 89896 soc.cpu.count_instr[17]
.sym 89898 soc.cpu.count_instr[53]
.sym 89899 soc.cpu.instr_rdinstr
.sym 89900 soc.cpu.count_instr[21]
.sym 89901 soc.cpu.instr_rdinstrh
.sym 89904 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89905 soc.cpu.count_cycle[25]
.sym 89906 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 89907 soc.cpu.instr_maskirq
.sym 89910 soc.cpu.count_cycle[57]
.sym 89911 soc.cpu.instr_rdinstr
.sym 89912 soc.cpu.instr_rdcycleh
.sym 89913 soc.cpu.count_instr[25]
.sym 89916 soc.cpu.instr_rdcycleh
.sym 89917 soc.cpu.count_instr[17]
.sym 89918 soc.cpu.instr_rdinstr
.sym 89919 soc.cpu.count_cycle[49]
.sym 89922 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89923 soc.cpu.instr_rdinstrh
.sym 89925 soc.cpu.count_instr[49]
.sym 89929 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89930 soc.cpu.count_cycle[53]
.sym 89931 soc.cpu.instr_rdcycleh
.sym 89934 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89935 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 89936 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 89937 soc.cpu.count_cycle[17]
.sym 89940 soc.cpu.instr_rdinstrh
.sym 89942 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89943 soc.cpu.count_instr[57]
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90402 flash_io0_do
.sym 90411 flash_io1_oe
.sym 90412 flash_io1_do
.sym 90414 flash_io0_oe
.sym 90416 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90417 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90418 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90419 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90420 soc.memory.ram00_WREN
.sym 90421 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90422 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 90423 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90448 iomem_addr[11]
.sym 90449 iomem_wdata[13]
.sym 90450 soc.memory.rdata_0[7]
.sym 90451 soc.memory.rdata_1[13]
.sym 90459 soc.memory.rdata_0[6]
.sym 90460 soc.memory.rdata_0[2]
.sym 90462 soc.memory.rdata_1[6]
.sym 90463 soc.memory.rdata_1[12]
.sym 90464 soc.memory.rdata_1[9]
.sym 90470 soc.memory.rdata_1[2]
.sym 90474 iomem_addr[16]
.sym 90475 soc.ram_ready
.sym 90480 soc.memory.rdata_0[9]
.sym 90481 soc.memory.rdata_0[14]
.sym 90482 iomem_addr[16]
.sym 90485 soc.memory.rdata_1[14]
.sym 90487 soc.memory.rdata_0[12]
.sym 90491 iomem_addr[16]
.sym 90492 soc.memory.rdata_0[14]
.sym 90493 soc.memory.rdata_1[14]
.sym 90494 soc.ram_ready
.sym 90497 iomem_addr[16]
.sym 90498 soc.memory.rdata_0[9]
.sym 90499 soc.ram_ready
.sym 90500 soc.memory.rdata_1[9]
.sym 90509 soc.memory.rdata_1[2]
.sym 90510 soc.memory.rdata_0[2]
.sym 90511 iomem_addr[16]
.sym 90515 soc.memory.rdata_1[6]
.sym 90516 soc.memory.rdata_0[6]
.sym 90517 iomem_addr[16]
.sym 90518 soc.ram_ready
.sym 90521 soc.ram_ready
.sym 90522 iomem_addr[16]
.sym 90523 soc.memory.rdata_1[12]
.sym 90524 soc.memory.rdata_0[12]
.sym 90544 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90560 iomem_wdata[2]
.sym 90562 iomem_wdata[2]
.sym 90579 soc.memory.rdata_1[14]
.sym 90583 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90584 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90585 soc.memory.rdata_0[1]
.sym 90586 soc.memory.rdata_0[6]
.sym 90587 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90589 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 90592 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90594 flash_clk$SB_IO_OUT
.sym 90595 soc.memory.rdata_0[2]
.sym 90596 soc.memory.rdata_0[0]
.sym 90598 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 90606 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90610 flash_csb$SB_IO_OUT
.sym 90715 soc.memory.rdata_1[12]
.sym 90716 iomem_wdata[11]
.sym 90717 soc.memory.rdata_1[9]
.sym 90725 soc.memory.rdata_1[8]
.sym 90729 iomem_wdata[12]
.sym 90749 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90756 soc.spimemio.xfer.xfer_qspi
.sym 90790 soc.spimemio.xfer.xfer_qspi
.sym 90792 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90961 soc.memory.rdata_0[12]
.sym 90963 soc.memory.rdata_0[9]
.sym 91216 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 91221 $PACKER_VCC_NET
.sym 91230 $PACKER_VCC_NET
.sym 91360 soc.spimemio.state[1]
.sym 91365 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91371 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 91388 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91398 soc.spimemio.state[1]
.sym 91399 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91400 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 91401 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91439 CLK$SB_IO_IN_$glb_clk
.sym 91457 soc.spimemio.state[1]
.sym 91461 soc.spimemio.jump_SB_LUT4_I3_O
.sym 91697 $PACKER_VCC_NET
.sym 91717 $PACKER_VCC_NET
.sym 92213 $PACKER_VCC_NET
.sym 92562 $PACKER_VCC_NET
.sym 92579 $PACKER_VCC_NET
.sym 92824 soc.cpu.instr_rdinstrh
.sym 92829 soc.cpu.instr_rdinstr
.sym 92837 soc.cpu.count_cycle[0]
.sym 92880 soc.cpu.count_cycle[0]
.sym 92915 CLK$SB_IO_IN_$glb_clk
.sym 92916 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92942 soc.cpu.count_cycle[0]
.sym 92949 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 92952 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93072 $PACKER_VCC_NET
.sym 93081 soc.cpu.count_instr[0]
.sym 93082 soc.cpu.count_instr[1]
.sym 93086 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93089 soc.cpu.count_instr[5]
.sym 93090 soc.cpu.count_instr[37]
.sym 93092 soc.cpu.instr_rdcycleh
.sym 93094 soc.cpu.count_cycle[29]
.sym 93096 soc.cpu.instr_rdinstrh
.sym 93105 soc.cpu.instr_rdinstr
.sym 93107 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93109 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 93110 soc.cpu.count_cycle[37]
.sym 93112 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93116 soc.cpu.count_instr[0]
.sym 93121 soc.cpu.count_instr[0]
.sym 93122 soc.cpu.count_instr[1]
.sym 93132 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93133 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93134 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 93135 soc.cpu.count_cycle[29]
.sym 93144 soc.cpu.count_instr[5]
.sym 93145 soc.cpu.count_cycle[37]
.sym 93146 soc.cpu.instr_rdinstr
.sym 93147 soc.cpu.instr_rdcycleh
.sym 93150 soc.cpu.instr_rdinstrh
.sym 93151 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93152 soc.cpu.count_instr[37]
.sym 93160 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_ce
.sym 93161 CLK$SB_IO_IN_$glb_clk
.sym 93162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93175 soc.cpu.count_instr[0]
.sym 93178 soc.cpu.instr_rdcycleh
.sym 93195 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 93197 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93204 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93205 soc.cpu.count_cycle[33]
.sym 93207 soc.cpu.count_cycle[35]
.sym 93209 soc.cpu.count_instr[2]
.sym 93211 soc.cpu.count_cycle[39]
.sym 93212 soc.cpu.count_cycle[2]
.sym 93213 soc.cpu.count_instr[1]
.sym 93214 soc.cpu.count_cycle[34]
.sym 93215 soc.cpu.count_instr[6]
.sym 93218 soc.cpu.count_cycle[38]
.sym 93219 soc.cpu.count_instr[3]
.sym 93220 soc.cpu.instr_rdinstr
.sym 93222 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93225 soc.cpu.instr_rdcycleh
.sym 93228 soc.cpu.instr_rdinstr
.sym 93229 soc.cpu.count_instr[7]
.sym 93233 soc.cpu.instr_rdcycleh
.sym 93237 soc.cpu.instr_rdcycleh
.sym 93238 soc.cpu.count_instr[2]
.sym 93239 soc.cpu.instr_rdinstr
.sym 93240 soc.cpu.count_cycle[34]
.sym 93243 soc.cpu.instr_rdinstr
.sym 93244 soc.cpu.count_instr[7]
.sym 93245 soc.cpu.count_cycle[39]
.sym 93246 soc.cpu.instr_rdcycleh
.sym 93249 soc.cpu.instr_rdcycleh
.sym 93250 soc.cpu.count_cycle[35]
.sym 93251 soc.cpu.count_instr[3]
.sym 93252 soc.cpu.instr_rdinstr
.sym 93255 soc.cpu.count_cycle[38]
.sym 93256 soc.cpu.count_instr[6]
.sym 93257 soc.cpu.instr_rdinstr
.sym 93258 soc.cpu.instr_rdcycleh
.sym 93267 soc.cpu.instr_rdcycleh
.sym 93268 soc.cpu.instr_rdinstr
.sym 93269 soc.cpu.count_cycle[33]
.sym 93270 soc.cpu.count_instr[1]
.sym 93273 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93274 soc.cpu.count_cycle[2]
.sym 93275 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93311 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93312 soc.cpu.count_instr[39]
.sym 93315 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93316 soc.cpu.instr_rdinstrh
.sym 93317 soc.cpu.instr_rdinstr
.sym 93321 soc.cpu.instr_rdinstr
.sym 93328 soc.cpu.instr_rdinstr
.sym 93330 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93331 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93332 soc.cpu.count_cycle[6]
.sym 93333 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93334 soc.cpu.instr_rdinstrh
.sym 93335 soc.cpu.count_cycle[22]
.sym 93336 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93337 soc.cpu.count_cycle[23]
.sym 93338 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93340 soc.cpu.count_cycle[0]
.sym 93342 soc.cpu.count_instr[38]
.sym 93347 soc.cpu.count_instr[22]
.sym 93353 soc.cpu.count_cycle[1]
.sym 93354 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93355 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 93367 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93368 soc.cpu.count_cycle[23]
.sym 93369 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93373 soc.cpu.count_cycle[1]
.sym 93374 soc.cpu.count_cycle[0]
.sym 93379 soc.cpu.count_instr[38]
.sym 93380 soc.cpu.instr_rdinstrh
.sym 93381 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93384 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93385 soc.cpu.count_cycle[22]
.sym 93386 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93387 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 93391 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93392 soc.cpu.count_cycle[6]
.sym 93393 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93396 soc.cpu.count_instr[22]
.sym 93397 soc.cpu.instr_rdinstr
.sym 93399 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93407 CLK$SB_IO_IN_$glb_clk
.sym 93408 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93434 soc.cpu.count_cycle[1]
.sym 93435 soc.cpu.count_cycle[0]
.sym 93436 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93452 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93454 soc.cpu.instr_rdcycleh
.sym 93455 soc.cpu.count_instr[54]
.sym 93456 soc.cpu.count_cycle[54]
.sym 93457 soc.cpu.count_cycle[55]
.sym 93460 soc.cpu.count_cycle[7]
.sym 93463 soc.cpu.instr_rdcycleh
.sym 93464 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93465 soc.cpu.count_cycle[3]
.sym 93467 soc.cpu.count_instr[23]
.sym 93469 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93471 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93472 soc.cpu.count_instr[39]
.sym 93475 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93476 soc.cpu.instr_rdinstrh
.sym 93477 soc.cpu.count_instr[35]
.sym 93478 soc.cpu.count_instr[55]
.sym 93479 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93481 soc.cpu.instr_rdinstr
.sym 93483 soc.cpu.count_cycle[3]
.sym 93484 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93485 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93489 soc.cpu.instr_rdinstrh
.sym 93490 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93491 soc.cpu.count_instr[55]
.sym 93495 soc.cpu.instr_rdcycleh
.sym 93496 soc.cpu.count_instr[23]
.sym 93497 soc.cpu.instr_rdinstr
.sym 93498 soc.cpu.count_cycle[55]
.sym 93501 soc.cpu.instr_rdinstrh
.sym 93502 soc.cpu.count_cycle[54]
.sym 93503 soc.cpu.count_instr[54]
.sym 93504 soc.cpu.instr_rdcycleh
.sym 93513 soc.cpu.instr_rdinstrh
.sym 93514 soc.cpu.count_instr[39]
.sym 93515 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93520 soc.cpu.instr_rdinstrh
.sym 93521 soc.cpu.count_instr[35]
.sym 93522 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93525 soc.cpu.count_cycle[7]
.sym 93526 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93528 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93564 soc.cpu.count_instr[55]
.sym 93574 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93575 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93576 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93577 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93580 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93581 soc.cpu.count_instr[0]
.sym 93583 soc.cpu.instr_rdcycleh
.sym 93585 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93586 soc.cpu.count_cycle[61]
.sym 93587 soc.cpu.instr_rdinstr
.sym 93588 soc.cpu.instr_rdinstrh
.sym 93589 soc.cpu.count_instr[32]
.sym 93591 soc.cpu.count_instr[33]
.sym 93594 soc.cpu.count_cycle[1]
.sym 93595 soc.cpu.count_cycle[0]
.sym 93596 soc.cpu.count_instr[29]
.sym 93597 soc.cpu.count_cycle[32]
.sym 93602 soc.cpu.count_instr[61]
.sym 93604 soc.cpu.instr_rdinstr
.sym 93607 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93608 soc.cpu.count_cycle[0]
.sym 93609 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93612 soc.cpu.instr_rdinstr
.sym 93614 soc.cpu.count_instr[0]
.sym 93615 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93618 soc.cpu.count_instr[32]
.sym 93619 soc.cpu.count_cycle[32]
.sym 93620 soc.cpu.instr_rdinstrh
.sym 93621 soc.cpu.instr_rdcycleh
.sym 93624 soc.cpu.count_instr[29]
.sym 93625 soc.cpu.count_cycle[61]
.sym 93626 soc.cpu.instr_rdcycleh
.sym 93627 soc.cpu.instr_rdinstr
.sym 93630 soc.cpu.count_instr[33]
.sym 93631 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93632 soc.cpu.instr_rdinstrh
.sym 93636 soc.cpu.count_cycle[1]
.sym 93638 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 93639 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93648 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93649 soc.cpu.instr_rdinstrh
.sym 93651 soc.cpu.count_instr[61]
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94231 flash_clk$SB_IO_OUT
.sym 94238 flash_csb$SB_IO_OUT
.sym 94271 iomem_wdata[15]
.sym 94272 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 94273 iomem_wdata[14]
.sym 94274 soc.memory.rdata_1[11]
.sym 94282 soc.memory.wen[0]
.sym 94284 soc.memory.rdata_1[7]
.sym 94286 soc.memory.rdata_1[0]
.sym 94287 soc.memory.rdata_0[3]
.sym 94288 soc.memory.rdata_1[1]
.sym 94292 soc.memory.wen[1]
.sym 94297 soc.memory.rdata_0[1]
.sym 94299 soc.memory.rdata_0[0]
.sym 94300 soc.memory.rdata_1[11]
.sym 94301 soc.ram_ready
.sym 94302 soc.memory.rdata_1[4]
.sym 94303 soc.memory.rdata_0[7]
.sym 94304 soc.memory.rdata_1[13]
.sym 94308 soc.memory.rdata_0[11]
.sym 94309 iomem_addr[16]
.sym 94310 soc.memory.rdata_0[4]
.sym 94311 soc.memory.rdata_1[3]
.sym 94312 soc.memory.rdata_0[13]
.sym 94314 soc.ram_ready
.sym 94315 iomem_addr[16]
.sym 94316 soc.memory.rdata_0[7]
.sym 94317 soc.memory.rdata_1[7]
.sym 94320 soc.memory.rdata_1[3]
.sym 94322 iomem_addr[16]
.sym 94323 soc.memory.rdata_0[3]
.sym 94327 soc.memory.rdata_1[0]
.sym 94328 soc.memory.rdata_0[0]
.sym 94329 iomem_addr[16]
.sym 94332 soc.memory.rdata_1[13]
.sym 94333 soc.memory.rdata_0[13]
.sym 94334 iomem_addr[16]
.sym 94335 soc.ram_ready
.sym 94338 soc.memory.wen[1]
.sym 94339 soc.memory.wen[0]
.sym 94344 iomem_addr[16]
.sym 94345 soc.memory.rdata_0[1]
.sym 94346 soc.memory.rdata_1[1]
.sym 94350 soc.memory.rdata_0[11]
.sym 94351 soc.memory.rdata_1[11]
.sym 94352 soc.ram_ready
.sym 94353 iomem_addr[16]
.sym 94356 soc.memory.rdata_1[4]
.sym 94358 iomem_addr[16]
.sym 94359 soc.memory.rdata_0[4]
.sym 94394 soc.memory.wen[1]
.sym 94395 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 94396 soc.memory.rdata_1[7]
.sym 94398 soc.memory.rdata_1[0]
.sym 94400 soc.memory.rdata_1[1]
.sym 94401 iomem_wdata[12]
.sym 94402 soc.memory.wen[0]
.sym 94412 iomem_wdata[15]
.sym 94413 iomem_wdata[10]
.sym 94417 soc.memory.rdata_0[4]
.sym 94418 soc.memory.rdata_1[3]
.sym 94420 iomem_wdata[7]
.sym 94421 iomem_wdata[6]
.sym 94422 iomem_wdata[3]
.sym 94423 iomem_wdata[6]
.sym 94424 iomem_wdata[14]
.sym 94425 iomem_wdata[3]
.sym 94427 soc.memory.rdata_0[3]
.sym 94428 iomem_addr[5]
.sym 94432 iomem_wdata[0]
.sym 94442 iomem_addr[16]
.sym 94447 soc.memory.rdata_1[5]
.sym 94463 soc.memory.rdata_0[5]
.sym 94473 iomem_addr[16]
.sym 94474 soc.memory.rdata_0[5]
.sym 94476 soc.memory.rdata_1[5]
.sym 94550 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 94551 soc.memory.rdata_1[14]
.sym 94555 iomem_addr[7]
.sym 94562 soc.memory.rdata_0[14]
.sym 94563 iomem_addr[8]
.sym 94564 iomem_addr[15]
.sym 94565 soc.memory.rdata_0[5]
.sym 94566 soc.memory.rdata_0[8]
.sym 94567 iomem_wdata[1]
.sym 94568 iomem_wdata[8]
.sym 94569 iomem_addr[14]
.sym 94570 iomem_wdata[11]
.sym 94571 $PACKER_VCC_NET
.sym 94572 iomem_wdata[0]
.sym 94573 iomem_addr[14]
.sym 94690 soc.memory.rdata_0[6]
.sym 94696 soc.memory.rdata_0[0]
.sym 94698 soc.memory.rdata_0[1]
.sym 94700 soc.memory.rdata_0[2]
.sym 94701 iomem_addr[9]
.sym 94705 soc.memory.rdata_0[4]
.sym 94710 iomem_addr[4]
.sym 94840 iomem_wdata[6]
.sym 94842 iomem_wdata[6]
.sym 94843 iomem_wdata[3]
.sym 94848 iomem_addr[7]
.sym 94850 iomem_addr[5]
.sym 94851 $PACKER_GND_NET
.sym 94980 iomem_wdata[13]
.sym 94982 soc.memory.cs_0
.sym 94983 iomem_addr[11]
.sym 94988 iomem_addr[12]
.sym 95120 iomem_addr[15]
.sym 95122 $PACKER_VCC_NET
.sym 95123 iomem_wdata[1]
.sym 95124 iomem_wdata[8]
.sym 95126 iomem_addr[8]
.sym 95128 iomem_wdata[0]
.sym 95129 iomem_addr[14]
.sym 95261 iomem_addr[9]
.sym 95266 iomem_addr[4]
.sym 95399 iomem_wdata[3]
.sym 95402 $PACKER_GND_NET
.sym 95403 iomem_addr[7]
.sym 95543 iomem_wdata[13]
.sym 95544 iomem_addr[12]
.sym 95674 iomem_addr[8]
.sym 95677 $PACKER_VCC_NET
.sym 95684 iomem_wdata[0]
.sym 95958 $PACKER_GND_NET
.sym 96233 $PACKER_VCC_NET
.sym 98492 CLK$SB_IO_IN_$glb_clk
.sym 98498 iomem_wdata[1]
.sym 98499 iomem_wdata[11]
.sym 98500 iomem_wdata[0]
.sym 98501 iomem_wdata[1]
.sym 98502 iomem_wdata[12]
.sym 98506 iomem_wdata[15]
.sym 98507 iomem_wdata[10]
.sym 98512 iomem_wdata[0]
.sym 98513 iomem_wdata[7]
.sym 98514 iomem_wdata[6]
.sym 98515 iomem_wdata[3]
.sym 98516 iomem_wdata[4]
.sym 98517 iomem_wdata[2]
.sym 98518 iomem_wdata[3]
.sym 98519 iomem_wdata[4]
.sym 98520 iomem_wdata[5]
.sym 98521 iomem_wdata[7]
.sym 98522 iomem_wdata[9]
.sym 98523 iomem_wdata[2]
.sym 98524 iomem_wdata[6]
.sym 98525 iomem_wdata[14]
.sym 98526 iomem_wdata[13]
.sym 98527 iomem_wdata[8]
.sym 98528 iomem_wdata[5]
.sym 98529 iomem_wdata[0]
.sym 98530 iomem_wdata[8]
.sym 98531 iomem_wdata[0]
.sym 98532 iomem_wdata[1]
.sym 98533 iomem_wdata[9]
.sym 98534 iomem_wdata[1]
.sym 98535 iomem_wdata[2]
.sym 98536 iomem_wdata[10]
.sym 98537 iomem_wdata[2]
.sym 98538 iomem_wdata[3]
.sym 98539 iomem_wdata[11]
.sym 98540 iomem_wdata[3]
.sym 98541 iomem_wdata[4]
.sym 98542 iomem_wdata[12]
.sym 98543 iomem_wdata[4]
.sym 98544 iomem_wdata[5]
.sym 98545 iomem_wdata[13]
.sym 98546 iomem_wdata[5]
.sym 98547 iomem_wdata[6]
.sym 98548 iomem_wdata[14]
.sym 98549 iomem_wdata[6]
.sym 98550 iomem_wdata[7]
.sym 98551 iomem_wdata[15]
.sym 98552 iomem_wdata[7]
.sym 98600 soc.memory.rdata_1[0]
.sym 98601 soc.memory.rdata_1[1]
.sym 98602 soc.memory.rdata_1[2]
.sym 98603 soc.memory.rdata_1[3]
.sym 98604 soc.memory.rdata_1[4]
.sym 98605 soc.memory.rdata_1[5]
.sym 98606 soc.memory.rdata_1[6]
.sym 98607 soc.memory.rdata_1[7]
.sym 98626 iomem_addr[12]
.sym 98633 iomem_wdata[9]
.sym 98639 iomem_wdata[0]
.sym 98640 iomem_wdata[11]
.sym 98642 iomem_wdata[1]
.sym 98647 iomem_wdata[1]
.sym 98696 CLK$SB_IO_IN_$glb_clk
.sym 98701 iomem_addr[2]
.sym 98702 iomem_addr[13]
.sym 98703 iomem_addr[5]
.sym 98707 iomem_addr[7]
.sym 98708 iomem_wdata[14]
.sym 98709 iomem_addr[4]
.sym 98714 iomem_wdata[15]
.sym 98715 iomem_wdata[10]
.sym 98717 iomem_wdata[13]
.sym 98718 iomem_addr[11]
.sym 98719 iomem_addr[9]
.sym 98720 iomem_addr[2]
.sym 98721 iomem_addr[12]
.sym 98722 iomem_addr[8]
.sym 98723 iomem_wdata[9]
.sym 98724 iomem_wdata[12]
.sym 98725 iomem_addr[6]
.sym 98726 iomem_wdata[11]
.sym 98727 iomem_wdata[8]
.sym 98728 iomem_addr[14]
.sym 98729 iomem_addr[3]
.sym 98730 iomem_addr[10]
.sym 98731 iomem_addr[15]
.sym 98732 iomem_addr[3]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[8]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[9]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[10]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[11]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[12]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[13]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[14]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[15]
.sym 98796 soc.memory.rdata_1[8]
.sym 98797 soc.memory.rdata_1[9]
.sym 98798 soc.memory.rdata_1[10]
.sym 98799 soc.memory.rdata_1[11]
.sym 98800 soc.memory.rdata_1[12]
.sym 98801 soc.memory.rdata_1[13]
.sym 98802 soc.memory.rdata_1[14]
.sym 98803 soc.memory.rdata_1[15]
.sym 98808 iomem_addr[2]
.sym 98818 iomem_addr[4]
.sym 98873 soc.memory.cs_0
.sym 98874 soc.memory.ram00_WREN
.sym 98875 iomem_addr[7]
.sym 98877 iomem_addr[11]
.sym 98878 iomem_addr[6]
.sym 98882 soc.memory.ram00_WREN
.sym 98884 iomem_addr[5]
.sym 98885 iomem_addr[16]
.sym 98887 iomem_addr[12]
.sym 98892 iomem_addr[10]
.sym 98893 iomem_addr[9]
.sym 98894 iomem_addr[4]
.sym 98895 soc.memory.wen[1]
.sym 98896 soc.memory.wen[1]
.sym 98897 iomem_addr[8]
.sym 98899 iomem_addr[14]
.sym 98900 iomem_addr[15]
.sym 98901 soc.memory.wen[0]
.sym 98902 iomem_addr[13]
.sym 98904 soc.memory.wen[0]
.sym 98905 soc.memory.wen[0]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[0]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[1]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[1]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[0]
.sym 98918 soc.memory.ram00_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[0]
.sym 98921 soc.memory.ram00_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[1]
.sym 98924 iomem_addr[16]
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[1]
.sym 98927 soc.memory.cs_0
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_0[0]
.sym 98969 soc.memory.rdata_0[1]
.sym 98970 soc.memory.rdata_0[2]
.sym 98971 soc.memory.rdata_0[3]
.sym 98972 soc.memory.rdata_0[4]
.sym 98973 soc.memory.rdata_0[5]
.sym 98974 soc.memory.rdata_0[6]
.sym 98975 soc.memory.rdata_0[7]
.sym 98983 iomem_addr[5]
.sym 98984 iomem_addr[7]
.sym 99050 $PACKER_VCC_NET
.sym 99058 $PACKER_VCC_NET
.sym 99068 $PACKER_GND_NET
.sym 99076 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_0[8]
.sym 99141 soc.memory.rdata_0[9]
.sym 99142 soc.memory.rdata_0[10]
.sym 99143 soc.memory.rdata_0[11]
.sym 99144 soc.memory.rdata_0[12]
.sym 99145 soc.memory.rdata_0[13]
.sym 99146 soc.memory.rdata_0[14]
.sym 99147 soc.memory.rdata_0[15]
.sym 103393 soc.ram_ready
.sym 103394 iomem_addr[16]
.sym 103395 soc.memory.rdata_1[19]
.sym 103396 soc.memory.rdata_0[19]
.sym 103399 soc.memory.wen[3]
.sym 103400 soc.memory.wen[2]
.sym 103401 soc.ram_ready
.sym 103402 iomem_addr[16]
.sym 103403 soc.memory.rdata_1[27]
.sym 103404 soc.memory.rdata_0[27]
.sym 103405 soc.ram_ready
.sym 103406 iomem_addr[16]
.sym 103407 soc.memory.rdata_1[21]
.sym 103408 soc.memory.rdata_0[21]
.sym 103409 soc.ram_ready
.sym 103410 iomem_addr[16]
.sym 103411 soc.memory.rdata_1[20]
.sym 103412 soc.memory.rdata_0[20]
.sym 103413 soc.ram_ready
.sym 103414 iomem_addr[16]
.sym 103415 soc.memory.rdata_1[17]
.sym 103416 soc.memory.rdata_0[17]
.sym 103417 soc.ram_ready
.sym 103418 iomem_addr[16]
.sym 103419 soc.memory.rdata_1[28]
.sym 103420 soc.memory.rdata_0[28]
.sym 103421 soc.ram_ready
.sym 103422 iomem_addr[16]
.sym 103423 soc.memory.rdata_1[22]
.sym 103424 soc.memory.rdata_0[22]
.sym 103426 soc.simpleuart_reg_div_do[1]
.sym 103427 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 103430 soc.simpleuart_reg_div_do[2]
.sym 103431 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 103434 soc.simpleuart_reg_div_do[3]
.sym 103435 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 103438 soc.simpleuart_reg_div_do[4]
.sym 103439 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 103442 soc.simpleuart_reg_div_do[5]
.sym 103443 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 103446 soc.simpleuart_reg_div_do[6]
.sym 103447 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 103450 soc.simpleuart_reg_div_do[7]
.sym 103451 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 103454 soc.simpleuart_reg_div_do[8]
.sym 103455 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 103458 soc.simpleuart_reg_div_do[9]
.sym 103459 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 103462 soc.simpleuart_reg_div_do[10]
.sym 103463 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103466 soc.simpleuart_reg_div_do[11]
.sym 103467 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 103470 soc.simpleuart_reg_div_do[12]
.sym 103471 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 103474 soc.simpleuart_reg_div_do[13]
.sym 103475 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 103478 soc.simpleuart_reg_div_do[14]
.sym 103479 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 103482 soc.simpleuart_reg_div_do[15]
.sym 103483 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 103486 soc.simpleuart_reg_div_do[16]
.sym 103487 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 103490 soc.simpleuart_reg_div_do[17]
.sym 103491 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 103494 soc.simpleuart_reg_div_do[18]
.sym 103495 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 103498 soc.simpleuart_reg_div_do[19]
.sym 103499 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 103502 soc.simpleuart_reg_div_do[20]
.sym 103503 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 103506 soc.simpleuart_reg_div_do[21]
.sym 103507 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 103510 soc.simpleuart_reg_div_do[22]
.sym 103511 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 103514 soc.simpleuart_reg_div_do[23]
.sym 103515 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 103518 soc.simpleuart_reg_div_do[24]
.sym 103519 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 103522 soc.simpleuart_reg_div_do[25]
.sym 103523 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 103526 soc.simpleuart_reg_div_do[26]
.sym 103527 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 103530 soc.simpleuart_reg_div_do[27]
.sym 103531 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 103534 soc.simpleuart_reg_div_do[28]
.sym 103535 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 103538 soc.simpleuart_reg_div_do[29]
.sym 103539 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 103542 soc.simpleuart_reg_div_do[30]
.sym 103543 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 103546 soc.simpleuart_reg_div_do[31]
.sym 103547 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 103552 $nextpnr_ICESTORM_LC_29$I3
.sym 103556 soc.simpleuart.recv_divcnt[24]
.sym 103560 soc.simpleuart.recv_divcnt[18]
.sym 103564 soc.simpleuart.recv_divcnt[21]
.sym 103568 soc.simpleuart.recv_divcnt[29]
.sym 103572 soc.simpleuart.recv_divcnt[16]
.sym 103576 soc.simpleuart.recv_divcnt[30]
.sym 103580 soc.simpleuart.recv_divcnt[19]
.sym 103584 soc.simpleuart.recv_divcnt[27]
.sym 103586 soc.simpleuart.send_divcnt[0]
.sym 103587 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 103590 soc.simpleuart.send_divcnt[1]
.sym 103591 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 103594 soc.simpleuart.send_divcnt[2]
.sym 103595 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 103598 soc.simpleuart.send_divcnt[3]
.sym 103599 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 103602 soc.simpleuart.send_divcnt[4]
.sym 103603 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 103606 soc.simpleuart.send_divcnt[5]
.sym 103607 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 103610 soc.simpleuart.send_divcnt[6]
.sym 103611 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 103614 soc.simpleuart.send_divcnt[7]
.sym 103615 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 103618 soc.simpleuart.send_divcnt[8]
.sym 103619 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 103622 soc.simpleuart.send_divcnt[9]
.sym 103623 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 103626 soc.simpleuart.send_divcnt[10]
.sym 103627 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 103630 soc.simpleuart.send_divcnt[11]
.sym 103631 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 103634 soc.simpleuart.send_divcnt[12]
.sym 103635 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 103638 soc.simpleuart.send_divcnt[13]
.sym 103639 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 103642 soc.simpleuart.send_divcnt[14]
.sym 103643 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 103646 soc.simpleuart.send_divcnt[15]
.sym 103647 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 103650 soc.simpleuart.send_divcnt[16]
.sym 103651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 103654 soc.simpleuart.send_divcnt[17]
.sym 103655 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 103658 soc.simpleuart.send_divcnt[18]
.sym 103659 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 103662 soc.simpleuart.send_divcnt[19]
.sym 103663 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 103666 soc.simpleuart.send_divcnt[20]
.sym 103667 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 103670 soc.simpleuart.send_divcnt[21]
.sym 103671 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 103674 soc.simpleuart.send_divcnt[22]
.sym 103675 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 103678 soc.simpleuart.send_divcnt[23]
.sym 103679 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 103682 soc.simpleuart.send_divcnt[24]
.sym 103683 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 103686 soc.simpleuart.send_divcnt[25]
.sym 103687 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 103690 soc.simpleuart.send_divcnt[26]
.sym 103691 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 103694 soc.simpleuart.send_divcnt[27]
.sym 103695 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 103698 soc.simpleuart.send_divcnt[28]
.sym 103699 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 103702 soc.simpleuart.send_divcnt[29]
.sym 103703 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 103706 soc.simpleuart.send_divcnt[30]
.sym 103707 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 103710 soc.simpleuart.send_divcnt[31]
.sym 103711 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 103716 $nextpnr_ICESTORM_LC_31$I3
.sym 103717 iomem_wdata[20]
.sym 103721 soc.simpleuart.send_divcnt[23]
.sym 103722 soc.simpleuart_reg_div_do[23]
.sym 103723 soc.simpleuart.send_divcnt[16]
.sym 103724 soc.simpleuart_reg_div_do[16]
.sym 103725 soc.simpleuart.send_divcnt[21]
.sym 103726 soc.simpleuart_reg_div_do[21]
.sym 103727 soc.simpleuart.send_divcnt[8]
.sym 103728 soc.simpleuart_reg_div_do[8]
.sym 103729 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 103730 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 103731 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 103732 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 103733 iomem_wdata[21]
.sym 103738 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103739 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 103740 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103741 iomem_wdata[23]
.sym 103745 iomem_wdata[22]
.sym 103749 soc.simpleuart.send_divcnt[28]
.sym 103750 soc.simpleuart_reg_div_do[28]
.sym 103751 soc.simpleuart.send_divcnt[2]
.sym 103752 soc.simpleuart_reg_div_do[2]
.sym 103753 soc.simpleuart.send_divcnt[31]
.sym 103754 soc.simpleuart_reg_div_do[31]
.sym 103755 soc.simpleuart.send_divcnt[30]
.sym 103756 soc.simpleuart_reg_div_do[30]
.sym 103757 iomem_wdata[19]
.sym 103761 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 103762 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103763 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 103764 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103766 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 103767 soc.simpleuart.send_divcnt[22]
.sym 103768 soc.simpleuart_reg_div_do[22]
.sym 103769 soc.simpleuart.send_divcnt[26]
.sym 103770 soc.simpleuart_reg_div_do[26]
.sym 103771 soc.simpleuart.send_divcnt[27]
.sym 103772 soc.simpleuart_reg_div_do[27]
.sym 103773 soc.simpleuart.send_divcnt[19]
.sym 103774 soc.simpleuart_reg_div_do[19]
.sym 103775 soc.simpleuart.send_divcnt[7]
.sym 103776 soc.simpleuart_reg_div_do[7]
.sym 103777 iomem_wdata[27]
.sym 103781 iomem_wdata[25]
.sym 103785 iomem_wdata[26]
.sym 103793 soc.simpleuart.send_divcnt[25]
.sym 103794 soc.simpleuart_reg_div_do[25]
.sym 103795 soc.simpleuart_reg_div_do[27]
.sym 103796 soc.simpleuart.send_divcnt[27]
.sym 103797 iomem_wdata[24]
.sym 103801 iomem_wdata[31]
.sym 103805 iomem_wdata[30]
.sym 103809 iomem_wdata[23]
.sym 103825 iomem_wdata[19]
.sym 103853 soc.cpu.mem_wordsize[2]
.sym 103854 soc.cpu.mem_wordsize[1]
.sym 103855 soc.cpu.mem_la_wdata[7]
.sym 103856 soc.cpu.pcpi_rs2[23]
.sym 103873 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 103874 soc.cpu.pcpi_rs2[25]
.sym 103875 soc.cpu.mem_wordsize[2]
.sym 103876 soc.cpu.mem_wordsize[1]
.sym 103878 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 103879 soc.cpu.pcpi_rs2[9]
.sym 103880 soc.cpu.mem_wordsize[1]
.sym 103885 soc.cpu.mem_la_wdata[1]
.sym 103886 soc.cpu.mem_wordsize[1]
.sym 103887 soc.cpu.mem_wordsize[2]
.sym 103888 soc.cpu.pcpi_rs2[9]
.sym 103905 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 103906 soc.cpu.pcpi_rs2[24]
.sym 103907 soc.cpu.mem_wordsize[2]
.sym 103908 soc.cpu.mem_wordsize[1]
.sym 103909 soc.cpu.mem_la_wdata[0]
.sym 103910 soc.cpu.mem_wordsize[1]
.sym 103911 soc.cpu.mem_wordsize[2]
.sym 103912 soc.cpu.pcpi_rs2[8]
.sym 103922 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 103923 soc.cpu.pcpi_rs2[8]
.sym 103924 soc.cpu.mem_wordsize[1]
.sym 103925 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 103926 soc.cpu.pcpi_rs2[28]
.sym 103927 soc.cpu.mem_wordsize[2]
.sym 103928 soc.cpu.mem_wordsize[1]
.sym 103929 soc.cpu.mem_la_wdata[4]
.sym 103930 soc.cpu.mem_wordsize[1]
.sym 103931 soc.cpu.mem_wordsize[2]
.sym 103932 soc.cpu.pcpi_rs2[12]
.sym 103934 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 103935 soc.cpu.pcpi_rs2[12]
.sym 103936 soc.cpu.mem_wordsize[1]
.sym 103939 soc.cpu.pcpi_rs2[24]
.sym 103940 soc.cpu.pcpi_rs1[24]
.sym 103965 soc.cpu.pcpi_rs2[24]
.sym 103966 soc.cpu.pcpi_rs1[24]
.sym 103967 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 103968 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104004 soc.cpu.mem_la_wdata[1]
.sym 104016 soc.cpu.mem_la_wdata[4]
.sym 104033 soc.cpu.is_alu_reg_reg
.sym 104034 soc.cpu.mem_rdata_q[13]
.sym 104035 soc.cpu.mem_rdata_q[12]
.sym 104036 soc.cpu.mem_rdata_q[14]
.sym 104040 soc.cpu.pcpi_rs2[24]
.sym 104048 soc.cpu.pcpi_rs2[12]
.sym 104056 soc.cpu.mem_la_wdata[7]
.sym 104059 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 104060 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104065 soc.cpu.mem_rdata_q[13]
.sym 104066 soc.cpu.mem_rdata_q[12]
.sym 104067 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104068 soc.cpu.mem_rdata_q[14]
.sym 104070 soc.cpu.mem_rdata_q[12]
.sym 104071 soc.cpu.mem_rdata_q[13]
.sym 104072 soc.cpu.mem_rdata_q[14]
.sym 104073 soc.cpu.mem_rdata_q[13]
.sym 104074 soc.cpu.mem_rdata_q[12]
.sym 104075 soc.cpu.is_alu_reg_imm
.sym 104076 soc.cpu.mem_rdata_q[14]
.sym 104080 soc.cpu.pcpi_rs2[8]
.sym 104081 soc.cpu.mem_rdata_q[13]
.sym 104082 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104083 soc.cpu.mem_rdata_q[12]
.sym 104084 soc.cpu.mem_rdata_q[14]
.sym 104088 soc.cpu.pcpi_rs2[9]
.sym 104092 soc.cpu.pcpi_rs2[15]
.sym 104095 soc.cpu.is_alu_reg_reg
.sym 104096 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104097 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_I0
.sym 104098 soc.cpu.is_slti_blt_slt_SB_LUT4_I0_O
.sym 104099 soc.cpu.is_sltiu_bltu_sltu
.sym 104100 soc.cpu.instr_bgeu
.sym 104104 soc.cpu.pcpi_rs2[23]
.sym 104105 soc.cpu.instr_bne_SB_LUT4_I3_O
.sym 104106 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 104107 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I3_O
.sym 104108 soc.cpu.is_slti_blt_slt
.sym 104109 soc.cpu.is_sltiu_bltu_sltu_SB_LUT4_I2_O
.sym 104110 soc.cpu.instr_bge_SB_LUT4_I0_O
.sym 104111 soc.cpu.instr_bne_SB_LUT4_I3_I2
.sym 104112 soc.cpu.instr_bne
.sym 104114 soc.cpu.instr_slti
.sym 104115 soc.cpu.instr_blt
.sym 104116 soc.cpu.instr_slt
.sym 104117 soc.cpu.instr_bne
.sym 104118 soc.cpu.instr_bge
.sym 104119 soc.cpu.instr_bgeu
.sym 104120 soc.cpu.is_sltiu_bltu_sltu
.sym 104122 soc.cpu.instr_sltiu
.sym 104123 soc.cpu.instr_bltu
.sym 104124 soc.cpu.instr_sltu
.sym 104125 soc.cpu.instr_slti
.sym 104126 soc.cpu.instr_sltiu
.sym 104127 soc.cpu.instr_sltu
.sym 104128 soc.cpu.instr_slt
.sym 104131 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104132 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104136 soc.cpu.pcpi_rs2[28]
.sym 104137 soc.cpu.mem_rdata_q[13]
.sym 104138 soc.cpu.is_alu_reg_imm
.sym 104139 soc.cpu.mem_rdata_q[12]
.sym 104140 soc.cpu.mem_rdata_q[14]
.sym 104143 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104144 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104148 soc.cpu.pcpi_rs2[27]
.sym 104151 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104152 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104153 soc.cpu.is_slti_blt_slt
.sym 104154 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 104155 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 104156 soc.cpu.instr_bge_SB_LUT4_I0_I3
.sym 104159 soc.cpu.instr_xori
.sym 104160 soc.cpu.instr_xor
.sym 104161 soc.cpu.mem_rdata_q[13]
.sym 104162 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104163 soc.cpu.mem_rdata_q[14]
.sym 104164 soc.cpu.mem_rdata_q[12]
.sym 104167 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104168 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104169 soc.cpu.instr_xor
.sym 104170 soc.cpu.instr_srl
.sym 104171 soc.cpu.instr_sra
.sym 104172 soc.cpu.instr_or
.sym 104175 soc.cpu.is_alu_reg_reg
.sym 104176 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104179 soc.cpu.instr_ori
.sym 104180 soc.cpu.instr_or
.sym 104181 soc.cpu.mem_rdata_q[14]
.sym 104182 soc.cpu.is_alu_reg_imm
.sym 104183 soc.cpu.mem_rdata_q[13]
.sym 104184 soc.cpu.mem_rdata_q[12]
.sym 104185 soc.cpu.mem_rdata_q[13]
.sym 104186 soc.cpu.is_alu_reg_imm
.sym 104187 soc.cpu.mem_rdata_q[14]
.sym 104188 soc.cpu.mem_rdata_q[12]
.sym 104189 soc.cpu.mem_rdata_q[14]
.sym 104190 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104191 soc.cpu.mem_rdata_q[13]
.sym 104192 soc.cpu.mem_rdata_q[12]
.sym 104194 gpio_led_r[0]
.sym 104195 pwm_r.counter_SB_DFF_Q_7_D
.sym 104198 gpio_led_r[1]
.sym 104199 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 104202 gpio_led_r[2]
.sym 104203 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 104206 gpio_led_r[3]
.sym 104207 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 104210 gpio_led_r[4]
.sym 104211 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 104214 gpio_led_r[5]
.sym 104215 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 104218 gpio_led_r[6]
.sym 104219 pwm_r.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 104222 gpio_led_r[7]
.sym 104223 LED_R_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 104228 $nextpnr_ICESTORM_LC_22$I3
.sym 104232 pwm_r.counter[0]
.sym 104236 pwm_r.counter[1]
.sym 104237 LED_R_SB_LUT4_O_I0
.sym 104238 LED_R_SB_LUT4_O_I1
.sym 104239 LED_R_SB_LUT4_O_I2
.sym 104240 LED_R_SB_LUT4_O_I3
.sym 104244 pwm_r.counter[6]
.sym 104245 pwm_r.counter[1]
.sym 104246 gpio_led_r[1]
.sym 104247 gpio_led_r[6]
.sym 104248 pwm_r.counter[6]
.sym 104249 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 104250 LED_R_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104251 gpio_led_r[0]
.sym 104252 pwm_r.counter[0]
.sym 104255 pwm_r.counter[1]
.sym 104256 pwm_r.counter[0]
.sym 104260 pwm_g.counter[3]
.sym 104268 pwm_g.counter[6]
.sym 104277 gpio_led_g[3]
.sym 104278 pwm_g.counter[3]
.sym 104279 gpio_led_g[1]
.sym 104280 pwm_g.counter[1]
.sym 104281 pwm_r.counter_SB_DFF_Q_7_D
.sym 104288 pwm_g.counter[1]
.sym 104290 pwm_g.counter[0]
.sym 104295 pwm_g.counter[1]
.sym 104299 pwm_g.counter[2]
.sym 104300 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 104303 pwm_g.counter[3]
.sym 104304 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 104307 pwm_g.counter[4]
.sym 104308 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 104311 pwm_g.counter[5]
.sym 104312 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 104315 pwm_g.counter[6]
.sym 104316 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 104319 pwm_g.counter[7]
.sym 104320 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 104343 pwm_g.counter[1]
.sym 104344 pwm_g.counter[0]
.sym 104355 soc.simpleuart.recv_state[1]
.sym 104356 soc.simpleuart.recv_state[0]
.sym 104357 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104358 soc.simpleuart.recv_state[0]
.sym 104359 UART_RX_SB_LUT4_I2_I1
.sym 104360 soc.simpleuart.recv_state[2]
.sym 104361 soc.ram_ready
.sym 104362 iomem_addr[16]
.sym 104363 soc.memory.rdata_1[23]
.sym 104364 soc.memory.rdata_0[23]
.sym 104365 UART_RX_SB_LUT4_I2_I1
.sym 104366 soc.simpleuart.recv_state[0]
.sym 104367 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104368 soc.simpleuart.recv_state[2]
.sym 104369 soc.ram_ready
.sym 104370 iomem_addr[16]
.sym 104371 soc.memory.rdata_1[29]
.sym 104372 soc.memory.rdata_0[29]
.sym 104375 soc.simpleuart.recv_state[3]
.sym 104376 soc.simpleuart.recv_state[1]
.sym 104377 soc.ram_ready
.sym 104378 iomem_addr[16]
.sym 104379 soc.memory.rdata_1[24]
.sym 104380 soc.memory.rdata_0[24]
.sym 104381 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 104382 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 104383 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104384 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104388 soc.simpleuart.recv_divcnt[4]
.sym 104392 soc.simpleuart.recv_divcnt[3]
.sym 104396 soc.simpleuart.recv_divcnt[6]
.sym 104400 soc.simpleuart.recv_divcnt[2]
.sym 104404 soc.simpleuart.recv_divcnt[0]
.sym 104408 soc.simpleuart.recv_divcnt[7]
.sym 104412 soc.simpleuart.recv_divcnt[5]
.sym 104416 soc.simpleuart.recv_divcnt[1]
.sym 104420 soc.simpleuart.recv_divcnt[13]
.sym 104424 soc.simpleuart.recv_divcnt[14]
.sym 104428 soc.simpleuart.recv_divcnt[8]
.sym 104432 soc.simpleuart.recv_divcnt[11]
.sym 104436 soc.simpleuart.recv_divcnt[12]
.sym 104440 soc.simpleuart.recv_divcnt[15]
.sym 104444 soc.simpleuart.recv_divcnt[9]
.sym 104448 soc.simpleuart.recv_divcnt[10]
.sym 104450 soc.simpleuart.recv_divcnt[0]
.sym 104453 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104455 soc.simpleuart.recv_divcnt[1]
.sym 104456 soc.simpleuart.recv_divcnt[0]
.sym 104457 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104459 soc.simpleuart.recv_divcnt[2]
.sym 104460 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104461 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104463 soc.simpleuart.recv_divcnt[3]
.sym 104464 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104465 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104467 soc.simpleuart.recv_divcnt[4]
.sym 104468 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104469 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104471 soc.simpleuart.recv_divcnt[5]
.sym 104472 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104473 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104475 soc.simpleuart.recv_divcnt[6]
.sym 104476 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104477 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104479 soc.simpleuart.recv_divcnt[7]
.sym 104480 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104481 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104483 soc.simpleuart.recv_divcnt[8]
.sym 104484 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104485 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104487 soc.simpleuart.recv_divcnt[9]
.sym 104488 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104489 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104491 soc.simpleuart.recv_divcnt[10]
.sym 104492 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104493 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104495 soc.simpleuart.recv_divcnt[11]
.sym 104496 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104497 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104499 soc.simpleuart.recv_divcnt[12]
.sym 104500 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104501 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104503 soc.simpleuart.recv_divcnt[13]
.sym 104504 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104505 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104507 soc.simpleuart.recv_divcnt[14]
.sym 104508 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104509 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104511 soc.simpleuart.recv_divcnt[15]
.sym 104512 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104513 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104515 soc.simpleuart.recv_divcnt[16]
.sym 104516 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104517 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104519 soc.simpleuart.recv_divcnt[17]
.sym 104520 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104521 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104523 soc.simpleuart.recv_divcnt[18]
.sym 104524 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104525 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104527 soc.simpleuart.recv_divcnt[19]
.sym 104528 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104529 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104531 soc.simpleuart.recv_divcnt[20]
.sym 104532 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104533 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104535 soc.simpleuart.recv_divcnt[21]
.sym 104536 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104537 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104539 soc.simpleuart.recv_divcnt[22]
.sym 104540 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104541 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104543 soc.simpleuart.recv_divcnt[23]
.sym 104544 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104545 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104547 soc.simpleuart.recv_divcnt[24]
.sym 104548 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 104549 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104551 soc.simpleuart.recv_divcnt[25]
.sym 104552 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 104553 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104555 soc.simpleuart.recv_divcnt[26]
.sym 104556 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 104557 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104559 soc.simpleuart.recv_divcnt[27]
.sym 104560 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 104561 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104563 soc.simpleuart.recv_divcnt[28]
.sym 104564 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 104565 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104567 soc.simpleuart.recv_divcnt[29]
.sym 104568 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 104569 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104571 soc.simpleuart.recv_divcnt[30]
.sym 104572 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 104574 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 104575 soc.simpleuart.recv_divcnt[31]
.sym 104576 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 104577 soc.simpleuart.send_divcnt[13]
.sym 104578 soc.simpleuart_reg_div_do[13]
.sym 104579 soc.simpleuart_reg_div_do[15]
.sym 104580 soc.simpleuart.send_divcnt[15]
.sym 104581 soc.simpleuart.send_divcnt[5]
.sym 104582 soc.simpleuart_reg_div_do[5]
.sym 104583 soc.simpleuart.send_divcnt[0]
.sym 104584 soc.simpleuart_reg_div_do[0]
.sym 104588 soc.simpleuart_reg_div_do[10]
.sym 104589 soc.simpleuart.send_divcnt[14]
.sym 104590 soc.simpleuart_reg_div_do[14]
.sym 104591 soc.simpleuart.send_divcnt[15]
.sym 104592 soc.simpleuart_reg_div_do[15]
.sym 104596 soc.simpleuart_reg_div_do[9]
.sym 104597 soc.simpleuart.send_divcnt[4]
.sym 104598 soc.simpleuart_reg_div_do[4]
.sym 104599 soc.simpleuart.send_divcnt[3]
.sym 104600 soc.simpleuart_reg_div_do[3]
.sym 104604 soc.simpleuart_reg_div_do[15]
.sym 104607 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104608 soc.simpleuart.send_divcnt[0]
.sym 104609 soc.simpleuart.send_divcnt[17]
.sym 104610 soc.simpleuart_reg_div_do[17]
.sym 104611 soc.simpleuart.send_divcnt[12]
.sym 104612 soc.simpleuart_reg_div_do[12]
.sym 104616 soc.simpleuart_reg_div_do[20]
.sym 104620 soc.simpleuart_reg_div_do[21]
.sym 104621 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104622 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104623 soc.simpleuart.send_divcnt[1]
.sym 104624 soc.simpleuart_reg_div_do[1]
.sym 104628 soc.simpleuart_reg_div_do[18]
.sym 104632 soc.simpleuart_reg_div_do[19]
.sym 104633 soc.simpleuart.send_divcnt[18]
.sym 104634 soc.simpleuart_reg_div_do[18]
.sym 104635 soc.simpleuart.send_divcnt[6]
.sym 104636 soc.simpleuart_reg_div_do[6]
.sym 104640 soc.simpleuart_reg_div_do[23]
.sym 104642 soc.simpleuart.send_divcnt[0]
.sym 104645 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104647 soc.simpleuart.send_divcnt[1]
.sym 104648 soc.simpleuart.send_divcnt[0]
.sym 104649 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104651 soc.simpleuart.send_divcnt[2]
.sym 104652 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 104653 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104655 soc.simpleuart.send_divcnt[3]
.sym 104656 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 104657 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104659 soc.simpleuart.send_divcnt[4]
.sym 104660 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 104661 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104663 soc.simpleuart.send_divcnt[5]
.sym 104664 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 104665 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104667 soc.simpleuart.send_divcnt[6]
.sym 104668 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 104669 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104671 soc.simpleuart.send_divcnt[7]
.sym 104672 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 104673 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104675 soc.simpleuart.send_divcnt[8]
.sym 104676 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 104677 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104679 soc.simpleuart.send_divcnt[9]
.sym 104680 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 104681 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104683 soc.simpleuart.send_divcnt[10]
.sym 104684 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 104685 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104687 soc.simpleuart.send_divcnt[11]
.sym 104688 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 104689 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104691 soc.simpleuart.send_divcnt[12]
.sym 104692 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 104693 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104695 soc.simpleuart.send_divcnt[13]
.sym 104696 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 104697 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104699 soc.simpleuart.send_divcnt[14]
.sym 104700 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 104701 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104703 soc.simpleuart.send_divcnt[15]
.sym 104704 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 104705 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104707 soc.simpleuart.send_divcnt[16]
.sym 104708 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 104709 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104711 soc.simpleuart.send_divcnt[17]
.sym 104712 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 104713 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104715 soc.simpleuart.send_divcnt[18]
.sym 104716 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 104717 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104719 soc.simpleuart.send_divcnt[19]
.sym 104720 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 104721 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104723 soc.simpleuart.send_divcnt[20]
.sym 104724 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 104725 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104727 soc.simpleuart.send_divcnt[21]
.sym 104728 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 104729 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104731 soc.simpleuart.send_divcnt[22]
.sym 104732 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 104733 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104735 soc.simpleuart.send_divcnt[23]
.sym 104736 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 104737 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104739 soc.simpleuart.send_divcnt[24]
.sym 104740 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 104741 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104743 soc.simpleuart.send_divcnt[25]
.sym 104744 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 104745 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104747 soc.simpleuart.send_divcnt[26]
.sym 104748 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 104749 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104751 soc.simpleuart.send_divcnt[27]
.sym 104752 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 104753 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104755 soc.simpleuart.send_divcnt[28]
.sym 104756 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 104757 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104759 soc.simpleuart.send_divcnt[29]
.sym 104760 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 104761 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104763 soc.simpleuart.send_divcnt[30]
.sym 104764 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 104766 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 104767 soc.simpleuart.send_divcnt[31]
.sym 104768 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 104769 iomem_wdata[8]
.sym 104801 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 104802 soc.cpu.pcpi_rs2[30]
.sym 104803 soc.cpu.mem_wordsize[2]
.sym 104804 soc.cpu.mem_wordsize[1]
.sym 104806 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 104807 soc.cpu.pcpi_rs2[15]
.sym 104808 soc.cpu.mem_wordsize[1]
.sym 104810 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 104811 soc.cpu.pcpi_rs2[11]
.sym 104812 soc.cpu.mem_wordsize[1]
.sym 104813 soc.cpu.mem_la_wdata[6]
.sym 104814 soc.cpu.mem_wordsize[1]
.sym 104815 soc.cpu.mem_wordsize[2]
.sym 104816 soc.cpu.pcpi_rs2[14]
.sym 104817 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 104818 soc.cpu.pcpi_rs2[31]
.sym 104819 soc.cpu.mem_wordsize[2]
.sym 104820 soc.cpu.mem_wordsize[1]
.sym 104821 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 104822 soc.cpu.pcpi_rs2[27]
.sym 104823 soc.cpu.mem_wordsize[2]
.sym 104824 soc.cpu.mem_wordsize[1]
.sym 104825 soc.cpu.mem_la_wdata[3]
.sym 104826 soc.cpu.mem_wordsize[1]
.sym 104827 soc.cpu.mem_wordsize[2]
.sym 104828 soc.cpu.pcpi_rs2[11]
.sym 104830 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 104831 soc.cpu.pcpi_rs2[14]
.sym 104832 soc.cpu.mem_wordsize[1]
.sym 104837 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 104838 soc.cpu.pcpi_rs2[31]
.sym 104839 soc.cpu.pcpi_rs1[31]
.sym 104840 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 104841 soc.cpu.mem_la_wdata[5]
.sym 104842 soc.cpu.pcpi_rs1[5]
.sym 104843 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104844 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104845 soc.cpu.pcpi_rs2[21]
.sym 104846 soc.cpu.pcpi_rs1[21]
.sym 104847 soc.cpu.pcpi_rs2[10]
.sym 104848 soc.cpu.pcpi_rs1[10]
.sym 104853 soc.cpu.mem_la_wdata[7]
.sym 104854 soc.cpu.mem_wordsize[1]
.sym 104855 soc.cpu.mem_wordsize[2]
.sym 104856 soc.cpu.pcpi_rs2[15]
.sym 104857 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 104858 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 104859 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 104860 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104863 soc.cpu.mem_la_wdata[5]
.sym 104864 soc.cpu.pcpi_rs1[5]
.sym 104865 soc.cpu.mem_wordsize[2]
.sym 104866 soc.cpu.mem_wordsize[1]
.sym 104867 soc.cpu.mem_la_wdata[0]
.sym 104868 soc.cpu.pcpi_rs2[16]
.sym 104869 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_O
.sym 104870 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_I0_O
.sym 104871 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_O
.sym 104872 soc.cpu.instr_bne_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 104875 soc.cpu.pcpi_rs2[15]
.sym 104876 soc.cpu.pcpi_rs1[15]
.sym 104877 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I2_I0
.sym 104878 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_O
.sym 104879 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 104880 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 104881 soc.cpu.mem_la_wdata[6]
.sym 104882 soc.cpu.pcpi_rs1[6]
.sym 104883 soc.cpu.mem_la_wdata[4]
.sym 104884 soc.cpu.pcpi_rs1[4]
.sym 104885 soc.cpu.alu_out_SB_LUT4_O_7_I2_SB_LUT4_I3_I0
.sym 104886 soc.cpu.mem_la_wdata[1]
.sym 104887 soc.cpu.pcpi_rs1[1]
.sym 104888 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 104891 soc.cpu.pcpi_rs2[26]
.sym 104892 soc.cpu.pcpi_rs1[26]
.sym 104893 soc.cpu.pcpi_rs2[28]
.sym 104894 soc.cpu.pcpi_rs1[28]
.sym 104895 soc.cpu.pcpi_rs2[8]
.sym 104896 soc.cpu.pcpi_rs1[8]
.sym 104897 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 104898 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 104899 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 104900 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104901 soc.cpu.pcpi_rs2[11]
.sym 104902 soc.cpu.pcpi_rs1[11]
.sym 104903 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104904 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104905 soc.cpu.mem_la_wdata[3]
.sym 104906 soc.cpu.pcpi_rs1[3]
.sym 104907 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104908 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104909 soc.cpu.pcpi_rs2[29]
.sym 104910 soc.cpu.pcpi_rs1[29]
.sym 104911 soc.cpu.pcpi_rs2[23]
.sym 104912 soc.cpu.pcpi_rs1[23]
.sym 104913 soc.cpu.alu_out_SB_LUT4_O_28_I2_SB_LUT4_I3_I0
.sym 104914 soc.cpu.pcpi_rs2[12]
.sym 104915 soc.cpu.pcpi_rs1[12]
.sym 104916 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 104917 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 104918 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 104919 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 104920 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104923 soc.cpu.mem_la_wdata[3]
.sym 104924 soc.cpu.pcpi_rs1[3]
.sym 104925 soc.cpu.pcpi_rs2[27]
.sym 104926 soc.cpu.pcpi_rs1[27]
.sym 104927 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104928 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104929 soc.cpu.pcpi_rs2[26]
.sym 104930 soc.cpu.pcpi_rs1[26]
.sym 104931 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104932 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104933 soc.cpu.pcpi_rs2[28]
.sym 104934 soc.cpu.pcpi_rs1[28]
.sym 104935 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104936 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104939 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 104940 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 104941 soc.cpu.alu_out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 104942 soc.cpu.pcpi_rs2[28]
.sym 104943 soc.cpu.pcpi_rs1[28]
.sym 104944 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104945 soc.cpu.pcpi_rs2[25]
.sym 104946 soc.cpu.pcpi_rs1[25]
.sym 104947 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104948 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104949 soc.cpu.pcpi_rs2[30]
.sym 104950 soc.cpu.pcpi_rs1[30]
.sym 104951 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104952 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104953 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 104954 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 104955 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 104956 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104957 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 104958 soc.cpu.pcpi_rs2[25]
.sym 104959 soc.cpu.pcpi_rs1[25]
.sym 104960 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104964 soc.cpu.mem_la_wdata[6]
.sym 104968 soc.cpu.mem_la_wdata[3]
.sym 104969 soc.cpu.pcpi_rs2[8]
.sym 104970 soc.cpu.pcpi_rs1[8]
.sym 104971 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 104972 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 104976 soc.cpu.mem_la_wdata[5]
.sym 104977 soc.cpu.alu_out_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 104978 soc.cpu.pcpi_rs2[8]
.sym 104979 soc.cpu.pcpi_rs1[8]
.sym 104980 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 104984 soc.cpu.pcpi_rs2[10]
.sym 104988 soc.cpu.pcpi_rs2[11]
.sym 104992 soc.cpu.pcpi_rs2[26]
.sym 104994 soc.cpu.pcpi_rs1[0]
.sym 104995 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104998 soc.cpu.pcpi_rs1[1]
.sym 104999 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105002 soc.cpu.pcpi_rs1[2]
.sym 105003 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105006 soc.cpu.pcpi_rs1[3]
.sym 105007 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105010 soc.cpu.pcpi_rs1[4]
.sym 105011 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105014 soc.cpu.pcpi_rs1[5]
.sym 105015 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105018 soc.cpu.pcpi_rs1[6]
.sym 105019 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105022 soc.cpu.pcpi_rs1[7]
.sym 105023 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105026 soc.cpu.pcpi_rs1[8]
.sym 105027 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105030 soc.cpu.pcpi_rs1[9]
.sym 105031 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105034 soc.cpu.pcpi_rs1[10]
.sym 105035 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105038 soc.cpu.pcpi_rs1[11]
.sym 105039 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105042 soc.cpu.pcpi_rs1[12]
.sym 105043 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105046 soc.cpu.pcpi_rs1[13]
.sym 105047 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105050 soc.cpu.pcpi_rs1[14]
.sym 105051 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105054 soc.cpu.pcpi_rs1[15]
.sym 105055 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105058 soc.cpu.pcpi_rs1[16]
.sym 105059 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105062 soc.cpu.pcpi_rs1[17]
.sym 105063 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105066 soc.cpu.pcpi_rs1[18]
.sym 105067 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105070 soc.cpu.pcpi_rs1[19]
.sym 105071 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105074 soc.cpu.pcpi_rs1[20]
.sym 105075 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105078 soc.cpu.pcpi_rs1[21]
.sym 105079 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105082 soc.cpu.pcpi_rs1[22]
.sym 105083 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105086 soc.cpu.pcpi_rs1[23]
.sym 105087 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105090 soc.cpu.pcpi_rs1[24]
.sym 105091 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105094 soc.cpu.pcpi_rs1[25]
.sym 105095 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105098 soc.cpu.pcpi_rs1[26]
.sym 105099 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105102 soc.cpu.pcpi_rs1[27]
.sym 105103 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105106 soc.cpu.pcpi_rs1[28]
.sym 105107 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105110 soc.cpu.pcpi_rs1[29]
.sym 105111 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105114 soc.cpu.pcpi_rs1[30]
.sym 105115 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105118 $PACKER_VCC_NET
.sym 105120 $nextpnr_ICESTORM_LC_8$I3
.sym 105122 soc.cpu.pcpi_rs1[31]
.sym 105123 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 105124 $nextpnr_ICESTORM_LC_8$COUT
.sym 105126 $PACKER_VCC_NET
.sym 105128 $nextpnr_ICESTORM_LC_9$I3
.sym 105129 soc.cpu.instr_bge
.sym 105130 soc.cpu.instr_bge_SB_LUT4_I0_I1
.sym 105131 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO
.sym 105132 $nextpnr_ICESTORM_LC_9$COUT
.sym 105135 soc.cpu.is_alu_reg_imm
.sym 105136 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105138 soc.cpu.is_alu_reg_imm
.sym 105139 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105140 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 105141 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105142 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 105143 soc.cpu.mem_rdata_q[12]
.sym 105144 soc.cpu.mem_rdata_q[13]
.sym 105147 soc.cpu.is_alu_reg_reg
.sym 105148 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105151 soc.cpu.is_alu_reg_imm
.sym 105152 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105156 pwm_r.counter[4]
.sym 105160 pwm_r.counter[3]
.sym 105164 pwm_r.counter[7]
.sym 105165 gpio_led_r[3]
.sym 105166 pwm_r.counter[3]
.sym 105167 gpio_led_r[2]
.sym 105168 pwm_r.counter[2]
.sym 105169 gpio_led_r[7]
.sym 105170 pwm_r.counter[7]
.sym 105171 gpio_led_r[5]
.sym 105172 pwm_r.counter[5]
.sym 105176 pwm_r.counter[2]
.sym 105180 pwm_r.counter[5]
.sym 105181 gpio_led_r[4]
.sym 105182 pwm_r.counter[4]
.sym 105183 pwm_r.counter[5]
.sym 105184 gpio_led_r[5]
.sym 105186 pwm_r.counter[0]
.sym 105191 pwm_r.counter[1]
.sym 105195 pwm_r.counter[2]
.sym 105196 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 105199 pwm_r.counter[3]
.sym 105200 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 105203 pwm_r.counter[4]
.sym 105204 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 105207 pwm_r.counter[5]
.sym 105208 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 105211 pwm_r.counter[6]
.sym 105212 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 105215 pwm_r.counter[7]
.sym 105216 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 105218 gpio_led_g[0]
.sym 105219 pwm_g.counter_SB_DFF_Q_7_D
.sym 105222 gpio_led_g[1]
.sym 105223 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 105226 gpio_led_g[2]
.sym 105227 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 105230 gpio_led_g[3]
.sym 105231 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 105234 gpio_led_g[4]
.sym 105235 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 105238 gpio_led_g[5]
.sym 105239 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 105242 gpio_led_g[6]
.sym 105243 pwm_g.counter_SB_DFF_Q_7_D_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 105246 gpio_led_g[7]
.sym 105247 LED_G_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 105252 $nextpnr_ICESTORM_LC_21$I3
.sym 105256 pwm_g.counter[4]
.sym 105260 pwm_g.counter[5]
.sym 105261 LED_G_SB_LUT4_O_I0
.sym 105262 LED_G_SB_LUT4_O_I1
.sym 105263 LED_G_SB_LUT4_O_I2
.sym 105264 LED_G_SB_LUT4_O_I3
.sym 105265 pwm_g.counter[4]
.sym 105266 gpio_led_g[4]
.sym 105267 gpio_led_g[6]
.sym 105268 pwm_g.counter[6]
.sym 105272 pwm_g.counter[7]
.sym 105276 pwm_g.counter[2]
.sym 105277 gpio_led_g[7]
.sym 105278 pwm_g.counter[7]
.sym 105279 gpio_led_g[0]
.sym 105280 pwm_g.counter[0]
.sym 105281 pwm_g.counter_SB_DFF_Q_7_D
.sym 105288 pwm_g.counter[0]
.sym 105314 soc.simpleuart.recv_state[0]
.sym 105319 soc.simpleuart.recv_state[1]
.sym 105321 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105323 soc.simpleuart.recv_state[2]
.sym 105324 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105325 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 105326 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105327 soc.simpleuart.recv_state[3]
.sym 105328 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105329 soc.simpleuart.recv_state[1]
.sym 105330 soc.simpleuart.recv_state[3]
.sym 105331 soc.simpleuart.recv_state[0]
.sym 105332 soc.simpleuart.recv_state[2]
.sym 105334 UART_RX_SB_LUT4_I2_I1
.sym 105335 UART_RX$SB_IO_IN
.sym 105336 soc.simpleuart.recv_state[0]
.sym 105337 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 105338 UART_RX_SB_LUT4_I2_O
.sym 105339 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105340 soc.simpleuart.recv_state[0]
.sym 105342 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105343 UART_RX_SB_LUT4_I2_I1
.sym 105344 soc.simpleuart.recv_state[2]
.sym 105347 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105348 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105351 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105352 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105355 resetn
.sym 105356 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 105357 soc.simpleuart_reg_div_do[4]
.sym 105358 soc.simpleuart.recv_divcnt[4]
.sym 105359 soc.simpleuart.recv_divcnt[3]
.sym 105360 soc.simpleuart_reg_div_do[3]
.sym 105365 soc.ram_ready
.sym 105366 iomem_addr[16]
.sym 105367 soc.memory.rdata_1[18]
.sym 105368 soc.memory.rdata_0[18]
.sym 105370 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105371 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 105372 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 105377 soc.simpleuart.recv_divcnt[13]
.sym 105378 soc.simpleuart_reg_div_do[13]
.sym 105379 soc.simpleuart_reg_div_do[12]
.sym 105380 soc.simpleuart.recv_divcnt[12]
.sym 105384 soc.simpleuart_reg_div_do[4]
.sym 105388 soc.simpleuart_reg_div_do[2]
.sym 105391 soc.simpleuart.recv_divcnt[0]
.sym 105392 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105393 soc.simpleuart.recv_divcnt[7]
.sym 105394 soc.simpleuart_reg_div_do[7]
.sym 105395 soc.simpleuart.recv_divcnt[6]
.sym 105396 soc.simpleuart_reg_div_do[6]
.sym 105400 soc.simpleuart_reg_div_do[1]
.sym 105401 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 105402 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105403 soc.simpleuart.recv_divcnt[2]
.sym 105404 soc.simpleuart_reg_div_do[2]
.sym 105408 soc.simpleuart_reg_div_do[7]
.sym 105410 soc.simpleuart.recv_divcnt[0]
.sym 105411 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 105414 soc.simpleuart.recv_divcnt[1]
.sym 105415 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 105418 soc.simpleuart.recv_divcnt[2]
.sym 105419 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 105422 soc.simpleuart.recv_divcnt[3]
.sym 105423 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 105426 soc.simpleuart.recv_divcnt[4]
.sym 105427 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 105430 soc.simpleuart.recv_divcnt[5]
.sym 105431 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 105434 soc.simpleuart.recv_divcnt[6]
.sym 105435 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 105438 soc.simpleuart.recv_divcnt[7]
.sym 105439 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 105442 soc.simpleuart.recv_divcnt[8]
.sym 105443 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 105446 soc.simpleuart.recv_divcnt[9]
.sym 105447 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105450 soc.simpleuart.recv_divcnt[10]
.sym 105451 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 105454 soc.simpleuart.recv_divcnt[11]
.sym 105455 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 105458 soc.simpleuart.recv_divcnt[12]
.sym 105459 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 105462 soc.simpleuart.recv_divcnt[13]
.sym 105463 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 105466 soc.simpleuart.recv_divcnt[14]
.sym 105467 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 105470 soc.simpleuart.recv_divcnt[15]
.sym 105471 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 105474 soc.simpleuart.recv_divcnt[16]
.sym 105475 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 105478 soc.simpleuart.recv_divcnt[17]
.sym 105479 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 105482 soc.simpleuart.recv_divcnt[18]
.sym 105483 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 105486 soc.simpleuart.recv_divcnt[19]
.sym 105487 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 105490 soc.simpleuart.recv_divcnt[20]
.sym 105491 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 105494 soc.simpleuart.recv_divcnt[21]
.sym 105495 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 105498 soc.simpleuart.recv_divcnt[22]
.sym 105499 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 105502 soc.simpleuart.recv_divcnt[23]
.sym 105503 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 105506 soc.simpleuart.recv_divcnt[24]
.sym 105507 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 105510 soc.simpleuart.recv_divcnt[25]
.sym 105511 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 105514 soc.simpleuart.recv_divcnt[26]
.sym 105515 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 105518 soc.simpleuart.recv_divcnt[27]
.sym 105519 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 105522 soc.simpleuart.recv_divcnt[28]
.sym 105523 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 105526 soc.simpleuart.recv_divcnt[29]
.sym 105527 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 105530 soc.simpleuart.recv_divcnt[30]
.sym 105531 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 105534 soc.simpleuart.recv_divcnt[31]
.sym 105535 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 105540 $nextpnr_ICESTORM_LC_30$I3
.sym 105544 soc.simpleuart_reg_div_do[11]
.sym 105548 soc.simpleuart_reg_div_do[13]
.sym 105552 soc.simpleuart_reg_div_do[14]
.sym 105556 soc.simpleuart_reg_div_do[12]
.sym 105560 soc.simpleuart_reg_div_do[27]
.sym 105564 soc.simpleuart_reg_div_do[17]
.sym 105568 soc.simpleuart_reg_div_do[24]
.sym 105569 iomem_wdata[18]
.sym 105573 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105574 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 105575 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105576 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105577 iomem_wdata[17]
.sym 105581 iomem_wdata[16]
.sym 105588 soc.simpleuart_reg_div_do[22]
.sym 105590 resetn
.sym 105591 iomem_wstrb[0]
.sym 105592 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 105596 soc.simpleuart_reg_div_do[16]
.sym 105598 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105599 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105600 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105601 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105602 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105603 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 105604 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105607 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105608 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105610 soc.cpu.mem_xfer
.sym 105611 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 105612 soc.cpu.mem_rdata_q[14]
.sym 105616 soc.simpleuart_reg_div_do[30]
.sym 105617 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105618 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105619 soc.simpleuart.send_divcnt[20]
.sym 105620 soc.simpleuart_reg_div_do[20]
.sym 105623 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 105624 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 105628 soc.simpleuart_reg_div_do[26]
.sym 105629 soc.simpleuart.send_divcnt[9]
.sym 105630 soc.simpleuart_reg_div_do[9]
.sym 105631 soc.simpleuart_reg_div_do[11]
.sym 105632 soc.simpleuart.send_divcnt[11]
.sym 105636 soc.simpleuart_reg_div_do[29]
.sym 105637 soc.simpleuart.send_divcnt[10]
.sym 105638 soc.simpleuart_reg_div_do[10]
.sym 105639 soc.simpleuart.send_divcnt[11]
.sym 105640 soc.simpleuart_reg_div_do[11]
.sym 105644 soc.simpleuart_reg_div_do[28]
.sym 105646 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105647 soc.simpleuart.send_divcnt[24]
.sym 105648 soc.simpleuart_reg_div_do[24]
.sym 105649 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 105650 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105651 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105652 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105653 iomem_wdata[20]
.sym 105657 iomem_wdata[21]
.sym 105664 soc.simpleuart_reg_div_do[25]
.sym 105668 soc.simpleuart_reg_div_do[31]
.sym 105669 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 105670 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105671 soc.simpleuart.send_divcnt[29]
.sym 105672 soc.simpleuart_reg_div_do[29]
.sym 105673 iomem_wdata[25]
.sym 105678 resetn
.sym 105679 iomem_wstrb[2]
.sym 105680 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 105683 soc.cpu.mem_state[0]
.sym 105684 soc.cpu.mem_state[1]
.sym 105689 iomem_wdata[27]
.sym 105694 resetn
.sym 105695 iomem_wstrb[2]
.sym 105696 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 105702 soc.cpu.mem_state[1]
.sym 105703 soc.cpu.mem_state[0]
.sym 105704 soc.cpu.mem_xfer
.sym 105705 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 105706 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105707 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 105708 soc.cpu.mem_do_wdata
.sym 105709 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 105710 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105711 soc.cpu.mem_xfer
.sym 105712 soc.cpu.mem_la_read
.sym 105713 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 105714 soc.cpu.mem_xfer
.sym 105715 soc.cpu.mem_la_read
.sym 105716 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105717 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 105718 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105719 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 105720 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105727 soc.cpu.trap
.sym 105728 resetn
.sym 105734 resetn
.sym 105735 iomem_wstrb[1]
.sym 105736 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 105737 soc.cpu.mem_la_wdata[2]
.sym 105738 soc.cpu.mem_wordsize[1]
.sym 105739 soc.cpu.mem_wordsize[2]
.sym 105740 soc.cpu.pcpi_rs2[10]
.sym 105741 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 105742 soc.cpu.pcpi_rs2[26]
.sym 105743 soc.cpu.mem_wordsize[2]
.sym 105744 soc.cpu.mem_wordsize[1]
.sym 105750 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 105751 soc.cpu.pcpi_rs2[10]
.sym 105752 soc.cpu.mem_wordsize[1]
.sym 105761 iomem_wdata[15]
.sym 105765 iomem_wdata[14]
.sym 105773 iomem_wdata[9]
.sym 105777 iomem_wdata[13]
.sym 105781 iomem_wdata[12]
.sym 105785 iomem_wdata[11]
.sym 105789 iomem_wdata[10]
.sym 105793 iomem_wdata[17]
.sym 105797 soc.cpu.pcpi_rs1[25]
.sym 105798 soc.cpu.pcpi_rs2[25]
.sym 105799 soc.cpu.mem_la_wdata[0]
.sym 105800 soc.cpu.pcpi_rs1[0]
.sym 105801 iomem_wdata[22]
.sym 105805 iomem_wdata[18]
.sym 105809 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_I0
.sym 105810 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_O
.sym 105811 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 105812 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 105813 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 105814 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 105815 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 105816 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I3_O
.sym 105817 iomem_wdata[16]
.sym 105821 soc.cpu.pcpi_rs2[18]
.sym 105822 soc.cpu.pcpi_rs1[18]
.sym 105823 soc.cpu.pcpi_rs2[9]
.sym 105824 soc.cpu.pcpi_rs1[9]
.sym 105827 soc.cpu.pcpi_rs2[16]
.sym 105828 soc.cpu.pcpi_rs1[16]
.sym 105829 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105830 soc.cpu.instr_sub
.sym 105831 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 105832 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 105835 soc.cpu.pcpi_rs2[11]
.sym 105836 soc.cpu.pcpi_rs1[11]
.sym 105839 soc.cpu.pcpi_rs2[27]
.sym 105840 soc.cpu.pcpi_rs1[27]
.sym 105841 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 105842 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 105843 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 105844 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 105847 soc.cpu.pcpi_rs2[30]
.sym 105848 soc.cpu.pcpi_rs1[30]
.sym 105849 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105850 soc.cpu.instr_sub
.sym 105851 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 105852 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 105853 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105854 soc.cpu.instr_sub
.sym 105855 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 105856 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 105857 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105858 soc.cpu.instr_sub
.sym 105859 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 105860 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 105861 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105862 soc.cpu.instr_sub
.sym 105863 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 105864 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 105865 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105866 soc.cpu.instr_sub
.sym 105867 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2
.sym 105868 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I3
.sym 105871 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 105872 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 105873 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105874 soc.cpu.instr_sub
.sym 105875 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 105876 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 105879 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 105880 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 105881 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 105882 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 105883 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 105884 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105885 soc.cpu.alu_out_SB_LUT4_O_20_I0
.sym 105886 soc.cpu.alu_out_SB_LUT4_O_20_I1
.sym 105887 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 105888 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105889 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105890 soc.cpu.instr_sub
.sym 105891 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 105892 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 105893 soc.cpu.alu_out_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 105894 soc.cpu.pcpi_rs2[18]
.sym 105895 soc.cpu.pcpi_rs1[18]
.sym 105896 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105897 soc.cpu.alu_out_SB_LUT4_O_1_I0
.sym 105898 soc.cpu.alu_out_SB_LUT4_O_1_I1
.sym 105899 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 105900 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105901 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105902 soc.cpu.instr_sub
.sym 105903 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 105904 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 105905 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105906 soc.cpu.instr_sub
.sym 105907 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 105908 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 105909 soc.cpu.pcpi_rs2[18]
.sym 105910 soc.cpu.pcpi_rs1[18]
.sym 105911 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105912 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105913 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105914 soc.cpu.instr_sub
.sym 105915 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 105916 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 105917 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105918 soc.cpu.instr_sub
.sym 105919 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 105920 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 105921 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_O_I0
.sym 105922 soc.cpu.pcpi_rs2[10]
.sym 105923 soc.cpu.pcpi_rs1[10]
.sym 105924 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 105925 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105926 soc.cpu.instr_sub
.sym 105927 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 105928 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 105929 soc.cpu.pcpi_rs2[10]
.sym 105930 soc.cpu.pcpi_rs1[10]
.sym 105931 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 105932 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 105933 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105934 soc.cpu.instr_sub
.sym 105935 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 105936 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 105939 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 105940 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 105941 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 105942 soc.cpu.instr_sub
.sym 105943 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 105944 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 105947 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 105948 soc.cpu.alu_out_SB_LUT4_O_21_I3
.sym 105952 soc.cpu.mem_la_wdata[2]
.sym 105954 soc.cpu.pcpi_rs1[0]
.sym 105955 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105958 soc.cpu.pcpi_rs1[1]
.sym 105959 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105960 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 105962 soc.cpu.pcpi_rs1[2]
.sym 105963 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105964 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 105966 soc.cpu.pcpi_rs1[3]
.sym 105967 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105968 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 105970 soc.cpu.pcpi_rs1[4]
.sym 105971 soc.cpu.alu_out_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105972 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 105974 soc.cpu.pcpi_rs1[5]
.sym 105975 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105976 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 105978 soc.cpu.pcpi_rs1[6]
.sym 105979 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105980 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 105982 soc.cpu.pcpi_rs1[7]
.sym 105983 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105984 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 105986 soc.cpu.pcpi_rs1[8]
.sym 105987 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105988 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 105990 soc.cpu.pcpi_rs1[9]
.sym 105991 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105992 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 105994 soc.cpu.pcpi_rs1[10]
.sym 105995 soc.cpu.alu_out_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 105996 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 105998 soc.cpu.pcpi_rs1[11]
.sym 105999 soc.cpu.alu_out_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106000 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 106002 soc.cpu.pcpi_rs1[12]
.sym 106003 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106004 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 106006 soc.cpu.pcpi_rs1[13]
.sym 106007 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106008 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 106010 soc.cpu.pcpi_rs1[14]
.sym 106011 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106012 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 106014 soc.cpu.pcpi_rs1[15]
.sym 106015 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106016 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 106018 soc.cpu.pcpi_rs1[16]
.sym 106019 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106020 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 106022 soc.cpu.pcpi_rs1[17]
.sym 106023 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106024 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 106026 soc.cpu.pcpi_rs1[18]
.sym 106027 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106028 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 106030 soc.cpu.pcpi_rs1[19]
.sym 106031 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106032 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 106034 soc.cpu.pcpi_rs1[20]
.sym 106035 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106036 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 106038 soc.cpu.pcpi_rs1[21]
.sym 106039 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106040 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 106042 soc.cpu.pcpi_rs1[22]
.sym 106043 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106044 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 106046 soc.cpu.pcpi_rs1[23]
.sym 106047 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106048 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 106050 soc.cpu.pcpi_rs1[24]
.sym 106051 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106052 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 106054 soc.cpu.pcpi_rs1[25]
.sym 106055 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106056 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 106058 soc.cpu.pcpi_rs1[26]
.sym 106059 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106060 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 106062 soc.cpu.pcpi_rs1[27]
.sym 106063 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106064 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 106066 soc.cpu.pcpi_rs1[28]
.sym 106067 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106068 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 106070 soc.cpu.pcpi_rs1[29]
.sym 106071 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106072 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 106074 soc.cpu.pcpi_rs1[30]
.sym 106075 soc.cpu.alu_out_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106076 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 106078 soc.cpu.pcpi_rs1[31]
.sym 106079 soc.cpu.instr_bge_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 106080 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 106084 $nextpnr_ICESTORM_LC_5$I3
.sym 106085 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 106086 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 106087 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 106088 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 106090 soc.cpu.pcpi_rs1[31]
.sym 106091 soc.cpu.instr_sra
.sym 106092 soc.cpu.instr_srai
.sym 106093 soc.cpu.instr_srli
.sym 106094 soc.cpu.instr_srai
.sym 106095 soc.cpu.instr_srl
.sym 106096 soc.cpu.instr_sra
.sym 106099 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106100 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 106101 soc.cpu.instr_ori
.sym 106102 soc.cpu.instr_andi
.sym 106103 soc.cpu.instr_slli
.sym 106104 soc.cpu.instr_srli
.sym 106105 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 106106 soc.cpu.mem_rdata_q[13]
.sym 106107 soc.cpu.mem_rdata_q[12]
.sym 106108 soc.cpu.mem_rdata_q[14]
.sym 106109 soc.cpu.instr_srai
.sym 106110 soc.cpu.instr_add
.sym 106111 soc.cpu.instr_sub
.sym 106112 soc.cpu.instr_sll
.sym 106113 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 106114 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106115 soc.cpu.is_sb_sh_sw
.sym 106116 soc.cpu.is_sll_srl_sra
.sym 106117 soc.cpu.instr_sh
.sym 106118 soc.cpu.instr_sw
.sym 106119 soc.cpu.instr_addi
.sym 106120 soc.cpu.instr_xori
.sym 106123 soc.cpu.is_sb_sh_sw
.sym 106124 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106127 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 106128 soc.cpu.is_slli_srli_srai
.sym 106129 soc.cpu.mem_rdata_q[13]
.sym 106130 soc.cpu.is_sb_sh_sw
.sym 106131 soc.cpu.mem_rdata_q[12]
.sym 106132 soc.cpu.mem_rdata_q[14]
.sym 106135 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106136 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106141 soc.cpu.cpu_state[2]
.sym 106142 soc.cpu.is_sb_sh_sw
.sym 106143 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 106144 soc.cpu.is_slli_srli_srai
.sym 106147 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 106148 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 106149 soc.cpu.cpu_state[2]
.sym 106150 soc.cpu.is_slli_srli_srai
.sym 106151 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 106152 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 106155 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 106156 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 106157 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I2
.sym 106158 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106159 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106160 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106162 soc.cpu.is_sll_srl_sra
.sym 106163 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I2
.sym 106164 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 106171 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 106172 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 106175 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 106176 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106179 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 106180 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106183 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106184 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106187 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 106188 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106189 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106190 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 106191 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106192 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 106194 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 106195 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 106196 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 106198 soc.cpu.mem_wordsize[0]
.sym 106199 soc.cpu.pcpi_rs1[1]
.sym 106200 soc.cpu.pcpi_rs1[0]
.sym 106201 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106202 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106203 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 106204 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 106207 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 106208 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106209 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106210 resetn
.sym 106211 soc.cpu.mem_wordsize[0]
.sym 106212 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106219 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106220 LED_G_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106222 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 106223 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106224 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106225 pwm_g.counter[2]
.sym 106226 gpio_led_g[2]
.sym 106227 gpio_led_g[5]
.sym 106228 pwm_g.counter[5]
.sym 106230 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106231 resetn
.sym 106232 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106234 soc.cpu.mem_wordsize[2]
.sym 106235 soc.cpu.pcpi_rs1[0]
.sym 106236 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 106238 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 106239 soc.cpu.pcpi_rs1[0]
.sym 106240 soc.cpu.mem_wordsize[2]
.sym 106274 resetn_SB_LUT4_I3_O
.sym 106275 reset_cnt[0]
.sym 106279 reset_cnt[1]
.sym 106280 reset_cnt_SB_CARRY_I1_CO[1]
.sym 106283 reset_cnt[2]
.sym 106284 reset_cnt_SB_CARRY_I1_CO[2]
.sym 106287 reset_cnt[3]
.sym 106288 reset_cnt_SB_CARRY_I1_CO[3]
.sym 106291 reset_cnt[4]
.sym 106292 reset_cnt_SB_CARRY_I1_CO[4]
.sym 106295 reset_cnt[5]
.sym 106296 reset_cnt_SB_CARRY_I1_CO[5]
.sym 106298 reset_cnt[4]
.sym 106299 reset_cnt[5]
.sym 106300 resetn_SB_LUT4_O_I3
.sym 106301 reset_cnt[0]
.sym 106302 reset_cnt[1]
.sym 106303 reset_cnt[2]
.sym 106304 reset_cnt[3]
.sym 106309 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106310 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106311 soc.simpleuart.recv_divcnt[1]
.sym 106312 soc.simpleuart_reg_div_do[1]
.sym 106313 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106314 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106315 soc.simpleuart_reg_div_do[12]
.sym 106316 soc.simpleuart.recv_divcnt[12]
.sym 106319 resetn
.sym 106320 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 106323 soc.simpleuart_reg_div_do[14]
.sym 106324 soc.simpleuart.recv_divcnt[14]
.sym 106329 $PACKER_VCC_NET
.sym 106335 soc.simpleuart.recv_divcnt[8]
.sym 106336 soc.simpleuart_reg_div_do[8]
.sym 106338 soc.simpleuart.send_bitcnt[0]
.sym 106342 soc.simpleuart.send_bitcnt[1]
.sym 106343 $PACKER_VCC_NET
.sym 106344 soc.simpleuart.send_bitcnt[0]
.sym 106346 soc.simpleuart.send_bitcnt[2]
.sym 106347 $PACKER_VCC_NET
.sym 106348 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106349 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 106350 soc.simpleuart.send_bitcnt[3]
.sym 106351 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 106352 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 106353 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 106354 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 106355 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 106356 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_O
.sym 106358 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 106359 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 106360 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 106361 soc.simpleuart.send_bitcnt[3]
.sym 106362 soc.simpleuart.send_bitcnt[2]
.sym 106363 soc.simpleuart.send_bitcnt[1]
.sym 106364 soc.simpleuart.send_bitcnt[0]
.sym 106367 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 106368 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 106372 soc.simpleuart.recv_divcnt[22]
.sym 106374 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106375 soc.simpleuart.recv_divcnt[17]
.sym 106376 soc.simpleuart_reg_div_do[17]
.sym 106378 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106379 soc.simpleuart.recv_divcnt[5]
.sym 106380 soc.simpleuart_reg_div_do[5]
.sym 106381 soc.simpleuart_reg_div_do[23]
.sym 106382 soc.simpleuart.recv_divcnt[23]
.sym 106383 soc.simpleuart.recv_divcnt[22]
.sym 106384 soc.simpleuart_reg_div_do[22]
.sym 106388 soc.simpleuart.recv_divcnt[23]
.sym 106392 soc.simpleuart.recv_divcnt[17]
.sym 106396 soc.simpleuart.recv_divcnt[20]
.sym 106397 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106398 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106399 soc.simpleuart_reg_div_do[8]
.sym 106400 soc.simpleuart.recv_divcnt[8]
.sym 106404 soc.simpleuart_reg_div_do[0]
.sym 106408 soc.simpleuart.recv_divcnt[26]
.sym 106409 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106410 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106411 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106412 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106416 soc.simpleuart.recv_divcnt[28]
.sym 106417 soc.simpleuart.recv_divcnt[11]
.sym 106418 soc.simpleuart_reg_div_do[11]
.sym 106419 soc.simpleuart.recv_divcnt[10]
.sym 106420 soc.simpleuart_reg_div_do[10]
.sym 106424 soc.simpleuart_reg_div_do[8]
.sym 106425 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106426 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106427 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106428 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106429 soc.simpleuart.recv_divcnt[15]
.sym 106430 soc.simpleuart_reg_div_do[15]
.sym 106431 soc.simpleuart.recv_divcnt[14]
.sym 106432 soc.simpleuart_reg_div_do[14]
.sym 106433 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106434 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106435 soc.simpleuart.recv_divcnt[29]
.sym 106436 soc.simpleuart_reg_div_do[29]
.sym 106437 soc.simpleuart.recv_divcnt[21]
.sym 106438 soc.simpleuart_reg_div_do[21]
.sym 106439 soc.simpleuart.recv_divcnt[16]
.sym 106440 soc.simpleuart_reg_div_do[16]
.sym 106441 soc.simpleuart.recv_divcnt[26]
.sym 106442 soc.simpleuart_reg_div_do[26]
.sym 106443 soc.simpleuart.recv_divcnt[27]
.sym 106444 soc.simpleuart_reg_div_do[27]
.sym 106445 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106446 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106447 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106448 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106449 soc.simpleuart.recv_divcnt[20]
.sym 106450 soc.simpleuart_reg_div_do[20]
.sym 106451 soc.simpleuart.recv_divcnt[9]
.sym 106452 soc.simpleuart_reg_div_do[9]
.sym 106453 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106454 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106455 soc.simpleuart.recv_divcnt[18]
.sym 106456 soc.simpleuart_reg_div_do[18]
.sym 106457 soc.simpleuart.recv_divcnt[19]
.sym 106458 soc.simpleuart_reg_div_do[19]
.sym 106459 soc.simpleuart.recv_divcnt[0]
.sym 106460 soc.simpleuart_reg_div_do[0]
.sym 106461 soc.simpleuart.recv_divcnt[30]
.sym 106462 soc.simpleuart_reg_div_do[30]
.sym 106463 soc.simpleuart.recv_divcnt[28]
.sym 106464 soc.simpleuart_reg_div_do[28]
.sym 106466 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106467 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 106468 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106469 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106470 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106471 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106472 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 106473 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106474 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106475 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106476 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106477 soc.simpleuart_reg_div_do[26]
.sym 106478 soc.simpleuart.recv_divcnt[26]
.sym 106479 soc.simpleuart_reg_div_do[27]
.sym 106480 soc.simpleuart.recv_divcnt[27]
.sym 106481 soc.simpleuart.recv_divcnt[31]
.sym 106482 soc.simpleuart_reg_div_do[31]
.sym 106483 soc.simpleuart.recv_divcnt[24]
.sym 106484 soc.simpleuart_reg_div_do[24]
.sym 106486 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106487 soc.simpleuart.recv_divcnt[25]
.sym 106488 soc.simpleuart_reg_div_do[25]
.sym 106490 soc.cpu.mem_xfer
.sym 106491 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 106492 soc.cpu.mem_rdata_q[27]
.sym 106496 soc.simpleuart.recv_divcnt[25]
.sym 106498 soc.cpu.mem_xfer
.sym 106499 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 106500 soc.cpu.mem_rdata_q[13]
.sym 106501 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 106502 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106503 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106504 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 106505 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106506 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106507 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 106508 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 106511 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 106512 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106515 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 106516 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 106519 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 106520 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 106521 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 106522 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 106523 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 106524 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 106526 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 106527 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106528 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 106530 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 106531 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 106532 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 106533 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106534 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 106535 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106536 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106537 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 106538 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 106539 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 106540 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106542 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106543 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106544 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 106545 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I0
.sym 106546 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 106547 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 106548 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3
.sym 106551 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 106552 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106553 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 106554 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106555 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106556 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106557 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 106558 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 106559 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 106560 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 106563 soc.cpu.mem_rdata_latched[12]
.sym 106564 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106567 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106568 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 106569 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 106570 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 106571 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106572 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106575 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 106576 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106578 soc.cpu.mem_rdata_latched[12]
.sym 106579 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 106580 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 106582 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106583 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106584 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106587 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106588 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106590 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106591 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106592 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 106594 soc.cpu.mem_xfer
.sym 106595 soc.cpu.mem_rdata_latched[12]
.sym 106596 soc.cpu.mem_rdata_q[12]
.sym 106597 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 106598 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 106599 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 106600 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106601 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 106602 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106603 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106604 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 106605 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106606 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106607 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106608 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106609 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 106610 soc.cpu.mem_do_rdata
.sym 106611 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 106612 soc.mem_valid
.sym 106615 soc.cpu.mem_rdata_latched[12]
.sym 106616 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106619 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106620 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 106622 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 106623 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 106624 soc.cpu.mem_do_rinst
.sym 106625 soc.cpu.mem_state[1]
.sym 106626 soc.cpu.mem_state[0]
.sym 106627 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I1_O
.sym 106628 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106631 soc.cpu.mem_state[1]
.sym 106632 soc.cpu.mem_state[0]
.sym 106633 iomem_wdata[28]
.sym 106639 soc.cpu.mem_xfer
.sym 106640 soc.cpu.mem_la_read
.sym 106642 resetn
.sym 106643 iomem_wstrb[3]
.sym 106644 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106646 resetn
.sym 106647 iomem_wstrb[3]
.sym 106648 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 106649 iomem_wdata[29]
.sym 106653 resetn
.sym 106654 soc.cpu.trap
.sym 106655 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 106656 soc.cpu.trap_SB_LUT4_I1_I3
.sym 106659 soc.cpu.trap_SB_LUT4_I3_O
.sym 106660 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106664 soc.cpu.trap_SB_LUT4_I3_O
.sym 106667 soc.cpu.mem_state[1]
.sym 106668 soc.cpu.mem_state[0]
.sym 106671 soc.cpu.mem_do_wdata
.sym 106672 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106675 soc.cpu.trap_SB_LUT4_I1_I3
.sym 106676 soc.cpu.mem_do_rinst
.sym 106678 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106679 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 106680 soc.cpu.mem_do_rdata
.sym 106682 soc.cpu.trap_SB_LUT4_I3_O
.sym 106683 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 106684 soc.cpu.clear_prefetched_high_word
.sym 106685 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 106686 soc.cpu.mem_xfer
.sym 106687 soc.cpu.mem_la_read
.sym 106688 soc.cpu.mem_do_rdata
.sym 106691 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 106692 soc.cpu.trap_SB_LUT4_I3_O
.sym 106707 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 106708 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 106709 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I2
.sym 106715 soc.cpu.clear_prefetched_high_word_q
.sym 106716 soc.cpu.prefetched_high_word
.sym 106719 resetn
.sym 106720 soc.cpu.trap
.sym 106721 soc.cpu.mem_wordsize[2]
.sym 106722 soc.cpu.mem_wordsize[1]
.sym 106723 soc.cpu.mem_la_wdata[5]
.sym 106724 soc.cpu.pcpi_rs2[21]
.sym 106726 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 106727 soc.cpu.pcpi_rs2[13]
.sym 106728 soc.cpu.mem_wordsize[1]
.sym 106729 soc.cpu.mem_rdata_q[27]
.sym 106730 soc.cpu.mem_rdata_q[25]
.sym 106731 soc.cpu.mem_rdata_q[28]
.sym 106732 soc.cpu.mem_rdata_q[26]
.sym 106733 soc.cpu.mem_wordsize[2]
.sym 106734 soc.cpu.mem_wordsize[1]
.sym 106735 soc.cpu.mem_la_wdata[4]
.sym 106736 soc.cpu.pcpi_rs2[20]
.sym 106737 soc.cpu.mem_la_wdata[5]
.sym 106738 soc.cpu.mem_wordsize[1]
.sym 106739 soc.cpu.mem_wordsize[2]
.sym 106740 soc.cpu.pcpi_rs2[13]
.sym 106745 soc.cpu.mem_wordsize[2]
.sym 106746 soc.cpu.mem_wordsize[1]
.sym 106747 soc.cpu.mem_la_wdata[3]
.sym 106748 soc.cpu.pcpi_rs2[19]
.sym 106749 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 106750 soc.cpu.pcpi_rs2[29]
.sym 106751 soc.cpu.mem_wordsize[2]
.sym 106752 soc.cpu.mem_wordsize[1]
.sym 106754 soc.cpu.pcpi_rs1[0]
.sym 106755 soc.cpu.mem_la_wdata[0]
.sym 106758 soc.cpu.pcpi_rs1[1]
.sym 106759 soc.cpu.mem_la_wdata[1]
.sym 106760 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 106762 soc.cpu.pcpi_rs1[2]
.sym 106763 soc.cpu.mem_la_wdata[2]
.sym 106764 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 106766 soc.cpu.pcpi_rs1[3]
.sym 106767 soc.cpu.mem_la_wdata[3]
.sym 106768 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 106770 soc.cpu.pcpi_rs1[4]
.sym 106771 soc.cpu.mem_la_wdata[4]
.sym 106772 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 106774 soc.cpu.pcpi_rs1[5]
.sym 106775 soc.cpu.mem_la_wdata[5]
.sym 106776 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 106778 soc.cpu.pcpi_rs1[6]
.sym 106779 soc.cpu.mem_la_wdata[6]
.sym 106780 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 106782 soc.cpu.pcpi_rs1[7]
.sym 106783 soc.cpu.mem_la_wdata[7]
.sym 106784 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 106786 soc.cpu.pcpi_rs1[8]
.sym 106787 soc.cpu.pcpi_rs2[8]
.sym 106788 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 106790 soc.cpu.pcpi_rs1[9]
.sym 106791 soc.cpu.pcpi_rs2[9]
.sym 106792 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 106794 soc.cpu.pcpi_rs1[10]
.sym 106795 soc.cpu.pcpi_rs2[10]
.sym 106796 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 106798 soc.cpu.pcpi_rs1[11]
.sym 106799 soc.cpu.pcpi_rs2[11]
.sym 106800 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 106802 soc.cpu.pcpi_rs1[12]
.sym 106803 soc.cpu.pcpi_rs2[12]
.sym 106804 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 106806 soc.cpu.pcpi_rs1[13]
.sym 106807 soc.cpu.pcpi_rs2[13]
.sym 106808 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 106810 soc.cpu.pcpi_rs1[14]
.sym 106811 soc.cpu.pcpi_rs2[14]
.sym 106812 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 106814 soc.cpu.pcpi_rs1[15]
.sym 106815 soc.cpu.pcpi_rs2[15]
.sym 106816 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 106818 soc.cpu.pcpi_rs1[16]
.sym 106819 soc.cpu.pcpi_rs2[16]
.sym 106820 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 106822 soc.cpu.pcpi_rs1[17]
.sym 106823 soc.cpu.pcpi_rs2[17]
.sym 106824 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 106826 soc.cpu.pcpi_rs1[18]
.sym 106827 soc.cpu.pcpi_rs2[18]
.sym 106828 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 106830 soc.cpu.pcpi_rs1[19]
.sym 106831 soc.cpu.pcpi_rs2[19]
.sym 106832 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 106834 soc.cpu.pcpi_rs1[20]
.sym 106835 soc.cpu.pcpi_rs2[20]
.sym 106836 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 106838 soc.cpu.pcpi_rs1[21]
.sym 106839 soc.cpu.pcpi_rs2[21]
.sym 106840 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 106842 soc.cpu.pcpi_rs1[22]
.sym 106843 soc.cpu.pcpi_rs2[22]
.sym 106844 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 106846 soc.cpu.pcpi_rs1[23]
.sym 106847 soc.cpu.pcpi_rs2[23]
.sym 106848 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 106850 soc.cpu.pcpi_rs1[24]
.sym 106851 soc.cpu.pcpi_rs2[24]
.sym 106852 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 106854 soc.cpu.pcpi_rs1[25]
.sym 106855 soc.cpu.pcpi_rs2[25]
.sym 106856 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 106858 soc.cpu.pcpi_rs1[26]
.sym 106859 soc.cpu.pcpi_rs2[26]
.sym 106860 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 106862 soc.cpu.pcpi_rs1[27]
.sym 106863 soc.cpu.pcpi_rs2[27]
.sym 106864 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 106866 soc.cpu.pcpi_rs1[28]
.sym 106867 soc.cpu.pcpi_rs2[28]
.sym 106868 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 106870 soc.cpu.pcpi_rs1[29]
.sym 106871 soc.cpu.pcpi_rs2[29]
.sym 106872 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 106874 soc.cpu.pcpi_rs1[30]
.sym 106875 soc.cpu.pcpi_rs2[30]
.sym 106876 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 106878 soc.cpu.pcpi_rs1[31]
.sym 106879 soc.cpu.pcpi_rs2[31]
.sym 106880 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 106881 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106882 soc.cpu.instr_sub
.sym 106883 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 106884 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 106885 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106886 soc.cpu.instr_sub
.sym 106887 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 106888 soc.cpu.alu_out_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 106889 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 106890 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 106891 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 106892 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106893 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106894 soc.cpu.instr_sub
.sym 106895 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 106896 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 106897 soc.cpu.pcpi_rs2[13]
.sym 106898 soc.cpu.pcpi_rs1[13]
.sym 106899 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106900 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106903 soc.cpu.pcpi_rs2[13]
.sym 106904 soc.cpu.pcpi_rs1[13]
.sym 106905 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106906 soc.cpu.instr_sub
.sym 106907 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 106908 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 106909 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106910 soc.cpu.instr_sub
.sym 106911 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 106912 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 106913 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106914 soc.cpu.instr_sub
.sym 106915 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 106916 soc.cpu.alu_out_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 106919 resetn
.sym 106920 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 106921 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106922 soc.cpu.instr_sub
.sym 106923 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 106924 soc.cpu.alu_out_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 106925 soc.cpu.cpu_state[0]
.sym 106929 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106930 soc.cpu.instr_sub
.sym 106931 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 106932 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 106933 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106934 soc.cpu.instr_sub
.sym 106935 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 106936 soc.cpu.alu_out_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 106940 soc.cpu.mem_la_wdata[0]
.sym 106941 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106942 soc.cpu.instr_sub
.sym 106943 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 106944 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 106945 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106946 soc.cpu.instr_sub
.sym 106947 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106948 soc.cpu.alu_out_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 106952 soc.cpu.pcpi_rs2[16]
.sym 106956 soc.cpu.pcpi_rs2[19]
.sym 106957 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106958 soc.cpu.instr_sub
.sym 106959 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 106960 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 106964 soc.cpu.pcpi_rs2[14]
.sym 106968 soc.cpu.pcpi_rs2[17]
.sym 106972 soc.cpu.pcpi_rs2[13]
.sym 106973 soc.cpu.mem_rdata_q[14]
.sym 106974 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106975 soc.cpu.mem_rdata_q[13]
.sym 106976 soc.cpu.mem_rdata_q[12]
.sym 106980 soc.cpu.pcpi_rs2[20]
.sym 106981 soc.cpu.mem_rdata_q[13]
.sym 106982 soc.cpu.mem_rdata_q[12]
.sym 106983 soc.cpu.mem_rdata_q[14]
.sym 106984 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106985 soc.cpu.instr_and
.sym 106986 soc.cpu.instr_waitirq
.sym 106987 soc.cpu.instr_bgeu
.sym 106988 soc.cpu.instr_blt
.sym 106992 soc.cpu.pcpi_rs2[21]
.sym 106995 soc.cpu.instr_andi
.sym 106996 soc.cpu.instr_and
.sym 107000 soc.cpu.pcpi_rs2[22]
.sym 107004 soc.cpu.pcpi_rs2[18]
.sym 107005 soc.cpu.mem_rdata_q[13]
.sym 107006 soc.cpu.mem_rdata_q[12]
.sym 107007 soc.cpu.mem_rdata_q[14]
.sym 107008 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 107009 soc.cpu.instr_bne
.sym 107010 soc.cpu.instr_bge
.sym 107011 soc.cpu.instr_bltu
.sym 107012 soc.cpu.instr_jalr
.sym 107016 soc.cpu.pcpi_rs2[31]
.sym 107020 soc.cpu.pcpi_rs2[30]
.sym 107022 soc.cpu.mem_rdata_q[14]
.sym 107023 soc.cpu.mem_rdata_q[12]
.sym 107024 soc.cpu.mem_rdata_q[13]
.sym 107025 soc.cpu.mem_rdata_q[13]
.sym 107026 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107027 soc.cpu.mem_rdata_q[14]
.sym 107028 soc.cpu.mem_rdata_q[12]
.sym 107032 soc.cpu.pcpi_rs2[25]
.sym 107036 soc.cpu.pcpi_rs2[29]
.sym 107041 soc.cpu.mem_rdata_q[13]
.sym 107042 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107043 soc.cpu.mem_rdata_q[12]
.sym 107044 soc.cpu.mem_rdata_q[14]
.sym 107045 soc.cpu.is_sb_sh_sw
.sym 107046 soc.cpu.mem_rdata_q[13]
.sym 107047 soc.cpu.mem_rdata_q[12]
.sym 107048 soc.cpu.mem_rdata_q[14]
.sym 107050 soc.cpu.is_alu_reg_imm
.sym 107051 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 107052 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 107053 soc.cpu.mem_rdata_q[14]
.sym 107054 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107055 soc.cpu.mem_rdata_q[13]
.sym 107056 soc.cpu.mem_rdata_q[12]
.sym 107057 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 107058 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 107059 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 107060 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 107061 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107062 soc.cpu.mem_rdata_q[13]
.sym 107063 soc.cpu.mem_rdata_q[12]
.sym 107064 soc.cpu.mem_rdata_q[14]
.sym 107067 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107068 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 107069 soc.cpu.instr_jalr
.sym 107070 soc.cpu.is_alu_reg_imm
.sym 107071 soc.cpu.mem_rdata_q[12]
.sym 107072 soc.cpu.mem_rdata_q[13]
.sym 107075 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 107076 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 107077 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 107078 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 107079 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O
.sym 107080 soc.cpu.is_sb_sh_sw
.sym 107081 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I0
.sym 107082 soc.cpu.is_sll_srl_sra
.sym 107083 soc.cpu.mem_do_rinst
.sym 107084 soc.cpu.mem_do_prefetch
.sym 107085 soc.cpu.is_alu_reg_imm
.sym 107086 soc.cpu.mem_rdata_q[13]
.sym 107087 soc.cpu.mem_rdata_q[12]
.sym 107088 soc.cpu.mem_rdata_q[14]
.sym 107091 soc.cpu.cpu_state[2]
.sym 107092 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 107093 soc.cpu.mem_rdata_q[13]
.sym 107094 soc.cpu.mem_rdata_q[12]
.sym 107095 soc.cpu.mem_rdata_q[14]
.sym 107096 soc.cpu.is_alu_reg_imm
.sym 107099 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 107100 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 107101 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107102 soc.cpu.mem_rdata_q[13]
.sym 107103 soc.cpu.mem_rdata_q[12]
.sym 107104 soc.cpu.mem_rdata_q[14]
.sym 107107 soc.cpu.cpu_state[2]
.sym 107108 soc.cpu.instr_and_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 107109 soc.cpu.cpu_state[0]
.sym 107110 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107111 soc.cpu.irq_mask[1]
.sym 107112 soc.cpu.irq_active
.sym 107114 resetn
.sym 107115 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107116 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 107118 soc.cpu.cpu_state[3]
.sym 107119 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107120 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 107121 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 107122 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 107123 soc.cpu.cpu_state[2]
.sym 107124 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 107125 soc.cpu.cpu_state[5]
.sym 107126 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 107127 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 107128 soc.cpu.mem_do_prefetch
.sym 107130 resetn
.sym 107131 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 107132 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 107134 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107135 soc.cpu.irq_mask[1]
.sym 107136 soc.cpu.irq_active
.sym 107137 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107138 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107139 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107140 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107143 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 107144 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 107145 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107146 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 107147 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107148 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 107149 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 107150 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107151 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 107152 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 107153 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0
.sym 107154 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107155 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2
.sym 107156 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107157 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107158 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107159 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I2
.sym 107160 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 107161 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107162 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2
.sym 107163 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 107164 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_I1_I3
.sym 107167 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I2
.sym 107168 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107171 resetn
.sym 107172 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107174 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 107175 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107176 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107179 soc.cpu.mem_do_wdata
.sym 107180 soc.cpu.mem_do_rdata
.sym 107181 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 107182 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_I0_SB_LUT4_O_I1
.sym 107183 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107184 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 107186 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107187 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107188 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107191 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107192 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 107195 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 107196 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107198 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 107199 resetn
.sym 107200 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107234 resetn
.sym 107235 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 107236 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107237 soc.ram_ready
.sym 107238 iomem_addr[16]
.sym 107239 soc.memory.rdata_1[26]
.sym 107240 soc.memory.rdata_0[26]
.sym 107241 soc.ram_ready
.sym 107242 iomem_addr[16]
.sym 107243 soc.memory.rdata_1[25]
.sym 107244 soc.memory.rdata_0[25]
.sym 107245 soc.ram_ready
.sym 107246 iomem_addr[16]
.sym 107247 soc.memory.rdata_1[30]
.sym 107248 soc.memory.rdata_0[30]
.sym 107252 resetn
.sym 107256 gpio_led_pmod[4]
.sym 107262 resetn_SB_LUT4_I3_O
.sym 107263 reset_cnt[0]
.sym 107265 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107266 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107267 iomem_wdata[6]
.sym 107268 soc.simpleuart.send_pattern[8]
.sym 107275 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107276 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107278 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107279 soc.simpleuart.send_pattern[1]
.sym 107280 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107281 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107282 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107283 iomem_wdata[7]
.sym 107284 soc.simpleuart.send_pattern[9]
.sym 107297 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107298 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107299 iomem_wdata[0]
.sym 107300 soc.simpleuart.send_pattern[2]
.sym 107301 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107302 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107303 iomem_wdata[5]
.sym 107304 soc.simpleuart.send_pattern[7]
.sym 107305 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107306 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107307 iomem_wdata[4]
.sym 107308 soc.simpleuart.send_pattern[6]
.sym 107310 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107311 soc.simpleuart.send_bitcnt[0]
.sym 107312 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107313 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107314 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107315 iomem_wdata[3]
.sym 107316 soc.simpleuart.send_pattern[5]
.sym 107317 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107318 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107319 iomem_wdata[2]
.sym 107320 soc.simpleuart.send_pattern[4]
.sym 107322 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107323 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 107324 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107325 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 107326 soc.simpleuart.send_dummy_SB_LUT4_I3_I2_SB_LUT4_I3_O
.sym 107327 iomem_wdata[1]
.sym 107328 soc.simpleuart.send_pattern[3]
.sym 107329 iomem_wdata[5]
.sym 107333 iomem_wdata[2]
.sym 107340 soc.simpleuart_reg_div_do[6]
.sym 107348 soc.simpleuart_reg_div_do[5]
.sym 107352 soc.simpleuart_reg_div_do[3]
.sym 107353 iomem_wdata[4]
.sym 107357 iomem_wdata[0]
.sym 107369 iomem_wdata[7]
.sym 107374 resetn
.sym 107375 iomem_wstrb[0]
.sym 107376 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 107377 iomem_wdata[6]
.sym 107381 iomem_wdata[3]
.sym 107385 iomem_wdata[5]
.sym 107389 iomem_wdata[0]
.sym 107394 soc.cpu.mem_xfer
.sym 107395 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 107396 soc.cpu.mem_rdata_q[29]
.sym 107425 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 107426 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 107427 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107428 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107429 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 107430 soc.cpu.mem_rdata_latched[12]
.sym 107431 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107432 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 107434 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107435 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107436 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 107437 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 107438 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107439 soc.cpu.mem_rdata_latched[3]
.sym 107440 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107441 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0
.sym 107442 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 107443 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107444 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107446 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 107447 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107448 soc.cpu.mem_rdata_latched[0]
.sym 107449 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 107450 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I1
.sym 107451 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 107452 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 107453 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 107454 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 107455 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107456 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 107457 soc.cpu.mem_rdata_latched[6]
.sym 107458 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107459 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107460 soc.cpu.mem_rdata_latched[12]
.sym 107463 soc.cpu.mem_rdata_latched[12]
.sym 107464 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107465 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 107466 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107467 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107468 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 107469 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107470 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107471 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 107472 soc.cpu.mem_rdata_latched[6]
.sym 107474 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107475 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107476 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107479 soc.cpu.mem_rdata_latched[4]
.sym 107480 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 107483 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 107484 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 107486 soc.cpu.mem_rdata_latched[12]
.sym 107487 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107488 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107490 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 107491 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107492 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 107493 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107494 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107495 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107496 soc.cpu.mem_rdata_latched[4]
.sym 107497 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107498 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107499 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107500 soc.cpu.mem_rdata_latched[12]
.sym 107502 soc.cpu.mem_rdata_latched[2]
.sym 107503 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107504 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 107506 soc.cpu.mem_rdata_latched[5]
.sym 107507 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107508 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 107510 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 107511 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 107512 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 107514 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107515 soc.cpu.mem_rdata_latched[12]
.sym 107516 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107517 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 107518 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107519 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107520 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 107521 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 107522 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107523 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107524 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 107526 soc.cpu.mem_xfer
.sym 107527 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 107528 soc.cpu.mem_rdata_q[28]
.sym 107529 soc.cpu.mem_xfer
.sym 107530 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 107531 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 107532 soc.cpu.mem_rdata_q[10]
.sym 107534 soc.cpu.mem_xfer
.sym 107535 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 107536 soc.cpu.mem_rdata_q[26]
.sym 107539 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107540 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 107543 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 107544 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3
.sym 107545 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 107546 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 107547 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107548 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 107549 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 107550 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 107551 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 107552 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 107553 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107554 soc.cpu.mem_rdata_latched[5]
.sym 107555 soc.cpu.mem_rdata_latched[6]
.sym 107556 soc.cpu.mem_rdata_latched[12]
.sym 107557 soc.cpu.mem_rdata_latched[2]
.sym 107558 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107559 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 107560 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 107562 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107563 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107564 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107565 soc.cpu.mem_rdata_latched[0]
.sym 107566 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 107567 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 107568 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 107569 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 107570 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107571 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 107572 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107573 iomem_wdata[6]
.sym 107577 iomem_wdata[3]
.sym 107581 soc.cpu.mem_xfer
.sym 107582 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107583 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107584 soc.cpu.mem_rdata_q[7]
.sym 107586 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107587 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 107588 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 107590 soc.cpu.mem_rdata_q[11]
.sym 107591 soc.cpu.mem_xfer
.sym 107592 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107594 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 107595 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I2
.sym 107596 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 107598 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107599 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107600 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107603 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 107604 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 107605 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 107606 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 107607 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I2
.sym 107608 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 107609 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I0
.sym 107610 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 107611 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 107612 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I3
.sym 107614 soc.cpu.mem_rdata_q[10]
.sym 107615 soc.cpu.mem_xfer
.sym 107616 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107618 soc.cpu.prefetched_high_word
.sym 107619 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 107620 soc.cpu.clear_prefetched_high_word
.sym 107622 soc.cpu.mem_xfer
.sym 107623 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 107624 soc.cpu.mem_rdata_q[11]
.sym 107627 resetn
.sym 107628 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 107630 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 107631 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 107632 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107635 soc.cpu.mem_do_rinst
.sym 107636 soc.cpu.mem_do_rdata
.sym 107638 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 107639 soc.cpu.prefetched_high_word
.sym 107640 soc.cpu.clear_prefetched_high_word
.sym 107641 resetn
.sym 107642 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 107643 soc.cpu.mem_do_rinst
.sym 107644 soc.cpu.trap_SB_LUT4_I1_I3
.sym 107645 soc.cpu.mem_xfer
.sym 107646 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 107647 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107648 soc.cpu.mem_do_wdata
.sym 107649 iomem_wdata[30]
.sym 107657 iomem_wdata[24]
.sym 107665 iomem_wdata[28]
.sym 107669 iomem_wdata[26]
.sym 107673 iomem_wdata[31]
.sym 107677 iomem_wdata[29]
.sym 107681 soc.cpu.mem_la_wdata[7]
.sym 107685 soc.cpu.mem_la_wdata[3]
.sym 107689 soc.cpu.mem_la_wdata[5]
.sym 107693 soc.cpu.mem_rdata_q[30]
.sym 107694 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107695 soc.cpu.mem_rdata_q[31]
.sym 107696 soc.cpu.mem_rdata_q[29]
.sym 107697 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107698 soc.cpu.mem_rdata_q[30]
.sym 107699 soc.cpu.mem_rdata_q[31]
.sym 107700 soc.cpu.mem_rdata_q[29]
.sym 107701 soc.cpu.mem_la_wdata[6]
.sym 107705 soc.cpu.mem_la_wdata[2]
.sym 107709 soc.cpu.mem_la_wdata[4]
.sym 107713 soc.cpu.mem_wordsize[2]
.sym 107714 soc.cpu.mem_wordsize[1]
.sym 107715 soc.cpu.mem_la_wdata[1]
.sym 107716 soc.cpu.pcpi_rs2[17]
.sym 107717 soc.cpu.mem_la_wdata[0]
.sym 107721 soc.cpu.mem_la_wdata[1]
.sym 107725 soc.cpu.pcpi_rs1[14]
.sym 107726 soc.cpu.pcpi_rs2[14]
.sym 107727 soc.cpu.mem_la_wdata[2]
.sym 107728 soc.cpu.pcpi_rs1[2]
.sym 107729 soc.cpu.mem_wordsize[2]
.sym 107730 soc.cpu.mem_wordsize[1]
.sym 107731 soc.cpu.mem_la_wdata[6]
.sym 107732 soc.cpu.pcpi_rs2[22]
.sym 107737 soc.cpu.mem_wordsize[2]
.sym 107738 soc.cpu.mem_wordsize[1]
.sym 107739 soc.cpu.mem_la_wdata[2]
.sym 107740 soc.cpu.pcpi_rs2[18]
.sym 107741 soc.cpu.alu_out_SB_LUT4_O_12_I2_SB_LUT4_I3_I0
.sym 107742 soc.cpu.mem_la_wdata[7]
.sym 107743 soc.cpu.pcpi_rs1[7]
.sym 107744 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 107745 soc.cpu.pcpi_rs2[16]
.sym 107746 soc.cpu.pcpi_rs1[16]
.sym 107747 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107748 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107749 soc.cpu.pcpi_rs2[9]
.sym 107750 soc.cpu.pcpi_rs1[9]
.sym 107751 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107752 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107755 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 107756 soc.cpu.alu_out_SB_LUT4_O_27_I3
.sym 107757 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 107758 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 107759 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 107760 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107761 soc.cpu.pcpi_rs2[15]
.sym 107762 soc.cpu.pcpi_rs1[15]
.sym 107763 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107764 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107766 soc.cpu.pcpi_rs2[9]
.sym 107767 soc.cpu.pcpi_rs1[9]
.sym 107768 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107770 soc.cpu.alu_out_SB_LUT4_O_22_I1
.sym 107771 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 107772 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 107773 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 107774 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 107775 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 107776 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107777 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 107778 soc.cpu.mem_la_wdata[4]
.sym 107779 soc.cpu.pcpi_rs1[4]
.sym 107780 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107781 $PACKER_GND_NET
.sym 107787 soc.cpu.cpu_state[3]
.sym 107788 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107789 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 107790 soc.cpu.instr_sub
.sym 107791 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 107792 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 107795 soc.cpu.pcpi_rs2[19]
.sym 107796 soc.cpu.pcpi_rs1[19]
.sym 107801 soc.cpu.mem_la_wdata[4]
.sym 107802 soc.cpu.pcpi_rs1[4]
.sym 107803 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107804 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107806 soc.cpu.pcpi_rs2[23]
.sym 107807 soc.cpu.pcpi_rs1[23]
.sym 107808 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107809 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 107810 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 107811 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 107812 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107813 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 107814 soc.cpu.instr_sub
.sym 107815 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 107816 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 107818 soc.cpu.alu_out_SB_LUT4_O_8_I1
.sym 107819 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 107820 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 107821 soc.cpu.pcpi_rs2[23]
.sym 107822 soc.cpu.pcpi_rs1[23]
.sym 107823 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107824 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107825 soc.cpu.pcpi_rs2[17]
.sym 107826 soc.cpu.pcpi_rs1[17]
.sym 107827 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107828 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107829 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 107830 soc.cpu.instr_sub
.sym 107831 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 107832 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 107833 soc.cpu.pcpi_rs2[19]
.sym 107834 soc.cpu.pcpi_rs1[19]
.sym 107835 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107836 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107837 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 107838 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 107839 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 107840 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107842 soc.cpu.mem_la_wdata[1]
.sym 107843 soc.cpu.pcpi_rs1[1]
.sym 107844 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107845 soc.cpu.mem_la_wdata[1]
.sym 107846 soc.cpu.pcpi_rs1[1]
.sym 107847 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107848 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107851 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 107852 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 107854 soc.cpu.alu_out_SB_LUT4_O_30_I1
.sym 107855 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 107856 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 107857 soc.cpu.pcpi_rs2[20]
.sym 107858 soc.cpu.pcpi_rs1[20]
.sym 107859 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107860 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107863 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 107864 soc.cpu.alu_out_SB_LUT4_O_17_I3
.sym 107867 soc.cpu.pcpi_rs2[17]
.sym 107868 soc.cpu.pcpi_rs1[17]
.sym 107869 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 107870 soc.cpu.pcpi_rs2[20]
.sym 107871 soc.cpu.pcpi_rs1[20]
.sym 107872 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107875 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 107876 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 107877 soc.cpu.pcpi_rs2[12]
.sym 107878 soc.cpu.pcpi_rs1[12]
.sym 107879 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107880 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107881 soc.cpu.pcpi_rs2[14]
.sym 107882 soc.cpu.pcpi_rs1[14]
.sym 107883 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107884 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107885 soc.cpu.alu_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 107886 soc.cpu.pcpi_rs2[14]
.sym 107887 soc.cpu.pcpi_rs1[14]
.sym 107888 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107890 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 107891 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 107892 soc.cpu.alu_out_SB_LUT4_O_19_I3
.sym 107895 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 107896 soc.cpu.alu_out_SB_LUT4_O_25_I3
.sym 107898 soc.cpu.pcpi_rs2[12]
.sym 107899 soc.cpu.pcpi_rs1[12]
.sym 107900 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107903 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 107904 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 107906 soc.cpu.pcpi_rs1[0]
.sym 107907 soc.cpu.mem_la_wdata[0]
.sym 107909 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 107910 soc.cpu.pcpi_rs2[29]
.sym 107911 soc.cpu.pcpi_rs1[29]
.sym 107912 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107914 soc.cpu.pcpi_rs2[31]
.sym 107915 soc.cpu.pcpi_rs1[31]
.sym 107916 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107917 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 107918 soc.cpu.instr_sub
.sym 107919 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 107920 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 107922 soc.cpu.pcpi_rs1[0]
.sym 107923 soc.cpu.alu_out_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107924 $PACKER_VCC_NET
.sym 107925 soc.cpu.pcpi_rs2[29]
.sym 107926 soc.cpu.pcpi_rs1[29]
.sym 107927 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107928 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107929 soc.cpu.pcpi_rs2[31]
.sym 107930 soc.cpu.pcpi_rs1[31]
.sym 107931 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107932 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107934 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 107935 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 107936 soc.cpu.alu_out_SB_LUT4_O_I3
.sym 107937 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 107938 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 107939 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 107940 soc.cpu.is_compare
.sym 107941 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107942 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107943 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107944 soc.cpu.is_compare
.sym 107946 soc.cpu.pcpi_rs2[22]
.sym 107947 soc.cpu.pcpi_rs1[22]
.sym 107948 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107949 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 107950 soc.cpu.instr_sub
.sym 107951 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 107952 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 107953 soc.cpu.mem_la_wdata[0]
.sym 107954 soc.cpu.pcpi_rs1[0]
.sym 107955 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107956 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107958 soc.cpu.alu_out_SB_LUT4_O_9_I1
.sym 107959 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 107960 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 107961 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 107962 soc.cpu.mem_la_wdata[0]
.sym 107963 soc.cpu.pcpi_rs1[0]
.sym 107964 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107965 soc.cpu.pcpi_rs2[22]
.sym 107966 soc.cpu.pcpi_rs1[22]
.sym 107967 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107968 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107971 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 107972 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 107975 soc.cpu.cpu_state[1]
.sym 107976 resetn
.sym 107977 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 107978 soc.cpu.mem_la_wdata[7]
.sym 107979 soc.cpu.pcpi_rs1[7]
.sym 107980 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 107981 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 107982 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 107983 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 107984 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 107986 soc.cpu.cpu_state[3]
.sym 107987 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 107988 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107989 soc.cpu.pcpi_rs2[21]
.sym 107990 soc.cpu.pcpi_rs1[21]
.sym 107991 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107992 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107993 soc.cpu.mem_la_wdata[7]
.sym 107994 soc.cpu.pcpi_rs1[7]
.sym 107995 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 107996 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 107997 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 107998 soc.cpu.pcpi_rs2[21]
.sym 107999 soc.cpu.pcpi_rs1[21]
.sym 108000 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108001 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 108002 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 108003 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 108004 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 108006 soc.cpu.instr_waitirq
.sym 108007 soc.cpu.decoder_trigger
.sym 108008 soc.cpu.do_waitirq
.sym 108009 soc.cpu.instr_lw
.sym 108010 soc.cpu.instr_lbu
.sym 108011 soc.cpu.instr_lhu
.sym 108012 soc.cpu.instr_sb
.sym 108014 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 108015 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 108016 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108019 soc.cpu.decoder_trigger
.sym 108020 soc.cpu.decoder_pseudo_trigger
.sym 108021 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 108022 soc.cpu.instr_beq
.sym 108023 soc.cpu.instr_lb
.sym 108024 soc.cpu.instr_lh
.sym 108025 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 108030 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 108031 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 108032 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108033 soc.cpu.instr_sw
.sym 108034 soc.cpu.cpu_state[5]
.sym 108035 resetn
.sym 108036 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 108038 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 108039 soc.cpu.mem_do_prefetch
.sym 108040 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108041 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 108042 soc.cpu.irq_state[0]
.sym 108043 soc.cpu.do_waitirq
.sym 108044 soc.cpu.decoder_trigger
.sym 108045 soc.cpu.mem_do_prefetch
.sym 108046 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108047 soc.cpu.cpu_state[2]
.sym 108048 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108049 soc.cpu.cpu_state[1]
.sym 108050 soc.cpu.irq_active
.sym 108051 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108052 soc.cpu.irq_state[0]
.sym 108055 soc.cpu.cpu_state[2]
.sym 108056 soc.cpu.instr_retirq
.sym 108057 soc.cpu.instr_sw_SB_LUT4_I0_O
.sym 108058 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 108059 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 108060 soc.cpu.instr_lw
.sym 108061 soc.cpu.do_waitirq_SB_LUT4_I2_O
.sym 108062 soc.cpu.cpu_state[2]
.sym 108063 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_1_O_SB_LUT4_I2_O
.sym 108064 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 108065 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108066 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 108067 soc.cpu.is_slli_srli_srai
.sym 108068 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108069 soc.cpu.cpu_state[6]
.sym 108070 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108071 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 108072 soc.cpu.mem_do_prefetch
.sym 108073 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 108074 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 108075 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108076 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 108078 soc.cpu.instr_lw_SB_LUT4_I3_O
.sym 108079 soc.cpu.mem_wordsize[0]
.sym 108080 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 108081 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 108082 soc.cpu.cpu_state[2]
.sym 108083 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I3
.sym 108084 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108085 soc.cpu.cpu_state[3]
.sym 108086 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108087 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 108088 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108090 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 108091 soc.cpu.decoder_trigger
.sym 108092 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 108095 soc.cpu.cpu_state[1]
.sym 108096 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108097 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108098 soc.cpu.decoder_trigger
.sym 108099 soc.cpu.instr_waitirq
.sym 108100 soc.cpu.instr_jal
.sym 108101 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108102 soc.cpu.cpu_state[1]
.sym 108103 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108104 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 108107 soc.cpu.irq_mask[2]
.sym 108108 soc.cpu.irq_active
.sym 108109 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108110 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 108111 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 108112 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 108113 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108114 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108115 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108116 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108117 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108118 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108119 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108120 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108121 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108122 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 108123 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108124 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108127 soc.cpu.cpu_state[1]
.sym 108128 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108131 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108132 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108134 soc.cpu.mem_do_rinst
.sym 108135 soc.cpu.reg_pc[0]
.sym 108136 resetn
.sym 108137 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108138 soc.cpu.instr_jal
.sym 108139 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108140 soc.cpu.decoder_trigger
.sym 108145 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108146 soc.cpu.pcpi_rs1[0]
.sym 108147 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108148 soc.cpu.mem_wordsize[2]
.sym 108149 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108150 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108151 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 108152 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108159 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108160 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 108197 soc.ram_ready
.sym 108198 iomem_addr[16]
.sym 108199 soc.memory.rdata_1[16]
.sym 108200 soc.memory.rdata_0[16]
.sym 108201 soc.ram_ready
.sym 108202 iomem_addr[16]
.sym 108203 soc.memory.rdata_1[31]
.sym 108204 soc.memory.rdata_0[31]
.sym 108207 iomem_wstrb[2]
.sym 108208 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 108212 gpio_led_pmod[5]
.sym 108215 iomem_wstrb[3]
.sym 108216 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 108254 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 108255 soc.cpu.mem_rdata_latched[6]
.sym 108256 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 108258 soc.cpu.mem_xfer
.sym 108259 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108260 soc.cpu.mem_rdata_q[15]
.sym 108262 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 108263 iomem_wstrb[0]
.sym 108264 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 108267 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108268 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 108270 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 108271 soc.cpu.mem_rdata_latched[5]
.sym 108272 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 108275 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108276 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 108280 gpio_led_pmod[0]
.sym 108281 soc.cpu.mem_xfer
.sym 108282 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 108283 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 108284 soc.cpu.mem_rdata_q[17]
.sym 108287 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 108288 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 108291 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 108292 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 108293 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 108294 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108295 soc.cpu.mem_rdata_latched[3]
.sym 108296 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108297 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 108298 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108299 soc.cpu.mem_rdata_latched[2]
.sym 108300 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108301 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I0
.sym 108302 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 108303 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 108304 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 108305 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 108306 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 108307 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108308 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108310 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108311 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 108312 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108313 soc.cpu.mem_rdata_latched[6]
.sym 108314 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 108315 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108316 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108317 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108318 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108319 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 108320 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108321 soc.cpu.mem_rdata_latched[12]
.sym 108322 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108323 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108324 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108327 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108328 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108331 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108332 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108334 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108335 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 108336 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108338 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108339 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108340 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108342 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108343 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108344 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108346 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108347 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108348 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108351 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108352 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108355 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108356 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108359 soc.cpu.mem_rdata_latched[2]
.sym 108360 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 108363 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 108364 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108366 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 108367 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108368 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108371 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108372 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108373 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108374 soc.cpu.mem_rdata_latched[0]
.sym 108375 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108376 soc.cpu.mem_rdata_latched[1]
.sym 108377 soc.cpu.mem_rdata_latched[5]
.sym 108378 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 108379 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108380 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108381 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 108382 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108383 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108384 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 108386 soc.cpu.mem_rdata_latched[12]
.sym 108387 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108388 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108389 soc.cpu.mem_rdata_latched[0]
.sym 108390 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108391 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108392 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108395 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108396 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108399 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108400 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 108401 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108402 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 108403 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 108404 soc.cpu.mem_rdata_latched[12]
.sym 108407 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108408 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108411 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108412 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108413 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108414 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108415 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108416 soc.cpu.mem_rdata_latched[5]
.sym 108417 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108418 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108419 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108420 soc.cpu.mem_rdata_latched[12]
.sym 108421 soc.cpu.mem_rdata_latched[1]
.sym 108422 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108423 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108424 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108426 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108427 soc.cpu.mem_rdata_latched[12]
.sym 108428 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 108429 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108430 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108431 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108432 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108434 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108435 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 108436 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108438 soc.cpu.mem_xfer
.sym 108439 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 108440 soc.cpu.mem_rdata_q[25]
.sym 108441 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108442 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108443 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108444 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108445 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108446 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108447 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108448 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108449 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108450 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108451 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108452 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108453 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 108454 soc.cpu.mem_rdata_latched[12]
.sym 108455 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108456 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108457 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108458 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108459 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108460 soc.cpu.mem_rdata_latched[12]
.sym 108462 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108463 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108464 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108465 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108466 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108467 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108468 soc.cpu.mem_rdata_latched[12]
.sym 108471 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108472 soc.cpu.mem_rdata_latched[12]
.sym 108473 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108474 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108475 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 108476 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108478 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 108479 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108480 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108481 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108482 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 108483 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 108484 soc.cpu.mem_rdata_latched[3]
.sym 108485 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 108486 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108487 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108488 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108490 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108491 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108492 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 108494 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 108495 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 108496 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 108497 soc.cpu.mem_rdata_latched[5]
.sym 108498 soc.cpu.mem_rdata_latched[4]
.sym 108499 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108500 soc.cpu.mem_rdata_latched[6]
.sym 108502 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 108503 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 108504 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 108505 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 108506 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 108507 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 108508 soc.cpu.mem_rdata_latched[4]
.sym 108509 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108510 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 108511 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 108512 soc.cpu.mem_rdata_latched[2]
.sym 108514 soc.cpu.mem_rdata_latched[5]
.sym 108515 soc.cpu.mem_rdata_latched[6]
.sym 108516 soc.cpu.mem_rdata_latched[4]
.sym 108519 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108520 soc.cpu.mem_rdata_latched[3]
.sym 108523 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108524 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108525 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 108526 soc.cpu.mem_rdata_latched[3]
.sym 108527 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 108528 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 108529 soc.cpu.mem_xfer
.sym 108530 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108531 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108532 soc.cpu.mem_rdata_q[8]
.sym 108538 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108539 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108540 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108543 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 108544 resetn
.sym 108546 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108547 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108548 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108549 soc.cpu.mem_rdata_latched[5]
.sym 108550 soc.cpu.mem_rdata_latched[4]
.sym 108551 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108552 soc.cpu.mem_rdata_latched[6]
.sym 108555 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 108556 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 108557 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108558 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108559 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 108560 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 108561 soc.cpu.mem_rdata_latched[5]
.sym 108562 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108563 soc.cpu.mem_rdata_latched[4]
.sym 108564 soc.cpu.mem_rdata_latched[6]
.sym 108565 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 108566 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108567 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108568 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 108571 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 108572 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108573 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108574 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 108575 soc.cpu.mem_rdata_latched[4]
.sym 108576 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 108578 soc.cpu.trap_SB_LUT4_I3_O
.sym 108579 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 108580 soc.cpu.mem_xfer
.sym 108582 soc.cpu.mem_xfer
.sym 108583 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 108584 soc.cpu.mem_rdata_q[9]
.sym 108589 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 108590 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108591 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108592 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 108597 soc.cpu.mem_la_read
.sym 108605 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108606 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 108607 soc.cpu.mem_rdata_latched[6]
.sym 108608 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 108610 soc.cpu.is_slli_srli_srai
.sym 108611 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 108612 soc.cpu.cpuregs_raddr2[4]
.sym 108613 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 108618 soc.cpu.is_slli_srli_srai
.sym 108619 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108620 soc.cpu.cpuregs_raddr2[3]
.sym 108621 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 108630 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 108631 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I2
.sym 108632 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 108641 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108642 soc.cpu.mem_rdata_q[17]
.sym 108643 soc.cpu.instr_auipc
.sym 108644 soc.cpu.instr_lui
.sym 108658 soc.cpu.is_alu_reg_imm
.sym 108659 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 108660 soc.cpu.instr_jalr
.sym 108661 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108662 soc.cpu.mem_rdata_q[16]
.sym 108663 soc.cpu.instr_auipc
.sym 108664 soc.cpu.instr_lui
.sym 108669 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 108670 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108671 soc.cpu.instr_jal
.sym 108672 soc.cpu.decoded_imm_j[17]
.sym 108681 soc.cpu.decoded_rd[4]
.sym 108682 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108683 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108684 soc.cpu.cpuregs_waddr[4]
.sym 108691 soc.cpu.mem_rdata_q[31]
.sym 108692 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108697 soc.cpu.pcpi_rs2[22]
.sym 108698 soc.cpu.pcpi_rs1[22]
.sym 108699 soc.cpu.pcpi_rs2[20]
.sym 108700 soc.cpu.pcpi_rs1[20]
.sym 108701 soc.cpu.decoded_rd[3]
.sym 108702 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108703 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108704 soc.cpu.cpuregs_waddr[3]
.sym 108705 soc.cpu.decoded_rd[1]
.sym 108706 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108707 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108708 soc.cpu.cpuregs_waddr[1]
.sym 108710 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 108711 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108712 soc.cpu.cpuregs_waddr[0]
.sym 108713 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108714 soc.cpu.mem_rdata_q[26]
.sym 108715 soc.cpu.instr_auipc
.sym 108716 soc.cpu.instr_lui
.sym 108719 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 108720 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 108722 soc.cpu.cpu_state[3]
.sym 108723 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108724 soc.cpu.latched_stalu
.sym 108726 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 108727 soc.cpu.decoded_rd[2]
.sym 108728 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108731 soc.cpu.cpu_state[3]
.sym 108732 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 108734 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 108735 soc.cpu.decoded_rd[0]
.sym 108736 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108741 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 108742 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108743 soc.cpu.instr_jal
.sym 108744 soc.cpu.decoded_imm_j[26]
.sym 108745 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108746 soc.cpu.mem_rdata_q[20]
.sym 108747 soc.cpu.instr_auipc
.sym 108748 soc.cpu.instr_lui
.sym 108755 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 108756 soc.cpu.irq_state[0]
.sym 108765 soc.cpu.cpuregs_waddr[2]
.sym 108766 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 108767 soc.cpu.cpu_state[1]
.sym 108768 soc.cpu.irq_state[0]
.sym 108769 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108770 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108771 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 108772 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 108777 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108778 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108779 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 108780 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 108781 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108782 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108783 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 108784 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 108785 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108786 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108787 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 108788 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 108789 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 108790 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108791 soc.cpu.instr_jal
.sym 108792 soc.cpu.decoded_imm_j[20]
.sym 108793 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108794 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108795 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 108796 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 108797 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 108798 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108799 soc.cpu.instr_jal
.sym 108800 soc.cpu.decoded_imm_j[16]
.sym 108802 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108803 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 108804 soc.cpu.decoded_imm[10]
.sym 108806 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108807 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108808 soc.cpu.decoded_imm[3]
.sym 108810 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108811 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 108812 soc.cpu.decoded_imm[5]
.sym 108813 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108814 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108815 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 108816 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 108818 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108819 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 108820 soc.cpu.decoded_imm[1]
.sym 108822 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108823 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 108824 soc.cpu.decoded_imm[11]
.sym 108826 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108827 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 108828 soc.cpu.decoded_imm[2]
.sym 108830 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108831 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 108832 soc.cpu.decoded_imm[4]
.sym 108833 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108834 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108835 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 108836 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 108837 soc.cpu.mem_la_wdata[6]
.sym 108838 soc.cpu.pcpi_rs1[6]
.sym 108839 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108840 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108842 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108843 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 108844 soc.cpu.decoded_imm[24]
.sym 108845 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108846 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108847 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 108848 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 108850 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108851 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 108852 soc.cpu.decoded_imm[12]
.sym 108853 soc.cpu.alu_out_SB_LUT4_O_25_I2_SB_LUT4_O_I0
.sym 108854 soc.cpu.mem_la_wdata[6]
.sym 108855 soc.cpu.pcpi_rs1[6]
.sym 108856 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108858 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108859 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 108860 soc.cpu.decoded_imm[26]
.sym 108865 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108866 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108867 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 108868 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 108870 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108871 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I3_O
.sym 108872 soc.cpu.decoded_imm[17]
.sym 108876 soc.cpu.cpuregs.wen
.sym 108878 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108879 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 108880 soc.cpu.decoded_imm[14]
.sym 108881 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108882 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108883 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 108884 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 108886 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108887 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108888 soc.cpu.decoded_imm[19]
.sym 108889 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108890 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108891 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 108892 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 108894 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108895 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 108896 soc.cpu.decoded_imm[16]
.sym 108899 soc.cpu.irq_state[0]
.sym 108900 soc.cpu.irq_state[1]
.sym 108901 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108902 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108903 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 108904 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 108907 resetn
.sym 108908 soc.cpu.do_waitirq_SB_LUT4_I2_I0
.sym 108909 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 108914 soc.cpu.cpu_state[3]
.sym 108915 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 108916 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108918 resetn
.sym 108919 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 108920 soc.cpu.latched_branch
.sym 108921 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108922 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108923 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 108924 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 108925 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108926 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108927 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 108928 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 108930 soc.cpu.cpu_state[2]
.sym 108931 soc.cpu.instr_retirq
.sym 108932 soc.cpu.latched_branch
.sym 108933 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 108934 soc.cpu.mem_la_wdata[2]
.sym 108935 soc.cpu.pcpi_rs1[2]
.sym 108936 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108937 soc.cpu.mem_la_wdata[2]
.sym 108938 soc.cpu.pcpi_rs1[2]
.sym 108939 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108940 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108941 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108942 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108943 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 108944 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 108945 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108946 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108947 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 108948 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 108949 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108950 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 108951 soc.cpu.instr_jalr
.sym 108952 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108954 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 108955 soc.cpu.cpu_state[1]
.sym 108956 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 108959 soc.cpu.irq_state[0]
.sym 108960 soc.cpu.irq_state[1]
.sym 108963 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 108964 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 108967 soc.cpu.cpu_state[3]
.sym 108968 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 108969 soc.cpu.decoder_trigger
.sym 108970 soc.cpu.instr_waitirq
.sym 108971 soc.cpu.do_waitirq
.sym 108972 soc.cpu.irq_state[0]
.sym 108975 soc.cpu.cpu_state[2]
.sym 108976 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 108983 soc.cpu.instr_retirq
.sym 108984 soc.cpu.instr_jalr
.sym 108985 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 108986 soc.cpu.do_waitirq_SB_LUT4_I2_1_O
.sym 108987 soc.cpu.decoder_trigger
.sym 108988 soc.cpu.instr_jal
.sym 108994 soc.cpu.cpu_state[6]
.sym 108995 resetn
.sym 108996 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 108997 soc.cpu.instr_sb_SB_LUT4_I0_O
.sym 108998 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 108999 soc.cpu.instr_lb
.sym 109000 soc.cpu.instr_lbu
.sym 109001 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 109002 soc.cpu.cpu_state[1]
.sym 109003 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 109004 soc.cpu.instr_jal
.sym 109006 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 109007 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 109008 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 109009 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109010 soc.cpu.mem_do_rinst
.sym 109011 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109012 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 109013 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 109014 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 109015 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 109016 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 109017 soc.cpu.cpu_state[4]
.sym 109018 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 109019 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 109020 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 109021 soc.cpu.instr_sb
.sym 109022 soc.cpu.cpu_state[5]
.sym 109023 resetn
.sym 109024 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 109026 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 109027 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I2
.sym 109028 soc.cpu.is_slti_blt_slt_SB_LUT4_I3_O
.sym 109029 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109030 resetn
.sym 109031 soc.cpu.cpu_state[0]
.sym 109032 soc.cpu.cpu_state[1]
.sym 109034 soc.cpu.instr_lhu_SB_LUT4_I3_O
.sym 109035 soc.cpu.mem_wordsize[2]
.sym 109036 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 109037 soc.cpu.cpu_state[1]
.sym 109038 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 109039 soc.cpu.instr_jal
.sym 109040 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109041 soc.cpu.instr_sh
.sym 109042 soc.cpu.cpu_state[5]
.sym 109043 resetn
.sym 109044 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 109047 soc.cpu.cpu_state[1]
.sym 109048 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 109049 soc.cpu.instr_sh_SB_LUT4_I0_O
.sym 109050 soc.cpu.instr_lw_SB_LUT4_I3_I2
.sym 109051 soc.cpu.instr_lh
.sym 109052 soc.cpu.instr_lhu
.sym 109055 resetn
.sym 109056 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 109059 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 109060 soc.cpu.mem_do_rdata_SB_DFFESR_Q_D
.sym 109063 soc.cpu.cpu_state[6]
.sym 109064 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 109065 resetn
.sym 109066 soc.cpu.irq_pending[2]
.sym 109067 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 109068 soc.cpu.irq_mask[2]
.sym 109069 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 109070 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 109071 soc.cpu.cpu_state[0]
.sym 109072 soc.cpu.cpu_state[1]
.sym 109074 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 109075 soc.cpu.cpu_state[0]
.sym 109076 soc.cpu.cpu_state[5]
.sym 109079 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 109080 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 109083 soc.cpu.irq_state[1]
.sym 109084 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 109085 soc.cpu.mem_do_rdata_SB_DFFESR_Q_D
.sym 109094 resetn
.sym 109095 soc.cpu.cpu_state[1]
.sym 109096 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 109111 soc.cpu.decoder_trigger
.sym 109112 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109117 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 109185 soc.cpu.mem_rdata_latched[6]
.sym 109189 soc.cpu.mem_rdata_q[31]
.sym 109190 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109191 soc.cpu.mem_rdata_q[3]
.sym 109192 soc.cpu.mem_rdata_q[19]
.sym 109193 soc.cpu.mem_xfer
.sym 109194 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 109195 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 109196 soc.cpu.mem_rdata_q[18]
.sym 109197 soc.cpu.mem_rdata_latched[0]
.sym 109202 soc.cpu.mem_xfer
.sym 109203 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109204 soc.cpu.mem_rdata_q[16]
.sym 109205 soc.cpu.mem_rdata_latched[1]
.sym 109209 soc.cpu.mem_rdata_q[18]
.sym 109210 soc.cpu.mem_rdata_q[17]
.sym 109211 soc.cpu.mem_rdata_q[16]
.sym 109212 soc.cpu.mem_rdata_q[15]
.sym 109213 soc.cpu.mem_rdata_latched[3]
.sym 109218 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 109219 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 109220 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 109223 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 109224 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 109226 soc.cpu.mem_xfer
.sym 109227 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 109228 soc.cpu.mem_rdata_q[22]
.sym 109230 soc.cpu.mem_xfer
.sym 109231 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 109232 soc.cpu.mem_rdata_q[24]
.sym 109234 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 109235 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 109236 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 109239 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2
.sym 109240 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 109241 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 109242 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 109243 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 109244 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 109245 soc.cpu.mem_xfer
.sym 109246 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 109247 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109248 soc.cpu.mem_rdata_q[19]
.sym 109249 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109250 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109251 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 109252 soc.cpu.mem_rdata_latched[6]
.sym 109253 soc.cpu.mem_rdata_latched[3]
.sym 109254 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 109255 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109256 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109257 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109258 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 109259 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109260 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109262 soc.cpu.mem_rdata_latched[4]
.sym 109263 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109264 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 109266 soc.cpu.mem_xfer
.sym 109267 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 109268 soc.cpu.mem_rdata_q[20]
.sym 109270 soc.cpu.mem_xfer
.sym 109271 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 109272 soc.cpu.mem_rdata_q[23]
.sym 109273 iomem_wdata[1]
.sym 109277 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 109278 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109279 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 109280 soc.cpu.mem_rdata_latched[6]
.sym 109281 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109282 soc.cpu.mem_16bit_buffer[8]
.sym 109283 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109284 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 109285 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109286 soc.cpu.mem_rdata_latched[1]
.sym 109287 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109288 soc.cpu.mem_rdata_latched[0]
.sym 109290 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109291 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109292 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109293 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109294 soc.cpu.mem_16bit_buffer[0]
.sym 109295 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 109296 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 109297 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109298 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109299 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109300 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109301 iomem_wdata[1]
.sym 109307 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109308 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 109311 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109312 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109313 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109314 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 109315 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109316 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109319 soc.cpu.mem_rdata_latched[0]
.sym 109320 soc.cpu.mem_rdata_latched[1]
.sym 109321 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 109322 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 109323 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109324 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109325 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109326 soc.cpu.mem_16bit_buffer[15]
.sym 109327 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 109328 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109329 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109330 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109331 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109332 soc.cpu.mem_rdata_latched[0]
.sym 109333 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109334 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109335 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109336 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109337 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109338 soc.cpu.mem_16bit_buffer[14]
.sym 109339 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109340 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 109341 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109342 soc.cpu.mem_16bit_buffer[13]
.sym 109343 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109344 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_I3
.sym 109346 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109347 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109348 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109351 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109352 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109355 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 109356 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109358 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109359 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109360 soc.cpu.mem_rdata_latched[12]
.sym 109361 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 109362 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109363 soc.cpu.mem_rdata_latched[12]
.sym 109364 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109366 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109367 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109368 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109371 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109372 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109373 iomem_wdata[7]
.sym 109377 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109378 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109379 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109380 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109381 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109382 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109383 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109384 soc.cpu.mem_rdata_latched[12]
.sym 109387 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 109388 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109390 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109391 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109392 soc.cpu.mem_rdata_latched[12]
.sym 109393 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109394 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109395 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109396 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109397 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 109398 soc.cpu.mem_16bit_buffer[12]
.sym 109399 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 109400 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 109401 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109402 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109403 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 109404 soc.cpu.mem_rdata_latched[12]
.sym 109406 soc.cpu.mem_rdata_latched[12]
.sym 109407 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109408 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109411 soc.cpu.mem_rdata_latched[5]
.sym 109412 soc.cpu.mem_rdata_latched[6]
.sym 109415 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 109416 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 109417 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 109418 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109419 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109420 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109423 soc.cpu.mem_rdata_latched[1]
.sym 109424 soc.cpu.mem_rdata_latched[0]
.sym 109427 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 109428 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109429 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 109430 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109431 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109432 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109435 soc.cpu.mem_rdata_latched[0]
.sym 109436 soc.cpu.mem_rdata_latched[1]
.sym 109438 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109439 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109440 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109442 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109443 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 109444 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 109447 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 109448 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 109450 soc.cpu.mem_xfer
.sym 109451 soc.cpu.mem_rdata_latched[1]
.sym 109452 soc.cpu.mem_rdata_latched[0]
.sym 109453 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109454 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109455 soc.cpu.mem_rdata_latched[12]
.sym 109456 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109458 soc.cpu.mem_rdata_latched[4]
.sym 109459 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109460 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109462 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109463 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109464 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109467 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109468 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109470 soc.cpu.mem_rdata_latched[4]
.sym 109471 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109472 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109475 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 109476 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109479 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109480 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109482 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109483 soc.cpu.mem_rdata_latched[12]
.sym 109484 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109485 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 109486 soc.cpu.mem_rdata_latched[3]
.sym 109487 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109488 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109489 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 109490 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109491 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 109492 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 109495 soc.cpu.mem_rdata_latched[2]
.sym 109496 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109499 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 109500 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109503 resetn
.sym 109504 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 109505 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109510 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109511 soc.cpu.mem_rdata_latched[12]
.sym 109512 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 109514 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109515 soc.cpu.mem_rdata_latched[12]
.sym 109516 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O
.sym 109519 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109520 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3
.sym 109521 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 109522 soc.cpu.cpuregs_raddr2[0]
.sym 109523 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 109524 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 109525 soc.cpu.mem_rdata_latched[5]
.sym 109526 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109527 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109528 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 109529 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109533 soc.cpu.mem_rdata_latched[6]
.sym 109534 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109535 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109536 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3
.sym 109539 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 109540 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 109541 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109545 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 109546 soc.cpu.cpuregs_raddr2[4]
.sym 109547 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 109548 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109549 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 109550 soc.cpu.cpuregs_raddr2[3]
.sym 109551 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 109552 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 109554 soc.cpu.cpuregs_raddr2[4]
.sym 109555 soc.cpu.cpuregs_raddr2[3]
.sym 109556 soc.cpu.cpuregs_raddr2[2]
.sym 109557 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109558 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 109559 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109560 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109562 soc.cpu.cpu_state[4]
.sym 109563 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109564 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 109565 soc.cpu.cpuregs_waddr[4]
.sym 109566 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 109567 soc.cpu.cpuregs_waddr[0]
.sym 109568 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109570 soc.cpu.is_slli_srli_srai
.sym 109571 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 109572 soc.cpu.cpuregs_raddr2[2]
.sym 109576 gpio_led_b[7]
.sym 109577 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109581 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109585 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109586 soc.cpu.mem_rdata_q[15]
.sym 109587 soc.cpu.instr_auipc
.sym 109588 soc.cpu.instr_lui
.sym 109590 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 109591 soc.cpu.cpuregs_raddr2[1]
.sym 109592 soc.cpu.cpuregs_raddr2[0]
.sym 109594 soc.cpu.is_slli_srli_srai
.sym 109595 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 109596 soc.cpu.cpuregs_raddr2[0]
.sym 109598 soc.cpu.is_slli_srli_srai
.sym 109599 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 109600 soc.cpu.cpuregs_raddr2[1]
.sym 109601 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 109602 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109603 soc.cpu.instr_jal
.sym 109604 soc.cpu.decoded_imm_j[24]
.sym 109607 soc.cpu.mem_rdata_q[23]
.sym 109608 soc.cpu.mem_rdata_q[22]
.sym 109609 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109610 soc.cpu.mem_rdata_q[24]
.sym 109611 soc.cpu.instr_auipc
.sym 109612 soc.cpu.instr_lui
.sym 109613 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 109614 soc.cpu.mem_rdata_q[31]
.sym 109615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109616 soc.cpu.is_sb_sh_sw
.sym 109617 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 109618 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109619 soc.cpu.instr_jal
.sym 109620 soc.cpu.decoded_imm_j[15]
.sym 109621 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 109622 soc.cpu.mem_rdata_q[28]
.sym 109623 soc.cpu.instr_auipc
.sym 109624 soc.cpu.instr_lui
.sym 109625 soc.cpu.decoded_imm_j[11]
.sym 109626 soc.cpu.instr_jal
.sym 109627 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109628 soc.cpu.mem_rdata_q[7]
.sym 109629 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 109630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109631 soc.cpu.instr_jal
.sym 109632 soc.cpu.decoded_imm_j[28]
.sym 109635 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109636 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109638 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109639 soc.cpu.mem_rdata_q[26]
.sym 109640 soc.cpu.mem_rdata_q[27]
.sym 109643 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109644 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109645 soc.cpu.mem_rdata_q[27]
.sym 109646 soc.cpu.mem_rdata_q[25]
.sym 109647 soc.cpu.mem_rdata_q[24]
.sym 109648 soc.cpu.mem_rdata_q[26]
.sym 109649 soc.cpu.mem_rdata_q[31]
.sym 109650 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 109651 soc.cpu.instr_auipc
.sym 109652 soc.cpu.instr_lui
.sym 109654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109655 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 109656 soc.cpu.is_sb_sh_sw
.sym 109658 soc.cpu.mem_rdata_q[27]
.sym 109659 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109660 soc.cpu.mem_rdata_q[26]
.sym 109661 soc.cpu.mem_rdata_q[27]
.sym 109662 soc.cpu.mem_rdata_q[25]
.sym 109663 soc.cpu.mem_rdata_q[24]
.sym 109664 soc.cpu.mem_rdata_q[26]
.sym 109666 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109667 soc.cpu.mem_rdata_q[20]
.sym 109668 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 109669 soc.cpu.mem_rdata_q[7]
.sym 109670 soc.cpu.is_sb_sh_sw
.sym 109671 soc.cpu.decoded_imm_j[0]
.sym 109672 soc.cpu.instr_jal
.sym 109673 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109674 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109675 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 109676 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 109677 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109678 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109679 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 109680 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 109682 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 109683 soc.cpu.reg_next_pc[15]
.sym 109684 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 109685 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109686 soc.cpu.latched_stalu
.sym 109687 soc.cpu.alu_out_q[15]
.sym 109688 soc.cpu.reg_out[15]
.sym 109689 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109690 soc.cpu.latched_stalu
.sym 109691 soc.cpu.alu_out_q[15]
.sym 109692 soc.cpu.reg_out[15]
.sym 109693 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109694 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109695 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 109696 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 109698 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 109699 soc.cpu.reg_next_pc[11]
.sym 109700 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 109701 soc.cpu.mem_rdata_q[21]
.sym 109702 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109703 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109704 soc.cpu.mem_rdata_q[20]
.sym 109705 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109706 soc.cpu.latched_stalu
.sym 109707 soc.cpu.alu_out_q[11]
.sym 109708 soc.cpu.reg_out[11]
.sym 109710 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109711 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109712 soc.cpu.mem_rdata_q[21]
.sym 109713 soc.cpu.mem_rdata_q[21]
.sym 109714 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109715 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109716 soc.cpu.mem_rdata_q[20]
.sym 109717 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109718 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109719 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 109720 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I3
.sym 109722 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 109723 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 109724 soc.cpu.mem_rdata_q[21]
.sym 109725 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 109726 soc.cpu.latched_stalu
.sym 109727 soc.cpu.alu_out_q[11]
.sym 109728 soc.cpu.reg_out[11]
.sym 109730 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 109731 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 109732 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109734 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 109735 soc.cpu.reg_next_pc[19]
.sym 109736 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 109738 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 109739 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 109740 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109742 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 109743 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 109744 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109745 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109746 soc.cpu.latched_stalu
.sym 109747 soc.cpu.alu_out_q[19]
.sym 109748 soc.cpu.reg_out[19]
.sym 109749 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109750 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109751 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109752 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 109753 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109754 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109755 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109756 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 109757 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109758 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109759 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109760 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 109761 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109762 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109763 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109764 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 109765 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109766 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109767 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109768 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 109769 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109770 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109771 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109772 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 109773 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109774 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 109775 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109776 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 109778 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 109779 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 109780 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109782 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 109783 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 109784 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109786 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 109787 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 109788 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109790 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 109791 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 109792 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109793 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109794 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109795 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 109796 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 109798 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 109799 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 109800 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109802 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 109803 soc.cpu.reg_next_pc[12]
.sym 109804 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 109806 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 109807 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 109808 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109809 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109810 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109811 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 109812 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 109813 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 109814 soc.cpu.latched_stalu
.sym 109815 soc.cpu.alu_out_q[12]
.sym 109816 soc.cpu.reg_out[12]
.sym 109817 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 109822 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 109823 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 109824 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 109825 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109826 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109827 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 109828 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 109829 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109830 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109831 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 109832 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 109833 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109834 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109835 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 109836 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 109837 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109838 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109839 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 109840 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 109842 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109843 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 109844 soc.cpu.decoded_imm[0]
.sym 109846 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109847 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 109848 soc.cpu.decoded_imm[15]
.sym 109850 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109851 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 109852 soc.cpu.decoded_imm[9]
.sym 109854 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109855 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 109856 soc.cpu.decoded_imm[8]
.sym 109859 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 109860 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 109861 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109862 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109863 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 109864 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 109865 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109866 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109867 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 109868 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 109869 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 109870 soc.cpu.cpuregs.wen_SB_LUT4_O_I1
.sym 109871 soc.cpu.cpuregs.wen_SB_LUT4_O_I2
.sym 109872 soc.cpu.cpuregs_waddr[3]
.sym 109873 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109874 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109875 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 109876 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 109877 soc.cpu.cpuregs_waddr[4]
.sym 109878 soc.cpu.cpuregs_waddr[2]
.sym 109879 soc.cpu.cpuregs_waddr[1]
.sym 109880 soc.cpu.cpuregs_waddr[0]
.sym 109881 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109882 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109883 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 109884 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 109886 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 109887 soc.cpu.latched_store
.sym 109888 soc.cpu.latched_branch
.sym 109890 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109891 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 109892 soc.cpu.decoded_imm[27]
.sym 109895 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 109896 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 109898 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109899 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 109900 soc.cpu.decoded_imm[18]
.sym 109902 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109903 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 109904 soc.cpu.decoded_imm[21]
.sym 109906 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109907 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 109908 soc.cpu.decoded_imm[6]
.sym 109911 soc.cpu.latched_store
.sym 109912 soc.cpu.latched_branch
.sym 109914 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109915 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 109916 soc.cpu.decoded_imm[28]
.sym 109918 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109919 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 109920 soc.cpu.decoded_imm[22]
.sym 109921 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109922 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109923 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 109924 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 109925 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109926 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109927 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 109928 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 109930 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109931 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 109932 soc.cpu.decoded_imm[30]
.sym 109935 soc.cpu.mem_do_rinst
.sym 109936 soc.cpu.mem_do_prefetch
.sym 109937 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109938 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109939 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 109940 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 109942 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109943 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 109944 soc.cpu.decoded_imm[7]
.sym 109945 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109946 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109947 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 109948 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 109950 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109951 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 109952 soc.cpu.decoded_imm[20]
.sym 109953 soc.cpu.cpuregs_wrdata[0]
.sym 109959 soc.cpu.latched_store
.sym 109960 soc.cpu.latched_branch
.sym 109961 soc.cpu.cpuregs_wrdata[7]
.sym 109966 soc.cpu.instr_lbu_SB_LUT4_I3_O
.sym 109967 soc.cpu.mem_wordsize[1]
.sym 109968 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 109969 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 109970 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109971 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 109972 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 109973 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109974 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 109975 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109976 soc.cpu.cpu_state[1]
.sym 109979 soc.cpu.do_waitirq_SB_LUT4_I2_1_O_SB_LUT4_I1_I0
.sym 109980 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 109981 soc.cpu.cpu_state[4]
.sym 109982 soc.cpu.cpu_state[6]
.sym 109983 soc.cpu.cpu_state[2]
.sym 109984 soc.cpu.latched_store
.sym 109986 soc.cpu.mem_do_rdata
.sym 109987 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 109988 soc.cpu.mem_do_prefetch
.sym 109990 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 109991 soc.cpu.cpu_state[2]
.sym 109992 soc.cpu.cpu_state[4]
.sym 109995 resetn
.sym 109996 soc.cpu.cpu_state[1]
.sym 109997 resetn
.sym 109998 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 109999 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110000 soc.cpu.cpu_state[1]
.sym 110003 soc.cpu.cpu_state[6]
.sym 110004 soc.cpu.cpu_state[5]
.sym 110008 gpio_led_b[0]
.sym 110012 gpio_led_b[1]
.sym 110014 soc.cpu.mem_do_wdata
.sym 110015 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 110016 soc.cpu.mem_do_prefetch
.sym 110018 pwm_b.counter[0]
.sym 110019 gpio_led_b_SB_LUT4_I3_6_O
.sym 110022 pwm_b.counter[1]
.sym 110023 gpio_led_b_SB_LUT4_I3_5_O
.sym 110026 pwm_b.counter[2]
.sym 110027 gpio_led_b_SB_LUT4_I3_4_O
.sym 110030 pwm_b.counter[3]
.sym 110031 gpio_led_b_SB_LUT4_I3_3_O
.sym 110034 pwm_b.counter[4]
.sym 110035 gpio_led_b_SB_LUT4_I3_2_O
.sym 110038 pwm_b.counter[5]
.sym 110039 gpio_led_b_SB_LUT4_I3_1_O
.sym 110042 pwm_b.counter[6]
.sym 110043 gpio_led_b_SB_LUT4_I3_O
.sym 110046 pwm_b.counter[7]
.sym 110047 LED_B_SB_CARRY_CO_I1
.sym 110052 $nextpnr_ICESTORM_LC_20$I3
.sym 110056 gpio_led_pmod[2]
.sym 110062 resetn
.sym 110063 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 110064 soc.cpu.irq_state[1]
.sym 110073 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110074 soc.cpu.irq_pending[1]
.sym 110075 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I2
.sym 110076 soc.cpu.irq_mask[1]
.sym 110080 gpio_led_pmod[6]
.sym 110082 pwm_b.counter[0]
.sym 110087 pwm_b.counter[1]
.sym 110091 pwm_b.counter[2]
.sym 110092 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 110095 pwm_b.counter[3]
.sym 110096 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 110099 pwm_b.counter[4]
.sym 110100 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 110103 pwm_b.counter[5]
.sym 110104 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 110107 pwm_b.counter[6]
.sym 110108 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 110111 pwm_b.counter[7]
.sym 110112 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 110118 resetn
.sym 110119 iomem_wstrb[1]
.sym 110120 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 110121 iomem_wdata[15]
.sym 110129 iomem_wdata[8]
.sym 110133 iomem_wdata[9]
.sym 110137 iomem_wdata[14]
.sym 110141 iomem_wdata[10]
.sym 110146 soc.cpu.mem_rdata_q[30]
.sym 110147 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110148 soc.cpu.mem_rdata_q[29]
.sym 110149 soc.cpu.mem_rdata_q[13]
.sym 110150 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110151 soc.cpu.mem_rdata_q[12]
.sym 110152 soc.cpu.mem_rdata_q[14]
.sym 110153 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110154 soc.cpu.mem_rdata_q[30]
.sym 110155 soc.cpu.mem_rdata_q[31]
.sym 110156 soc.cpu.mem_rdata_q[29]
.sym 110158 soc.cpu.mem_rdata_q[1]
.sym 110159 soc.cpu.mem_rdata_q[0]
.sym 110160 soc.cpu.mem_rdata_q[2]
.sym 110161 iomem_wdata[13]
.sym 110165 iomem_wdata[12]
.sym 110170 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110171 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110172 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110173 iomem_wdata[11]
.sym 110178 soc.cpu.mem_la_secondword
.sym 110179 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110180 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110183 soc.cpu.mem_16bit_buffer[3]
.sym 110184 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110187 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110188 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110190 soc.cpu.mem_xfer
.sym 110191 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 110192 soc.cpu.mem_rdata_q[21]
.sym 110195 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110196 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110197 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110198 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110199 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110200 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110203 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 110204 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 110205 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110206 soc.cpu.mem_la_secondword
.sym 110207 soc.mem_rdata[24]
.sym 110208 soc.cpu.mem_rdata_q[24]
.sym 110209 soc.cpu.mem_xfer
.sym 110210 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110211 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110212 soc.cpu.mem_rdata_q[8]
.sym 110213 soc.cpu.mem_xfer
.sym 110214 soc.cpu.mem_la_secondword
.sym 110215 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110216 soc.cpu.mem_rdata_q[8]
.sym 110217 soc.cpu.mem_xfer
.sym 110218 soc.cpu.mem_la_secondword
.sym 110219 soc.mem_rdata[31]
.sym 110220 soc.cpu.mem_rdata_q[31]
.sym 110222 soc.cpu.mem_xfer
.sym 110223 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110224 soc.cpu.mem_rdata_q[0]
.sym 110225 soc.cpu.mem_xfer
.sym 110226 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110227 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110228 soc.cpu.mem_rdata_q[0]
.sym 110229 soc.cpu.mem_rdata_latched[0]
.sym 110230 soc.cpu.mem_rdata_latched[1]
.sym 110231 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 110232 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 110234 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 110235 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 110236 soc.cpu.mem_rdata_latched[2]
.sym 110237 soc.cpu.mem_la_secondword
.sym 110238 soc.cpu.mem_xfer
.sym 110239 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110240 soc.cpu.mem_rdata_q[15]
.sym 110242 soc.cpu.mem_la_secondword
.sym 110243 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 110244 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 110245 soc.mem_rdata[25]
.sym 110249 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110250 soc.cpu.mem_xfer
.sym 110251 soc.mem_rdata[31]
.sym 110252 soc.cpu.mem_rdata_q[31]
.sym 110253 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110254 soc.cpu.mem_16bit_buffer[9]
.sym 110255 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110256 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110257 soc.mem_rdata[16]
.sym 110262 soc.cpu.mem_xfer
.sym 110263 soc.mem_rdata[16]
.sym 110264 soc.cpu.mem_rdata_q[16]
.sym 110265 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110266 soc.cpu.mem_16bit_buffer[1]
.sym 110267 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 110268 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 110269 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110270 soc.cpu.mem_xfer
.sym 110271 soc.mem_rdata[24]
.sym 110272 soc.cpu.mem_rdata_q[24]
.sym 110275 soc.cpu.mem_la_secondword
.sym 110276 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 110278 soc.cpu.mem_xfer
.sym 110279 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110280 soc.cpu.mem_rdata_q[31]
.sym 110281 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110282 soc.cpu.mem_xfer
.sym 110283 soc.mem_rdata[16]
.sym 110284 soc.cpu.mem_rdata_q[16]
.sym 110285 soc.cpu.mem_xfer
.sym 110286 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110287 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110288 soc.cpu.mem_rdata_q[14]
.sym 110289 soc.cpu.mem_xfer
.sym 110290 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110291 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110292 soc.cpu.mem_rdata_q[15]
.sym 110293 soc.mem_rdata[31]
.sym 110297 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 110298 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110299 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110300 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110301 soc.cpu.mem_la_secondword
.sym 110302 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110303 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110304 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110305 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110306 soc.cpu.mem_xfer
.sym 110307 soc.mem_rdata[28]
.sym 110308 soc.cpu.mem_rdata_q[28]
.sym 110309 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110310 soc.cpu.mem_16bit_buffer[10]
.sym 110311 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 110312 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_I3
.sym 110314 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110315 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110316 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 110318 soc.cpu.mem_xfer
.sym 110319 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 110320 soc.cpu.mem_rdata_q[30]
.sym 110322 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110323 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110324 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110327 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 110328 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110329 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110330 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 110331 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 110332 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 110333 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 110334 soc.cpu.mem_16bit_buffer[11]
.sym 110335 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 110336 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110337 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110338 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110339 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110340 soc.cpu.mem_rdata_latched[12]
.sym 110341 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110342 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110343 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110344 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110346 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110347 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 110348 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 110349 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110350 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110351 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110352 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110353 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110354 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 110355 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110356 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110357 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I1_O
.sym 110358 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 110359 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 110360 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110361 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110362 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110363 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 110364 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110365 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 110366 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 110367 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 110368 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110369 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110370 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 110371 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110372 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110375 soc.cpu.mem_rdata_latched[12]
.sym 110376 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110379 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110380 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110381 soc.cpu.cpuregs_waddr[3]
.sym 110382 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 110383 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 110384 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 110387 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 110388 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110391 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110392 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110393 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 110394 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 110395 iomem_wstrb[2]
.sym 110396 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110398 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110399 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110400 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 110402 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110403 soc.cpu.mem_rdata_latched[6]
.sym 110404 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 110405 soc.cpu.cpuregs_waddr[0]
.sym 110406 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 110407 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 110408 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110411 soc.cpu.mem_rdata_latched[0]
.sym 110412 soc.cpu.mem_rdata_latched[1]
.sym 110414 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110415 soc.cpu.mem_rdata_latched[3]
.sym 110416 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 110418 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110419 soc.cpu.mem_rdata_latched[2]
.sym 110420 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 110422 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 110423 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110424 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 110427 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 110428 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110431 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110432 soc.cpu.mem_la_read
.sym 110434 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110435 soc.cpu.mem_rdata_latched[12]
.sym 110436 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110437 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 110438 soc.cpu.cpuregs_raddr2[1]
.sym 110439 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_2_O
.sym 110440 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 110441 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 110442 soc.cpu.mem_la_firstword_xfer
.sym 110443 soc.cpu.mem_la_secondword
.sym 110444 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110445 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110449 soc.cpu.mem_rdata_latched[4]
.sym 110450 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 110451 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 110452 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110453 soc.cpu.mem_rdata_latched[2]
.sym 110454 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 110455 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 110456 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110457 soc.cpu.mem_rdata_latched[3]
.sym 110458 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I3_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 110459 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 110460 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110461 soc.cpu.mem_do_rinst
.sym 110462 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 110463 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 110464 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 110465 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110471 soc.cpu.cpuregs_waddr[1]
.sym 110472 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110473 soc.cpu.mem_la_read
.sym 110474 soc.cpu.prefetched_high_word_SB_LUT4_I2_O
.sym 110475 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110476 soc.cpu.mem_do_rdata
.sym 110478 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110479 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110480 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 110482 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110483 soc.cpu.mem_rdata_latched[5]
.sym 110484 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 110485 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110489 soc.cpu.mem_rdata_latched[12]
.sym 110493 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 110498 soc.cpu.reg_sh[2]
.sym 110502 soc.cpu.reg_sh[3]
.sym 110503 $PACKER_VCC_NET
.sym 110504 soc.cpu.reg_sh[2]
.sym 110505 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110506 soc.cpu.reg_sh[4]
.sym 110507 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 110508 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 110511 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 110512 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 110513 soc.cpu.cpuregs.wen
.sym 110517 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110518 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110519 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110520 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110527 soc.cpu.cpuregs_waddr[3]
.sym 110528 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 110529 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 110530 soc.cpu.mem_rdata_q[9]
.sym 110531 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110532 soc.cpu.is_sb_sh_sw
.sym 110533 soc.cpu.mem_rdata_q[23]
.sym 110534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110535 soc.cpu.decoded_imm_j[3]
.sym 110536 soc.cpu.instr_jal
.sym 110537 soc.cpu.mem_rdata_q[22]
.sym 110538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110539 soc.cpu.decoded_imm_j[2]
.sym 110540 soc.cpu.instr_jal
.sym 110541 soc.cpu.mem_rdata_q[24]
.sym 110542 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110543 soc.cpu.decoded_imm_j[4]
.sym 110544 soc.cpu.instr_jal
.sym 110545 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110546 soc.cpu.mem_rdata_q[29]
.sym 110547 soc.cpu.instr_auipc
.sym 110548 soc.cpu.instr_lui
.sym 110549 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I0
.sym 110550 soc.cpu.mem_rdata_q[11]
.sym 110551 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110552 soc.cpu.is_sb_sh_sw
.sym 110557 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 110558 soc.cpu.mem_rdata_q[10]
.sym 110559 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110560 soc.cpu.is_sb_sh_sw
.sym 110561 soc.cpu.mem_rdata_q[29]
.sym 110562 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110563 soc.cpu.decoded_imm_j[9]
.sym 110564 soc.cpu.instr_jal
.sym 110565 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110566 soc.cpu.mem_rdata_q[30]
.sym 110567 soc.cpu.instr_auipc
.sym 110568 soc.cpu.instr_lui
.sym 110569 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 110570 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110571 soc.cpu.instr_jal
.sym 110572 soc.cpu.decoded_imm_j[29]
.sym 110573 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I0
.sym 110574 soc.cpu.mem_rdata_q[8]
.sym 110575 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110576 soc.cpu.is_sb_sh_sw
.sym 110577 soc.cpu.mem_rdata_q[30]
.sym 110578 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110579 soc.cpu.decoded_imm_j[10]
.sym 110580 soc.cpu.instr_jal
.sym 110581 soc.cpu.mem_rdata_q[21]
.sym 110582 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 110583 soc.cpu.decoded_imm_j[1]
.sym 110584 soc.cpu.instr_jal
.sym 110586 soc.cpu.mem_rdata_q[31]
.sym 110587 soc.cpu.is_sb_sh_sw
.sym 110588 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110589 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 110590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110591 soc.cpu.instr_jal
.sym 110592 soc.cpu.decoded_imm_j[30]
.sym 110593 soc.cpu.mem_rdata_q[25]
.sym 110594 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110595 soc.cpu.decoded_imm_j[5]
.sym 110596 soc.cpu.instr_jal
.sym 110597 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110598 soc.cpu.mem_rdata_q[27]
.sym 110599 soc.cpu.instr_auipc
.sym 110600 soc.cpu.instr_lui
.sym 110601 soc.cpu.mem_rdata_q[27]
.sym 110602 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110603 soc.cpu.decoded_imm_j[7]
.sym 110604 soc.cpu.instr_jal
.sym 110606 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 110607 soc.cpu.decoded_imm_j[31]
.sym 110608 soc.cpu.instr_jal
.sym 110609 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 110610 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110611 soc.cpu.instr_jal
.sym 110612 soc.cpu.decoded_imm_j[25]
.sym 110613 soc.cpu.mem_rdata_q[26]
.sym 110614 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110615 soc.cpu.decoded_imm_j[6]
.sym 110616 soc.cpu.instr_jal
.sym 110617 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110618 soc.cpu.mem_rdata_q[25]
.sym 110619 soc.cpu.instr_auipc
.sym 110620 soc.cpu.instr_lui
.sym 110621 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 110622 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110623 soc.cpu.instr_jal
.sym 110624 soc.cpu.decoded_imm_j[27]
.sym 110626 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 110627 soc.cpu.decoded_imm_j[0]
.sym 110630 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 110631 soc.cpu.decoded_imm_j[1]
.sym 110632 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[1]
.sym 110634 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 110635 soc.cpu.decoded_imm_j[2]
.sym 110636 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[2]
.sym 110638 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 110639 soc.cpu.decoded_imm_j[3]
.sym 110640 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[3]
.sym 110642 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 110643 soc.cpu.decoded_imm_j[4]
.sym 110644 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[4]
.sym 110646 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 110647 soc.cpu.decoded_imm_j[5]
.sym 110648 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[5]
.sym 110650 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 110651 soc.cpu.decoded_imm_j[6]
.sym 110652 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[6]
.sym 110654 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 110655 soc.cpu.decoded_imm_j[7]
.sym 110656 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[7]
.sym 110658 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 110659 soc.cpu.decoded_imm_j[8]
.sym 110660 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[8]
.sym 110662 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 110663 soc.cpu.decoded_imm_j[9]
.sym 110664 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[9]
.sym 110666 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 110667 soc.cpu.decoded_imm_j[10]
.sym 110668 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[10]
.sym 110670 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 110671 soc.cpu.decoded_imm_j[11]
.sym 110672 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[11]
.sym 110674 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 110675 soc.cpu.decoded_imm_j[12]
.sym 110676 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[12]
.sym 110678 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 110679 soc.cpu.decoded_imm_j[13]
.sym 110680 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[13]
.sym 110682 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 110683 soc.cpu.decoded_imm_j[14]
.sym 110684 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[14]
.sym 110686 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 110687 soc.cpu.decoded_imm_j[15]
.sym 110688 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[15]
.sym 110690 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 110691 soc.cpu.decoded_imm_j[16]
.sym 110692 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[16]
.sym 110694 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 110695 soc.cpu.decoded_imm_j[17]
.sym 110696 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[17]
.sym 110698 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 110699 soc.cpu.decoded_imm_j[18]
.sym 110700 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[18]
.sym 110702 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 110703 soc.cpu.decoded_imm_j[19]
.sym 110704 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[19]
.sym 110706 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 110707 soc.cpu.decoded_imm_j[20]
.sym 110708 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[20]
.sym 110710 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 110711 soc.cpu.decoded_imm_j[21]
.sym 110712 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[21]
.sym 110714 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 110715 soc.cpu.decoded_imm_j[22]
.sym 110716 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[22]
.sym 110718 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 110719 soc.cpu.decoded_imm_j[23]
.sym 110720 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[23]
.sym 110722 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 110723 soc.cpu.decoded_imm_j[24]
.sym 110724 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[24]
.sym 110726 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 110727 soc.cpu.decoded_imm_j[25]
.sym 110728 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[25]
.sym 110730 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 110731 soc.cpu.decoded_imm_j[26]
.sym 110732 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[26]
.sym 110734 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 110735 soc.cpu.decoded_imm_j[27]
.sym 110736 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[27]
.sym 110738 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 110739 soc.cpu.decoded_imm_j[28]
.sym 110740 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[28]
.sym 110742 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 110743 soc.cpu.decoded_imm_j[29]
.sym 110744 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[29]
.sym 110746 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 110747 soc.cpu.decoded_imm_j[30]
.sym 110748 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[30]
.sym 110750 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 110751 soc.cpu.decoded_imm_j[31]
.sym 110752 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I0_CO[31]
.sym 110753 soc.cpu.cpuregs_wrdata[11]
.sym 110757 soc.cpu.cpuregs_wrdata[5]
.sym 110761 soc.cpu.cpuregs_wrdata[3]
.sym 110765 soc.cpu.cpuregs_wrdata[12]
.sym 110769 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110770 soc.cpu.latched_stalu
.sym 110771 soc.cpu.alu_out_q[8]
.sym 110772 soc.cpu.reg_out[8]
.sym 110773 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110774 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110775 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110776 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 110777 soc.cpu.cpuregs_wrdata[10]
.sym 110782 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 110783 soc.cpu.reg_next_pc[8]
.sym 110784 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 110785 soc.cpu.cpuregs_wrdata[8]
.sym 110789 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110790 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110791 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110792 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 110793 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110794 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110795 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 110796 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 110797 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110798 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110799 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 110800 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 110801 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110802 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110803 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I2
.sym 110804 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 110805 soc.cpu.cpuregs_wrdata[15]
.sym 110809 soc.cpu.cpuregs_wrdata[14]
.sym 110813 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110814 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 110815 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 110816 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 110817 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110818 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110819 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 110820 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 110821 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110822 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110823 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 110824 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 110825 soc.cpu.cpuregs_wrdata[26]
.sym 110829 soc.cpu.cpuregs_wrdata[28]
.sym 110833 soc.cpu.cpuregs_wrdata[16]
.sym 110837 soc.cpu.cpuregs_wrdata[17]
.sym 110841 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110842 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110843 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 110844 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 110845 soc.cpu.cpuregs_wrdata[24]
.sym 110849 soc.cpu.cpuregs_wrdata[23]
.sym 110853 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110854 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110855 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 110856 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 110857 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110858 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110859 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 110860 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 110863 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 110864 soc.cpu.alu_out_SB_LUT4_O_29_I3
.sym 110865 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110866 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110867 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 110868 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 110869 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110870 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110871 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 110872 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 110873 soc.cpu.cpuregs_wrdata[22]
.sym 110877 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 110878 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 110879 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 110880 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 110881 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110882 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110883 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 110884 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 110886 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110887 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 110888 soc.cpu.decoded_imm[25]
.sym 110889 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 110890 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 110891 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 110892 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 110894 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110895 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 110896 soc.cpu.decoded_imm[23]
.sym 110898 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110899 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 110900 soc.cpu.decoded_imm[29]
.sym 110902 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110903 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 110904 soc.cpu.decoded_imm[31]
.sym 110905 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110906 soc.cpu.mem_rdata_q[21]
.sym 110907 soc.cpu.instr_auipc
.sym 110908 soc.cpu.instr_lui
.sym 110910 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 110911 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I2_O
.sym 110912 soc.cpu.decoded_imm[13]
.sym 110913 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 110914 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110915 soc.cpu.instr_jal
.sym 110916 soc.cpu.decoded_imm_j[13]
.sym 110917 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 110918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110919 soc.cpu.instr_jal
.sym 110920 soc.cpu.decoded_imm_j[14]
.sym 110921 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110922 soc.cpu.mem_rdata_q[12]
.sym 110923 soc.cpu.instr_auipc
.sym 110924 soc.cpu.instr_lui
.sym 110925 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 110926 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110927 soc.cpu.instr_jal
.sym 110928 soc.cpu.decoded_imm_j[12]
.sym 110929 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 110930 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110931 soc.cpu.instr_jal
.sym 110932 soc.cpu.decoded_imm_j[21]
.sym 110935 soc.cpu.cpu_state[2]
.sym 110936 resetn
.sym 110937 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110938 soc.cpu.mem_rdata_q[13]
.sym 110939 soc.cpu.instr_auipc
.sym 110940 soc.cpu.instr_lui
.sym 110941 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 110942 soc.cpu.mem_rdata_q[14]
.sym 110943 soc.cpu.instr_auipc
.sym 110944 soc.cpu.instr_lui
.sym 110947 soc.cpu.irq_state[0]
.sym 110948 soc.cpu.latched_branch
.sym 110951 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 110952 soc.cpu.is_lui_auipc_jal
.sym 110955 soc.cpu.cpu_state[6]
.sym 110956 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 110957 soc.cpu.cpu_state[6]
.sym 110958 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 110959 soc.cpu.instr_lh
.sym 110960 soc.cpu.latched_is_lh
.sym 110962 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 110963 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 110964 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 110967 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 110968 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110969 soc.cpu.cpu_state[6]
.sym 110970 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 110971 soc.cpu.instr_lb
.sym 110972 soc.cpu.latched_is_lb
.sym 110976 gpio_led_b[3]
.sym 110977 soc.cpu.compressed_instr
.sym 110983 soc.cpu.cpuregs.wen_SB_LUT4_O_I0
.sym 110984 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110988 gpio_led_pmod[1]
.sym 110992 gpio_led_b[5]
.sym 110996 gpio_led_b[6]
.sym 111000 gpio_led_b[2]
.sym 111002 soc.cpu.decoder_trigger
.sym 111003 soc.cpu.irq_active
.sym 111004 soc.cpu.irq_delay
.sym 111008 gpio_led_b[4]
.sym 111017 soc.cpu.irq_active
.sym 111043 pwm_b.counter[1]
.sym 111044 pwm_b.counter[0]
.sym 111048 gpio_led_pmod[3]
.sym 111072 pwm_b.counter[0]
.sym 111073 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 111077 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 111078 iomem_wstrb[2]
.sym 111079 iomem_wstrb[1]
.sym 111080 iomem_wstrb[3]
.sym 111102 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 111103 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 111104 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 111105 iomem_wdata[4]
.sym 111109 soc.cpu.mem_rdata_q[3]
.sym 111110 soc.cpu.mem_rdata_q[25]
.sym 111111 soc.cpu.mem_rdata_q[6]
.sym 111112 soc.cpu.mem_rdata_q[5]
.sym 111114 soc.cpu.mem_xfer
.sym 111115 soc.mem_rdata[18]
.sym 111116 soc.cpu.mem_rdata_q[18]
.sym 111117 soc.cpu.mem_rdata_q[6]
.sym 111118 soc.cpu.mem_rdata_q[5]
.sym 111119 soc.cpu.mem_rdata_q[4]
.sym 111120 soc.cpu.mem_rdata_q[28]
.sym 111121 iomem_wdata[2]
.sym 111125 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111126 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111127 soc.cpu.mem_rdata_q[4]
.sym 111128 soc.cpu.mem_rdata_q[28]
.sym 111131 soc.simpleuart.send_dummy
.sym 111132 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 111134 soc.cpu.mem_la_secondword
.sym 111135 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 111136 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_I3
.sym 111137 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111138 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111139 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 111140 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 111141 soc.cpu.mem_rdata_latched[5]
.sym 111145 soc.cpu.mem_rdata_latched[4]
.sym 111149 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111150 soc.cpu.mem_xfer
.sym 111151 soc.mem_rdata[18]
.sym 111152 soc.cpu.mem_rdata_q[18]
.sym 111154 soc.cpu.mem_la_secondword
.sym 111155 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 111156 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 111157 soc.cpu.mem_rdata_latched[2]
.sym 111162 soc.cpu.mem_la_secondword
.sym 111163 soc.cpu.mem_rdata_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 111164 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 111165 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111166 soc.cpu.mem_16bit_buffer[2]
.sym 111167 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 111168 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 111169 soc.cpu.mem_xfer
.sym 111170 soc.cpu.mem_la_secondword
.sym 111171 soc.mem_rdata[25]
.sym 111172 soc.cpu.mem_rdata_q[25]
.sym 111173 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111174 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111175 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111176 soc.cpu.mem_rdata_latched[3]
.sym 111177 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 111178 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111179 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111180 soc.cpu.mem_rdata_latched[2]
.sym 111181 soc.cpu.mem_xfer
.sym 111182 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111183 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 111184 soc.cpu.mem_rdata_q[1]
.sym 111185 soc.cpu.mem_la_secondword
.sym 111186 soc.cpu.mem_xfer
.sym 111187 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111188 soc.cpu.mem_rdata_q[9]
.sym 111189 soc.cpu.mem_xfer
.sym 111190 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111191 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111192 soc.cpu.mem_rdata_q[9]
.sym 111193 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 111194 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111195 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111196 soc.cpu.mem_rdata_latched[2]
.sym 111198 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111199 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111200 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111201 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111202 soc.cpu.mem_xfer
.sym 111203 soc.mem_rdata[25]
.sym 111204 soc.cpu.mem_rdata_q[25]
.sym 111205 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111206 soc.cpu.mem_xfer
.sym 111207 soc.mem_rdata[17]
.sym 111208 soc.cpu.mem_rdata_q[17]
.sym 111210 soc.cpu.mem_rdata_latched[5]
.sym 111211 soc.cpu.mem_rdata_latched[4]
.sym 111212 soc.cpu.mem_rdata_latched[6]
.sym 111214 soc.cpu.mem_xfer
.sym 111215 soc.mem_rdata[17]
.sym 111216 soc.cpu.mem_rdata_q[17]
.sym 111217 soc.mem_valid
.sym 111218 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 111219 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 111220 soc.cpu.mem_do_rinst
.sym 111221 soc.mem_rdata[17]
.sym 111225 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 111226 soc.cpu.mem_16bit_buffer[5]
.sym 111227 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2
.sym 111228 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 111229 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111230 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111231 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111232 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111233 soc.cpu.mem_xfer
.sym 111234 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111235 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111236 soc.cpu.mem_rdata_q[11]
.sym 111237 soc.cpu.mem_xfer
.sym 111238 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111239 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 111240 soc.cpu.mem_rdata_q[12]
.sym 111241 soc.cpu.mem_la_secondword
.sym 111242 soc.cpu.mem_xfer
.sym 111243 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111244 soc.cpu.mem_rdata_q[14]
.sym 111245 soc.cpu.trap_SB_LUT4_I3_O
.sym 111246 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 111247 soc.cpu.mem_xfer
.sym 111248 soc.cpu.prefetched_high_word_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 111249 soc.cpu.mem_xfer
.sym 111250 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111251 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111252 soc.cpu.mem_rdata_q[10]
.sym 111253 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 111254 soc.cpu.mem_xfer
.sym 111255 soc.mem_rdata[27]
.sym 111256 soc.cpu.mem_rdata_q[27]
.sym 111257 soc.cpu.mem_xfer
.sym 111258 soc.cpu.mem_la_secondword
.sym 111259 soc.mem_rdata[28]
.sym 111260 soc.cpu.mem_rdata_q[28]
.sym 111262 soc.cpu.mem_xfer
.sym 111263 soc.mem_rdata[27]
.sym 111264 soc.cpu.mem_rdata_q[27]
.sym 111267 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111268 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111270 soc.cpu.mem_la_secondword
.sym 111271 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111272 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 111275 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_I2_O
.sym 111276 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111277 soc.mem_rdata[27]
.sym 111281 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 111282 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111283 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 111284 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111287 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111288 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111289 soc.mem_rdata[28]
.sym 111295 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111296 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111297 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 111303 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 111304 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 111307 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 111308 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 111311 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 111312 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 111314 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111315 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 111316 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 111318 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111319 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111320 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111323 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 111324 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 111326 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111327 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 111328 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 111330 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 111331 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111332 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111335 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111336 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111337 soc.cpu.cpuregs_waddr[4]
.sym 111338 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 111339 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 111340 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 111342 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 111343 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 111344 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 111345 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 111346 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 111347 iomem_wstrb[0]
.sym 111348 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111350 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 111351 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 111352 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 111353 soc.cpu.cpuregs_waddr[1]
.sym 111354 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 111355 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 111356 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 111357 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 111358 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 111359 iomem_wstrb[1]
.sym 111360 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111361 soc.cpu.cpuregs_waddr[2]
.sym 111362 soc.cpu.decoded_rs1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111363 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 111364 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 111367 soc.cpu.cpuregs_raddr1[3]
.sym 111368 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111371 soc.cpu.cpuregs_raddr1[1]
.sym 111372 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111375 soc.cpu.cpuregs_raddr1[4]
.sym 111376 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111377 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111378 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111379 soc.cpu.decoded_rs1_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111380 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111381 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 111382 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111383 iomem_wstrb[3]
.sym 111384 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111387 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 111388 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 111389 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111390 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111391 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111392 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111395 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 111396 soc.cpu.mem_xfer
.sym 111397 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111403 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 111404 soc.cpu.prefetched_high_word_SB_LUT4_I1_O
.sym 111407 soc.cpu.cpuregs_raddr1[2]
.sym 111408 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111409 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111410 soc.cpu.cpuregs_raddr2[2]
.sym 111411 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111412 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111415 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 111416 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111419 soc.cpu.cpuregs_raddr1[0]
.sym 111420 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111421 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 111425 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111429 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111435 soc.cpu.cpuregs_waddr[2]
.sym 111436 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111437 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111442 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111443 soc.cpu.mem_rdata_latched[4]
.sym 111444 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 111445 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111449 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 111454 soc.cpu.mem_la_secondword
.sym 111455 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111456 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 111458 soc.cpu.reg_sh[0]
.sym 111462 soc.cpu.reg_sh[1]
.sym 111463 $PACKER_VCC_NET
.sym 111466 soc.cpu.reg_sh[2]
.sym 111467 $PACKER_VCC_NET
.sym 111468 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111470 soc.cpu.reg_sh[3]
.sym 111471 $PACKER_VCC_NET
.sym 111472 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 111476 $nextpnr_ICESTORM_LC_11$I3
.sym 111478 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111479 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111480 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111481 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111485 soc.cpu.reg_sh[2]
.sym 111486 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 111487 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 111488 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111490 soc.cpu.cpu_state[4]
.sym 111491 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 111492 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 111493 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111494 soc.cpu.mem_rdata_q[18]
.sym 111495 soc.cpu.instr_auipc
.sym 111496 soc.cpu.instr_lui
.sym 111497 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111498 soc.cpu.mem_rdata_q[19]
.sym 111499 soc.cpu.instr_auipc
.sym 111500 soc.cpu.instr_lui
.sym 111502 soc.cpu.cpu_state[4]
.sym 111503 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 111504 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 111525 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111526 soc.cpu.mem_rdata_q[22]
.sym 111527 soc.cpu.instr_auipc
.sym 111528 soc.cpu.instr_lui
.sym 111529 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 111530 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111531 soc.cpu.instr_jal
.sym 111532 soc.cpu.decoded_imm_j[23]
.sym 111533 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111534 soc.cpu.mem_rdata_q[23]
.sym 111535 soc.cpu.instr_auipc
.sym 111536 soc.cpu.instr_lui
.sym 111537 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 111538 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111539 soc.cpu.instr_jal
.sym 111540 soc.cpu.decoded_imm_j[22]
.sym 111541 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 111542 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111543 soc.cpu.instr_jal
.sym 111544 soc.cpu.decoded_imm_j[18]
.sym 111545 soc.cpu.mem_rdata_q[28]
.sym 111546 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111547 soc.cpu.decoded_imm_j[8]
.sym 111548 soc.cpu.instr_jal
.sym 111549 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 111550 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111551 soc.cpu.instr_jal
.sym 111552 soc.cpu.decoded_imm_j[19]
.sym 111554 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 111555 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 111556 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111558 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 111559 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 111560 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111562 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111563 soc.cpu.compressed_instr
.sym 111565 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111566 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111567 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111568 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 111570 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111571 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 111572 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111576 soc.cpu.compressed_instr
.sym 111577 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111578 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111579 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111580 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 111581 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111582 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111583 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111584 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 111586 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 111587 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 111588 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111589 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111590 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111591 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111592 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 111594 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 111595 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 111596 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111598 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 111599 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 111600 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111601 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111602 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111603 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111604 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 111605 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111606 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111607 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111608 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 111609 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111610 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111611 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111612 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 111614 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 111615 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 111616 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111618 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111619 soc.cpu.compressed_instr
.sym 111622 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 111623 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 111624 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 111626 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 111628 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 111630 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 111632 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 111634 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 111636 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 111638 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 111640 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 111642 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 111644 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 111646 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 111648 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 111650 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 111652 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 111654 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 111656 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 111658 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 111660 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 111662 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 111664 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 111666 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 111668 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 111670 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 111672 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 111674 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 111676 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 111678 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 111680 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 111682 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 111684 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 111686 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 111688 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 111690 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 111692 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 111694 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 111696 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 111698 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 111700 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 111702 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 111704 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 111706 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 111708 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 111710 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 111712 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 111714 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 111716 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 111718 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 111720 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 111722 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 111724 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 111726 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 111728 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 111730 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 111732 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 111734 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 111736 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 111737 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111738 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 111739 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111740 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 111742 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 111743 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 111744 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111745 soc.cpu.cpuregs_wrdata[4]
.sym 111749 soc.cpu.cpuregs_wrdata[9]
.sym 111753 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111754 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111755 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 111756 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 111757 soc.cpu.cpuregs_wrdata[19]
.sym 111761 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111762 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111763 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 111764 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 111765 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111766 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 111767 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 111768 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 111770 soc.cpu.latched_stalu
.sym 111771 soc.cpu.alu_out_q[1]
.sym 111772 soc.cpu.reg_out[1]
.sym 111773 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111774 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111775 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 111776 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 111777 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111778 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111779 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 111780 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 111781 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111782 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111783 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 111784 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 111786 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 111787 soc.cpu.reg_next_pc[22]
.sym 111788 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 111789 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111790 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111791 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 111792 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 111793 soc.cpu.cpuregs_wrdata[27]
.sym 111797 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111798 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111799 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 111800 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 111801 soc.cpu.cpuregs_wrdata[18]
.sym 111805 soc.cpu.cpuregs_wrdata[21]
.sym 111809 soc.cpu.cpuregs_wrdata[25]
.sym 111813 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111814 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111815 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 111816 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 111817 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111818 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111819 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 111820 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 111821 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111822 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111823 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 111824 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 111825 soc.cpu.cpuregs_wrdata[20]
.sym 111829 soc.cpu.cpuregs_wrdata[6]
.sym 111833 soc.cpu.cpuregs_wrdata[13]
.sym 111837 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111838 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111839 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 111840 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 111841 soc.cpu.cpuregs_wrdata[2]
.sym 111845 soc.cpu.cpuregs_wrdata[30]
.sym 111849 soc.cpu.cpuregs_wrdata[29]
.sym 111853 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111854 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111855 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 111856 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 111857 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111858 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111859 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 111860 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 111861 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111862 soc.cpu.latched_stalu
.sym 111863 soc.cpu.alu_out_q[0]
.sym 111864 soc.cpu.reg_out[0]
.sym 111865 soc.cpu.cpuregs_wrdata[31]
.sym 111869 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111870 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111871 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 111872 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 111873 soc.cpu.cpuregs_wrdata[1]
.sym 111877 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 111878 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 111879 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 111880 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 111883 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111884 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 111886 soc.cpu.instr_auipc
.sym 111887 soc.cpu.instr_lui
.sym 111888 soc.cpu.instr_jal
.sym 111890 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 111891 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 111892 soc.cpu.instr_jal
.sym 111894 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 111895 soc.cpu.reg_next_pc[2]
.sym 111896 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 111897 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111898 soc.cpu.latched_stalu
.sym 111899 soc.cpu.alu_out_q[2]
.sym 111900 soc.cpu.reg_out[2]
.sym 111901 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111902 soc.cpu.latched_stalu
.sym 111903 soc.cpu.alu_out_q[2]
.sym 111904 soc.cpu.reg_out[2]
.sym 111907 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 111908 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 111909 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 111910 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 111911 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 111912 soc.cpu.reg_pc[0]
.sym 111915 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111916 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 111917 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 111921 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111922 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 111923 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 111924 soc.cpu.reg_next_pc[1]
.sym 111925 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 111926 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 111927 soc.cpu.irq_state[0]
.sym 111928 soc.cpu.reg_next_pc[1]
.sym 111929 soc.cpu.irq_state[1]
.sym 111930 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 111931 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111932 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 111935 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1
.sym 111936 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111941 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 111942 soc.cpu.irq_state[0]
.sym 111943 soc.cpu.latched_compr
.sym 111944 soc.cpu.reg_next_pc[0]
.sym 111947 soc.cpu.reg_next_pc[0]
.sym 111948 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 111949 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 111959 soc.cpu.instr_jal
.sym 111960 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 111961 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 111962 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 111963 soc.cpu.decoded_imm_j[0]
.sym 112033 soc.simpleuart.recv_pattern[7]
.sym 112037 soc.simpleuart.recv_pattern[6]
.sym 112041 soc.simpleuart.recv_pattern[2]
.sym 112045 soc.simpleuart.recv_pattern[4]
.sym 112049 soc.simpleuart.recv_pattern[3]
.sym 112053 UART_RX$SB_IO_IN
.sym 112057 soc.simpleuart.recv_pattern[5]
.sym 112061 soc.simpleuart.recv_pattern[1]
.sym 112069 soc.simpleuart.recv_pattern[2]
.sym 112077 soc.simpleuart.recv_pattern[4]
.sym 112081 soc.simpleuart.recv_pattern[7]
.sym 112095 resetn
.sym 112096 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 112097 gpio_led_pmod[2]
.sym 112101 soc.cpu.mem_xfer
.sym 112102 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112103 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 112104 soc.cpu.mem_rdata_q[2]
.sym 112105 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112106 iomem_wstrb[0]
.sym 112107 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 112108 soc.simpleuart.send_dummy
.sym 112109 gpio_led_pmod[4]
.sym 112113 gpio_led_pmod[5]
.sym 112118 soc.cpu.mem_xfer
.sym 112119 soc.mem_rdata[21]
.sym 112120 soc.cpu.mem_rdata_q[21]
.sym 112121 gpio_led_g[2]
.sym 112125 gpio_led_r[1]
.sym 112129 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112130 soc.cpu.mem_xfer
.sym 112131 soc.mem_rdata[21]
.sym 112132 soc.cpu.mem_rdata_q[21]
.sym 112133 soc.cpu.mem_xfer
.sym 112134 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112135 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112136 soc.cpu.mem_rdata_q[5]
.sym 112137 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112138 soc.cpu.mem_16bit_buffer[6]
.sym 112139 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 112140 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 112141 soc.cpu.mem_xfer
.sym 112142 soc.cpu.mem_rdata_q[19]
.sym 112143 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 112144 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 112145 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112146 soc.cpu.mem_xfer
.sym 112147 soc.mem_rdata[22]
.sym 112148 soc.cpu.mem_rdata_q[22]
.sym 112150 soc.cpu.mem_xfer
.sym 112151 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112152 soc.cpu.mem_rdata_q[3]
.sym 112153 soc.cpu.mem_xfer
.sym 112154 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112155 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 112156 soc.cpu.mem_rdata_q[4]
.sym 112158 soc.cpu.mem_xfer
.sym 112159 soc.mem_rdata[22]
.sym 112160 soc.cpu.mem_rdata_q[22]
.sym 112161 soc.mem_rdata[20]
.sym 112165 soc.mem_rdata[21]
.sym 112169 soc.mem_rdata[24]
.sym 112173 soc.mem_rdata[19]
.sym 112177 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112178 soc.cpu.mem_16bit_buffer[4]
.sym 112179 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 112180 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 112181 soc.mem_rdata[22]
.sym 112185 soc.mem_rdata[18]
.sym 112190 soc.cpu.mem_la_secondword
.sym 112191 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112192 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 112193 soc.cpu.mem_xfer
.sym 112194 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112195 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112196 soc.cpu.mem_rdata_q[13]
.sym 112197 soc.cpu.mem_xfer
.sym 112198 soc.cpu.mem_la_secondword
.sym 112199 soc.mem_rdata[30]
.sym 112200 soc.cpu.mem_rdata_q[30]
.sym 112202 soc.cpu.mem_xfer
.sym 112203 soc.mem_rdata[29]
.sym 112204 soc.cpu.mem_rdata_q[29]
.sym 112205 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112206 soc.cpu.mem_xfer
.sym 112207 soc.mem_rdata[29]
.sym 112208 soc.cpu.mem_rdata_q[29]
.sym 112209 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112210 soc.cpu.mem_xfer
.sym 112211 soc.mem_rdata[30]
.sym 112212 soc.cpu.mem_rdata_q[30]
.sym 112213 soc.cpu.mem_xfer
.sym 112214 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112215 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112216 soc.cpu.mem_rdata_q[7]
.sym 112217 soc.cpu.mem_la_secondword
.sym 112218 soc.cpu.mem_xfer
.sym 112219 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 112220 soc.cpu.mem_rdata_q[12]
.sym 112222 soc.cpu.mem_xfer_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112223 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 112224 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 112225 soc.mem_rdata[30]
.sym 112229 soc.cpu.prefetched_high_word_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112230 soc.cpu.mem_16bit_buffer[7]
.sym 112231 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112232 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 112233 soc.mem_rdata[23]
.sym 112238 soc.cpu.mem_la_secondword
.sym 112239 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112240 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112241 soc.mem_rdata[29]
.sym 112245 soc.mem_rdata[26]
.sym 112251 soc.mem_valid
.sym 112252 soc.cpu.mem_xfer_SB_LUT4_O_I1
.sym 112253 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112254 soc.cpu.mem_xfer
.sym 112255 soc.mem_rdata[26]
.sym 112256 soc.cpu.mem_rdata_q[26]
.sym 112261 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 112262 soc.cpu.mem_la_secondword
.sym 112263 soc.mem_rdata[26]
.sym 112264 soc.cpu.mem_rdata_q[26]
.sym 112269 soc.cpu.mem_xfer
.sym 112270 soc.cpu.mem_la_secondword
.sym 112271 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112272 soc.cpu.mem_rdata_q[10]
.sym 112273 gpio_led_b[2]
.sym 112281 gpio_led_b[6]
.sym 112290 soc.cpu.last_mem_valid
.sym 112291 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 112292 soc.cpu.mem_la_firstword_reg
.sym 112293 soc.cpu.mem_wordsize[1]
.sym 112294 soc.cpu.mem_wordsize[2]
.sym 112295 soc.cpu.pcpi_rs1[1]
.sym 112296 soc.cpu.pcpi_rs1[0]
.sym 112297 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 112311 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112312 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112317 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 112321 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 112326 soc.cpu.cpuregs_raddr1[4]
.sym 112327 soc.cpu.cpuregs_raddr1[3]
.sym 112328 soc.cpu.cpuregs_raddr1[2]
.sym 112329 soc.cpu.mem_wordsize[1]
.sym 112330 soc.cpu.mem_wordsize[2]
.sym 112331 soc.cpu.pcpi_rs1[1]
.sym 112332 soc.cpu.pcpi_rs1[0]
.sym 112333 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112334 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 112335 soc.cpu.pcpi_rs1[0]
.sym 112336 soc.cpu.pcpi_rs1[1]
.sym 112337 soc.cpu.decoded_rs1_SB_DFF_Q_D
.sym 112341 soc.cpu.decoded_rs1_SB_DFF_Q_1_D
.sym 112347 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112348 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112349 soc.cpu.decoded_rs1_SB_DFF_Q_2_D
.sym 112378 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 112379 soc.cpu.cpuregs_raddr1[1]
.sym 112380 soc.cpu.cpuregs_raddr1[0]
.sym 112381 soc.cpu.cpuregs.wen
.sym 112386 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 112391 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 112394 $PACKER_VCC_NET
.sym 112395 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 112399 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 112403 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 112408 $nextpnr_ICESTORM_LC_28$I3
.sym 112412 soc.cpu.reg_sh[4]
.sym 112413 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 112414 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 112415 soc.cpu.pcpi_rs1[1]
.sym 112416 soc.cpu.pcpi_rs1[0]
.sym 112418 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112419 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112420 soc.cpu.reg_sh[2]
.sym 112424 soc.cpu.reg_sh[2]
.sym 112428 soc.cpu.reg_sh[1]
.sym 112430 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 112431 soc.cpu.mem_la_secondword
.sym 112432 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 112433 soc.cpu.reg_sh[4]
.sym 112434 soc.cpu.reg_sh[3]
.sym 112435 soc.cpu.reg_sh[1]
.sym 112436 soc.cpu.reg_sh[0]
.sym 112440 soc.cpu.reg_sh[0]
.sym 112441 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 112442 soc.cpu.cpu_state[6]
.sym 112443 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 112444 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 112448 soc.cpu.reg_sh[3]
.sym 112454 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112455 soc.cpu.reg_out[1]
.sym 112456 soc.cpu.reg_next_pc[1]
.sym 112462 soc.cpu.cpu_state[4]
.sym 112463 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112464 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112466 soc.cpu.reg_sh[1]
.sym 112467 $PACKER_VCC_NET
.sym 112468 soc.cpu.reg_sh[0]
.sym 112470 soc.cpu.cpu_state[4]
.sym 112471 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 112472 soc.cpu.reg_sh[0]
.sym 112475 soc.cpu.cpu_state[4]
.sym 112476 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112479 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112480 soc.cpu.reg_sh[2]
.sym 112482 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 112483 soc.cpu.reg_next_pc[10]
.sym 112484 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112489 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112490 soc.cpu.latched_stalu
.sym 112491 soc.cpu.alu_out_q[5]
.sym 112492 soc.cpu.reg_out[5]
.sym 112493 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112494 soc.cpu.latched_stalu
.sym 112495 soc.cpu.alu_out_q[5]
.sym 112496 soc.cpu.reg_out[5]
.sym 112501 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112502 soc.cpu.latched_stalu
.sym 112503 soc.cpu.alu_out_q[10]
.sym 112504 soc.cpu.reg_out[10]
.sym 112509 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112510 soc.cpu.latched_stalu
.sym 112511 soc.cpu.alu_out_q[10]
.sym 112512 soc.cpu.reg_out[10]
.sym 112513 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112514 soc.cpu.latched_stalu
.sym 112515 soc.cpu.alu_out_q[17]
.sym 112516 soc.cpu.reg_out[17]
.sym 112518 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 112519 soc.cpu.reg_next_pc[24]
.sym 112520 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112522 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 112523 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 112524 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112525 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112526 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112527 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112528 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112530 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 112531 soc.cpu.reg_next_pc[5]
.sym 112532 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112533 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112534 soc.cpu.latched_stalu
.sym 112535 soc.cpu.alu_out_q[24]
.sym 112536 soc.cpu.reg_out[24]
.sym 112537 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112538 soc.cpu.latched_stalu
.sym 112539 soc.cpu.alu_out_q[17]
.sym 112540 soc.cpu.reg_out[17]
.sym 112541 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112542 soc.cpu.latched_stalu
.sym 112543 soc.cpu.alu_out_q[16]
.sym 112544 soc.cpu.reg_out[16]
.sym 112545 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112546 soc.cpu.latched_stalu
.sym 112547 soc.cpu.alu_out_q[28]
.sym 112548 soc.cpu.reg_out[28]
.sym 112550 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 112551 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 112552 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112553 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112554 soc.cpu.latched_stalu
.sym 112555 soc.cpu.alu_out_q[28]
.sym 112556 soc.cpu.reg_out[28]
.sym 112557 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 112558 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 112559 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112560 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 112561 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0
.sym 112562 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 112563 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112564 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I3
.sym 112566 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 112567 soc.cpu.reg_next_pc[16]
.sym 112568 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112570 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 112571 soc.cpu.reg_next_pc[17]
.sym 112572 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112574 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 112575 soc.cpu.reg_next_pc[28]
.sym 112576 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112577 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112578 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112579 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112580 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 112581 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112582 soc.cpu.latched_stalu
.sym 112583 soc.cpu.alu_out_q[6]
.sym 112584 soc.cpu.reg_out[6]
.sym 112585 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112586 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112587 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112588 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 112590 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 112591 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 112592 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112593 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 112598 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 112599 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 112600 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112602 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 112603 soc.cpu.reg_next_pc[6]
.sym 112604 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112605 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112606 soc.cpu.latched_stalu
.sym 112607 soc.cpu.alu_out_q[6]
.sym 112608 soc.cpu.reg_out[6]
.sym 112610 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 112611 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 112612 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112613 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112614 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112615 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112616 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 112617 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112618 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112619 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112620 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 112622 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 112623 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 112624 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112625 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112626 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112627 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112628 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 112630 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 112631 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 112632 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112633 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112634 soc.cpu.latched_stalu
.sym 112635 soc.cpu.alu_out_q[19]
.sym 112636 soc.cpu.reg_out[19]
.sym 112638 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 112639 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 112640 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112641 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112642 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112643 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112644 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 112645 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112646 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112647 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112648 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 112649 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 112650 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 112651 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112652 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 112654 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 112655 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 112656 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112658 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 112659 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 112660 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112661 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 112662 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 112663 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112664 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 112666 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 112667 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 112668 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112669 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112670 soc.cpu.latched_stalu
.sym 112671 soc.cpu.alu_out_q[8]
.sym 112672 soc.cpu.reg_out[8]
.sym 112673 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 112677 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112678 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112679 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112680 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 112681 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112682 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112683 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112684 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 112685 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112686 soc.cpu.latched_stalu
.sym 112687 soc.cpu.alu_out_q[12]
.sym 112688 soc.cpu.reg_out[12]
.sym 112690 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 112691 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 112692 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112693 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 112694 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 112695 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112696 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 112697 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112698 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112699 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112700 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 112701 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112702 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 112703 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112704 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 112705 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112706 soc.cpu.latched_stalu
.sym 112707 soc.cpu.alu_out_q[13]
.sym 112708 soc.cpu.reg_out[13]
.sym 112709 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 112710 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 112711 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112712 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 112713 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0
.sym 112714 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I1
.sym 112715 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112716 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 112718 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 112719 soc.cpu.reg_next_pc[13]
.sym 112720 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112721 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 112725 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 112730 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 112731 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 112732 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 112733 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112734 soc.cpu.latched_stalu
.sym 112735 soc.cpu.alu_out_q[13]
.sym 112736 soc.cpu.reg_out[13]
.sym 112737 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112738 soc.cpu.latched_stalu
.sym 112739 soc.cpu.alu_out_q[31]
.sym 112740 soc.cpu.reg_out[31]
.sym 112742 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 112743 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I2
.sym 112744 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112745 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112746 soc.cpu.latched_stalu
.sym 112747 soc.cpu.alu_out_q[22]
.sym 112748 soc.cpu.reg_out[22]
.sym 112749 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112750 soc.cpu.latched_stalu
.sym 112751 soc.cpu.alu_out_q[22]
.sym 112752 soc.cpu.reg_out[22]
.sym 112754 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 112755 soc.cpu.reg_next_pc[31]
.sym 112756 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112757 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 112758 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 112759 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112760 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 112761 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 112762 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 112763 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112764 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 112765 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112766 soc.cpu.latched_stalu
.sym 112767 soc.cpu.alu_out_q[31]
.sym 112768 soc.cpu.reg_out[31]
.sym 112769 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 112770 soc.cpu.latched_stalu
.sym 112771 soc.cpu.alu_out_q[21]
.sym 112772 soc.cpu.reg_out[21]
.sym 112773 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 112777 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112778 soc.cpu.latched_stalu
.sym 112779 soc.cpu.alu_out_q[21]
.sym 112780 soc.cpu.reg_out[21]
.sym 112781 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 112785 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 112790 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 112791 soc.cpu.reg_next_pc[21]
.sym 112792 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 112793 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 112797 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 112801 soc.cpu.decoded_rs1_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_DFFSR_R_Q
.sym 112802 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 112803 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 112804 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 112805 soc.cpu.is_lui_auipc_jal
.sym 112806 soc.cpu.cpuregs_rs1[6]
.sym 112807 soc.cpu.reg_pc[6]
.sym 112808 soc.cpu.instr_lui
.sym 112809 soc.cpu.is_lui_auipc_jal
.sym 112810 soc.cpu.cpuregs_rs1[13]
.sym 112811 soc.cpu.reg_pc[13]
.sym 112812 soc.cpu.instr_lui
.sym 112813 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 112818 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 112819 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 112820 soc.cpu.instr_rdcycle
.sym 112821 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 112822 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112823 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 112824 soc.cpu.irq_pending[1]
.sym 112825 soc.cpu.cpu_state[4]
.sym 112826 soc.cpu.pcpi_rs1[1]
.sym 112827 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112828 soc.cpu.cpu_state[3]
.sym 112829 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 112833 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112834 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112835 soc.cpu.pcpi_rs1[6]
.sym 112836 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112837 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I0
.sym 112838 soc.cpu.irq_pending[2]
.sym 112839 soc.cpu.irq_state[1]
.sym 112840 soc.cpu.irq_mask[2]
.sym 112841 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.sym 112842 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 112843 soc.cpu.irq_state[0]
.sym 112844 soc.cpu.reg_next_pc[2]
.sym 112845 soc.cpu.is_lui_auipc_jal
.sym 112846 soc.cpu.cpuregs_rs1[19]
.sym 112847 soc.cpu.reg_pc[19]
.sym 112848 soc.cpu.instr_lui
.sym 112851 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2
.sym 112852 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 112853 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112854 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112855 soc.cpu.pcpi_rs1[4]
.sym 112856 soc.cpu.pcpi_rs1[6]
.sym 112857 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112858 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112859 soc.cpu.pcpi_rs1[1]
.sym 112860 soc.cpu.pcpi_rs1[9]
.sym 112861 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112862 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112863 soc.cpu.pcpi_rs1[3]
.sym 112864 soc.cpu.pcpi_rs1[1]
.sym 112865 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112866 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112867 soc.cpu.pcpi_rs1[15]
.sym 112868 soc.cpu.pcpi_rs1[23]
.sym 112869 soc.cpu.is_lui_auipc_jal
.sym 112870 soc.cpu.cpuregs_rs1[24]
.sym 112871 soc.cpu.reg_pc[24]
.sym 112872 soc.cpu.instr_lui
.sym 112874 soc.cpu.reg_pc[1]
.sym 112875 soc.cpu.latched_compr
.sym 112877 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112881 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112882 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112883 soc.cpu.pcpi_rs1[18]
.sym 112884 soc.cpu.pcpi_rs1[20]
.sym 112885 soc.cpu.is_lui_auipc_jal
.sym 112886 soc.cpu.cpuregs_rs1[4]
.sym 112887 soc.cpu.reg_pc[4]
.sym 112888 soc.cpu.instr_lui
.sym 112889 soc.cpu.is_lui_auipc_jal
.sym 112890 soc.cpu.cpuregs_rs1[31]
.sym 112891 soc.cpu.reg_pc[31]
.sym 112892 soc.cpu.instr_lui
.sym 112895 resetn
.sym 112896 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 112897 soc.cpu.is_lui_auipc_jal
.sym 112898 soc.cpu.cpuregs_rs1[0]
.sym 112899 soc.cpu.reg_pc[0]
.sym 112900 soc.cpu.instr_lui
.sym 112901 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112902 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112903 soc.cpu.pcpi_rs1[1]
.sym 112904 soc.cpu.pcpi_rs1[4]
.sym 112905 soc.cpu.is_lui_auipc_jal
.sym 112906 soc.cpu.cpuregs_rs1[1]
.sym 112907 soc.cpu.reg_pc[1]
.sym 112908 soc.cpu.instr_lui
.sym 112909 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112910 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112911 soc.cpu.pcpi_rs1[5]
.sym 112912 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112913 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112914 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112915 soc.cpu.pcpi_rs1[0]
.sym 112916 soc.cpu.pcpi_rs1[2]
.sym 112917 soc.cpu.cpu_state[2]
.sym 112918 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112919 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112920 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112921 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 112922 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112923 soc.cpu.pcpi_rs1[3]
.sym 112924 soc.cpu.pcpi_rs1[5]
.sym 112925 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112926 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112927 soc.cpu.cpu_state[2]
.sym 112928 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112939 soc.cpu.cpu_state[4]
.sym 112940 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 112997 soc.simpleuart.recv_pattern[3]
.sym 113001 soc.simpleuart.recv_pattern[0]
.sym 113009 soc.simpleuart.recv_pattern[1]
.sym 113017 soc.simpleuart.recv_pattern[5]
.sym 113021 soc.simpleuart.recv_pattern[6]
.sym 113025 iomem_ready_SB_LUT4_I1_O
.sym 113026 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 113027 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113028 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113029 soc.spimemio.buffer[2]
.sym 113037 soc.spimemio.buffer[4]
.sym 113043 soc.simpleuart.recv_buf_valid
.sym 113044 soc.simpleuart.recv_buf_data[6]
.sym 113050 iomem_ready_SB_LUT4_I1_O
.sym 113051 iomem_rdata[2]
.sym 113052 soc.spimem_rdata[2]
.sym 113054 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113055 soc.simpleuart.recv_buf_valid
.sym 113056 soc.simpleuart.recv_buf_data[2]
.sym 113058 iomem_ready_SB_LUT4_I1_O
.sym 113059 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 113060 iomem_rdata[8]
.sym 113063 soc.simpleuart.recv_buf_valid
.sym 113064 soc.simpleuart.recv_buf_data[7]
.sym 113066 iomem_ready_SB_LUT4_I1_O
.sym 113067 iomem_rdata[5]
.sym 113068 soc.spimem_rdata[5]
.sym 113069 soc.spimemio.buffer[0]
.sym 113073 soc.spimemio.buffer[5]
.sym 113077 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 113078 iomem_ready_SB_LUT4_I1_O
.sym 113079 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113080 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113082 iomem_ready_SB_LUT4_I1_O
.sym 113083 iomem_rdata[4]
.sym 113084 soc.spimem_rdata[4]
.sym 113085 iomem_ready_SB_LUT4_I1_O
.sym 113086 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 113087 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113088 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113090 iomem_ready_SB_LUT4_I1_O
.sym 113091 iomem_rdata[0]
.sym 113092 soc.spimem_rdata[0]
.sym 113093 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113094 soc.ram_ready
.sym 113095 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113096 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113097 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 113098 iomem_ready_SB_LUT4_I1_O
.sym 113099 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113100 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 113101 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113102 soc.simpleuart.recv_buf_valid
.sym 113103 soc.spimemio_cfgreg_do[19]
.sym 113104 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 113105 gpio_led_pmod[0]
.sym 113111 soc.simpleuart_reg_div_do[19]
.sym 113112 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113113 gpio_led_r[2]
.sym 113118 soc.cpu.mem_la_secondword
.sym 113119 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 113120 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_I2_I3
.sym 113123 soc.cpu.mem_rdata_SB_LUT4_O_7_I2
.sym 113124 soc.cpu.mem_rdata_SB_LUT4_O_7_I3
.sym 113126 soc.cpu.mem_la_secondword
.sym 113127 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 113128 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 113129 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 113130 iomem_ready_SB_LUT4_I1_O
.sym 113131 soc.cpu.mem_rdata_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 113132 soc.spimem_rdata[19]
.sym 113133 gpio_led_pmod[1]
.sym 113138 soc.cpu.mem_xfer
.sym 113139 soc.mem_rdata[20]
.sym 113140 soc.cpu.mem_rdata_q[20]
.sym 113141 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113142 soc.cpu.mem_xfer
.sym 113143 soc.mem_rdata[20]
.sym 113144 soc.cpu.mem_rdata_q[20]
.sym 113147 iomem_rdata[19]
.sym 113148 iomem_ready_SB_LUT4_I1_O
.sym 113149 soc.cpu.mem_xfer
.sym 113150 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113151 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 113152 soc.cpu.mem_rdata_q[6]
.sym 113153 soc.ram_ready
.sym 113154 iomem_ready_SB_LUT4_I1_O
.sym 113155 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 113156 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113157 iomem_ready_SB_LUT4_I1_O
.sym 113158 iomem_rdata[7]
.sym 113159 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113160 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113161 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113162 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113163 soc.simpleuart_reg_div_do[7]
.sym 113164 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113165 gpio_led_b[7]
.sym 113169 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113170 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113171 soc.simpleuart_reg_div_do[6]
.sym 113172 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113173 iomem_ready_SB_LUT4_I1_O
.sym 113174 iomem_rdata[13]
.sym 113175 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113176 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113177 iomem_ready_SB_LUT4_I1_O
.sym 113178 iomem_rdata[6]
.sym 113179 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113180 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113181 gpio_led_g[3]
.sym 113187 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 113188 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 113189 iomem_ready_SB_LUT4_I1_O
.sym 113190 iomem_rdata[30]
.sym 113191 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 113192 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 113193 gpio_led_pmod[7]
.sym 113198 soc.cpu.mem_xfer
.sym 113199 soc.mem_rdata[23]
.sym 113200 soc.cpu.mem_rdata_q[23]
.sym 113201 gpio_led_g[4]
.sym 113205 iomem_ready_SB_LUT4_I1_O
.sym 113206 iomem_rdata[29]
.sym 113207 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 113208 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 113209 gpio_led_r[5]
.sym 113213 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 113214 soc.cpu.mem_xfer
.sym 113215 soc.mem_rdata[23]
.sym 113216 soc.cpu.mem_rdata_q[23]
.sym 113217 iomem_ready_SB_LUT4_I1_O
.sym 113218 iomem_rdata[26]
.sym 113219 soc.cpu.mem_rdata_SB_LUT4_O_8_I2
.sym 113220 soc.cpu.mem_rdata_SB_LUT4_O_8_I3
.sym 113221 gpio_led_pmod[6]
.sym 113225 gpio_led_r[0]
.sym 113229 gpio_led_b[5]
.sym 113233 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113234 soc.simpleuart.recv_buf_valid
.sym 113235 soc.simpleuart_reg_div_do[28]
.sym 113236 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113237 gpio_led_r[7]
.sym 113243 soc.mem_rdata[18]
.sym 113244 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113245 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 113246 soc.simpleuart.recv_buf_valid
.sym 113247 soc.simpleuart_reg_div_do[26]
.sym 113248 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113250 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113251 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113252 soc.cpu.mem_wordsize[1]
.sym 113254 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113255 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 113256 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113258 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113259 soc.cpu.mem_rdata_latched_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113260 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113261 soc.cpu.pcpi_rs1[0]
.sym 113262 soc.cpu.pcpi_rs1[1]
.sym 113263 soc.mem_rdata[29]
.sym 113264 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113265 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113266 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113267 soc.mem_rdata[23]
.sym 113268 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113269 soc.cpu.pcpi_rs1[0]
.sym 113270 soc.cpu.pcpi_rs1[1]
.sym 113271 soc.mem_rdata[26]
.sym 113272 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113274 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113275 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113276 soc.cpu.mem_wordsize[1]
.sym 113279 soc.mem_rdata[21]
.sym 113280 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113281 soc.cpu.pcpi_rs1[0]
.sym 113282 soc.cpu.pcpi_rs1[1]
.sym 113283 soc.mem_rdata[31]
.sym 113284 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113289 soc.mem_rdata[22]
.sym 113290 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113291 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 113292 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113306 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113307 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113308 soc.cpu.mem_wordsize[1]
.sym 113310 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 113311 soc.cpu.pcpi_rs1[1]
.sym 113312 soc.cpu.pcpi_rs1[0]
.sym 113314 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113315 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 113316 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113317 soc.cpu.pcpi_rs1[0]
.sym 113318 soc.cpu.pcpi_rs1[1]
.sym 113319 soc.mem_rdata[28]
.sym 113320 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 113321 soc.cpu.mem_wordsize[1]
.sym 113322 soc.cpu.pcpi_rs1[1]
.sym 113323 soc.mem_rdata[27]
.sym 113324 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113327 soc.cpu.mem_wordsize[2]
.sym 113328 soc.cpu.pcpi_rs1[1]
.sym 113330 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113331 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113332 soc.cpu.mem_wordsize[1]
.sym 113334 soc.cpu.mem_wordsize[2]
.sym 113335 soc.cpu.pcpi_rs1[1]
.sym 113336 soc.cpu.mem_wordsize[1]
.sym 113339 soc.mem_rdata[20]
.sym 113340 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113341 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 113342 soc.mem_rdata[29]
.sym 113343 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 113344 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113345 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113346 soc.cpu.pcpi_rs1[0]
.sym 113347 soc.mem_rdata[19]
.sym 113348 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113349 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113350 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 113351 soc.cpu.pcpi_rs1[1]
.sym 113352 soc.cpu.pcpi_rs1[0]
.sym 113353 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113354 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 113355 soc.cpu.pcpi_rs1[1]
.sym 113356 soc.cpu.pcpi_rs1[0]
.sym 113357 soc.cpu.pcpi_rs1[0]
.sym 113358 soc.cpu.pcpi_rs1[1]
.sym 113359 soc.mem_rdata[30]
.sym 113360 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113361 soc.cpu.mem_wordsize[1]
.sym 113362 soc.cpu.pcpi_rs1[1]
.sym 113363 soc.mem_rdata[25]
.sym 113364 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113365 iomem_wdata[0]
.sym 113369 soc.cpu.mem_wordsize[1]
.sym 113370 soc.cpu.pcpi_rs1[1]
.sym 113371 soc.mem_rdata[24]
.sym 113372 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113373 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113374 soc.cpu.pcpi_rs1[0]
.sym 113375 soc.mem_rdata[16]
.sym 113376 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113377 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113378 soc.cpu.pcpi_rs1[0]
.sym 113379 soc.mem_rdata[17]
.sym 113380 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113385 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0
.sym 113386 soc.cpu.cpu_state[6]
.sym 113387 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 113388 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I3
.sym 113389 soc.cpu.cpu_state[6]
.sym 113390 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113391 soc.cpu.mem_wordsize[1]
.sym 113392 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113393 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 113394 soc.cpu.cpu_state[6]
.sym 113395 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 113396 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 113405 soc.cpu.pcpi_rs1[1]
.sym 113406 soc.cpu.mem_wordsize[2]
.sym 113407 soc.cpu.mem_wordsize[1]
.sym 113408 soc.cpu.pcpi_rs1[0]
.sym 113412 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 113418 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113419 soc.cpu.reg_out[3]
.sym 113420 soc.cpu.reg_next_pc[3]
.sym 113427 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 113428 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 113430 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113431 soc.cpu.reg_out[6]
.sym 113432 soc.cpu.reg_next_pc[6]
.sym 113434 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 113435 soc.cpu.cpu_state[6]
.sym 113436 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 113442 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 113443 soc.cpu.cpu_state[6]
.sym 113444 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 113446 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113447 soc.cpu.reg_out[10]
.sym 113448 soc.cpu.reg_next_pc[10]
.sym 113450 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113451 soc.cpu.reg_out[2]
.sym 113452 soc.cpu.reg_next_pc[2]
.sym 113454 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113455 soc.cpu.reg_out[4]
.sym 113456 soc.cpu.reg_next_pc[4]
.sym 113458 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 113459 soc.cpu.cpu_state[6]
.sym 113460 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 113462 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113463 soc.cpu.reg_out[5]
.sym 113464 soc.cpu.reg_next_pc[5]
.sym 113465 soc.cpu.mem_wordsize[2]
.sym 113466 soc.cpu.mem_wordsize[1]
.sym 113467 soc.cpu.latched_is_lh
.sym 113468 soc.cpu.latched_is_lb
.sym 113470 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113471 soc.cpu.reg_out[15]
.sym 113472 soc.cpu.reg_next_pc[15]
.sym 113473 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 113474 soc.cpu.latched_stalu
.sym 113475 soc.cpu.alu_out_q[16]
.sym 113476 soc.cpu.reg_out[16]
.sym 113477 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113478 soc.cpu.latched_stalu
.sym 113479 soc.cpu.alu_out_q[23]
.sym 113480 soc.cpu.reg_out[23]
.sym 113481 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 113482 soc.cpu.latched_stalu
.sym 113483 soc.cpu.alu_out_q[18]
.sym 113484 soc.cpu.reg_out[18]
.sym 113486 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 113487 soc.cpu.reg_next_pc[23]
.sym 113488 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 113489 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113490 soc.cpu.latched_stalu
.sym 113491 soc.cpu.alu_out_q[18]
.sym 113492 soc.cpu.reg_out[18]
.sym 113493 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 113494 soc.cpu.latched_stalu
.sym 113495 soc.cpu.alu_out_q[23]
.sym 113496 soc.cpu.reg_out[23]
.sym 113498 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113499 soc.cpu.reg_out[24]
.sym 113500 soc.cpu.reg_next_pc[24]
.sym 113501 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 113502 soc.cpu.latched_stalu
.sym 113503 soc.cpu.alu_out_q[24]
.sym 113504 soc.cpu.reg_out[24]
.sym 113506 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 113507 soc.cpu.reg_next_pc[3]
.sym 113508 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 113510 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1
.sym 113511 soc.cpu.irq_state[0]
.sym 113512 soc.cpu.reg_next_pc[5]
.sym 113514 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 113515 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I2
.sym 113516 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113518 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 113519 soc.cpu.reg_next_pc[18]
.sym 113520 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 113522 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 113523 soc.cpu.reg_next_pc[4]
.sym 113524 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 113525 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113526 soc.cpu.latched_stalu
.sym 113527 soc.cpu.alu_out_q[3]
.sym 113528 soc.cpu.reg_out[3]
.sym 113529 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 113530 soc.cpu.latched_stalu
.sym 113531 soc.cpu.alu_out_q[4]
.sym 113532 soc.cpu.reg_out[4]
.sym 113533 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113534 soc.cpu.latched_stalu
.sym 113535 soc.cpu.alu_out_q[4]
.sym 113536 soc.cpu.reg_out[4]
.sym 113537 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 113538 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 113539 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113540 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 113541 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 113542 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 113543 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113544 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 113545 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 113546 soc.cpu.latched_stalu
.sym 113547 soc.cpu.alu_out_q[3]
.sym 113548 soc.cpu.reg_out[3]
.sym 113549 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 113553 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0
.sym 113554 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I1
.sym 113555 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113556 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 113557 soc.cpu.irq_state[1]
.sym 113558 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 113559 soc.cpu.reg_next_pc[10]
.sym 113560 soc.cpu.irq_state[0]
.sym 113561 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 113562 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 113563 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113564 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 113565 soc.cpu.irq_state[1]
.sym 113566 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 113567 soc.cpu.reg_next_pc[4]
.sym 113568 soc.cpu.irq_state[0]
.sym 113569 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 113574 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 113575 soc.cpu.irq_state[0]
.sym 113576 soc.cpu.reg_next_pc[24]
.sym 113577 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 113578 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 113579 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113580 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 113581 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 113585 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 113586 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 113587 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113588 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 113589 soc.cpu.irq_state[1]
.sym 113590 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 113591 soc.cpu.reg_next_pc[15]
.sym 113592 soc.cpu.irq_state[0]
.sym 113593 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 113594 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 113595 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113596 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 113597 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I0
.sym 113598 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I1
.sym 113599 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 113600 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 113602 soc.cpu.reg_pc[1]
.sym 113603 soc.cpu.latched_compr
.sym 113606 soc.cpu.reg_pc[2]
.sym 113607 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113608 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 113610 soc.cpu.reg_pc[3]
.sym 113612 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 113614 soc.cpu.reg_pc[4]
.sym 113616 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 113618 soc.cpu.reg_pc[5]
.sym 113620 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 113622 soc.cpu.reg_pc[6]
.sym 113624 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 113626 soc.cpu.reg_pc[7]
.sym 113628 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 113630 soc.cpu.reg_pc[8]
.sym 113632 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 113634 soc.cpu.reg_pc[9]
.sym 113636 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 113638 soc.cpu.reg_pc[10]
.sym 113640 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 113642 soc.cpu.reg_pc[11]
.sym 113644 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 113646 soc.cpu.reg_pc[12]
.sym 113648 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 113650 soc.cpu.reg_pc[13]
.sym 113652 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 113654 soc.cpu.reg_pc[14]
.sym 113656 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 113658 soc.cpu.reg_pc[15]
.sym 113660 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 113662 soc.cpu.reg_pc[16]
.sym 113664 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 113666 soc.cpu.reg_pc[17]
.sym 113668 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 113670 soc.cpu.reg_pc[18]
.sym 113672 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 113674 soc.cpu.reg_pc[19]
.sym 113676 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 113678 soc.cpu.reg_pc[20]
.sym 113680 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 113682 soc.cpu.reg_pc[21]
.sym 113684 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 113686 soc.cpu.reg_pc[22]
.sym 113688 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 113690 soc.cpu.reg_pc[23]
.sym 113692 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 113694 soc.cpu.reg_pc[24]
.sym 113696 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 113698 soc.cpu.reg_pc[25]
.sym 113700 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 113702 soc.cpu.reg_pc[26]
.sym 113704 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 113706 soc.cpu.reg_pc[27]
.sym 113708 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 113710 soc.cpu.reg_pc[28]
.sym 113712 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 113714 soc.cpu.reg_pc[29]
.sym 113716 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 113718 soc.cpu.reg_pc[30]
.sym 113720 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 113722 soc.cpu.reg_pc[31]
.sym 113724 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 113725 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 113730 soc.cpu.pcpi_rs1[0]
.sym 113731 soc.cpu.decoded_imm[0]
.sym 113734 soc.cpu.pcpi_rs1[1]
.sym 113735 soc.cpu.decoded_imm[1]
.sym 113736 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 113738 soc.cpu.pcpi_rs1[2]
.sym 113739 soc.cpu.decoded_imm[2]
.sym 113740 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 113742 soc.cpu.pcpi_rs1[3]
.sym 113743 soc.cpu.decoded_imm[3]
.sym 113744 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 113746 soc.cpu.pcpi_rs1[4]
.sym 113747 soc.cpu.decoded_imm[4]
.sym 113748 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 113750 soc.cpu.pcpi_rs1[5]
.sym 113751 soc.cpu.decoded_imm[5]
.sym 113752 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 113754 soc.cpu.pcpi_rs1[6]
.sym 113755 soc.cpu.decoded_imm[6]
.sym 113756 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 113758 soc.cpu.pcpi_rs1[7]
.sym 113759 soc.cpu.decoded_imm[7]
.sym 113760 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 113762 soc.cpu.pcpi_rs1[8]
.sym 113763 soc.cpu.decoded_imm[8]
.sym 113764 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 113766 soc.cpu.pcpi_rs1[9]
.sym 113767 soc.cpu.decoded_imm[9]
.sym 113768 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 113770 soc.cpu.pcpi_rs1[10]
.sym 113771 soc.cpu.decoded_imm[10]
.sym 113772 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 113774 soc.cpu.pcpi_rs1[11]
.sym 113775 soc.cpu.decoded_imm[11]
.sym 113776 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 113778 soc.cpu.pcpi_rs1[12]
.sym 113779 soc.cpu.decoded_imm[12]
.sym 113780 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 113782 soc.cpu.pcpi_rs1[13]
.sym 113783 soc.cpu.decoded_imm[13]
.sym 113784 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 113786 soc.cpu.pcpi_rs1[14]
.sym 113787 soc.cpu.decoded_imm[14]
.sym 113788 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 113790 soc.cpu.pcpi_rs1[15]
.sym 113791 soc.cpu.decoded_imm[15]
.sym 113792 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 113794 soc.cpu.pcpi_rs1[16]
.sym 113795 soc.cpu.decoded_imm[16]
.sym 113796 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 113798 soc.cpu.pcpi_rs1[17]
.sym 113799 soc.cpu.decoded_imm[17]
.sym 113800 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 113802 soc.cpu.pcpi_rs1[18]
.sym 113803 soc.cpu.decoded_imm[18]
.sym 113804 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 113806 soc.cpu.pcpi_rs1[19]
.sym 113807 soc.cpu.decoded_imm[19]
.sym 113808 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 113810 soc.cpu.pcpi_rs1[20]
.sym 113811 soc.cpu.decoded_imm[20]
.sym 113812 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 113814 soc.cpu.pcpi_rs1[21]
.sym 113815 soc.cpu.decoded_imm[21]
.sym 113816 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 113818 soc.cpu.pcpi_rs1[22]
.sym 113819 soc.cpu.decoded_imm[22]
.sym 113820 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 113822 soc.cpu.pcpi_rs1[23]
.sym 113823 soc.cpu.decoded_imm[23]
.sym 113824 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 113826 soc.cpu.pcpi_rs1[24]
.sym 113827 soc.cpu.decoded_imm[24]
.sym 113828 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 113830 soc.cpu.pcpi_rs1[25]
.sym 113831 soc.cpu.decoded_imm[25]
.sym 113832 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 113834 soc.cpu.pcpi_rs1[26]
.sym 113835 soc.cpu.decoded_imm[26]
.sym 113836 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 113838 soc.cpu.pcpi_rs1[27]
.sym 113839 soc.cpu.decoded_imm[27]
.sym 113840 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 113842 soc.cpu.pcpi_rs1[28]
.sym 113843 soc.cpu.decoded_imm[28]
.sym 113844 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 113846 soc.cpu.pcpi_rs1[29]
.sym 113847 soc.cpu.decoded_imm[29]
.sym 113848 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 113850 soc.cpu.pcpi_rs1[30]
.sym 113851 soc.cpu.decoded_imm[30]
.sym 113852 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 113854 soc.cpu.pcpi_rs1[31]
.sym 113855 soc.cpu.decoded_imm[31]
.sym 113856 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 113857 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113858 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113859 soc.cpu.pcpi_rs1[0]
.sym 113860 soc.cpu.pcpi_rs1[8]
.sym 113861 soc.cpu.cpu_state[2]
.sym 113862 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113863 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113864 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113865 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 113866 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 113867 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 113868 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 113869 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113870 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113871 soc.cpu.pcpi_rs1[0]
.sym 113872 soc.cpu.cpu_state[4]
.sym 113874 soc.cpu.reg_pc[0]
.sym 113875 soc.cpu.decoded_imm[0]
.sym 113877 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 113878 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 113879 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 113880 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113881 soc.cpu.is_lui_auipc_jal
.sym 113882 soc.cpu.cpuregs_rs1[21]
.sym 113883 soc.cpu.reg_pc[21]
.sym 113884 soc.cpu.instr_lui
.sym 113885 soc.cpu.irq_pending[0]
.sym 113886 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 113887 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113888 soc.cpu.cpu_state[3]
.sym 113890 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113891 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113892 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 113893 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 113894 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113895 soc.cpu.pcpi_rs1[27]
.sym 113896 soc.cpu.pcpi_rs1[30]
.sym 113898 soc.cpu.pcpi_rs1[0]
.sym 113899 soc.cpu.decoded_imm[0]
.sym 113905 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113906 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113907 soc.cpu.pcpi_rs1[17]
.sym 113908 soc.cpu.pcpi_rs1[25]
.sym 113909 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 113910 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 113911 soc.cpu.pcpi_rs1[20]
.sym 113912 soc.cpu.pcpi_rs1[22]
.sym 113917 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 113918 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 113919 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 113920 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113940 gpio_led_pmod[7]
.sym 113957 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 113985 iomem_wstrb[3]
.sym 113986 iomem_wstrb[2]
.sym 113987 iomem_wstrb[1]
.sym 113988 iomem_wstrb[0]
.sym 113989 soc.simpleuart_reg_div_do[5]
.sym 113990 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113991 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 113992 flash_csb$SB_IO_OUT
.sym 113993 soc.simpleuart_reg_div_do[2]
.sym 113994 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113995 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 113996 flash_io2_di
.sym 113997 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 113998 soc.simpleuart.recv_buf_valid
.sym 113999 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 114000 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114001 soc.ram_ready
.sym 114002 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 114003 flash_io2_di_SB_LUT4_I3_O
.sym 114004 flash_io2_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 114005 soc.ram_ready
.sym 114006 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 114007 flash_csb_SB_LUT4_I3_O
.sym 114008 flash_csb_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 114009 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114010 soc.spimem_rdata[8]
.sym 114011 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114012 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 114014 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114015 soc.simpleuart.recv_buf_valid
.sym 114016 soc.simpleuart.recv_buf_data[5]
.sym 114018 iomem_ready_SB_LUT4_I1_O
.sym 114019 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 114020 iomem_rdata[24]
.sym 114021 soc.spimemio.dout_data[6]
.sym 114025 soc.spimemio.dout_data[3]
.sym 114029 soc.spimemio.dout_data[2]
.sym 114033 soc.spimemio.dout_data[1]
.sym 114037 soc.spimemio.dout_data[5]
.sym 114041 soc.spimemio.dout_data[7]
.sym 114045 soc.spimemio.dout_data[0]
.sym 114049 iomem_ready_SB_LUT4_I1_O
.sym 114050 iomem_rdata[3]
.sym 114051 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114052 soc.spimem_rdata[3]
.sym 114053 soc.spimemio.buffer[1]
.sym 114057 iomem_ready_SB_LUT4_I1_O
.sym 114058 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 114059 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114060 flash_io2_oe_SB_LUT4_I2_O
.sym 114061 soc.spimemio.buffer[10]
.sym 114065 iomem_ready_SB_LUT4_I1_O
.sym 114066 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114067 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114068 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 114069 iomem_ready_SB_LUT4_I1_O
.sym 114070 iomem_rdata[10]
.sym 114071 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 114072 soc.spimem_rdata[10]
.sym 114073 soc.spimemio.buffer[3]
.sym 114077 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114078 iomem_ready_SB_LUT4_I1_O
.sym 114079 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114080 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 114081 iomem_ready_SB_LUT4_I1_O
.sym 114082 iomem_rdata[1]
.sym 114083 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114084 soc.spimem_rdata[1]
.sym 114085 soc.spimemio.buffer[15]
.sym 114089 soc.spimemio.buffer[19]
.sym 114093 soc.ram_ready
.sym 114094 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 114095 soc.spimemio_cfgreg_do[20]
.sym 114096 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 114097 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114098 soc.simpleuart.recv_buf_valid
.sym 114099 soc.simpleuart_reg_div_do[20]
.sym 114100 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114101 soc.spimemio.buffer[7]
.sym 114105 soc.spimemio.buffer[6]
.sym 114109 soc.cpu.mem_rdata_SB_LUT4_O_2_I0
.sym 114110 soc.cpu.mem_rdata_SB_LUT4_O_2_I1
.sym 114111 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 114112 iomem_ready_SB_LUT4_I1_O
.sym 114115 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114116 soc.spimem_rdata[13]
.sym 114119 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114120 soc.spimem_rdata[7]
.sym 114121 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114122 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 114123 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 114124 soc.ram_ready
.sym 114125 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114126 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114127 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114128 soc.ram_ready
.sym 114131 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114132 soc.spimem_rdata[6]
.sym 114133 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114134 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114135 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114136 soc.ram_ready
.sym 114137 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114138 soc.simpleuart.recv_buf_valid
.sym 114139 soc.simpleuart_reg_div_do[25]
.sym 114140 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114143 soc.cpu.mem_rdata_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 114144 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114145 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114146 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 114147 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 114148 soc.ram_ready
.sym 114151 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114152 soc.spimem_rdata[15]
.sym 114153 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114154 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 114155 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 114156 soc.ram_ready
.sym 114157 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114158 soc.simpleuart.recv_buf_valid
.sym 114159 soc.simpleuart_reg_div_do[29]
.sym 114160 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114161 iomem_ready_SB_LUT4_I1_O
.sym 114162 iomem_rdata[15]
.sym 114163 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114164 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114167 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114168 soc.spimem_rdata[29]
.sym 114171 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114172 soc.spimem_rdata[30]
.sym 114173 soc.spimemio.dout_data[6]
.sym 114177 iomem_ready_SB_LUT4_I1_O
.sym 114178 iomem_rdata[23]
.sym 114179 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 114180 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 114181 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114182 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 114183 soc.cpu.mem_rdata_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 114184 soc.ram_ready
.sym 114185 soc.spimemio.dout_data[3]
.sym 114189 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114190 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 114191 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 114192 soc.ram_ready
.sym 114195 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114196 soc.spimem_rdata[26]
.sym 114199 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114200 soc.spimem_rdata[27]
.sym 114201 iomem_ready_SB_LUT4_I1_O
.sym 114202 iomem_rdata[28]
.sym 114203 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 114204 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 114205 soc.spimemio.dout_data[2]
.sym 114209 gpio_led_pmod[3]
.sym 114213 gpio_led_b[0]
.sym 114217 gpio_led_b[3]
.sym 114225 gpio_led_b[4]
.sym 114229 iomem_ready_SB_LUT4_I1_O
.sym 114230 iomem_rdata[27]
.sym 114231 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 114232 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 114237 gpio_led_g[7]
.sym 114264 iomem_addr[5]
.sym 114268 iomem_addr[2]
.sym 114273 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114274 soc.mem_rdata[31]
.sym 114275 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114276 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114277 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114278 soc.mem_rdata[27]
.sym 114279 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114280 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114281 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114282 soc.mem_rdata[26]
.sym 114283 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114284 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114288 iomem_addr[6]
.sym 114289 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114290 soc.mem_rdata[28]
.sym 114291 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114292 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 114294 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114295 soc.cpu.pcpi_rs1[5]
.sym 114296 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 114298 soc.cpu.mem_la_firstword_xfer
.sym 114299 soc.cpu.next_pc[2]
.sym 114302 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114303 soc.cpu.pcpi_rs1[2]
.sym 114304 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 114305 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114306 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114307 soc.mem_rdata[24]
.sym 114308 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114314 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114315 soc.cpu.pcpi_rs1[6]
.sym 114316 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 114319 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 114320 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 114321 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114322 soc.mem_rdata[30]
.sym 114323 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114324 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114325 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I0
.sym 114326 soc.mem_rdata[25]
.sym 114327 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 114328 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114332 iomem_addr[10]
.sym 114346 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114347 soc.cpu.pcpi_rs1[29]
.sym 114348 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 114352 iomem_addr[27]
.sym 114358 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114359 soc.cpu.pcpi_rs1[27]
.sym 114360 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 114362 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114363 soc.cpu.pcpi_rs1[10]
.sym 114364 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 114370 soc.cpu.mem_la_firstword_xfer
.sym 114371 soc.cpu.next_pc[2]
.sym 114375 soc.cpu.next_pc[3]
.sym 114376 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 114379 soc.cpu.next_pc[4]
.sym 114380 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 114383 soc.cpu.next_pc[5]
.sym 114384 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 114387 soc.cpu.next_pc[6]
.sym 114388 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 114391 soc.cpu.next_pc[7]
.sym 114392 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 114395 soc.cpu.next_pc[8]
.sym 114396 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 114399 soc.cpu.next_pc[9]
.sym 114400 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 114403 soc.cpu.next_pc[10]
.sym 114404 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 114407 soc.cpu.next_pc[11]
.sym 114408 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 114411 soc.cpu.next_pc[12]
.sym 114412 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 114415 soc.cpu.next_pc[13]
.sym 114416 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 114419 soc.cpu.next_pc[14]
.sym 114420 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 114423 soc.cpu.next_pc[15]
.sym 114424 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 114427 soc.cpu.next_pc[16]
.sym 114428 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 114431 soc.cpu.next_pc[17]
.sym 114432 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 114435 soc.cpu.next_pc[18]
.sym 114436 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 114439 soc.cpu.next_pc[19]
.sym 114440 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 114443 soc.cpu.next_pc[20]
.sym 114444 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 114447 soc.cpu.next_pc[21]
.sym 114448 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 114451 soc.cpu.next_pc[22]
.sym 114452 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 114455 soc.cpu.next_pc[23]
.sym 114456 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 114459 soc.cpu.next_pc[24]
.sym 114460 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 114463 soc.cpu.next_pc[25]
.sym 114464 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 114467 soc.cpu.next_pc[26]
.sym 114468 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 114471 soc.cpu.next_pc[27]
.sym 114472 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 114475 soc.cpu.next_pc[28]
.sym 114476 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 114479 soc.cpu.next_pc[29]
.sym 114480 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 114483 soc.cpu.next_pc[30]
.sym 114484 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 114485 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114486 soc.cpu.pcpi_rs1[31]
.sym 114487 soc.cpu.next_pc[31]
.sym 114488 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 114490 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114491 soc.cpu.reg_out[19]
.sym 114492 soc.cpu.reg_next_pc[19]
.sym 114494 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114495 soc.cpu.reg_out[30]
.sym 114496 soc.cpu.reg_next_pc[30]
.sym 114497 soc.cpu.irq_state[1]
.sym 114498 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 114499 soc.cpu.reg_next_pc[12]
.sym 114500 soc.cpu.irq_state[0]
.sym 114502 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114503 soc.cpu.reg_out[8]
.sym 114504 soc.cpu.reg_next_pc[8]
.sym 114506 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114507 soc.cpu.reg_out[21]
.sym 114508 soc.cpu.reg_next_pc[21]
.sym 114510 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114511 soc.cpu.reg_out[11]
.sym 114512 soc.cpu.reg_next_pc[11]
.sym 114514 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114515 soc.cpu.reg_out[22]
.sym 114516 soc.cpu.reg_next_pc[22]
.sym 114517 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 114522 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114523 soc.cpu.reg_out[12]
.sym 114524 soc.cpu.reg_next_pc[12]
.sym 114526 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114527 soc.cpu.reg_out[26]
.sym 114528 soc.cpu.reg_next_pc[26]
.sym 114529 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 114530 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 114531 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 114532 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 114534 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 114535 soc.cpu.reg_next_pc[26]
.sym 114536 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 114537 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114538 soc.cpu.latched_stalu
.sym 114539 soc.cpu.alu_out_q[30]
.sym 114540 soc.cpu.reg_out[30]
.sym 114541 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 114546 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 114547 soc.cpu.reg_next_pc[30]
.sym 114548 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 114549 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 114553 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114554 soc.cpu.latched_stalu
.sym 114555 soc.cpu.alu_out_q[26]
.sym 114556 soc.cpu.reg_out[26]
.sym 114557 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 114558 soc.cpu.latched_stalu
.sym 114559 soc.cpu.alu_out_q[26]
.sym 114560 soc.cpu.reg_out[26]
.sym 114562 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114563 soc.cpu.reg_out[7]
.sym 114564 soc.cpu.reg_next_pc[7]
.sym 114568 soc.cpu.latched_compr
.sym 114569 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 114573 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 114574 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 114575 soc.cpu.irq_state[0]
.sym 114576 soc.cpu.reg_next_pc[30]
.sym 114577 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3_SB_LUT4_O_I0
.sym 114578 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 114579 soc.cpu.irq_state[0]
.sym 114580 soc.cpu.reg_next_pc[3]
.sym 114581 soc.cpu.irq_state[1]
.sym 114582 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 114583 soc.cpu.reg_next_pc[6]
.sym 114584 soc.cpu.irq_state[0]
.sym 114585 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 114591 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I2
.sym 114592 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 114593 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 114598 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 114599 soc.cpu.reg_next_pc[7]
.sym 114600 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 114601 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 114602 soc.cpu.latched_stalu
.sym 114603 soc.cpu.alu_out_q[7]
.sym 114604 soc.cpu.reg_out[7]
.sym 114605 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 114609 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0
.sym 114610 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I1
.sym 114611 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 114612 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 114613 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 114614 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 114615 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 114616 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 114617 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0
.sym 114618 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I1
.sym 114619 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 114620 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 114621 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 114622 soc.cpu.latched_stalu
.sym 114623 soc.cpu.alu_out_q[7]
.sym 114624 soc.cpu.reg_out[7]
.sym 114626 soc.cpu.reg_pc[0]
.sym 114627 soc.cpu.decoded_imm[0]
.sym 114630 soc.cpu.reg_pc[1]
.sym 114631 soc.cpu.decoded_imm[1]
.sym 114632 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 114634 soc.cpu.reg_pc[2]
.sym 114635 soc.cpu.decoded_imm[2]
.sym 114636 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 114638 soc.cpu.reg_pc[3]
.sym 114639 soc.cpu.decoded_imm[3]
.sym 114640 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 114642 soc.cpu.reg_pc[4]
.sym 114643 soc.cpu.decoded_imm[4]
.sym 114644 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 114646 soc.cpu.reg_pc[5]
.sym 114647 soc.cpu.decoded_imm[5]
.sym 114648 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 114650 soc.cpu.reg_pc[6]
.sym 114651 soc.cpu.decoded_imm[6]
.sym 114652 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 114654 soc.cpu.reg_pc[7]
.sym 114655 soc.cpu.decoded_imm[7]
.sym 114656 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 114658 soc.cpu.reg_pc[8]
.sym 114659 soc.cpu.decoded_imm[8]
.sym 114660 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 114662 soc.cpu.reg_pc[9]
.sym 114663 soc.cpu.decoded_imm[9]
.sym 114664 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 114666 soc.cpu.reg_pc[10]
.sym 114667 soc.cpu.decoded_imm[10]
.sym 114668 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 114670 soc.cpu.reg_pc[11]
.sym 114671 soc.cpu.decoded_imm[11]
.sym 114672 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 114674 soc.cpu.reg_pc[12]
.sym 114675 soc.cpu.decoded_imm[12]
.sym 114676 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 114678 soc.cpu.reg_pc[13]
.sym 114679 soc.cpu.decoded_imm[13]
.sym 114680 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 114682 soc.cpu.reg_pc[14]
.sym 114683 soc.cpu.decoded_imm[14]
.sym 114684 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 114686 soc.cpu.reg_pc[15]
.sym 114687 soc.cpu.decoded_imm[15]
.sym 114688 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 114690 soc.cpu.reg_pc[16]
.sym 114691 soc.cpu.decoded_imm[16]
.sym 114692 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 114694 soc.cpu.reg_pc[17]
.sym 114695 soc.cpu.decoded_imm[17]
.sym 114696 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 114698 soc.cpu.reg_pc[18]
.sym 114699 soc.cpu.decoded_imm[18]
.sym 114700 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 114702 soc.cpu.reg_pc[19]
.sym 114703 soc.cpu.decoded_imm[19]
.sym 114704 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 114706 soc.cpu.reg_pc[20]
.sym 114707 soc.cpu.decoded_imm[20]
.sym 114708 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 114710 soc.cpu.reg_pc[21]
.sym 114711 soc.cpu.decoded_imm[21]
.sym 114712 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 114714 soc.cpu.reg_pc[22]
.sym 114715 soc.cpu.decoded_imm[22]
.sym 114716 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 114718 soc.cpu.reg_pc[23]
.sym 114719 soc.cpu.decoded_imm[23]
.sym 114720 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 114722 soc.cpu.reg_pc[24]
.sym 114723 soc.cpu.decoded_imm[24]
.sym 114724 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 114726 soc.cpu.reg_pc[25]
.sym 114727 soc.cpu.decoded_imm[25]
.sym 114728 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 114730 soc.cpu.reg_pc[26]
.sym 114731 soc.cpu.decoded_imm[26]
.sym 114732 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 114734 soc.cpu.reg_pc[27]
.sym 114735 soc.cpu.decoded_imm[27]
.sym 114736 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 114738 soc.cpu.reg_pc[28]
.sym 114739 soc.cpu.decoded_imm[28]
.sym 114740 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 114742 soc.cpu.reg_pc[29]
.sym 114743 soc.cpu.decoded_imm[29]
.sym 114744 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 114746 soc.cpu.reg_pc[30]
.sym 114747 soc.cpu.decoded_imm[30]
.sym 114748 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 114750 soc.cpu.reg_pc[31]
.sym 114751 soc.cpu.decoded_imm[31]
.sym 114752 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 114753 soc.cpu.is_lui_auipc_jal
.sym 114754 soc.cpu.cpuregs_rs1[2]
.sym 114755 soc.cpu.reg_pc[2]
.sym 114756 soc.cpu.instr_lui
.sym 114757 soc.cpu.is_lui_auipc_jal
.sym 114758 soc.cpu.cpuregs_rs1[18]
.sym 114759 soc.cpu.reg_pc[18]
.sym 114760 soc.cpu.instr_lui
.sym 114761 soc.cpu.is_lui_auipc_jal
.sym 114762 soc.cpu.cpuregs_rs1[22]
.sym 114763 soc.cpu.reg_pc[22]
.sym 114764 soc.cpu.instr_lui
.sym 114765 soc.cpu.cpu_state[2]
.sym 114766 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114767 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114768 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114769 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 114770 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 114771 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 114772 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114773 soc.cpu.cpu_state[2]
.sym 114774 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114775 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114776 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114777 soc.cpu.cpu_state[2]
.sym 114778 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114779 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114780 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114782 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 114783 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I2
.sym 114784 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 114785 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 114786 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 114787 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 114788 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114789 soc.cpu.cpu_state[2]
.sym 114790 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114791 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114792 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114793 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 114794 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 114795 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114796 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 114797 soc.cpu.cpu_state[2]
.sym 114798 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114799 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114800 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114802 soc.cpu.pcpi_rs1[2]
.sym 114803 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114804 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114805 soc.cpu.cpu_state[2]
.sym 114806 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114807 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114808 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114809 soc.cpu.cpu_state[2]
.sym 114810 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114811 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114812 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114813 soc.cpu.cpu_state[2]
.sym 114814 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114815 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114816 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 114817 soc.cpu.pcpi_rs1[4]
.sym 114818 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114819 soc.cpu.cpu_state[4]
.sym 114820 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114821 soc.cpu.is_lui_auipc_jal
.sym 114822 soc.cpu.cpuregs_rs1[28]
.sym 114823 soc.cpu.reg_pc[28]
.sym 114824 soc.cpu.instr_lui
.sym 114826 soc.cpu.pcpi_rs1[1]
.sym 114827 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114828 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114829 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 114830 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 114831 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 114832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114835 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114836 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114837 soc.cpu.is_lui_auipc_jal
.sym 114838 soc.cpu.cpuregs_rs1[30]
.sym 114839 soc.cpu.reg_pc[30]
.sym 114840 soc.cpu.instr_lui
.sym 114841 soc.cpu.pcpi_rs1[19]
.sym 114842 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114843 soc.cpu.cpu_state[4]
.sym 114844 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114845 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 114846 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 114847 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 114848 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114849 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 114850 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114851 soc.cpu.pcpi_rs1[23]
.sym 114852 soc.cpu.pcpi_rs1[25]
.sym 114853 soc.cpu.pcpi_rs1[0]
.sym 114854 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114855 soc.cpu.cpu_state[4]
.sym 114856 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114857 soc.cpu.pcpi_rs1[24]
.sym 114858 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114859 soc.cpu.cpu_state[4]
.sym 114860 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114861 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114862 soc.cpu.pcpi_rs1[31]
.sym 114863 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114864 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114869 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114870 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114871 soc.cpu.pcpi_rs1[20]
.sym 114872 soc.cpu.pcpi_rs1[28]
.sym 114873 soc.cpu.pcpi_rs1[21]
.sym 114874 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114875 soc.cpu.cpu_state[4]
.sym 114876 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114877 soc.cpu.pcpi_rs1[20]
.sym 114878 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 114879 soc.cpu.cpu_state[4]
.sym 114880 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 114921 soc.spimemio.buffer[8]
.sym 114947 soc.simpleuart_reg_div_do[8]
.sym 114948 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114951 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114952 soc.simpleuart.recv_buf_valid
.sym 114957 soc.ram_ready
.sym 114958 flash_io0_oe_SB_LUT4_I2_O
.sym 114959 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 114960 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 114963 soc.cpu.mem_rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 114964 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114970 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114971 soc.simpleuart.recv_buf_valid
.sym 114972 soc.simpleuart.recv_buf_data[1]
.sym 114973 soc.spimemio.dout_data[4]
.sym 114977 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 114978 soc.spimem_rdata[24]
.sym 114979 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 114980 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 114981 soc.spimemio.dout_data[0]
.sym 114985 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 114986 soc.simpleuart.recv_buf_valid
.sym 114987 soc.simpleuart_reg_div_do[10]
.sym 114988 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 114989 soc.ram_ready
.sym 114990 flash_io2_oe_SB_LUT4_I2_I1
.sym 114991 flash_io2_oe
.sym 114992 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 114993 soc.spimemio.dout_data[1]
.sym 114997 soc.ram_ready
.sym 114998 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114999 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115000 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115001 soc.spimemio.dout_data[3]
.sym 115005 soc.ram_ready
.sym 115006 flash_io0_oe_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 115007 soc.simpleuart_reg_div_do[24]
.sym 115008 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115009 soc.spimemio.dout_data[5]
.sym 115015 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115016 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115019 flash_io2_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 115020 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115021 soc.simpleuart_reg_div_do[1]
.sym 115022 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115023 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115024 flash_io1_di
.sym 115026 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115027 soc.simpleuart.recv_buf_valid
.sym 115028 soc.simpleuart.recv_buf_data[0]
.sym 115029 soc.spimemio.dout_data[7]
.sym 115033 soc.spimemio.dout_data[2]
.sym 115037 soc.ram_ready
.sym 115038 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 115039 flash_io0_di_SB_LUT4_I3_O
.sym 115040 flash_io0_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 115041 soc.spimemio.buffer[23]
.sym 115045 soc.spimemio.buffer[13]
.sym 115049 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115050 soc.simpleuart.recv_buf_valid
.sym 115051 soc.simpleuart_reg_div_do[15]
.sym 115052 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115053 soc.spimemio.buffer[14]
.sym 115057 soc.spimemio.buffer[20]
.sym 115061 iomem_ready_SB_LUT4_I1_O
.sym 115062 iomem_rdata[25]
.sym 115063 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 115064 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 115067 soc.simpleuart_reg_div_do[13]
.sym 115068 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115070 resetn
.sym 115071 iomem_wstrb[2]
.sym 115072 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115073 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115074 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115075 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 115076 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115077 iomem_ready_SB_LUT4_I1_O
.sym 115078 iomem_rdata[14]
.sym 115079 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115080 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115083 soc.cpu.mem_rdata_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 115084 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115087 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115088 soc.spimem_rdata[14]
.sym 115089 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115090 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115091 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 115092 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115093 soc.spimemio.dout_data[4]
.sym 115097 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115098 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115099 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115100 soc.ram_ready
.sym 115101 iomem_ready_SB_LUT4_I1_O
.sym 115102 iomem_rdata[20]
.sym 115103 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115104 soc.spimem_rdata[20]
.sym 115105 soc.cpu.mem_rdata_SB_LUT4_O_6_I0
.sym 115106 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 115107 soc.cpu.mem_rdata_SB_LUT4_O_6_I2
.sym 115108 iomem_ready_SB_LUT4_I1_O
.sym 115109 iomem_ready_SB_LUT4_I1_O
.sym 115110 iomem_rdata[12]
.sym 115111 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115112 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115115 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 115116 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115117 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115118 soc.simpleuart.recv_buf_valid
.sym 115119 soc.simpleuart_reg_div_do[30]
.sym 115120 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115121 iomem_wdata[19]
.sym 115127 soc.simpleuart_reg_div_do[14]
.sym 115128 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115129 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 115130 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 115131 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 115132 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 115134 soc.ram_ready
.sym 115135 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115136 soc.simpleuart.recv_buf_valid
.sym 115139 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115140 soc.spimem_rdata[23]
.sym 115141 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115142 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 115143 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 115144 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 115145 soc.ram_ready
.sym 115146 soc.cpu.mem_rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 115147 soc.simpleuart_reg_div_do[17]
.sym 115148 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115149 iomem_wdata[17]
.sym 115155 soc.simpleuart_reg_div_do[23]
.sym 115156 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115159 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115160 soc.spimem_rdata[28]
.sym 115161 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115162 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 115163 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 115164 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 115165 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115166 soc.simpleuart.recv_buf_valid
.sym 115167 soc.spimemio_cfgreg_do[17]
.sym 115168 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115169 gpio_led_g[5]
.sym 115175 soc.simpleuart_reg_div_do[27]
.sym 115176 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115177 gpio_led_r[4]
.sym 115185 gpio_led_r[6]
.sym 115189 gpio_led_b[1]
.sym 115193 gpio_led_r[3]
.sym 115197 gpio_led_g[6]
.sym 115202 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 115207 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 115211 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 115215 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 115219 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 115223 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 115227 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 115231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 115235 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 115239 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 115243 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 115247 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 115251 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 115255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 115259 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 115263 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 115267 soc.memory.cs_0
.sym 115270 $PACKER_VCC_NET
.sym 115271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 115275 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 115279 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 115283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 115287 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 115291 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 115295 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 115299 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 115303 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 115307 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 115311 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 115315 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 115319 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 115323 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 115327 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 115332 $nextpnr_ICESTORM_LC_24$I3
.sym 115336 iomem_addr[31]
.sym 115340 iomem_addr[30]
.sym 115344 iomem_addr[28]
.sym 115345 iomem_addr[31]
.sym 115346 iomem_addr[30]
.sym 115347 iomem_addr[29]
.sym 115348 iomem_addr[28]
.sym 115352 iomem_addr[24]
.sym 115356 iomem_addr[29]
.sym 115358 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115359 soc.cpu.reg_out[9]
.sym 115360 soc.cpu.reg_next_pc[9]
.sym 115361 soc.cpu.cpu_state[6]
.sym 115362 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115363 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115364 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115365 soc.cpu.cpu_state[6]
.sym 115366 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115367 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115368 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115370 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115371 soc.cpu.reg_out[17]
.sym 115372 soc.cpu.reg_next_pc[17]
.sym 115375 soc.cpu.latched_is_lb
.sym 115376 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 115377 soc.cpu.cpu_state[6]
.sym 115378 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115379 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115380 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115381 soc.cpu.cpu_state[6]
.sym 115382 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 115383 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115384 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115385 soc.cpu.cpu_state[6]
.sym 115386 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115387 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115388 soc.mem_rdata[23]
.sym 115391 soc.cpu.latched_is_lb
.sym 115392 soc.cpu.latched_is_lh
.sym 115393 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0
.sym 115394 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1
.sym 115395 soc.cpu.cpu_state[3]
.sym 115396 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 115398 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115399 soc.cpu.reg_out[18]
.sym 115400 soc.cpu.reg_next_pc[18]
.sym 115402 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115403 soc.cpu.reg_out[23]
.sym 115404 soc.cpu.reg_next_pc[23]
.sym 115406 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 115407 soc.cpu.reg_next_pc[9]
.sym 115408 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 115411 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 115412 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 115413 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115414 soc.cpu.latched_stalu
.sym 115415 soc.cpu.alu_out_q[9]
.sym 115416 soc.cpu.reg_out[9]
.sym 115417 soc.cpu.cpu_state[6]
.sym 115418 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115419 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115420 soc.mem_rdata[27]
.sym 115422 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115423 soc.cpu.reg_out[16]
.sym 115424 soc.cpu.reg_next_pc[16]
.sym 115426 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115427 soc.cpu.reg_out[31]
.sym 115428 soc.cpu.reg_next_pc[31]
.sym 115430 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115431 soc.cpu.reg_out[28]
.sym 115432 soc.cpu.reg_next_pc[28]
.sym 115433 soc.cpu.cpu_state[6]
.sym 115434 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 115435 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 115436 soc.mem_rdata[20]
.sym 115438 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115439 soc.cpu.reg_out[27]
.sym 115440 soc.cpu.reg_next_pc[27]
.sym 115441 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 115442 soc.cpu.latched_stalu
.sym 115443 soc.cpu.alu_out_q[9]
.sym 115444 soc.cpu.reg_out[9]
.sym 115446 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 115447 soc.cpu.reg_next_pc[25]
.sym 115448 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 115449 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I0
.sym 115450 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1_SB_LUT4_O_I1
.sym 115451 soc.cpu.irq_state[0]
.sym 115452 soc.cpu.reg_next_pc[9]
.sym 115453 soc.cpu.irq_state[1]
.sym 115454 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 115455 soc.cpu.reg_next_pc[28]
.sym 115456 soc.cpu.irq_state[0]
.sym 115458 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115459 soc.cpu.reg_out[29]
.sym 115460 soc.cpu.reg_next_pc[29]
.sym 115462 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 115463 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 115464 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 115466 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 115467 soc.cpu.irq_state[0]
.sym 115468 soc.cpu.reg_next_pc[11]
.sym 115470 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115471 soc.cpu.reg_out[20]
.sym 115472 soc.cpu.reg_next_pc[20]
.sym 115473 soc.cpu.pcpi_rs1[12]
.sym 115474 soc.cpu.cpu_state[4]
.sym 115475 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115476 soc.cpu.cpu_state[3]
.sym 115477 soc.cpu.irq_state[1]
.sym 115478 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 115479 soc.cpu.reg_next_pc[18]
.sym 115480 soc.cpu.irq_state[0]
.sym 115482 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 115483 soc.cpu.reg_next_pc[27]
.sym 115484 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 115485 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115486 soc.cpu.latched_stalu
.sym 115487 soc.cpu.alu_out_q[27]
.sym 115488 soc.cpu.reg_out[27]
.sym 115489 soc.cpu.irq_state[1]
.sym 115490 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 115491 soc.cpu.reg_next_pc[26]
.sym 115492 soc.cpu.irq_state[0]
.sym 115494 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 115495 soc.cpu.reg_next_pc[29]
.sym 115496 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 115497 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115498 soc.cpu.latched_stalu
.sym 115499 soc.cpu.alu_out_q[29]
.sym 115500 soc.cpu.reg_out[29]
.sym 115501 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 115502 soc.cpu.latched_stalu
.sym 115503 soc.cpu.alu_out_q[29]
.sym 115504 soc.cpu.reg_out[29]
.sym 115505 soc.cpu.irq_state[1]
.sym 115506 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 115507 soc.cpu.reg_next_pc[16]
.sym 115508 soc.cpu.irq_state[0]
.sym 115510 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115511 soc.cpu.reg_out[14]
.sym 115512 soc.cpu.reg_next_pc[14]
.sym 115514 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 115515 soc.cpu.reg_next_pc[14]
.sym 115516 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 115517 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 115521 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 115522 soc.cpu.latched_stalu
.sym 115523 soc.cpu.alu_out_q[20]
.sym 115524 soc.cpu.reg_out[20]
.sym 115527 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2
.sym 115528 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 115530 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 115531 soc.cpu.reg_next_pc[20]
.sym 115532 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_I2_O
.sym 115534 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 115535 soc.cpu.cpu_state[6]
.sym 115536 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3
.sym 115537 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115538 soc.cpu.latched_stalu
.sym 115539 soc.cpu.alu_out_q[20]
.sym 115540 soc.cpu.reg_out[20]
.sym 115541 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115542 soc.cpu.latched_stalu
.sym 115543 soc.cpu.alu_out_q[14]
.sym 115544 soc.cpu.reg_out[14]
.sym 115547 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2
.sym 115548 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 115549 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I2_SB_LUT4_O_I0
.sym 115550 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 115551 soc.cpu.irq_state[0]
.sym 115552 soc.cpu.reg_next_pc[14]
.sym 115553 soc.cpu.irq_state[1]
.sym 115554 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 115555 soc.cpu.reg_next_pc[19]
.sym 115556 soc.cpu.irq_state[0]
.sym 115557 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 115561 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 115562 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 115563 soc.cpu.irq_state[0]
.sym 115564 soc.cpu.reg_next_pc[27]
.sym 115565 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 115566 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 115567 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 115568 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 115569 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 115573 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0
.sym 115574 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I1
.sym 115575 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 115576 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 115579 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2
.sym 115580 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 115581 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 115585 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 115589 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 115593 soc.cpu.irq_state[1]
.sym 115594 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 115595 soc.cpu.reg_next_pc[22]
.sym 115596 soc.cpu.irq_state[0]
.sym 115598 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 115599 soc.cpu.reg_out[13]
.sym 115600 soc.cpu.reg_next_pc[13]
.sym 115601 soc.cpu.pcpi_rs1[2]
.sym 115602 soc.cpu.cpu_state[4]
.sym 115603 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115604 soc.cpu.cpu_state[3]
.sym 115605 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115606 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115607 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 115608 soc.cpu.irq_pending[2]
.sym 115609 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 115613 soc.cpu.irq_state[1]
.sym 115614 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 115615 soc.cpu.reg_next_pc[13]
.sym 115616 soc.cpu.irq_state[0]
.sym 115617 soc.cpu.is_lui_auipc_jal
.sym 115618 soc.cpu.cpuregs_rs1[15]
.sym 115619 soc.cpu.reg_pc[15]
.sym 115620 soc.cpu.instr_lui
.sym 115621 soc.cpu.is_lui_auipc_jal
.sym 115622 soc.cpu.cpuregs_rs1[12]
.sym 115623 soc.cpu.reg_pc[12]
.sym 115624 soc.cpu.instr_lui
.sym 115625 soc.cpu.is_lui_auipc_jal
.sym 115626 soc.cpu.cpuregs_rs1[9]
.sym 115627 soc.cpu.reg_pc[9]
.sym 115628 soc.cpu.instr_lui
.sym 115629 soc.cpu.is_lui_auipc_jal
.sym 115630 soc.cpu.cpuregs_rs1[3]
.sym 115631 soc.cpu.reg_pc[3]
.sym 115632 soc.cpu.instr_lui
.sym 115633 soc.cpu.is_lui_auipc_jal
.sym 115634 soc.cpu.cpuregs_rs1[5]
.sym 115635 soc.cpu.reg_pc[5]
.sym 115636 soc.cpu.instr_lui
.sym 115637 soc.cpu.is_lui_auipc_jal
.sym 115638 soc.cpu.cpuregs_rs1[14]
.sym 115639 soc.cpu.reg_pc[14]
.sym 115640 soc.cpu.instr_lui
.sym 115641 soc.cpu.is_lui_auipc_jal
.sym 115642 soc.cpu.cpuregs_rs1[10]
.sym 115643 soc.cpu.reg_pc[10]
.sym 115644 soc.cpu.instr_lui
.sym 115645 soc.cpu.is_lui_auipc_jal
.sym 115646 soc.cpu.cpuregs_rs1[11]
.sym 115647 soc.cpu.reg_pc[11]
.sym 115648 soc.cpu.instr_lui
.sym 115649 soc.cpu.is_lui_auipc_jal
.sym 115650 soc.cpu.cpuregs_rs1[8]
.sym 115651 soc.cpu.reg_pc[8]
.sym 115652 soc.cpu.instr_lui
.sym 115653 soc.cpu.is_lui_auipc_jal
.sym 115654 soc.cpu.cpuregs_rs1[7]
.sym 115655 soc.cpu.reg_pc[7]
.sym 115656 soc.cpu.instr_lui
.sym 115657 soc.cpu.is_lui_auipc_jal
.sym 115658 soc.cpu.cpuregs_rs1[16]
.sym 115659 soc.cpu.reg_pc[16]
.sym 115660 soc.cpu.instr_lui
.sym 115661 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115662 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115663 soc.cpu.pcpi_rs1[7]
.sym 115664 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115665 soc.cpu.is_lui_auipc_jal
.sym 115666 soc.cpu.cpuregs_rs1[17]
.sym 115667 soc.cpu.reg_pc[17]
.sym 115668 soc.cpu.instr_lui
.sym 115669 soc.cpu.is_lui_auipc_jal
.sym 115670 soc.cpu.cpuregs_rs1[20]
.sym 115671 soc.cpu.reg_pc[20]
.sym 115672 soc.cpu.instr_lui
.sym 115673 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115675 soc.cpu.pcpi_rs1[4]
.sym 115676 soc.cpu.pcpi_rs1[2]
.sym 115677 soc.cpu.is_lui_auipc_jal
.sym 115678 soc.cpu.cpuregs_rs1[23]
.sym 115679 soc.cpu.reg_pc[23]
.sym 115680 soc.cpu.instr_lui
.sym 115681 soc.cpu.cpu_state[2]
.sym 115682 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115683 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115684 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115685 soc.cpu.is_lui_auipc_jal
.sym 115686 soc.cpu.cpuregs_rs1[27]
.sym 115687 soc.cpu.reg_pc[27]
.sym 115688 soc.cpu.instr_lui
.sym 115689 soc.cpu.cpu_state[2]
.sym 115690 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115691 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115692 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115693 soc.cpu.cpu_state[2]
.sym 115694 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115695 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115696 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115697 soc.cpu.cpu_state[2]
.sym 115698 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115699 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115700 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115702 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 115703 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 115704 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 115705 soc.cpu.cpu_state[2]
.sym 115706 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115707 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115708 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115709 soc.cpu.cpu_state[2]
.sym 115710 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115711 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 115712 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115717 soc.cpu.cpu_state[2]
.sym 115718 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115719 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115720 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115721 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 115722 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 115723 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 115724 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115725 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 115726 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 115727 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 115728 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115729 soc.cpu.cpu_state[2]
.sym 115730 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115731 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115732 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115733 soc.cpu.pcpi_rs1[3]
.sym 115734 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115735 soc.cpu.cpu_state[4]
.sym 115736 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115737 soc.cpu.cpu_state[2]
.sym 115738 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115739 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115740 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115741 soc.cpu.cpu_state[6]
.sym 115742 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 115743 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 115744 soc.cpu.cpu_state[5]
.sym 115745 soc.cpu.cpu_state[2]
.sym 115746 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115747 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115748 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115749 soc.cpu.is_lui_auipc_jal
.sym 115750 soc.cpu.cpuregs_rs1[26]
.sym 115751 soc.cpu.reg_pc[26]
.sym 115752 soc.cpu.instr_lui
.sym 115753 soc.cpu.pcpi_rs1[16]
.sym 115754 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115755 soc.cpu.cpu_state[4]
.sym 115756 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115757 soc.cpu.cpu_state[2]
.sym 115758 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115759 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115760 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115761 soc.cpu.pcpi_rs1[5]
.sym 115762 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115763 soc.cpu.cpu_state[4]
.sym 115764 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115765 soc.cpu.cpu_state[2]
.sym 115766 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115767 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115768 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115769 soc.cpu.is_lui_auipc_jal
.sym 115770 soc.cpu.cpuregs_rs1[25]
.sym 115771 soc.cpu.reg_pc[25]
.sym 115772 soc.cpu.instr_lui
.sym 115773 soc.cpu.pcpi_rs1[12]
.sym 115774 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115775 soc.cpu.cpu_state[4]
.sym 115776 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115777 soc.cpu.cpu_state[2]
.sym 115778 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115779 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115780 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115785 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 115786 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 115787 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 115788 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115789 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 115790 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 115791 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 115792 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115793 soc.cpu.cpu_state[2]
.sym 115794 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115795 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115796 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 115797 soc.cpu.cpu_state[6]
.sym 115798 soc.cpu.instr_lh_SB_LUT4_I2_I1
.sym 115799 soc.cpu.cpu_state[5]
.sym 115800 soc.cpu.instr_sh_SB_LUT4_I0_I3
.sym 115801 soc.cpu.is_lui_auipc_jal
.sym 115802 soc.cpu.cpuregs_rs1[29]
.sym 115803 soc.cpu.reg_pc[29]
.sym 115804 soc.cpu.instr_lui
.sym 115805 soc.cpu.pcpi_rs1[26]
.sym 115806 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115807 soc.cpu.cpu_state[4]
.sym 115808 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115813 soc.cpu.pcpi_rs1[28]
.sym 115814 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115815 soc.cpu.cpu_state[4]
.sym 115816 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115817 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 115818 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 115819 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 115820 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115821 soc.cpu.pcpi_rs1[30]
.sym 115822 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115823 soc.cpu.cpu_state[4]
.sym 115824 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115825 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 115826 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115827 soc.cpu.pcpi_rs1[28]
.sym 115828 soc.cpu.pcpi_rs1[30]
.sym 115829 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115830 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115831 soc.cpu.pcpi_rs1[25]
.sym 115832 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 115833 soc.cpu.pcpi_rs1[29]
.sym 115834 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 115835 soc.cpu.cpu_state[4]
.sym 115836 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 115837 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 115838 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 115839 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 115840 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115873 iomem_wdata[31]
.sym 115886 resetn
.sym 115887 iomem_wstrb[3]
.sym 115888 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115905 soc.ram_ready
.sym 115906 flash_io1_oe_SB_LUT4_I2_I1
.sym 115907 flash_io1_oe
.sym 115908 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115909 soc.ram_ready
.sym 115910 flash_io3_oe_SB_LUT4_I2_I1
.sym 115911 flash_io3_oe
.sym 115912 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115913 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115914 soc.simpleuart.recv_buf_valid
.sym 115915 soc.simpleuart_reg_div_do[11]
.sym 115916 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115919 flash_io0_oe
.sym 115920 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115922 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115923 soc.simpleuart.recv_buf_valid
.sym 115924 soc.simpleuart.recv_buf_data[4]
.sym 115925 soc.simpleuart_reg_div_do[4]
.sym 115926 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115927 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115928 flash_clk$SB_IO_OUT
.sym 115929 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115930 soc.simpleuart.recv_buf_valid
.sym 115931 soc.simpleuart_reg_div_do[9]
.sym 115932 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115933 soc.ram_ready
.sym 115934 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 115935 flash_clk_SB_LUT4_I3_O
.sym 115936 flash_clk_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 115937 soc.spimemio.buffer[18]
.sym 115941 soc.cpu.mem_rdata_SB_LUT4_O_3_I0
.sym 115942 soc.cpu.mem_rdata_SB_LUT4_O_3_I1
.sym 115943 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 115944 iomem_ready_SB_LUT4_I1_O
.sym 115945 iomem_ready_SB_LUT4_I1_O
.sym 115946 iomem_rdata[9]
.sym 115947 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 115948 soc.spimem_rdata[9]
.sym 115951 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 115952 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115953 iomem_ready_SB_LUT4_I1_O
.sym 115954 iomem_rdata[18]
.sym 115955 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 115956 soc.spimem_rdata[18]
.sym 115957 soc.spimemio.buffer[9]
.sym 115961 iomem_ready_SB_LUT4_I1_O
.sym 115962 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 115963 flash_io1_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 115964 flash_io1_oe_SB_LUT4_I2_O
.sym 115965 soc.spimemio.buffer[11]
.sym 115969 soc.ram_ready
.sym 115970 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 115971 flash_io3_di_SB_LUT4_I3_O
.sym 115972 flash_io3_di_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 115973 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115974 soc.simpleuart.recv_buf_valid
.sym 115975 soc.simpleuart_reg_div_do[18]
.sym 115976 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115977 iomem_wdata[1]
.sym 115981 iomem_wdata[2]
.sym 115985 soc.simpleuart_reg_div_do[3]
.sym 115986 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 115987 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 115988 flash_io3_di
.sym 115990 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115991 soc.simpleuart.recv_buf_valid
.sym 115992 soc.simpleuart.recv_buf_data[3]
.sym 115993 soc.ram_ready
.sym 115994 soc.cpu.mem_rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 115995 soc.spimemio_cfgreg_do[18]
.sym 115996 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116001 soc.spimemio.dout_data[6]
.sym 116005 soc.spimemio.dout_data[3]
.sym 116009 soc.cpu.mem_rdata_SB_LUT4_O_1_I0
.sym 116010 soc.cpu.mem_rdata_SB_LUT4_O_1_I1
.sym 116011 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 116012 iomem_ready_SB_LUT4_I1_O
.sym 116013 soc.simpleuart_reg_div_do[0]
.sym 116014 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116015 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116016 flash_io0_di
.sym 116017 soc.cpu.mem_rdata_SB_LUT4_O_I0
.sym 116018 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 116019 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 116020 iomem_ready_SB_LUT4_I1_O
.sym 116021 soc.spimemio.dout_data[2]
.sym 116025 iomem_ready_SB_LUT4_I1_O
.sym 116026 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 116027 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 116028 flash_io3_oe_SB_LUT4_I2_O
.sym 116029 soc.spimemio.dout_data[7]
.sym 116033 iomem_wdata[18]
.sym 116039 flash_io3_oe_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 116040 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116043 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116044 soc.spimem_rdata[25]
.sym 116047 soc.cpu.mem_rdata_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 116048 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116049 iomem_wdata[20]
.sym 116055 soc.cpu.mem_rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 116056 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116057 iomem_ready_SB_LUT4_I1_O
.sym 116058 iomem_rdata[11]
.sym 116059 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116060 soc.spimem_rdata[11]
.sym 116061 iomem_wdata[21]
.sym 116065 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116066 soc.simpleuart.recv_buf_valid
.sym 116067 soc.simpleuart_reg_div_do[12]
.sym 116068 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116069 soc.spimemio.buffer[12]
.sym 116073 iomem_ready_SB_LUT4_I1_O
.sym 116074 iomem_rdata[17]
.sym 116075 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 116076 soc.spimem_rdata[17]
.sym 116077 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116078 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116079 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116080 soc.ram_ready
.sym 116081 soc.ram_ready
.sym 116082 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 116083 soc.spimemio_cfgreg_do[21]
.sym 116084 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116087 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116088 soc.spimem_rdata[12]
.sym 116089 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 116090 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 116091 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 116092 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 116093 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 116094 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 116095 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 116096 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 116099 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_O
.sym 116100 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_O
.sym 116101 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 116102 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1
.sym 116103 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116104 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116105 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 116106 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 116107 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116108 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116109 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_1_I0
.sym 116110 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116111 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116112 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116113 soc.spimemio.dout_data[4]
.sym 116117 soc.mem_valid
.sym 116118 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116119 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116120 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116121 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116122 soc.simpleuart.recv_buf_valid
.sym 116123 soc.simpleuart_reg_div_do[21]
.sym 116124 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116125 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 116126 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 116127 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116128 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116130 iomem_addr[17]
.sym 116131 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2
.sym 116132 iomem_addr[25]
.sym 116135 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO
.sym 116136 soc.mem_valid
.sym 116137 gpio_led_g[0]
.sym 116141 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 116142 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116143 iomem_addr[16]
.sym 116144 iomem_addr[24]
.sym 116147 resetn
.sym 116148 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 116150 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_2_I1_SB_LUT4_O_I2
.sym 116151 iomem_addr[25]
.sym 116152 iomem_addr[17]
.sym 116153 gpio_led_g[1]
.sym 116160 iomem_addr[7]
.sym 116162 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 116167 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 116171 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 116175 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 116179 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 116183 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 116187 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 116191 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 116195 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 116199 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 116203 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 116207 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 116211 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 116215 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 116219 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 116223 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 116227 soc.memory.cs_0
.sym 116231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 116235 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 116239 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 116243 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 116247 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 116251 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 116255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 116259 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 116262 $PACKER_VCC_NET
.sym 116263 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 116267 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 116271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 116275 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 116279 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 116283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 116287 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 116292 $nextpnr_ICESTORM_LC_26$I3
.sym 116294 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116295 soc.cpu.pcpi_rs1[28]
.sym 116296 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 116300 iomem_addr[4]
.sym 116302 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116303 soc.cpu.pcpi_rs1[25]
.sym 116304 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 116306 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116307 soc.cpu.pcpi_rs1[24]
.sym 116308 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 116312 iomem_addr[25]
.sym 116314 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116315 soc.cpu.pcpi_rs1[30]
.sym 116316 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 116320 iomem_addr[26]
.sym 116322 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 116323 soc.cpu.cpu_state[2]
.sym 116324 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3
.sym 116325 soc.cpu.cpu_state[6]
.sym 116326 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116327 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116328 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116329 soc.cpu.cpu_state[6]
.sym 116330 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116331 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116332 soc.mem_rdata[18]
.sym 116334 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116335 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116336 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116337 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116338 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116339 soc.cpu.cpu_state[4]
.sym 116340 soc.cpu.pcpi_rs1[9]
.sym 116341 soc.cpu.cpu_state[6]
.sym 116342 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116343 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116344 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116345 soc.cpu.cpu_state[6]
.sym 116346 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116347 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116348 soc.mem_rdata[30]
.sym 116349 soc.cpu.cpu_state[6]
.sym 116350 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116351 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116352 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116353 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116354 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116355 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116356 soc.cpu.cpu_state[2]
.sym 116357 soc.cpu.irq_pending[8]
.sym 116358 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116359 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116360 soc.cpu.cpu_state[3]
.sym 116362 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 116363 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 116364 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I3
.sym 116367 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 116368 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 116370 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 116371 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116372 soc.cpu.latched_is_lh
.sym 116373 soc.cpu.cpu_state[6]
.sym 116374 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116375 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116376 soc.mem_rdata[31]
.sym 116377 soc.cpu.cpu_state[6]
.sym 116378 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116379 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116380 soc.mem_rdata[28]
.sym 116381 soc.cpu.irq_pending[9]
.sym 116382 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116383 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116384 soc.cpu.cpu_state[3]
.sym 116385 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 116386 soc.cpu.latched_stalu
.sym 116387 soc.cpu.alu_out_q[25]
.sym 116388 soc.cpu.reg_out[25]
.sym 116389 soc.cpu.cpu_state[6]
.sym 116390 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116391 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 116392 soc.mem_rdata[26]
.sym 116394 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 116395 soc.cpu.reg_out[25]
.sym 116396 soc.cpu.reg_next_pc[25]
.sym 116399 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 116400 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 116401 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 116402 soc.cpu.latched_stalu
.sym 116403 soc.cpu.alu_out_q[25]
.sym 116404 soc.cpu.reg_out[25]
.sym 116405 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0
.sym 116406 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 116407 soc.cpu.cpu_state[4]
.sym 116408 soc.cpu.pcpi_rs1[27]
.sym 116410 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 116411 soc.cpu.irq_pending[30]
.sym 116412 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116413 soc.cpu.pcpi_rs1[28]
.sym 116414 soc.cpu.cpu_state[4]
.sym 116415 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116416 soc.cpu.cpu_state[3]
.sym 116417 soc.cpu.irq_pending[11]
.sym 116418 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116419 soc.cpu.pcpi_rs1[11]
.sym 116420 soc.cpu.cpu_state[4]
.sym 116422 soc.cpu.irq_pending[11]
.sym 116423 soc.cpu.irq_state[1]
.sym 116424 soc.cpu.irq_mask[11]
.sym 116427 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 116428 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 116430 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 116431 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 116432 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 116433 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0
.sym 116434 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 116435 soc.cpu.irq_state[0]
.sym 116436 soc.cpu.reg_next_pc[25]
.sym 116437 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 116438 soc.cpu.latched_stalu
.sym 116439 soc.cpu.alu_out_q[27]
.sym 116440 soc.cpu.reg_out[27]
.sym 116443 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 116444 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 116446 soc.cpu.instr_maskirq
.sym 116447 soc.cpu.instr_retirq
.sym 116448 soc.cpu.instr_timer
.sym 116449 soc.cpu.pcpi_rs1[29]
.sym 116450 soc.cpu.cpu_state[4]
.sym 116451 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116452 soc.cpu.cpu_state[3]
.sym 116453 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0
.sym 116454 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 116455 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 116456 soc.cpu.cpu_state[6]
.sym 116457 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 116458 soc.cpu.latched_stalu
.sym 116459 soc.cpu.alu_out_q[30]
.sym 116460 soc.cpu.reg_out[30]
.sym 116461 soc.cpu.cpu_state[2]
.sym 116462 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116463 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116464 soc.cpu.cpu_state[3]
.sym 116465 soc.cpu.pcpi_rs1[30]
.sym 116466 soc.cpu.cpu_state[4]
.sym 116467 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116468 soc.cpu.cpu_state[3]
.sym 116469 soc.cpu.irq_pending[14]
.sym 116470 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116471 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116472 soc.cpu.cpu_state[3]
.sym 116473 soc.cpu.irq_state[1]
.sym 116474 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 116475 soc.cpu.reg_next_pc[17]
.sym 116476 soc.cpu.irq_state[0]
.sym 116478 soc.cpu.instr_rdinstr
.sym 116479 soc.cpu.instr_rdinstrh
.sym 116480 soc.cpu.instr_rdcycleh
.sym 116481 soc.cpu.irq_state[1]
.sym 116482 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 116483 soc.cpu.reg_next_pc[29]
.sym 116484 soc.cpu.irq_state[0]
.sym 116485 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I2_SB_LUT4_O_I0
.sym 116486 soc.cpu.irq_pending[3]
.sym 116487 soc.cpu.irq_state[1]
.sym 116488 soc.cpu.irq_mask[3]
.sym 116489 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 116490 soc.cpu.latched_stalu
.sym 116491 soc.cpu.alu_out_q[14]
.sym 116492 soc.cpu.reg_out[14]
.sym 116493 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3_SB_LUT4_O_I0
.sym 116494 soc.cpu.irq_pending[14]
.sym 116495 soc.cpu.irq_state[1]
.sym 116496 soc.cpu.irq_mask[14]
.sym 116497 soc.cpu.cpu_state[2]
.sym 116498 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116499 soc.cpu.pcpi_rs1[14]
.sym 116500 soc.cpu.cpu_state[4]
.sym 116501 soc.cpu.irq_state[1]
.sym 116502 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 116503 soc.cpu.reg_next_pc[8]
.sym 116504 soc.cpu.irq_state[0]
.sym 116505 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 116506 soc.cpu.irq_pending[27]
.sym 116507 soc.cpu.irq_state[1]
.sym 116508 soc.cpu.irq_mask[27]
.sym 116509 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3_SB_LUT4_O_I0
.sym 116510 soc.cpu.irq_pending[30]
.sym 116511 soc.cpu.irq_state[1]
.sym 116512 soc.cpu.irq_mask[30]
.sym 116514 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116515 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116516 soc.cpu.irq_pending[3]
.sym 116517 soc.cpu.irq_state[1]
.sym 116518 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116519 soc.cpu.reg_next_pc[31]
.sym 116520 soc.cpu.irq_state[0]
.sym 116521 soc.cpu.irq_state[1]
.sym 116522 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 116523 soc.cpu.reg_next_pc[7]
.sym 116524 soc.cpu.irq_state[0]
.sym 116525 soc.cpu.irq_state[1]
.sym 116526 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 116527 soc.cpu.reg_next_pc[20]
.sym 116528 soc.cpu.irq_state[0]
.sym 116529 soc.cpu.irq_state[1]
.sym 116530 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 116531 soc.cpu.reg_next_pc[21]
.sym 116532 soc.cpu.irq_state[0]
.sym 116533 soc.cpu.pcpi_rs1[17]
.sym 116534 soc.cpu.cpu_state[4]
.sym 116535 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116536 soc.cpu.cpu_state[3]
.sym 116537 soc.cpu.irq_state[1]
.sym 116538 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 116539 soc.cpu.reg_next_pc[23]
.sym 116540 soc.cpu.irq_state[0]
.sym 116542 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116543 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116544 soc.cpu.cpu_state[2]
.sym 116547 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 116548 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 116549 soc.cpu.irq_pending[7]
.sym 116550 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116551 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116552 soc.cpu.cpu_state[3]
.sym 116553 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116554 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116555 soc.cpu.cpu_state[4]
.sym 116556 soc.cpu.pcpi_rs1[7]
.sym 116557 soc.cpu.pcpi_rs1[3]
.sym 116558 soc.cpu.cpu_state[4]
.sym 116559 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116560 soc.cpu.cpu_state[3]
.sym 116561 soc.cpu.pcpi_rs1[6]
.sym 116562 soc.cpu.cpu_state[4]
.sym 116563 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116564 soc.cpu.cpu_state[3]
.sym 116565 soc.cpu.pcpi_rs1[4]
.sym 116566 soc.cpu.cpu_state[4]
.sym 116567 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116568 soc.cpu.cpu_state[3]
.sym 116569 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116570 soc.cpu.cpu_state[2]
.sym 116571 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116572 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116573 soc.cpu.irq_pending[27]
.sym 116574 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 116575 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116576 soc.cpu.cpu_state[3]
.sym 116577 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116578 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116579 soc.cpu.pcpi_rs1[14]
.sym 116580 soc.cpu.pcpi_rs1[16]
.sym 116581 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116582 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116583 soc.cpu.pcpi_rs1[11]
.sym 116584 soc.cpu.pcpi_rs1[19]
.sym 116585 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116586 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116587 soc.cpu.pcpi_rs1[6]
.sym 116588 soc.cpu.pcpi_rs1[8]
.sym 116589 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116590 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116591 soc.cpu.pcpi_rs1[3]
.sym 116592 soc.cpu.pcpi_rs1[11]
.sym 116593 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116594 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116595 soc.cpu.pcpi_rs1[5]
.sym 116596 soc.cpu.pcpi_rs1[7]
.sym 116597 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116598 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116599 soc.cpu.pcpi_rs1[2]
.sym 116600 soc.cpu.pcpi_rs1[10]
.sym 116601 soc.cpu.pcpi_rs1[13]
.sym 116602 soc.cpu.cpu_state[4]
.sym 116603 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116604 soc.cpu.cpu_state[3]
.sym 116605 soc.cpu.cpu_state[2]
.sym 116606 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116607 soc.cpu.irq_mask[2]
.sym 116608 soc.cpu.instr_maskirq
.sym 116611 soc.cpu.cpu_state[4]
.sym 116612 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116613 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 116614 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 116615 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 116616 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116617 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 116618 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 116619 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 116620 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116621 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 116622 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 116623 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 116624 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116625 soc.cpu.pcpi_rs1[9]
.sym 116626 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116627 soc.cpu.cpu_state[4]
.sym 116628 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116629 soc.cpu.pcpi_rs1[7]
.sym 116630 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116631 soc.cpu.cpu_state[4]
.sym 116632 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116633 soc.cpu.pcpi_rs1[6]
.sym 116634 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116635 soc.cpu.cpu_state[4]
.sym 116636 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116637 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 116638 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 116639 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 116640 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116641 soc.cpu.cpu_state[2]
.sym 116642 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116643 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116644 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116645 soc.cpu.cpu_state[2]
.sym 116646 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116647 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116648 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116649 soc.cpu.pcpi_rs1[10]
.sym 116650 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116651 soc.cpu.cpu_state[4]
.sym 116652 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116653 soc.cpu.cpu_state[2]
.sym 116654 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116655 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116656 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116657 soc.cpu.cpu_state[2]
.sym 116658 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116659 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116660 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116665 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 116666 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 116667 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 116668 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116669 soc.cpu.cpu_state[2]
.sym 116670 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116671 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116672 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116673 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116675 soc.cpu.pcpi_rs1[12]
.sym 116676 soc.cpu.pcpi_rs1[20]
.sym 116677 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 116678 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 116679 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 116680 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116681 soc.cpu.cpu_state[2]
.sym 116682 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116683 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116684 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116685 soc.cpu.cpu_state[2]
.sym 116686 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116687 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116688 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 116693 soc.cpu.pcpi_rs1[14]
.sym 116694 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116695 soc.cpu.cpu_state[4]
.sym 116696 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116697 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 116698 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 116699 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 116700 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116701 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116702 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116703 soc.cpu.pcpi_rs1[15]
.sym 116704 soc.cpu.pcpi_rs1[17]
.sym 116707 soc.cpu.irq_pending[1]
.sym 116708 soc.cpu.irq_mask[1]
.sym 116709 soc.cpu.pcpi_rs1[18]
.sym 116710 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116711 soc.cpu.cpu_state[4]
.sym 116712 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116713 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 116714 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 116715 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 116716 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116717 soc.cpu.pcpi_rs1[23]
.sym 116718 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116719 soc.cpu.cpu_state[4]
.sym 116720 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116721 soc.cpu.pcpi_rs1[15]
.sym 116722 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116723 soc.cpu.cpu_state[4]
.sym 116724 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116725 soc.cpu.pcpi_rs1[17]
.sym 116726 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116727 soc.cpu.cpu_state[4]
.sym 116728 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116729 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 116730 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 116731 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 116732 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116733 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 116734 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 116735 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 116736 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116737 soc.cpu.pcpi_rs1[22]
.sym 116738 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116739 soc.cpu.cpu_state[4]
.sym 116740 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116742 soc.cpu.irq_pending[0]
.sym 116743 soc.cpu.irq_state[1]
.sym 116744 soc.cpu.irq_mask[0]
.sym 116745 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116746 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116747 soc.cpu.pcpi_rs1[14]
.sym 116748 soc.cpu.pcpi_rs1[22]
.sym 116749 soc.cpu.pcpi_rs1[25]
.sym 116750 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116751 soc.cpu.cpu_state[4]
.sym 116752 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116753 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 116754 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 116755 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 116756 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116757 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116758 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116759 soc.cpu.pcpi_rs1[17]
.sym 116760 soc.cpu.pcpi_rs1[19]
.sym 116761 soc.cpu.pcpi_rs1[27]
.sym 116762 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 116763 soc.cpu.cpu_state[4]
.sym 116764 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116765 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 116766 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 116767 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 116768 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116769 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116770 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116771 soc.cpu.pcpi_rs1[24]
.sym 116772 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 116773 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116774 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116775 soc.cpu.pcpi_rs1[26]
.sym 116776 soc.cpu.pcpi_rs1[28]
.sym 116777 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116778 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116779 soc.cpu.pcpi_rs1[25]
.sym 116780 soc.cpu.pcpi_rs1[27]
.sym 116781 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116782 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116783 soc.cpu.pcpi_rs1[29]
.sym 116784 soc.cpu.pcpi_rs1[31]
.sym 116785 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116786 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116787 soc.cpu.pcpi_rs1[23]
.sym 116788 soc.cpu.pcpi_rs1[31]
.sym 116789 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 116790 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116791 soc.cpu.pcpi_rs1[27]
.sym 116792 soc.cpu.pcpi_rs1[29]
.sym 116793 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116794 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116795 soc.cpu.pcpi_rs1[22]
.sym 116796 soc.cpu.pcpi_rs1[30]
.sym 116797 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116798 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116799 soc.cpu.pcpi_rs1[26]
.sym 116800 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 116834 resetn
.sym 116835 iomem_wstrb[1]
.sym 116836 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116838 flash_io3_oe_SB_LUT4_O_I1
.sym 116839 soc.spimemio.config_oe[2]
.sym 116840 soc.spimemio_cfgreg_do[31]
.sym 116842 flash_io0_oe_SB_LUT4_O_I1
.sym 116843 soc.spimemio.config_oe[1]
.sym 116844 soc.spimemio_cfgreg_do[31]
.sym 116846 flash_io3_oe_SB_LUT4_O_I1
.sym 116847 soc.spimemio.config_oe[3]
.sym 116848 soc.spimemio_cfgreg_do[31]
.sym 116849 iomem_wdata[11]
.sym 116853 iomem_wdata[10]
.sym 116857 iomem_wdata[8]
.sym 116861 iomem_wdata[9]
.sym 116873 soc.spimemio_cfgreg_do[31]
.sym 116874 flash_io0_oe_SB_LUT4_O_I1
.sym 116875 flash_io0_oe_SB_LUT4_O_I2
.sym 116876 soc.spimemio.config_oe[0]
.sym 116890 soc.spimemio_cfgreg_do[31]
.sym 116891 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116892 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 116917 soc.spimemio.dout_data[0]
.sym 116922 resetn
.sym 116923 iomem_wstrb[0]
.sym 116924 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116941 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 116961 soc.spimemio.buffer[16]
.sym 116965 soc.ram_ready
.sym 116966 soc.cpu.mem_rdata_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116967 soc.spimemio_cfgreg_do[31]
.sym 116968 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 116973 soc.spimemio.buffer[22]
.sym 116977 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116978 soc.simpleuart.recv_buf_valid
.sym 116979 soc.simpleuart_reg_div_do[31]
.sym 116980 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 116981 soc.spimemio.dout_data[7]
.sym 116985 soc.spimemio.buffer[21]
.sym 116993 iomem_wdata[22]
.sym 116997 iomem_ready_SB_LUT4_I1_O
.sym 116998 iomem_rdata[31]
.sym 116999 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 117000 soc.spimem_rdata[31]
.sym 117001 soc.cpu.mem_rdata_SB_LUT4_O_4_I0
.sym 117002 soc.cpu.mem_rdata_SB_LUT4_O_4_I1
.sym 117003 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 117004 iomem_ready_SB_LUT4_I1_O
.sym 117005 soc.cpu.mem_rdata_SB_LUT4_O_5_I0
.sym 117006 soc.cpu.mem_rdata_SB_LUT4_O_5_I1
.sym 117007 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 117008 iomem_ready_SB_LUT4_I1_O
.sym 117009 iomem_ready_SB_LUT4_I1_O
.sym 117010 iomem_rdata[22]
.sym 117011 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 117012 soc.spimem_rdata[22]
.sym 117013 iomem_ready_SB_LUT4_I1_O
.sym 117014 iomem_rdata[16]
.sym 117015 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 117016 soc.spimem_rdata[16]
.sym 117017 iomem_wdata[16]
.sym 117021 iomem_ready_SB_LUT4_I1_O
.sym 117022 iomem_rdata[21]
.sym 117023 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 117024 soc.spimem_rdata[21]
.sym 117025 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117026 soc.simpleuart.recv_buf_valid
.sym 117027 soc.simpleuart_reg_div_do[22]
.sym 117028 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117029 soc.spimemio.buffer[17]
.sym 117033 soc.spimemio.dout_data[5]
.sym 117037 soc.ram_ready
.sym 117038 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 117039 soc.spimemio_cfgreg_do[16]
.sym 117040 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117041 soc.ram_ready
.sym 117042 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 117043 soc.spimemio_cfgreg_do[22]
.sym 117044 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117045 soc.spimemio.dout_data[1]
.sym 117049 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117050 soc.simpleuart.recv_buf_valid
.sym 117051 soc.simpleuart_reg_div_do[16]
.sym 117052 LCD_SPI_CS_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 117058 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_CI[2]
.sym 117063 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 117067 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 117071 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 117075 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 117079 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 117083 iomem_ready_SB_LUT4_I1_I3_SB_CARRY_CO_I1
.sym 117086 $PACKER_VCC_NET
.sym 117088 $nextpnr_ICESTORM_LC_1$I3
.sym 117090 iomem_ready
.sym 117091 soc.mem_valid
.sym 117092 $nextpnr_ICESTORM_LC_1$COUT
.sym 117094 soc.mem_valid
.sym 117095 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 117096 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 117097 resetn
.sym 117098 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117099 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 117100 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 117102 soc.mem_valid
.sym 117103 iomem_ready_SB_LUT4_I1_I3
.sym 117104 iomem_ready
.sym 117106 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 117107 iomem_ready_SB_LUT4_I3_O
.sym 117108 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 117111 iomem_addr[24]
.sym 117112 iomem_ready_SB_LUT4_I3_O
.sym 117114 iomem_ready_SB_LUT4_I3_O
.sym 117115 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 117116 iomem_addr[24]
.sym 117121 iomem_addr[26]
.sym 117122 iomem_addr[19]
.sym 117123 iomem_addr[18]
.sym 117124 iomem_addr[27]
.sym 117127 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117128 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117132 iomem_addr[1]
.sym 117135 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117136 iomem_addr[25]
.sym 117137 iomem_addr[25]
.sym 117138 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117139 iomem_addr[26]
.sym 117140 iomem_addr[27]
.sym 117144 iomem_addr[0]
.sym 117145 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 117146 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 117147 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117148 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 117151 iomem_addr[26]
.sym 117152 iomem_addr[27]
.sym 117153 iomem_addr[2]
.sym 117154 iomem_addr[1]
.sym 117155 iomem_addr[0]
.sym 117156 iomem_addr[3]
.sym 117160 iomem_addr[3]
.sym 117163 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 117164 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 117165 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 117166 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 117167 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I2
.sym 117168 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 117172 iomem_addr[9]
.sym 117176 iomem_addr[15]
.sym 117180 iomem_addr[12]
.sym 117184 iomem_addr[11]
.sym 117188 iomem_addr[14]
.sym 117189 iomem_addr[15]
.sym 117190 iomem_addr[14]
.sym 117191 iomem_addr[13]
.sym 117192 iomem_addr[12]
.sym 117196 iomem_addr[17]
.sym 117200 iomem_addr[16]
.sym 117201 iomem_addr[11]
.sym 117202 iomem_addr[10]
.sym 117203 iomem_addr[9]
.sym 117204 iomem_addr[8]
.sym 117208 iomem_addr[8]
.sym 117212 iomem_addr[18]
.sym 117216 iomem_addr[13]
.sym 117220 iomem_addr[19]
.sym 117224 iomem_addr[20]
.sym 117228 iomem_addr[21]
.sym 117232 iomem_addr[22]
.sym 117235 soc.cpu.trap_SB_LUT4_I3_O
.sym 117236 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 117240 iomem_addr[23]
.sym 117242 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117243 soc.cpu.pcpi_rs1[4]
.sym 117244 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 117246 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117247 soc.cpu.pcpi_rs1[7]
.sym 117248 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 117254 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117255 soc.cpu.pcpi_rs1[21]
.sym 117256 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 117266 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117267 soc.cpu.pcpi_rs1[26]
.sym 117268 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 117270 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117271 soc.cpu.pcpi_rs1[19]
.sym 117272 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 117278 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117279 soc.cpu.pcpi_rs1[23]
.sym 117280 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 117281 soc.cpu.cpu_state[6]
.sym 117282 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117283 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117284 soc.mem_rdata[25]
.sym 117285 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0
.sym 117286 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1
.sym 117287 soc.cpu.cpu_state[4]
.sym 117288 soc.cpu.pcpi_rs1[25]
.sym 117289 soc.cpu.cpu_state[6]
.sym 117290 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117291 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117292 soc.mem_rdata[16]
.sym 117295 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 117296 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 117297 soc.cpu.cpu_state[6]
.sym 117298 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117299 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117300 soc.mem_rdata[19]
.sym 117302 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 117303 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 117304 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 117305 soc.cpu.cpu_state[6]
.sym 117306 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117307 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117308 soc.mem_rdata[17]
.sym 117311 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 117312 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 117313 soc.cpu.irq_pending[11]
.sym 117314 soc.cpu.irq_pending[10]
.sym 117315 soc.cpu.irq_pending[9]
.sym 117316 soc.cpu.irq_pending[8]
.sym 117317 soc.cpu.cpu_state[2]
.sym 117318 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117319 soc.cpu.pcpi_rs1[8]
.sym 117320 soc.cpu.cpu_state[4]
.sym 117321 soc.cpu.cpu_state[6]
.sym 117322 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117323 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117324 soc.mem_rdata[24]
.sym 117327 soc.cpu.irq_pending[8]
.sym 117328 soc.cpu.irq_mask[8]
.sym 117329 soc.cpu.cpu_state[2]
.sym 117330 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117331 soc.cpu.pcpi_rs1[10]
.sym 117332 soc.cpu.cpu_state[4]
.sym 117333 soc.cpu.irq_pending[10]
.sym 117334 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117335 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117336 soc.cpu.cpu_state[3]
.sym 117343 soc.cpu.irq_mask[8]
.sym 117344 soc.cpu.irq_pending[8]
.sym 117345 soc.cpu.cpu_state[6]
.sym 117346 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117347 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117348 soc.mem_rdata[29]
.sym 117349 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117350 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117351 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117352 soc.cpu.cpu_state[2]
.sym 117353 soc.cpu.irq_pending[31]
.sym 117354 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117355 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117356 soc.cpu.cpu_state[3]
.sym 117357 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117358 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117359 soc.cpu.cpu_state[4]
.sym 117360 soc.cpu.pcpi_rs1[31]
.sym 117363 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 117364 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 117365 soc.cpu.cpu_state[6]
.sym 117366 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117367 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117368 soc.mem_rdata[22]
.sym 117370 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 117371 soc.cpu.irq_pending[28]
.sym 117372 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117373 soc.cpu.cpu_state[6]
.sym 117374 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 117375 soc.cpu.latched_is_lh_SB_LUT4_I2_O
.sym 117376 soc.mem_rdata[21]
.sym 117379 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 117380 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 117381 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117382 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117383 soc.cpu.cpu_state[4]
.sym 117384 soc.cpu.pcpi_rs1[16]
.sym 117387 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 117388 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 117389 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117390 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117391 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117392 soc.cpu.cpu_state[2]
.sym 117394 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 117395 soc.cpu.irq_pending[29]
.sym 117396 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117397 soc.cpu.irq_pending[31]
.sym 117398 soc.cpu.irq_pending[30]
.sym 117399 soc.cpu.irq_pending[29]
.sym 117400 soc.cpu.irq_pending[28]
.sym 117401 soc.cpu.irq_pending[16]
.sym 117402 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117403 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117404 soc.cpu.cpu_state[3]
.sym 117407 soc.cpu.irq_pending[31]
.sym 117408 soc.cpu.irq_mask[31]
.sym 117409 soc.cpu.irq_pending[24]
.sym 117410 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117411 soc.cpu.pcpi_rs1[24]
.sym 117412 soc.cpu.cpu_state[4]
.sym 117413 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117414 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117415 soc.cpu.cpu_state[3]
.sym 117416 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117418 soc.cpu.irq_pending[25]
.sym 117419 soc.cpu.irq_state[1]
.sym 117420 soc.cpu.irq_mask[25]
.sym 117421 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 117422 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 117423 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 117424 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 117427 soc.cpu.irq_mask[27]
.sym 117428 soc.cpu.irq_pending[27]
.sym 117431 soc.cpu.irq_mask[29]
.sym 117432 soc.cpu.irq_pending[29]
.sym 117435 soc.cpu.irq_pending[29]
.sym 117436 soc.cpu.irq_mask[29]
.sym 117437 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 117438 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 117439 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 117440 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 117441 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117442 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117443 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117444 soc.cpu.irq_pending[17]
.sym 117447 soc.cpu.irq_mask[30]
.sym 117448 soc.cpu.irq_pending[30]
.sym 117451 soc.cpu.irq_mask[17]
.sym 117452 soc.cpu.irq_pending[17]
.sym 117453 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117454 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117455 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117456 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117459 soc.cpu.irq_pending[17]
.sym 117460 soc.cpu.irq_mask[17]
.sym 117461 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 117462 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 117463 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 117464 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 117465 soc.cpu.pcpi_rs1[5]
.sym 117466 soc.cpu.cpu_state[4]
.sym 117467 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117468 soc.cpu.cpu_state[3]
.sym 117469 soc.cpu.irq_pending[2]
.sym 117470 soc.cpu.irq_mask[2]
.sym 117471 soc.cpu.irq_pending[14]
.sym 117472 soc.cpu.irq_mask[14]
.sym 117473 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117474 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117475 soc.cpu.cpu_state[4]
.sym 117476 soc.cpu.pcpi_rs1[21]
.sym 117477 soc.cpu.irq_pending[21]
.sym 117478 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117479 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117480 soc.cpu.cpu_state[3]
.sym 117481 soc.cpu.pcpi_rs1[26]
.sym 117482 soc.cpu.cpu_state[4]
.sym 117483 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117484 soc.cpu.cpu_state[3]
.sym 117485 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 117486 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 117487 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1
.sym 117488 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 117489 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 117490 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 117491 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 117492 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 117493 soc.cpu.cpu_state[2]
.sym 117494 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117495 soc.cpu.irq_mask[17]
.sym 117496 soc.cpu.instr_maskirq
.sym 117497 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 117498 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 117499 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117500 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1
.sym 117501 soc.cpu.irq_pending[25]
.sym 117502 soc.cpu.irq_mask[25]
.sym 117503 soc.cpu.irq_pending[30]
.sym 117504 soc.cpu.irq_mask[30]
.sym 117505 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117506 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117507 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117508 soc.cpu.irq_pending[13]
.sym 117511 soc.cpu.irq_pending[23]
.sym 117512 soc.cpu.irq_mask[23]
.sym 117515 soc.cpu.irq_pending[7]
.sym 117516 soc.cpu.irq_mask[7]
.sym 117519 soc.cpu.irq_mask[7]
.sym 117520 soc.cpu.irq_pending[7]
.sym 117523 soc.cpu.irq_mask[3]
.sym 117524 soc.cpu.irq_pending[3]
.sym 117525 soc.cpu.instr_retirq
.sym 117526 soc.cpu.cpuregs_rs1[27]
.sym 117527 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117528 soc.cpu.instr_timer
.sym 117529 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117530 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117531 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117532 soc.cpu.irq_pending[6]
.sym 117535 soc.cpu.irq_mask[23]
.sym 117536 soc.cpu.irq_pending[23]
.sym 117537 soc.cpu.cpuregs_rs1[17]
.sym 117541 soc.cpu.irq_pending[0]
.sym 117542 soc.cpu.irq_mask[0]
.sym 117543 soc.cpu.irq_pending[3]
.sym 117544 soc.cpu.irq_mask[3]
.sym 117545 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117546 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117547 soc.cpu.cpu_state[3]
.sym 117548 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117549 soc.cpu.irq_pending[3]
.sym 117550 soc.cpu.irq_pending[2]
.sym 117551 soc.cpu.irq_pending[1]
.sym 117552 soc.cpu.irq_pending[0]
.sym 117553 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117554 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117555 soc.cpu.cpu_state[4]
.sym 117556 soc.cpu.pcpi_rs1[23]
.sym 117559 resetn
.sym 117560 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117561 soc.cpu.irq_pending[23]
.sym 117562 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117563 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117564 soc.cpu.cpu_state[3]
.sym 117565 soc.cpu.cpuregs_rs1[30]
.sym 117569 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117570 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117571 soc.cpu.pcpi_rs1[5]
.sym 117572 soc.cpu.pcpi_rs1[13]
.sym 117573 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117574 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117575 soc.cpu.pcpi_rs1[7]
.sym 117576 soc.cpu.pcpi_rs1[9]
.sym 117577 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117578 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117579 soc.cpu.pcpi_rs1[7]
.sym 117580 soc.cpu.pcpi_rs1[15]
.sym 117581 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117582 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117583 soc.cpu.pcpi_rs1[6]
.sym 117584 soc.cpu.pcpi_rs1[14]
.sym 117585 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117586 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117587 soc.cpu.pcpi_rs1[4]
.sym 117588 soc.cpu.pcpi_rs1[12]
.sym 117589 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117590 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117591 soc.cpu.pcpi_rs1[10]
.sym 117592 soc.cpu.pcpi_rs1[12]
.sym 117593 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117594 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117595 soc.cpu.pcpi_rs1[8]
.sym 117596 soc.cpu.pcpi_rs1[10]
.sym 117597 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117598 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117599 soc.cpu.pcpi_rs1[9]
.sym 117600 soc.cpu.pcpi_rs1[11]
.sym 117601 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117602 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117603 soc.cpu.pcpi_rs1[13]
.sym 117604 soc.cpu.pcpi_rs1[15]
.sym 117605 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 117606 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 117607 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 117608 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117609 soc.cpu.pcpi_rs1[11]
.sym 117610 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 117611 soc.cpu.cpu_state[4]
.sym 117612 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117613 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 117614 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 117615 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 117616 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117617 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117618 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117619 soc.cpu.pcpi_rs1[10]
.sym 117620 soc.cpu.pcpi_rs1[18]
.sym 117625 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117626 soc.cpu.cpu_state[2]
.sym 117627 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117628 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 117629 soc.cpu.irq_pending[25]
.sym 117630 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 117631 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 117632 soc.cpu.cpu_state[3]
.sym 117633 soc.cpu.cpu_state[2]
.sym 117634 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117635 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 117636 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117637 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 117638 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 117639 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 117640 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117641 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117642 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117643 soc.cpu.pcpi_rs1[12]
.sym 117644 soc.cpu.pcpi_rs1[14]
.sym 117646 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117647 soc.cpu.cpuregs_rs1[1]
.sym 117648 soc.cpu.instr_retirq
.sym 117649 soc.cpu.pcpi_rs1[8]
.sym 117650 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 117651 soc.cpu.cpu_state[4]
.sym 117652 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117653 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117654 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117655 soc.cpu.pcpi_rs1[13]
.sym 117656 soc.cpu.pcpi_rs1[21]
.sym 117657 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117658 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117659 soc.cpu.pcpi_rs1[16]
.sym 117660 soc.cpu.pcpi_rs1[18]
.sym 117661 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117662 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117663 soc.cpu.pcpi_rs1[9]
.sym 117664 soc.cpu.pcpi_rs1[17]
.sym 117665 soc.cpu.pcpi_rs1[13]
.sym 117666 soc.cpu.instr_lh_SB_LUT4_I2_I1_SB_LUT4_I1_1_O
.sym 117667 soc.cpu.cpu_state[4]
.sym 117668 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117669 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117670 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117671 soc.cpu.pcpi_rs1[8]
.sym 117672 soc.cpu.pcpi_rs1[16]
.sym 117673 soc.cpu.cpuregs_rs1[1]
.sym 117677 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117678 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117679 soc.cpu.pcpi_rs1[18]
.sym 117680 soc.cpu.pcpi_rs1[26]
.sym 117681 soc.cpu.cpuregs_rs1[2]
.sym 117685 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117686 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117687 soc.cpu.pcpi_rs1[21]
.sym 117688 soc.cpu.pcpi_rs1[23]
.sym 117689 soc.cpu.timer[1]
.sym 117690 soc.cpu.instr_timer
.sym 117691 soc.cpu.irq_mask[1]
.sym 117692 soc.cpu.instr_maskirq
.sym 117693 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117694 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117695 soc.cpu.pcpi_rs1[11]
.sym 117696 soc.cpu.pcpi_rs1[13]
.sym 117697 soc.cpu.cpu_state[2]
.sym 117698 soc.cpu.cpu_state[3]
.sym 117699 soc.cpu.cpu_state[4]
.sym 117700 soc.cpu.cpu_state[6]
.sym 117701 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117702 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117703 soc.cpu.pcpi_rs1[24]
.sym 117704 soc.cpu.pcpi_rs1[26]
.sym 117705 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117706 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117707 soc.cpu.pcpi_rs1[16]
.sym 117708 soc.cpu.pcpi_rs1[24]
.sym 117709 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117710 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117711 soc.cpu.pcpi_rs1[19]
.sym 117712 soc.cpu.pcpi_rs1[27]
.sym 117713 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117714 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117715 soc.cpu.pcpi_rs1[19]
.sym 117716 soc.cpu.pcpi_rs1[21]
.sym 117717 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 117718 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117719 soc.cpu.pcpi_rs1[22]
.sym 117720 soc.cpu.pcpi_rs1[24]
.sym 117721 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117722 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117723 soc.cpu.pcpi_rs1[21]
.sym 117724 soc.cpu.pcpi_rs1[29]
.sym 117725 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117726 soc.cpu.irq_mask[0]
.sym 117727 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 117728 soc.cpu.irq_pending[0]
.sym 117794 soc.spimemio_cfgreg_do[31]
.sym 117795 flash_io0_do_SB_LUT4_O_I2
.sym 117796 soc.spimemio.config_do[0]
.sym 117801 soc.ram_ready
.sym 117802 iomem_addr[16]
.sym 117803 soc.memory.rdata_1[15]
.sym 117804 soc.memory.rdata_0[15]
.sym 117805 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 117813 soc.spimemio_cfgreg_do[22]
.sym 117814 soc.spimemio.xfer_io0_90
.sym 117815 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 117816 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117819 iomem_wstrb[0]
.sym 117820 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 117823 iomem_wstrb[1]
.sym 117824 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 117830 soc.spimemio.xfer.xfer_rd
.sym 117831 soc.spimemio.xfer.xfer_dspi
.sym 117832 soc.spimemio.xfer.xfer_qspi
.sym 117833 soc.spimemio.xfer.xfer_qspi
.sym 117834 soc.spimemio_cfgreg_do[31]
.sym 117835 soc.spimemio.xfer.xfer_rd
.sym 117836 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117845 iomem_wdata[0]
.sym 117854 soc.spimemio_cfgreg_do[31]
.sym 117855 soc.spimemio.xfer.xfer_rd_SB_LUT4_I1_O
.sym 117856 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 117859 soc.spimemio.din_tag[3]
.sym 117860 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 117876 soc.spimemio.xfer_resetn
.sym 117877 soc.spimemio.state[5]
.sym 117878 soc.spimemio.state[11]
.sym 117879 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 117880 soc.spimemio.din_tag[1]
.sym 117883 resetn
.sym 117884 soc.spimemio.softreset
.sym 117889 soc.spimemio.xfer.xfer_tag[3]
.sym 117893 soc.spimemio.xfer.xfer_tag[1]
.sym 117901 soc.spimemio.xfer.xfer_tag[2]
.sym 117905 soc.spimemio.dout_tag[2]
.sym 117906 soc.spimemio.dout_tag[3]
.sym 117907 soc.spimemio.dout_tag[1]
.sym 117908 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 117909 soc.spimemio.xfer.xfer_tag[0]
.sym 117918 soc.spimemio.dout_tag[0]
.sym 117919 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 117920 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117921 soc.spimemio.din_tag[3]
.sym 117925 soc.spimemio.dout_tag[1]
.sym 117926 soc.spimemio.dout_tag[2]
.sym 117927 soc.spimemio.dout_tag[3]
.sym 117928 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 117929 soc.spimemio.din_rd
.sym 117933 soc.spimemio.din_tag[2]
.sym 117937 soc.spimemio.dout_tag[2]
.sym 117938 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117939 soc.spimemio.dout_tag[3]
.sym 117940 soc.spimemio.dout_tag[1]
.sym 117941 soc.spimemio.din_tag[1]
.sym 117947 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 117948 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117949 soc.spimemio.din_tag[0]
.sym 117975 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117976 soc.spimemio.dout_tag[0]
.sym 117977 soc.spimemio.dout_data[6]
.sym 117982 soc.spimemio.dout_tag[0]
.sym 117983 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 117984 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 117985 soc.spimemio.dout_data[1]
.sym 117993 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 117994 soc.spimemio.state[3]
.sym 117995 soc.spimemio.state[9]
.sym 117996 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 117999 soc.spimemio.state[3]
.sym 118000 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 118002 soc.spimemio_cfgreg_do[21]
.sym 118003 soc.spimemio_cfgreg_do[22]
.sym 118004 soc.spimemio.state[2]
.sym 118005 soc.spimemio_cfgreg_do[16]
.sym 118006 soc.spimemio.state[1]
.sym 118007 soc.spimemio.state[6]
.sym 118008 iomem_addr[8]
.sym 118009 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118010 soc.spimemio.state[1]
.sym 118011 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118012 soc.spimemio_cfgreg_do[18]
.sym 118013 soc.spimemio.state[0]
.sym 118014 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118015 soc.spimemio.state[6]
.sym 118016 iomem_addr[10]
.sym 118017 soc.spimemio.state[3]
.sym 118018 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 118019 soc.spimemio.din_tag[2]
.sym 118020 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 118023 soc.spimemio.rd_wait
.sym 118024 soc.spimemio.valid
.sym 118026 soc.spimemio_cfgreg_do[17]
.sym 118027 soc.spimemio.state[1]
.sym 118028 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118030 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 118031 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 118032 soc.spimemio.state[3]
.sym 118034 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118035 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118036 soc.spimemio.valid
.sym 118037 soc.spimemio.state[11]
.sym 118038 soc.spimemio.state[8]
.sym 118039 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118040 soc.spimemio.din_tag[0]
.sym 118053 soc.spimemio.rd_inc
.sym 118081 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_I0
.sym 118082 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 118083 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 118084 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 118085 $PACKER_GND_NET
.sym 118089 $PACKER_GND_NET
.sym 118093 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 118094 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 118095 iomem_addr[4]
.sym 118096 soc.spimemio.rd_addr[4]
.sym 118099 soc.spimemio.rd_addr[19]
.sym 118100 iomem_addr[19]
.sym 118101 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 118102 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 118103 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 118104 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 118106 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118107 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118108 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 118111 soc.spimemio.rd_addr[18]
.sym 118112 iomem_addr[18]
.sym 118113 iomem_addr[20]
.sym 118114 soc.spimemio.rd_addr[20]
.sym 118115 soc.spimemio.rd_addr[21]
.sym 118116 iomem_addr[21]
.sym 118118 iomem_addr[3]
.sym 118119 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118120 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 118123 iomem_addr[16]
.sym 118124 soc.spimemio.rd_addr[16]
.sym 118125 iomem_addr[1]
.sym 118126 iomem_addr[0]
.sym 118127 iomem_addr[3]
.sym 118128 iomem_addr[2]
.sym 118129 soc.spimemio.rd_addr[5]
.sym 118130 iomem_addr[5]
.sym 118131 iomem_addr[9]
.sym 118132 soc.spimemio.rd_addr[9]
.sym 118133 soc.spimemio.rd_addr[11]
.sym 118134 iomem_addr[11]
.sym 118135 soc.spimemio.rd_addr[9]
.sym 118136 iomem_addr[9]
.sym 118137 iomem_addr[16]
.sym 118138 soc.spimemio.rd_addr[16]
.sym 118139 soc.spimemio.rd_addr[21]
.sym 118140 iomem_addr[21]
.sym 118142 iomem_addr[1]
.sym 118143 iomem_addr[0]
.sym 118144 iomem_addr[2]
.sym 118146 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118147 soc.cpu.pcpi_rs1[12]
.sym 118148 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 118150 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118151 soc.cpu.pcpi_rs1[15]
.sym 118152 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 118154 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118155 soc.cpu.pcpi_rs1[20]
.sym 118156 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 118158 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118159 soc.cpu.pcpi_rs1[11]
.sym 118160 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 118161 iomem_addr[7]
.sym 118162 iomem_addr[6]
.sym 118163 iomem_addr[4]
.sym 118164 iomem_addr[5]
.sym 118166 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118167 soc.cpu.pcpi_rs1[16]
.sym 118168 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 118170 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118171 soc.cpu.pcpi_rs1[3]
.sym 118172 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 118174 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118175 soc.cpu.pcpi_rs1[9]
.sym 118176 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 118178 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118179 soc.cpu.pcpi_rs1[22]
.sym 118180 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 118182 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118183 soc.cpu.pcpi_rs1[13]
.sym 118184 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 118186 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118187 soc.cpu.pcpi_rs1[8]
.sym 118188 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 118191 LCD_SPI_SDA_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 118192 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 118194 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118195 soc.cpu.pcpi_rs1[17]
.sym 118196 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 118198 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118199 soc.cpu.pcpi_rs1[14]
.sym 118200 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 118201 iomem_addr[23]
.sym 118202 iomem_addr[22]
.sym 118203 iomem_addr[21]
.sym 118204 iomem_addr[20]
.sym 118206 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 118207 soc.cpu.pcpi_rs1[18]
.sym 118208 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 118217 iomem_wdata[0]
.sym 118255 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 118256 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 118275 soc.cpu.irq_mask[10]
.sym 118276 soc.cpu.irq_pending[10]
.sym 118279 soc.cpu.irq_mask[15]
.sym 118280 soc.cpu.irq_pending[15]
.sym 118281 soc.cpu.irq_pending[15]
.sym 118282 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118283 soc.cpu.pcpi_rs1[15]
.sym 118284 soc.cpu.cpu_state[4]
.sym 118285 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118286 soc.cpu.cpu_state[2]
.sym 118287 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118288 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 118291 soc.cpu.irq_pending[10]
.sym 118292 soc.cpu.irq_mask[10]
.sym 118293 soc.cpu.timer[15]
.sym 118294 soc.cpu.instr_timer
.sym 118295 soc.cpu.irq_mask[15]
.sym 118296 soc.cpu.instr_maskirq
.sym 118299 soc.cpu.irq_mask[9]
.sym 118300 soc.cpu.irq_pending[9]
.sym 118302 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118303 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118304 soc.cpu.cpu_state[2]
.sym 118306 soc.cpu.irq_pending[9]
.sym 118307 soc.cpu.irq_state[1]
.sym 118308 soc.cpu.irq_mask[9]
.sym 118311 soc.cpu.irq_mask[28]
.sym 118312 soc.cpu.irq_pending[28]
.sym 118315 soc.cpu.irq_mask[31]
.sym 118316 soc.cpu.irq_pending[31]
.sym 118319 soc.cpu.irq_mask[5]
.sym 118320 soc.cpu.irq_pending[5]
.sym 118321 soc.cpu.irq_pending[5]
.sym 118322 soc.cpu.irq_mask[5]
.sym 118323 soc.cpu.irq_pending[9]
.sym 118324 soc.cpu.irq_mask[9]
.sym 118326 soc.cpu.irq_pending[5]
.sym 118327 soc.cpu.irq_state[1]
.sym 118328 soc.cpu.irq_mask[5]
.sym 118331 soc.cpu.irq_pending[15]
.sym 118332 soc.cpu.irq_mask[15]
.sym 118335 soc.cpu.irq_pending[28]
.sym 118336 soc.cpu.irq_mask[28]
.sym 118337 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118338 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118339 soc.cpu.cpu_state[3]
.sym 118340 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 118341 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118342 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118343 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118344 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 118345 soc.cpu.irq_pending[15]
.sym 118346 soc.cpu.irq_pending[14]
.sym 118347 soc.cpu.irq_pending[13]
.sym 118348 soc.cpu.irq_pending[12]
.sym 118351 soc.cpu.irq_pending[18]
.sym 118352 soc.cpu.irq_mask[18]
.sym 118353 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 118354 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118355 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 118356 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 118357 soc.cpu.cpuregs_rs1[31]
.sym 118361 soc.cpu.irq_pending[18]
.sym 118362 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118363 soc.cpu.pcpi_rs1[18]
.sym 118364 soc.cpu.cpu_state[4]
.sym 118365 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 118366 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1
.sym 118367 soc.cpu.irq_pending[11]
.sym 118368 soc.cpu.irq_mask[11]
.sym 118369 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118370 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118371 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118372 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118374 soc.cpu.irq_pending[24]
.sym 118375 soc.cpu.irq_state[1]
.sym 118376 soc.cpu.irq_mask[24]
.sym 118377 soc.cpu.irq_pending[19]
.sym 118378 soc.cpu.irq_pending[18]
.sym 118379 soc.cpu.irq_pending[17]
.sym 118380 soc.cpu.irq_pending[16]
.sym 118383 soc.cpu.irq_pending[16]
.sym 118384 soc.cpu.irq_mask[16]
.sym 118386 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118387 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118388 soc.cpu.irq_pending[5]
.sym 118389 soc.cpu.irq_pending[24]
.sym 118390 soc.cpu.irq_mask[24]
.sym 118391 soc.cpu.irq_pending[27]
.sym 118392 soc.cpu.irq_mask[27]
.sym 118395 soc.cpu.irq_mask[24]
.sym 118396 soc.cpu.irq_pending[24]
.sym 118397 soc.cpu.irq_pending[27]
.sym 118398 soc.cpu.irq_pending[26]
.sym 118399 soc.cpu.irq_pending[25]
.sym 118400 soc.cpu.irq_pending[24]
.sym 118402 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118403 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118404 soc.cpu.irq_pending[26]
.sym 118407 soc.cpu.irq_mask[25]
.sym 118408 soc.cpu.irq_pending[25]
.sym 118411 soc.cpu.irq_mask[26]
.sym 118412 soc.cpu.irq_pending[26]
.sym 118415 soc.cpu.irq_mask[14]
.sym 118416 soc.cpu.irq_pending[14]
.sym 118419 soc.cpu.irq_pending[26]
.sym 118420 soc.cpu.irq_mask[26]
.sym 118423 soc.cpu.irq_mask[22]
.sym 118424 soc.cpu.irq_pending[22]
.sym 118427 soc.cpu.irq_pending[22]
.sym 118428 soc.cpu.irq_mask[22]
.sym 118430 resetn
.sym 118431 soc.cpu.instr_maskirq
.sym 118432 soc.cpu.cpu_state[2]
.sym 118435 soc.cpu.irq_mask[19]
.sym 118436 soc.cpu.irq_pending[19]
.sym 118439 soc.cpu.irq_pending[19]
.sym 118440 soc.cpu.irq_mask[19]
.sym 118441 soc.cpu.irq_pending[23]
.sym 118442 soc.cpu.irq_pending[22]
.sym 118443 soc.cpu.irq_pending[21]
.sym 118444 soc.cpu.irq_pending[20]
.sym 118447 soc.cpu.irq_pending[20]
.sym 118448 soc.cpu.irq_mask[20]
.sym 118451 soc.cpu.irq_pending[21]
.sym 118452 soc.cpu.irq_mask[21]
.sym 118453 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118454 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118455 soc.cpu.cpu_state[4]
.sym 118456 soc.cpu.pcpi_rs1[19]
.sym 118459 soc.cpu.irq_mask[21]
.sym 118460 soc.cpu.irq_pending[21]
.sym 118461 soc.cpu.irq_pending[19]
.sym 118462 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118463 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118464 soc.cpu.cpu_state[3]
.sym 118467 soc.cpu.irq_mask[20]
.sym 118468 soc.cpu.irq_pending[20]
.sym 118471 soc.cpu.irq_mask[4]
.sym 118472 soc.cpu.irq_pending[4]
.sym 118475 soc.cpu.irq_pending[13]
.sym 118476 soc.cpu.irq_mask[13]
.sym 118479 soc.cpu.irq_mask[6]
.sym 118480 soc.cpu.irq_pending[6]
.sym 118483 soc.cpu.irq_mask[13]
.sym 118484 soc.cpu.irq_pending[13]
.sym 118487 soc.cpu.irq_pending[6]
.sym 118488 soc.cpu.irq_mask[6]
.sym 118491 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118492 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 118493 soc.cpu.irq_pending[7]
.sym 118494 soc.cpu.irq_pending[6]
.sym 118495 soc.cpu.irq_pending[5]
.sym 118496 soc.cpu.irq_pending[4]
.sym 118497 soc.cpu.cpuregs_rs1[3]
.sym 118501 soc.cpu.timer[27]
.sym 118502 soc.cpu.instr_timer
.sym 118503 soc.cpu.irq_mask[27]
.sym 118504 soc.cpu.instr_maskirq
.sym 118505 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118506 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118507 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118508 soc.cpu.irq_pending[22]
.sym 118509 soc.cpu.pcpi_rs1[22]
.sym 118510 soc.cpu.cpu_state[4]
.sym 118511 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118512 soc.cpu.cpu_state[3]
.sym 118513 soc.cpu.cpuregs_rs1[27]
.sym 118517 soc.cpu.cpu_state[2]
.sym 118518 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118519 soc.cpu.irq_mask[20]
.sym 118520 soc.cpu.instr_maskirq
.sym 118521 soc.cpu.cpuregs_rs1[20]
.sym 118525 soc.cpu.irq_pending[20]
.sym 118526 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 118527 soc.cpu.pcpi_rs1[20]
.sym 118528 soc.cpu.cpu_state[4]
.sym 118530 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118531 soc.cpu.cpuregs_rs1[6]
.sym 118532 soc.cpu.instr_retirq
.sym 118533 soc.cpu.cpu_state[2]
.sym 118534 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118535 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 118536 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118537 soc.cpu.timer[6]
.sym 118538 soc.cpu.instr_timer
.sym 118539 soc.cpu.irq_mask[6]
.sym 118540 soc.cpu.instr_maskirq
.sym 118541 soc.cpu.cpuregs_rs1[23]
.sym 118545 soc.cpu.cpuregs_rs1[25]
.sym 118549 soc.cpu.cpuregs_rs1[6]
.sym 118553 soc.cpu.cpuregs_rs1[22]
.sym 118557 soc.cpu.cpuregs_rs1[7]
.sym 118561 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118562 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118563 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118564 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 118565 soc.cpu.timer[25]
.sym 118566 soc.cpu.instr_timer
.sym 118567 soc.cpu.irq_mask[25]
.sym 118568 soc.cpu.instr_maskirq
.sym 118569 soc.cpu.cpu_state[2]
.sym 118570 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118571 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 118572 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118573 soc.cpu.timer[7]
.sym 118574 soc.cpu.instr_timer
.sym 118575 soc.cpu.irq_mask[7]
.sym 118576 soc.cpu.instr_maskirq
.sym 118579 soc.cpu.instr_retirq
.sym 118580 soc.cpu.cpuregs_rs1[3]
.sym 118582 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118583 soc.cpu.cpuregs_rs1[7]
.sym 118584 soc.cpu.instr_retirq
.sym 118585 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118586 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118587 soc.cpu.cpuregs_rs1[2]
.sym 118588 soc.cpu.instr_retirq
.sym 118589 soc.cpu.timer[3]
.sym 118590 soc.cpu.instr_timer
.sym 118591 soc.cpu.irq_mask[3]
.sym 118592 soc.cpu.instr_maskirq
.sym 118593 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118594 soc.cpu.cpuregs_rs1[6]
.sym 118595 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 118596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118597 soc.cpu.timer[3]
.sym 118598 soc.cpu.timer[2]
.sym 118599 soc.cpu.timer[1]
.sym 118600 soc.cpu.timer[0]
.sym 118601 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118602 soc.cpu.cpuregs_rs1[4]
.sym 118603 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 118604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118605 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 118606 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 118607 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 118608 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 118611 soc.cpu.timer[2]
.sym 118612 soc.cpu.instr_timer
.sym 118613 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118614 soc.cpu.cpuregs_rs1[7]
.sym 118615 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 118616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118617 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118618 soc.cpu.cpuregs_rs1[2]
.sym 118619 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 118620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118621 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118622 soc.cpu.cpuregs_rs1[3]
.sym 118623 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 118624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118625 soc.cpu.timer[0]
.sym 118626 soc.cpu.instr_timer
.sym 118627 soc.cpu.irq_mask[0]
.sym 118628 soc.cpu.instr_maskirq
.sym 118629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118630 soc.cpu.cpuregs_rs1[15]
.sym 118631 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 118632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118634 soc.cpu.cpuregs_rs1[14]
.sym 118635 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 118636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118638 soc.cpu.cpuregs_rs1[8]
.sym 118639 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 118640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118642 soc.cpu.cpuregs_rs1[26]
.sym 118643 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 118644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118646 soc.cpu.cpuregs_rs1[1]
.sym 118647 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 118648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118649 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 118650 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 118651 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 118652 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 118653 soc.cpu.instr_retirq
.sym 118654 soc.cpu.cpuregs_rs1[25]
.sym 118655 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118656 soc.cpu.instr_timer
.sym 118657 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 118658 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 118659 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 118660 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 118663 soc.cpu.instr_timer
.sym 118664 soc.cpu.cpu_state[2]
.sym 118665 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118666 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118667 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118668 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 118673 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118674 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118675 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118676 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118679 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118681 soc.cpu.cpuregs_rs1[0]
.sym 118689 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 118690 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 118691 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 118692 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 118693 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118694 soc.cpu.cpuregs_rs1[30]
.sym 118695 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 118696 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118697 soc.cpu.timer[0]
.sym 118698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 118699 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 118700 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 118701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118702 soc.cpu.cpuregs_rs1[27]
.sym 118703 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 118704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118705 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118706 soc.cpu.cpuregs_rs1[31]
.sym 118707 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 118708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118710 soc.cpu.cpuregs_rs1[25]
.sym 118711 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 118712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118713 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118714 soc.cpu.cpuregs_rs1[0]
.sym 118715 soc.cpu.timer[0]
.sym 118716 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118718 soc.cpu.cpuregs_rs1[28]
.sym 118719 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 118720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118753 soc.spimemio_cfgreg_do[22]
.sym 118754 soc.spimemio.xfer_io3_90
.sym 118755 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 118756 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118757 soc.spimemio_cfgreg_do[22]
.sym 118758 soc.spimemio.xfer_io2_90
.sym 118759 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 118760 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118761 soc.ram_ready
.sym 118762 iomem_addr[16]
.sym 118763 soc.memory.rdata_1[10]
.sym 118764 soc.memory.rdata_0[10]
.sym 118765 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 118770 soc.spimemio_cfgreg_do[31]
.sym 118771 flash_io2_do_SB_LUT4_O_I2
.sym 118772 soc.spimemio.config_do[2]
.sym 118773 soc.ram_ready
.sym 118774 iomem_addr[16]
.sym 118775 soc.memory.rdata_1[8]
.sym 118776 soc.memory.rdata_0[8]
.sym 118777 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 118782 soc.spimemio_cfgreg_do[31]
.sym 118783 flash_io3_do_SB_LUT4_O_I2
.sym 118784 soc.spimemio.config_do[3]
.sym 118787 soc.spimemio.din_ddr
.sym 118788 soc.spimemio.din_qspi
.sym 118791 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 118792 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 118795 soc.spimemio.din_ddr
.sym 118796 soc.spimemio.din_qspi
.sym 118799 soc.spimemio.xfer.obuffer[7]
.sym 118800 soc.spimemio.xfer.xfer_qspi
.sym 118801 soc.spimemio.xfer.xfer_qspi
.sym 118802 soc.spimemio.xfer.obuffer[4]
.sym 118803 soc.spimemio.xfer.obuffer[6]
.sym 118804 soc.spimemio.xfer.xfer_dspi
.sym 118806 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 118807 soc.spimemio.xfer.obuffer[7]
.sym 118808 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 118811 soc.spimemio.xfer.obuffer[6]
.sym 118812 soc.spimemio.xfer.xfer_qspi
.sym 118813 soc.spimemio.din_qspi
.sym 118818 soc.spimemio_cfgreg_do[31]
.sym 118819 soc.spimemio.xfer_clk
.sym 118820 soc.spimemio.config_clk
.sym 118822 soc.spimemio.xfer.xfer_qspi
.sym 118823 soc.spimemio.xfer.xfer_dspi
.sym 118824 soc.spimemio.xfer.xfer_ddr
.sym 118825 flash_io2_di
.sym 118826 soc.spimemio.xfer.xfer_qspi
.sym 118827 soc.spimemio.xfer.xfer_ddr
.sym 118828 soc.spimemio.xfer_clk
.sym 118837 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 118838 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 118839 soc.spimemio_cfgreg_do[22]
.sym 118840 soc.spimemio.din_ddr
.sym 118847 soc.spimemio.xfer.xfer_dspi
.sym 118848 soc.spimemio.xfer.xfer_qspi
.sym 118850 soc.spimemio_cfgreg_do[31]
.sym 118851 soc.spimemio.xfer_csb
.sym 118852 soc.spimemio.config_csb
.sym 118853 iomem_wdata[5]
.sym 118859 soc.spimemio.xfer_resetn
.sym 118860 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118861 iomem_wdata[3]
.sym 118873 flash_io2_di_SB_LUT4_I0_O
.sym 118874 soc.spimemio.dout_data[1]
.sym 118875 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 118876 soc.spimemio.xfer_clk
.sym 118877 iomem_wdata[4]
.sym 118883 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118884 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118885 soc.spimemio.dout_data[0]
.sym 118889 soc.spimemio.dout_data[5]
.sym 118894 soc.spimemio.state[10]
.sym 118895 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118896 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 118899 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118900 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118903 soc.spimemio.jump
.sym 118904 soc.spimemio_cfgreg_do[20]
.sym 118905 soc.spimemio.dout_data[4]
.sym 118911 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118912 soc.spimemio.jump
.sym 118913 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118914 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118915 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 118916 soc.spimemio.state[8]
.sym 118918 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 118919 soc.spimemio.state[4]
.sym 118920 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 118921 soc.spimemio.jump
.sym 118922 soc.spimemio_cfgreg_do[20]
.sym 118923 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 118924 soc.spimemio.state[10]
.sym 118927 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118928 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 118930 soc.spimemio.state[7]
.sym 118931 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118932 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 118933 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118934 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118935 soc.spimemio.state[5]
.sym 118936 soc.spimemio.state[11]
.sym 118937 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118938 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118939 soc.spimemio.state[8]
.sym 118940 soc.spimemio.state[5]
.sym 118943 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118944 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118945 soc.spimemio.state[3]
.sym 118946 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118947 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 118948 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 118949 soc.spimemio.state[6]
.sym 118950 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 118951 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 118952 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118953 soc.spimemio.state[9]
.sym 118954 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118955 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118956 soc.spimemio.jump_SB_LUT4_O_I2
.sym 118957 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118958 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118959 soc.spimemio.state[6]
.sym 118960 soc.spimemio.state[12]
.sym 118961 soc.spimemio.state_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 118962 soc.spimemio.state[2]
.sym 118963 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 118964 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118966 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118967 soc.spimemio.state[8]
.sym 118968 soc.spimemio.state[11]
.sym 118970 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 118971 soc.spimemio.state[11]
.sym 118972 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 118973 soc.spimemio.state[1]
.sym 118974 soc.spimemio.state[12]
.sym 118975 soc.spimemio_cfgreg_do[21]
.sym 118976 soc.spimemio_cfgreg_do[22]
.sym 118977 iomem_addr[0]
.sym 118983 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118984 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118987 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118988 soc.spimemio.rd_inc
.sym 118990 soc.spimemio.state[0]
.sym 118991 soc.spimemio.state[2]
.sym 118992 soc.spimemio.state[4]
.sym 118995 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118996 soc.spimemio.jump
.sym 118997 iomem_addr[1]
.sym 119001 soc.spimemio.state[6]
.sym 119002 soc.spimemio.state[12]
.sym 119003 soc.spimemio.state[5]
.sym 119004 soc.spimemio.state[1]
.sym 119006 soc.spimemio.valid
.sym 119007 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 119008 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 119009 soc.spimemio.rd_addr[1]
.sym 119010 iomem_addr[1]
.sym 119011 soc.spimemio.rd_addr[0]
.sym 119012 iomem_addr[0]
.sym 119014 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119015 soc.spimemio.state[0]
.sym 119016 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 119019 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 119020 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 119022 iomem_addr[2]
.sym 119023 iomem_addr[1]
.sym 119024 iomem_addr[0]
.sym 119026 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119027 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 119028 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 119029 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 119030 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 119031 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 119032 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 119034 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 119035 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 119036 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 119041 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I0
.sym 119042 soc.spimemio.rd_valid
.sym 119043 iomem_addr[4]
.sym 119044 soc.spimemio.rd_addr[4]
.sym 119045 soc.spimemio.rd_addr[13]
.sym 119046 iomem_addr[13]
.sym 119047 soc.spimemio.rd_addr[16]
.sym 119048 iomem_addr[16]
.sym 119049 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I0
.sym 119050 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 119051 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 119052 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 119053 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 119054 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 119055 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 119056 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 119057 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I0
.sym 119058 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 119059 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I3_I2
.sym 119060 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 119061 iomem_addr[4]
.sym 119062 soc.spimemio.rd_addr[4]
.sym 119063 soc.spimemio.rd_addr[8]
.sym 119064 iomem_addr[8]
.sym 119067 soc.spimemio.rd_addr[17]
.sym 119068 iomem_addr[17]
.sym 119069 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 119070 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 119071 soc.spimemio.rd_addr[7]
.sym 119072 iomem_addr[7]
.sym 119074 soc.spimemio.rd_inc
.sym 119075 iomem_addr[9]
.sym 119076 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 119077 soc.spimemio.rd_addr[16]
.sym 119078 iomem_addr[16]
.sym 119079 soc.spimemio.rd_addr[20]
.sym 119080 iomem_addr[20]
.sym 119082 soc.spimemio.rd_inc
.sym 119083 iomem_addr[20]
.sym 119084 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 119085 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119086 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 119087 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 119088 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 119089 soc.spimemio.rd_addr[3]
.sym 119090 iomem_addr[3]
.sym 119091 iomem_addr[20]
.sym 119092 soc.spimemio.rd_addr[20]
.sym 119094 soc.spimemio.rd_inc
.sym 119095 iomem_addr[18]
.sym 119096 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 119098 soc.spimemio.rd_inc
.sym 119099 iomem_addr[17]
.sym 119100 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 119101 iomem_addr[18]
.sym 119102 soc.spimemio.rd_addr[18]
.sym 119103 soc.spimemio.rd_addr[20]
.sym 119104 iomem_addr[20]
.sym 119105 soc.spimemio.rd_addr[18]
.sym 119106 iomem_addr[18]
.sym 119107 soc.spimemio.rd_addr[22]
.sym 119108 iomem_addr[22]
.sym 119109 soc.spimemio.rd_addr[4]
.sym 119110 iomem_addr[4]
.sym 119111 iomem_addr[17]
.sym 119112 soc.spimemio.rd_addr[17]
.sym 119113 soc.spimemio.rd_addr[8]
.sym 119114 iomem_addr[8]
.sym 119115 iomem_addr[18]
.sym 119116 soc.spimemio.rd_addr[18]
.sym 119117 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119118 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119119 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119120 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119121 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119122 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119123 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119124 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119125 soc.spimemio.rd_addr[3]
.sym 119126 iomem_addr[3]
.sym 119127 iomem_addr[14]
.sym 119128 soc.spimemio.rd_addr[14]
.sym 119130 soc.spimemio.rd_inc
.sym 119131 iomem_addr[8]
.sym 119132 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 119133 soc.spimemio.rd_addr[9]
.sym 119134 iomem_addr[9]
.sym 119135 soc.spimemio.rd_addr[17]
.sym 119136 iomem_addr[17]
.sym 119137 iomem_addr[8]
.sym 119138 soc.spimemio.rd_addr[8]
.sym 119139 soc.spimemio.rd_addr[13]
.sym 119140 iomem_addr[13]
.sym 119142 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 119143 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 119144 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 119145 iomem_wdata[0]
.sym 119154 LCD_SPI_DC_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 119155 LCD_SPI_RES_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 119156 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 119157 iomem_addr[3]
.sym 119158 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I1
.sym 119159 LCD_SPI_SCL_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 119160 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 119161 iomem_addr[8]
.sym 119162 soc.spimemio.rd_addr[8]
.sym 119163 soc.spimemio.rd_addr[22]
.sym 119164 iomem_addr[22]
.sym 119165 iomem_addr[4]
.sym 119166 iomem_addr[7]
.sym 119167 iomem_addr[6]
.sym 119168 iomem_addr[5]
.sym 119197 iomem_wdata[0]
.sym 119221 iomem_wdata[0]
.sym 119225 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119226 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119227 soc.cpu.cpuregs_rs1[9]
.sym 119228 soc.cpu.instr_retirq
.sym 119233 soc.cpu.cpuregs_rs1[8]
.sym 119237 soc.cpu.cpuregs_rs1[9]
.sym 119241 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119242 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119243 soc.cpu.cpuregs_rs1[8]
.sym 119244 soc.cpu.instr_retirq
.sym 119245 soc.cpu.timer[8]
.sym 119246 soc.cpu.instr_timer
.sym 119247 soc.cpu.irq_mask[8]
.sym 119248 soc.cpu.instr_maskirq
.sym 119249 soc.cpu.cpuregs_rs1[10]
.sym 119253 soc.cpu.timer[9]
.sym 119254 soc.cpu.instr_timer
.sym 119255 soc.cpu.irq_mask[9]
.sym 119256 soc.cpu.instr_maskirq
.sym 119257 soc.cpu.timer[10]
.sym 119258 soc.cpu.instr_timer
.sym 119259 soc.cpu.irq_mask[10]
.sym 119260 soc.cpu.instr_maskirq
.sym 119261 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119262 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119263 soc.cpu.cpuregs_rs1[10]
.sym 119264 soc.cpu.instr_retirq
.sym 119265 soc.cpu.instr_retirq
.sym 119266 soc.cpu.cpuregs_rs1[15]
.sym 119267 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119268 soc.cpu.instr_timer
.sym 119269 soc.cpu.cpuregs_rs1[5]
.sym 119273 soc.cpu.timer[28]
.sym 119274 soc.cpu.instr_timer
.sym 119275 soc.cpu.irq_mask[28]
.sym 119276 soc.cpu.instr_maskirq
.sym 119277 soc.cpu.cpuregs_rs1[15]
.sym 119281 soc.cpu.timer[5]
.sym 119282 soc.cpu.instr_timer
.sym 119283 soc.cpu.irq_mask[5]
.sym 119284 soc.cpu.instr_maskirq
.sym 119285 soc.cpu.cpuregs_rs1[28]
.sym 119289 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119290 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119291 soc.cpu.cpuregs_rs1[28]
.sym 119292 soc.cpu.instr_retirq
.sym 119293 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119294 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119295 soc.cpu.cpuregs_rs1[5]
.sym 119296 soc.cpu.instr_retirq
.sym 119299 soc.cpu.irq_mask[16]
.sym 119300 soc.cpu.irq_pending[16]
.sym 119303 soc.cpu.irq_mask[12]
.sym 119304 soc.cpu.irq_pending[12]
.sym 119311 soc.cpu.irq_pending[12]
.sym 119312 soc.cpu.irq_mask[12]
.sym 119315 soc.cpu.irq_mask[18]
.sym 119316 soc.cpu.irq_pending[18]
.sym 119323 soc.cpu.irq_mask[11]
.sym 119324 soc.cpu.irq_pending[11]
.sym 119325 soc.cpu.cpu_state[2]
.sym 119326 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119327 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 119328 soc.cpu.irq_pending[12]
.sym 119341 soc.cpu.cpuregs_rs1[18]
.sym 119353 soc.cpu.cpu_state[2]
.sym 119354 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119355 soc.cpu.irq_mask[18]
.sym 119356 soc.cpu.instr_maskirq
.sym 119361 soc.cpu.timer[14]
.sym 119362 soc.cpu.instr_timer
.sym 119363 soc.cpu.irq_mask[14]
.sym 119364 soc.cpu.instr_maskirq
.sym 119365 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119366 soc.cpu.cpu_state[2]
.sym 119367 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119368 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119369 soc.cpu.cpuregs_rs1[26]
.sym 119373 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119374 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119375 soc.cpu.cpuregs_rs1[14]
.sym 119376 soc.cpu.instr_retirq
.sym 119377 soc.cpu.cpuregs_rs1[12]
.sym 119381 soc.cpu.instr_retirq
.sym 119382 soc.cpu.cpuregs_rs1[26]
.sym 119383 soc.cpu.timer[26]
.sym 119384 soc.cpu.instr_timer
.sym 119386 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119387 soc.cpu.instr_maskirq
.sym 119388 soc.cpu.irq_mask[26]
.sym 119389 soc.cpu.cpuregs_rs1[14]
.sym 119395 soc.cpu.irq_mask[19]
.sym 119396 soc.cpu.instr_maskirq
.sym 119397 soc.cpu.cpuregs_rs1[24]
.sym 119401 soc.cpu.cpu_state[2]
.sym 119402 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119403 soc.cpu.timer[21]
.sym 119404 soc.cpu.instr_timer
.sym 119405 soc.cpu.cpuregs_rs1[19]
.sym 119411 soc.cpu.irq_mask[24]
.sym 119412 soc.cpu.instr_maskirq
.sym 119415 soc.cpu.irq_mask[21]
.sym 119416 soc.cpu.instr_maskirq
.sym 119417 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119418 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119419 soc.cpu.cpuregs_rs1[21]
.sym 119420 soc.cpu.instr_retirq
.sym 119421 soc.cpu.cpuregs_rs1[21]
.sym 119425 soc.cpu.cpuregs_rs1[4]
.sym 119430 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119431 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 119432 soc.cpu.irq_pending[4]
.sym 119433 soc.cpu.timer[13]
.sym 119434 soc.cpu.instr_timer
.sym 119435 soc.cpu.irq_mask[13]
.sym 119436 soc.cpu.instr_maskirq
.sym 119437 soc.cpu.cpuregs_rs1[13]
.sym 119442 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119443 soc.cpu.cpuregs_rs1[13]
.sym 119444 soc.cpu.instr_retirq
.sym 119447 soc.cpu.irq_pending[4]
.sym 119448 soc.cpu.irq_mask[4]
.sym 119450 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119451 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119452 soc.cpu.cpu_state[2]
.sym 119453 soc.cpu.cpu_state[2]
.sym 119454 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119455 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119456 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119457 soc.cpu.timer[30]
.sym 119458 soc.cpu.instr_timer
.sym 119459 soc.cpu.irq_mask[30]
.sym 119460 soc.cpu.instr_maskirq
.sym 119461 soc.cpu.timer[4]
.sym 119462 soc.cpu.instr_timer
.sym 119463 soc.cpu.irq_mask[4]
.sym 119464 soc.cpu.instr_maskirq
.sym 119469 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119470 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119471 soc.cpu.cpuregs_rs1[20]
.sym 119472 soc.cpu.instr_retirq
.sym 119473 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119474 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119475 soc.cpu.cpuregs_rs1[30]
.sym 119476 soc.cpu.instr_retirq
.sym 119477 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119478 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119479 soc.cpu.cpuregs_rs1[4]
.sym 119480 soc.cpu.instr_retirq
.sym 119489 soc.cpu.cpu_state[2]
.sym 119490 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119491 soc.cpu.instr_retirq
.sym 119492 soc.cpu.cpuregs_rs1[22]
.sym 119493 soc.cpu.timer[11]
.sym 119494 soc.cpu.timer[10]
.sym 119495 soc.cpu.timer[9]
.sym 119496 soc.cpu.timer[8]
.sym 119498 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119499 soc.cpu.cpuregs_rs1[23]
.sym 119500 soc.cpu.instr_retirq
.sym 119503 soc.cpu.irq_mask[22]
.sym 119504 soc.cpu.instr_maskirq
.sym 119505 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119506 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119507 soc.cpu.instr_timer
.sym 119508 soc.cpu.timer[22]
.sym 119513 soc.cpu.timer[23]
.sym 119514 soc.cpu.instr_timer
.sym 119515 soc.cpu.irq_mask[23]
.sym 119516 soc.cpu.instr_maskirq
.sym 119517 soc.cpu.cpu_state[2]
.sym 119518 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119519 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 119520 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119521 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119522 soc.cpu.cpuregs_rs1[23]
.sym 119523 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 119524 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119525 soc.cpu.timer[15]
.sym 119526 soc.cpu.timer[14]
.sym 119527 soc.cpu.timer[13]
.sym 119528 soc.cpu.timer[12]
.sym 119529 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119530 soc.cpu.cpuregs_rs1[13]
.sym 119531 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 119532 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119533 soc.cpu.timer[7]
.sym 119534 soc.cpu.timer[6]
.sym 119535 soc.cpu.timer[5]
.sym 119536 soc.cpu.timer[4]
.sym 119537 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119538 soc.cpu.cpuregs_rs1[9]
.sym 119539 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 119540 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 119542 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119543 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119544 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119545 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119546 soc.cpu.cpuregs_rs1[10]
.sym 119547 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 119548 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 119550 soc.cpu.cpuregs_rs1[5]
.sym 119551 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 119552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 119554 soc.cpu.timer[0]
.sym 119558 soc.cpu.timer[1]
.sym 119559 $PACKER_VCC_NET
.sym 119560 soc.cpu.timer[0]
.sym 119562 soc.cpu.timer[2]
.sym 119563 $PACKER_VCC_NET
.sym 119564 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 119566 soc.cpu.timer[3]
.sym 119567 $PACKER_VCC_NET
.sym 119568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 119570 soc.cpu.timer[4]
.sym 119571 $PACKER_VCC_NET
.sym 119572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 119574 soc.cpu.timer[5]
.sym 119575 $PACKER_VCC_NET
.sym 119576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 119578 soc.cpu.timer[6]
.sym 119579 $PACKER_VCC_NET
.sym 119580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 119582 soc.cpu.timer[7]
.sym 119583 $PACKER_VCC_NET
.sym 119584 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 119586 soc.cpu.timer[8]
.sym 119587 $PACKER_VCC_NET
.sym 119588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 119590 soc.cpu.timer[9]
.sym 119591 $PACKER_VCC_NET
.sym 119592 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 119594 soc.cpu.timer[10]
.sym 119595 $PACKER_VCC_NET
.sym 119596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 119598 soc.cpu.timer[11]
.sym 119599 $PACKER_VCC_NET
.sym 119600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 119602 soc.cpu.timer[12]
.sym 119603 $PACKER_VCC_NET
.sym 119604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 119606 soc.cpu.timer[13]
.sym 119607 $PACKER_VCC_NET
.sym 119608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 119610 soc.cpu.timer[14]
.sym 119611 $PACKER_VCC_NET
.sym 119612 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 119614 soc.cpu.timer[15]
.sym 119615 $PACKER_VCC_NET
.sym 119616 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 119618 soc.cpu.timer[16]
.sym 119619 $PACKER_VCC_NET
.sym 119620 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 119622 soc.cpu.timer[17]
.sym 119623 $PACKER_VCC_NET
.sym 119624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 119626 soc.cpu.timer[18]
.sym 119627 $PACKER_VCC_NET
.sym 119628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 119630 soc.cpu.timer[19]
.sym 119631 $PACKER_VCC_NET
.sym 119632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 119634 soc.cpu.timer[20]
.sym 119635 $PACKER_VCC_NET
.sym 119636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 119638 soc.cpu.timer[21]
.sym 119639 $PACKER_VCC_NET
.sym 119640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 119642 soc.cpu.timer[22]
.sym 119643 $PACKER_VCC_NET
.sym 119644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 119646 soc.cpu.timer[23]
.sym 119647 $PACKER_VCC_NET
.sym 119648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 119650 soc.cpu.timer[24]
.sym 119651 $PACKER_VCC_NET
.sym 119652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 119654 soc.cpu.timer[25]
.sym 119655 $PACKER_VCC_NET
.sym 119656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 119658 soc.cpu.timer[26]
.sym 119659 $PACKER_VCC_NET
.sym 119660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 119662 soc.cpu.timer[27]
.sym 119663 $PACKER_VCC_NET
.sym 119664 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 119666 soc.cpu.timer[28]
.sym 119667 $PACKER_VCC_NET
.sym 119668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 119670 soc.cpu.timer[29]
.sym 119671 $PACKER_VCC_NET
.sym 119672 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 119674 soc.cpu.timer[30]
.sym 119675 $PACKER_VCC_NET
.sym 119676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 119678 soc.cpu.timer[31]
.sym 119679 $PACKER_VCC_NET
.sym 119680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 119697 soc.cpu.timer[27]
.sym 119698 soc.cpu.timer[26]
.sym 119699 soc.cpu.timer[25]
.sym 119700 soc.cpu.timer[24]
.sym 119745 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119746 soc.spimemio.xfer_clk
.sym 119747 soc.spimemio.xfer.obuffer[6]
.sym 119748 soc.spimemio.xfer.obuffer[7]
.sym 119749 soc.spimemio_cfgreg_do[22]
.sym 119750 soc.spimemio.xfer_io1_90
.sym 119751 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 119752 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119755 soc.spimemio.xfer.xfer_qspi
.sym 119756 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119757 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 119765 soc.spimemio.xfer.xfer_qspi
.sym 119766 soc.spimemio.xfer.obuffer[5]
.sym 119767 soc.spimemio.xfer.obuffer[7]
.sym 119768 soc.spimemio.xfer.xfer_dspi
.sym 119770 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119771 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119772 soc.spimemio.xfer.obuffer[5]
.sym 119774 soc.spimemio_cfgreg_do[31]
.sym 119775 flash_io1_do_SB_LUT4_O_I2
.sym 119776 soc.spimemio.config_do[1]
.sym 119778 soc.spimemio.xfer.dummy_count[0]
.sym 119779 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119782 soc.spimemio.xfer.dummy_count[1]
.sym 119783 $PACKER_VCC_NET
.sym 119784 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 119786 soc.spimemio.xfer.dummy_count[2]
.sym 119787 $PACKER_VCC_NET
.sym 119788 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 119790 soc.spimemio.xfer.dummy_count[3]
.sym 119791 $PACKER_VCC_NET
.sym 119792 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 119793 soc.spimemio.xfer.dummy_count[3]
.sym 119794 soc.spimemio.xfer.dummy_count[2]
.sym 119795 soc.spimemio.xfer.dummy_count[1]
.sym 119796 soc.spimemio.xfer.dummy_count[0]
.sym 119797 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 119798 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 119799 soc.spimemio_cfgreg_do[21]
.sym 119800 soc.spimemio.din_qspi
.sym 119804 soc.spimemio.xfer_clk
.sym 119806 soc.spimemio.xfer.dummy_count[0]
.sym 119807 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119808 $PACKER_VCC_NET
.sym 119810 soc.spimemio.xfer.count[0]
.sym 119811 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119814 soc.spimemio.xfer.count[1]
.sym 119815 $PACKER_VCC_NET
.sym 119816 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 119818 soc.spimemio.xfer.count[2]
.sym 119819 $PACKER_VCC_NET
.sym 119820 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 119822 soc.spimemio.xfer.count[3]
.sym 119823 soc.spimemio.xfer_clk
.sym 119824 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 119825 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119826 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 119827 soc.spimemio.din_rd
.sym 119828 soc.spimemio.din_data[3]
.sym 119829 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119830 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 119831 soc.spimemio.din_rd
.sym 119832 soc.spimemio.din_data[0]
.sym 119833 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119834 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 119835 soc.spimemio.din_rd
.sym 119836 soc.spimemio.din_data[1]
.sym 119837 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119838 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 119839 soc.spimemio.din_rd
.sym 119840 soc.spimemio.din_data[2]
.sym 119842 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 119843 soc.spimemio.state[0]
.sym 119844 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119846 soc.spimemio.xfer.count[2]
.sym 119847 soc.spimemio.xfer_clk
.sym 119848 soc.spimemio.xfer.xfer_ddr
.sym 119850 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119851 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 119852 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119853 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119854 soc.spimemio.xfer_clk
.sym 119855 soc.spimemio.xfer.count[2]
.sym 119856 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119859 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119860 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 119861 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119862 soc.spimemio.xfer.xfer_qspi
.sym 119863 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 119864 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 119866 soc.spimemio.state[7]
.sym 119867 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119868 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 119870 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 119871 soc.spimemio.state[4]
.sym 119872 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119873 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119874 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 119875 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 119876 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 119877 soc.spimemio.din_valid
.sym 119878 soc.spimemio.xfer_resetn
.sym 119879 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119880 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 119882 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 119883 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119884 soc.spimemio.dout_data[0]
.sym 119885 soc.spimemio.jump
.sym 119886 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 119887 soc.spimemio.state[7]
.sym 119888 soc.spimemio.state[10]
.sym 119891 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119892 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 119895 soc.spimemio.xfer_resetn
.sym 119896 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I0_O
.sym 119897 flash_io3_di
.sym 119898 soc.spimemio.xfer.xfer_qspi
.sym 119899 soc.spimemio.xfer.xfer_ddr
.sym 119900 soc.spimemio.xfer_clk
.sym 119901 flash_io3_di_SB_LUT4_I0_O
.sym 119902 soc.spimemio.dout_data[2]
.sym 119903 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119904 soc.spimemio.xfer_clk
.sym 119906 soc.spimemio_cfgreg_do[20]
.sym 119907 soc.spimemio.jump
.sym 119908 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119909 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 119910 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 119911 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119912 soc.spimemio.state[2]
.sym 119914 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 119915 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119916 soc.spimemio.dout_data[4]
.sym 119917 soc.spimemio.state[9]
.sym 119918 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119919 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 119920 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 119921 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 119922 soc.spimemio.xfer_clk
.sym 119923 soc.spimemio.dout_data[6]
.sym 119924 soc.spimemio.dout_data[5]
.sym 119927 soc.spimemio.jump_SB_LUT4_O_I2
.sym 119928 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 119933 soc.spimemio.xfer.xfer_ddr
.sym 119938 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119939 soc.spimemio.state[1]
.sym 119940 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119942 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119943 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119944 soc.spimemio.state[9]
.sym 119945 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 119952 soc.spimemio.jump
.sym 119954 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119955 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 119956 soc.spimemio.state[2]
.sym 119958 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119959 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 119960 iomem_addr[1]
.sym 119961 soc.spimemio.state[1]
.sym 119962 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119963 soc.spimemio_cfgreg_do[20]
.sym 119964 soc.spimemio_cfgreg_do[19]
.sym 119967 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119968 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119971 soc.spimemio.state[9]
.sym 119972 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 119975 soc.spimemio.rd_addr[6]
.sym 119976 iomem_addr[6]
.sym 119977 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 119978 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 119979 soc.spimemio.rd_addr[15]
.sym 119980 iomem_addr[15]
.sym 119981 iomem_addr[0]
.sym 119982 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 119983 iomem_addr[16]
.sym 119984 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 119985 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 119986 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 119987 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 119988 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 119989 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 119990 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 119991 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 119992 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 119994 soc.spimemio.rd_valid
.sym 119995 iomem_addr[13]
.sym 119996 soc.spimemio.rd_addr[13]
.sym 119997 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 120002 soc.spimemio.rd_inc
.sym 120003 iomem_addr[6]
.sym 120004 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 120007 soc.spimemio.rd_addr[10]
.sym 120008 iomem_addr[10]
.sym 120009 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 120010 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 120011 soc.spimemio.rd_addr[9]
.sym 120012 iomem_addr[9]
.sym 120013 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 120014 soc.spimemio.rd_valid
.sym 120015 iomem_addr[5]
.sym 120016 soc.spimemio.rd_addr[5]
.sym 120017 iomem_addr[21]
.sym 120018 soc.spimemio.rd_addr[21]
.sym 120019 iomem_addr[22]
.sym 120020 soc.spimemio.rd_addr[22]
.sym 120022 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I1
.sym 120023 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 120024 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2_I3
.sym 120025 iomem_addr[12]
.sym 120026 soc.spimemio.rd_addr[12]
.sym 120027 iomem_addr[14]
.sym 120028 soc.spimemio.rd_addr[14]
.sym 120029 soc.spimemio.rd_addr[12]
.sym 120030 iomem_addr[12]
.sym 120031 soc.spimemio.rd_addr[14]
.sym 120032 iomem_addr[14]
.sym 120034 soc.spimemio.rd_inc
.sym 120035 iomem_addr[5]
.sym 120036 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 120037 iomem_addr[8]
.sym 120038 soc.spimemio.rd_addr[8]
.sym 120039 soc.spimemio.rd_addr[12]
.sym 120040 iomem_addr[12]
.sym 120041 soc.spimemio.rd_addr[23]
.sym 120042 iomem_addr[23]
.sym 120043 soc.spimemio.rd_addr[22]
.sym 120044 iomem_addr[22]
.sym 120047 soc.spimemio.rd_addr[23]
.sym 120048 iomem_addr[23]
.sym 120049 soc.spimemio.rd_addr[15]
.sym 120050 iomem_addr[15]
.sym 120051 soc.spimemio.rd_addr[14]
.sym 120052 iomem_addr[14]
.sym 120053 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120054 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120055 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 120056 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 120057 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 120058 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 120059 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2
.sym 120060 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I3
.sym 120061 soc.spimemio.rd_addr[5]
.sym 120062 iomem_addr[5]
.sym 120063 iomem_addr[3]
.sym 120064 soc.spimemio.rd_addr[3]
.sym 120066 soc.spimemio.rd_addr[2]
.sym 120071 soc.spimemio.rd_addr[3]
.sym 120072 soc.spimemio.rd_addr[2]
.sym 120075 soc.spimemio.rd_addr[4]
.sym 120076 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 120079 soc.spimemio.rd_addr[5]
.sym 120080 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 120083 soc.spimemio.rd_addr[6]
.sym 120084 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 120087 soc.spimemio.rd_addr[7]
.sym 120088 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 120091 soc.spimemio.rd_addr[8]
.sym 120092 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 120095 soc.spimemio.rd_addr[9]
.sym 120096 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 120099 soc.spimemio.rd_addr[10]
.sym 120100 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 120103 soc.spimemio.rd_addr[11]
.sym 120104 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 120107 soc.spimemio.rd_addr[12]
.sym 120108 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 120111 soc.spimemio.rd_addr[13]
.sym 120112 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 120115 soc.spimemio.rd_addr[14]
.sym 120116 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 120119 soc.spimemio.rd_addr[15]
.sym 120120 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 120123 soc.spimemio.rd_addr[16]
.sym 120124 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 120127 soc.spimemio.rd_addr[17]
.sym 120128 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 120131 soc.spimemio.rd_addr[18]
.sym 120132 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 120135 soc.spimemio.rd_addr[19]
.sym 120136 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 120139 soc.spimemio.rd_addr[20]
.sym 120140 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 120143 soc.spimemio.rd_addr[21]
.sym 120144 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 120147 soc.spimemio.rd_addr[22]
.sym 120148 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 120151 soc.spimemio.rd_addr[23]
.sym 120152 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 120156 $nextpnr_ICESTORM_LC_19$I3
.sym 120158 soc.spimemio.rd_inc
.sym 120159 iomem_addr[16]
.sym 120160 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120257 soc.cpu.timer[31]
.sym 120258 soc.cpu.instr_timer
.sym 120259 soc.cpu.irq_mask[31]
.sym 120260 soc.cpu.instr_maskirq
.sym 120261 soc.cpu.cpuregs_rs1[11]
.sym 120266 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120267 soc.cpu.cpuregs_rs1[31]
.sym 120268 soc.cpu.instr_retirq
.sym 120273 soc.cpu.cpu_state[2]
.sym 120274 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120275 soc.cpu.timer[16]
.sym 120276 soc.cpu.instr_timer
.sym 120277 soc.cpu.cpu_state[2]
.sym 120278 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120279 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120280 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 120283 soc.cpu.instr_retirq
.sym 120284 soc.cpu.cpuregs_rs1[11]
.sym 120289 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120290 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120291 soc.cpu.cpuregs_rs1[16]
.sym 120292 soc.cpu.instr_retirq
.sym 120293 soc.cpu.cpuregs_rs1[16]
.sym 120297 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 120298 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120299 soc.cpu.cpuregs_rs1[29]
.sym 120300 soc.cpu.instr_retirq
.sym 120301 soc.cpu.timer[29]
.sym 120302 soc.cpu.instr_timer
.sym 120303 soc.cpu.irq_mask[29]
.sym 120304 soc.cpu.instr_maskirq
.sym 120305 soc.cpu.cpuregs_rs1[29]
.sym 120309 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120310 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120311 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 120312 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120313 soc.cpu.timer[11]
.sym 120314 soc.cpu.instr_timer
.sym 120315 soc.cpu.irq_mask[11]
.sym 120316 soc.cpu.instr_maskirq
.sym 120319 soc.cpu.irq_mask[16]
.sym 120320 soc.cpu.instr_maskirq
.sym 120321 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120322 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120323 soc.cpu.count_cycle[14]
.sym 120324 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120333 soc.cpu.instr_maskirq
.sym 120334 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120335 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120336 soc.cpu.count_cycle[15]
.sym 120337 soc.cpu.timer[12]
.sym 120338 soc.cpu.instr_timer
.sym 120339 soc.cpu.irq_mask[12]
.sym 120340 soc.cpu.instr_maskirq
.sym 120341 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120342 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120343 soc.cpu.count_cycle[9]
.sym 120344 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120345 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120346 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120347 soc.cpu.cpuregs_rs1[12]
.sym 120348 soc.cpu.instr_retirq
.sym 120349 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120350 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120351 soc.cpu.count_instr[48]
.sym 120352 soc.cpu.instr_rdinstrh
.sym 120353 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120354 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120355 soc.cpu.cpuregs_rs1[18]
.sym 120356 soc.cpu.instr_retirq
.sym 120357 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120358 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120359 soc.cpu.count_instr[60]
.sym 120360 soc.cpu.instr_rdinstrh
.sym 120362 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120363 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120364 soc.cpu.count_cycle[19]
.sym 120365 soc.cpu.cpu_state[2]
.sym 120366 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120367 soc.cpu.timer[19]
.sym 120368 soc.cpu.instr_timer
.sym 120369 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120370 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120371 soc.cpu.cpuregs_rs1[19]
.sym 120372 soc.cpu.instr_retirq
.sym 120373 soc.cpu.cpu_state[2]
.sym 120374 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120375 soc.cpu.timer[24]
.sym 120376 soc.cpu.instr_timer
.sym 120377 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120378 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120379 soc.cpu.cpuregs_rs1[24]
.sym 120380 soc.cpu.instr_retirq
.sym 120381 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120382 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120383 soc.cpu.count_cycle[18]
.sym 120384 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120385 soc.cpu.count_cycle[36]
.sym 120386 soc.cpu.instr_rdcycleh
.sym 120387 soc.cpu.count_instr[4]
.sym 120388 soc.cpu.instr_rdinstr
.sym 120390 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120391 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120392 soc.cpu.count_cycle[13]
.sym 120394 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120395 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120396 soc.cpu.count_cycle[31]
.sym 120397 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120398 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120399 soc.cpu.count_cycle[26]
.sym 120400 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120401 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120402 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120403 soc.cpu.count_cycle[24]
.sym 120404 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120406 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120407 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120408 soc.cpu.count_cycle[4]
.sym 120409 soc.cpu.instr_maskirq
.sym 120410 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120411 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120412 soc.cpu.count_cycle[27]
.sym 120414 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120415 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120416 soc.cpu.count_cycle[28]
.sym 120417 soc.cpu.count_instr[47]
.sym 120418 soc.cpu.instr_rdinstrh
.sym 120419 soc.cpu.instr_rdinstr
.sym 120420 soc.cpu.count_instr[15]
.sym 120422 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120423 soc.cpu.instr_rdcycleh
.sym 120424 soc.cpu.count_cycle[47]
.sym 120426 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120427 soc.cpu.instr_rdinstrh
.sym 120428 soc.cpu.count_instr[45]
.sym 120429 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120430 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120431 soc.cpu.count_cycle[30]
.sym 120432 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120433 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120434 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120435 soc.cpu.count_instr[36]
.sym 120436 soc.cpu.instr_rdinstrh
.sym 120437 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120438 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120439 soc.cpu.count_cycle[20]
.sym 120440 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 120442 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120443 soc.cpu.instr_rdinstr
.sym 120444 soc.cpu.count_instr[9]
.sym 120445 soc.cpu.count_cycle[45]
.sym 120446 soc.cpu.instr_rdcycleh
.sym 120447 soc.cpu.count_instr[13]
.sym 120448 soc.cpu.instr_rdinstr
.sym 120450 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120451 soc.cpu.instr_rdinstr
.sym 120452 soc.cpu.count_instr[18]
.sym 120455 soc.cpu.timer[18]
.sym 120456 soc.cpu.instr_timer
.sym 120457 soc.cpu.count_cycle[52]
.sym 120458 soc.cpu.instr_rdcycleh
.sym 120459 soc.cpu.count_instr[20]
.sym 120460 soc.cpu.instr_rdinstr
.sym 120461 soc.cpu.count_cycle[41]
.sym 120462 soc.cpu.instr_rdcycleh
.sym 120463 soc.cpu.count_instr[41]
.sym 120464 soc.cpu.instr_rdinstrh
.sym 120465 soc.cpu.count_cycle[51]
.sym 120466 soc.cpu.instr_rdcycleh
.sym 120467 soc.cpu.count_instr[19]
.sym 120468 soc.cpu.instr_rdinstr
.sym 120470 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120471 soc.cpu.instr_rdinstrh
.sym 120472 soc.cpu.count_instr[52]
.sym 120475 soc.cpu.timer[20]
.sym 120476 soc.cpu.instr_timer
.sym 120481 soc.cpu.count_cycle[50]
.sym 120482 soc.cpu.instr_rdcycleh
.sym 120483 soc.cpu.count_instr[50]
.sym 120484 soc.cpu.instr_rdinstrh
.sym 120486 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120487 soc.cpu.instr_rdcycleh
.sym 120488 soc.cpu.count_cycle[62]
.sym 120489 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120490 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120491 soc.cpu.count_instr[34]
.sym 120492 soc.cpu.instr_rdinstrh
.sym 120493 soc.cpu.count_cycle[60]
.sym 120494 soc.cpu.instr_rdcycleh
.sym 120495 soc.cpu.count_instr[28]
.sym 120496 soc.cpu.instr_rdinstr
.sym 120498 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120499 soc.cpu.instr_rdinstr
.sym 120500 soc.cpu.count_instr[26]
.sym 120501 soc.cpu.count_instr[62]
.sym 120502 soc.cpu.instr_rdinstrh
.sym 120503 soc.cpu.instr_rdinstr
.sym 120504 soc.cpu.count_instr[30]
.sym 120506 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120507 soc.cpu.instr_rdinstr
.sym 120508 soc.cpu.count_instr[27]
.sym 120509 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120510 soc.cpu.cpuregs_rs1[20]
.sym 120511 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 120512 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120513 soc.cpu.count_cycle[63]
.sym 120514 soc.cpu.instr_rdcycleh
.sym 120515 soc.cpu.count_instr[31]
.sym 120516 soc.cpu.instr_rdinstr
.sym 120517 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120518 soc.cpu.cpuregs_rs1[22]
.sym 120519 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 120520 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120521 soc.cpu.count_cycle[59]
.sym 120522 soc.cpu.instr_rdcycleh
.sym 120523 soc.cpu.count_instr[59]
.sym 120524 soc.cpu.instr_rdinstrh
.sym 120529 soc.cpu.count_instr[56]
.sym 120530 soc.cpu.instr_rdinstrh
.sym 120531 soc.cpu.instr_rdinstr
.sym 120532 soc.cpu.count_instr[24]
.sym 120533 soc.cpu.count_cycle[58]
.sym 120534 soc.cpu.instr_rdcycleh
.sym 120535 soc.cpu.count_instr[58]
.sym 120536 soc.cpu.instr_rdinstrh
.sym 120538 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120539 soc.cpu.instr_rdcycleh
.sym 120540 soc.cpu.count_cycle[56]
.sym 120542 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120543 soc.cpu.instr_rdinstrh
.sym 120544 soc.cpu.count_instr[63]
.sym 120545 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 120546 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 120547 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 120548 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 120549 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120550 soc.cpu.cpuregs_rs1[11]
.sym 120551 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 120552 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120553 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120554 soc.cpu.cpuregs_rs1[19]
.sym 120555 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 120556 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120559 soc.cpu.timer[17]
.sym 120560 soc.cpu.instr_timer
.sym 120561 soc.cpu.cpu_state[2]
.sym 120562 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120563 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 120564 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 120565 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120566 soc.cpu.cpuregs_rs1[18]
.sym 120567 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 120568 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120569 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120570 soc.cpu.cpuregs_rs1[12]
.sym 120571 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 120572 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120573 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120574 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120575 soc.cpu.cpuregs_rs1[17]
.sym 120576 soc.cpu.instr_retirq
.sym 120577 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 120578 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 120579 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 120580 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 120581 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 120582 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 120583 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 120584 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 120585 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 120586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120587 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120589 soc.cpu.timer[23]
.sym 120590 soc.cpu.timer[22]
.sym 120591 soc.cpu.timer[21]
.sym 120592 soc.cpu.timer[20]
.sym 120593 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120594 soc.cpu.cpuregs_rs1[21]
.sym 120595 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 120596 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120597 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120598 soc.cpu.cpuregs_rs1[17]
.sym 120599 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 120600 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120601 soc.cpu.timer[19]
.sym 120602 soc.cpu.timer[18]
.sym 120603 soc.cpu.timer[17]
.sym 120604 soc.cpu.timer[16]
.sym 120605 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120606 soc.cpu.cpuregs_rs1[16]
.sym 120607 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 120608 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120609 soc.cpu.timer[31]
.sym 120610 soc.cpu.timer[30]
.sym 120611 soc.cpu.timer[29]
.sym 120612 soc.cpu.timer[28]
.sym 120631 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120634 soc.cpu.cpuregs_rs1[29]
.sym 120635 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 120636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 120638 soc.cpu.cpuregs_rs1[24]
.sym 120639 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 120640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 120673 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120674 soc.spimemio.xfer_clk
.sym 120675 soc.spimemio.xfer.obuffer[4]
.sym 120676 soc.spimemio.xfer.obuffer[5]
.sym 120681 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120682 soc.spimemio.xfer_clk
.sym 120683 soc.spimemio.xfer.obuffer[1]
.sym 120684 soc.spimemio.xfer.obuffer[5]
.sym 120686 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120687 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120688 soc.spimemio.xfer_clk
.sym 120690 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120691 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120692 soc.spimemio.xfer.obuffer[3]
.sym 120697 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120698 soc.spimemio.xfer.obuffer[5]
.sym 120699 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120700 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120702 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120703 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120704 soc.spimemio.xfer.obuffer[1]
.sym 120706 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120707 soc.spimemio.din_data[1]
.sym 120708 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 120710 soc.spimemio.xfer.obuffer[0]
.sym 120711 soc.spimemio.xfer_clk
.sym 120712 flash_io0_oe_SB_LUT4_O_I2
.sym 120714 flash_io0_oe_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 120715 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120716 soc.spimemio.xfer.obuffer[1]
.sym 120717 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120718 soc.spimemio.din_data[0]
.sym 120719 soc.spimemio.xfer.obuffer[0]
.sym 120720 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 120723 soc.spimemio.xfer.xfer_qspi
.sym 120724 soc.spimemio.xfer.xfer_ddr
.sym 120725 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120726 soc.spimemio.xfer.obuffer[7]
.sym 120727 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120728 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120730 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120731 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120732 soc.spimemio.xfer.obuffer[3]
.sym 120733 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120734 soc.spimemio.xfer_clk
.sym 120735 soc.spimemio.xfer.obuffer[3]
.sym 120736 soc.spimemio.xfer.obuffer[7]
.sym 120737 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120738 soc.spimemio.xfer_clk
.sym 120739 soc.spimemio.xfer.obuffer[5]
.sym 120740 soc.spimemio.xfer.obuffer[6]
.sym 120742 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120743 soc.spimemio.din_data[7]
.sym 120744 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 120746 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120747 soc.spimemio.din_data[5]
.sym 120748 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 120750 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 120751 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120752 soc.spimemio.xfer_clk
.sym 120755 soc.spimemio.xfer_resetn
.sym 120756 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 120759 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120760 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120762 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120763 soc.spimemio.din_data[6]
.sym 120764 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 120766 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120767 soc.spimemio.din_data[2]
.sym 120768 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 120769 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120770 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120771 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120772 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120774 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120775 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120776 soc.spimemio.xfer_clk
.sym 120777 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120778 soc.spimemio.xfer_clk
.sym 120779 soc.spimemio.xfer.count[1]
.sym 120780 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 120783 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120784 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120786 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 120787 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120788 soc.spimemio.xfer.xfer_dspi
.sym 120790 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120791 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120792 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120793 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120794 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120795 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 120796 soc.spimemio.xfer.count[3]
.sym 120797 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120798 soc.spimemio.xfer.count[2]
.sym 120799 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 120800 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 120802 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 120803 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 120804 soc.spimemio.xfer.xfer_dspi
.sym 120805 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120806 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120807 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 120808 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 120810 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120811 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120812 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120813 soc.spimemio.xfer_clk
.sym 120814 soc.spimemio.xfer.xfer_dspi
.sym 120815 soc.spimemio.xfer_resetn
.sym 120816 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120817 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120818 soc.spimemio.xfer_clk
.sym 120819 soc.spimemio.xfer.count[2]
.sym 120820 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 120823 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120824 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 120827 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120828 soc.spimemio.xfer.count[2]
.sym 120830 soc.spimemio.xfer_resetn
.sym 120831 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120832 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 120833 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120834 soc.spimemio.xfer_clk
.sym 120835 soc.spimemio.xfer.xfer_ddr
.sym 120836 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 120837 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120838 soc.spimemio.dout_data[4]
.sym 120839 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 120840 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 120842 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 120843 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120844 soc.spimemio.dout_data[0]
.sym 120846 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 120847 soc.spimemio.dout_data[2]
.sym 120848 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 120849 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120850 soc.spimemio.xfer_clk
.sym 120851 soc.spimemio.dout_data[4]
.sym 120852 soc.spimemio.dout_data[0]
.sym 120854 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 120855 soc.spimemio.dout_data[3]
.sym 120856 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 120859 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 120860 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 120862 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 120863 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120864 soc.spimemio.dout_data[1]
.sym 120866 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 120867 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120868 soc.spimemio.dout_data[2]
.sym 120869 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120870 soc.spimemio.xfer_clk
.sym 120871 soc.spimemio.dout_data[6]
.sym 120872 soc.spimemio.dout_data[2]
.sym 120873 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0
.sym 120874 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I1
.sym 120875 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120876 soc.spimemio.dout_data[5]
.sym 120877 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120878 soc.spimemio.xfer_clk
.sym 120879 soc.spimemio.dout_data[5]
.sym 120880 soc.spimemio.dout_data[4]
.sym 120882 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 120883 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 120884 soc.spimemio.dout_data[2]
.sym 120885 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120886 soc.spimemio.dout_data[6]
.sym 120887 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 120888 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 120889 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120890 soc.spimemio.xfer_clk
.sym 120891 soc.spimemio.dout_data[4]
.sym 120892 soc.spimemio.dout_data[3]
.sym 120893 soc.spimemio.xfer.xfer_ddr_q
.sym 120894 soc.spimemio.xfer.fetch
.sym 120895 soc.spimemio.xfer.next_fetch
.sym 120896 soc.spimemio.xfer.last_fetch
.sym 120899 soc.spimemio.state[1]
.sym 120900 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120903 soc.spimemio.state[12]
.sym 120904 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120906 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120907 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 120908 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120915 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120916 soc.spimemio_cfgreg_do[20]
.sym 120921 soc.spimemio.xfer.next_fetch
.sym 120927 soc.spimemio.xfer.xfer_ddr
.sym 120928 soc.spimemio.xfer.fetch
.sym 120929 soc.spimemio.state[9]
.sym 120930 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120931 iomem_addr[17]
.sym 120932 soc.spimemio.din_data[1]
.sym 120935 soc.spimemio.state[9]
.sym 120936 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120937 soc.spimemio.state[0]
.sym 120938 soc.spimemio.state[4]
.sym 120939 soc.spimemio.state[6]
.sym 120940 iomem_addr[9]
.sym 120941 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 120942 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 120943 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 120944 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 120945 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120946 soc.spimemio.state[2]
.sym 120947 soc.spimemio_cfgreg_do[21]
.sym 120948 soc.spimemio_cfgreg_do[22]
.sym 120949 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 120950 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 120951 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 120952 soc.spimemio.din_data[0]
.sym 120953 iomem_addr[2]
.sym 120954 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120955 iomem_addr[18]
.sym 120956 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 120957 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 120958 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 120959 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 120960 soc.spimemio.din_data[2]
.sym 120961 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 120962 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120963 soc.spimemio.state[6]
.sym 120964 iomem_addr[11]
.sym 120965 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 120966 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 120967 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 120968 iomem_addr[21]
.sym 120970 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 120971 soc.spimemio.rd_addr[11]
.sym 120972 iomem_addr[11]
.sym 120973 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 120974 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 120975 iomem_addr[3]
.sym 120976 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120979 soc.spimemio.rd_addr[2]
.sym 120980 iomem_addr[2]
.sym 120981 iomem_addr[5]
.sym 120982 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 120983 soc.spimemio.din_data[5]
.sym 120984 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 120985 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 120986 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 120987 soc.spimemio.state[6]
.sym 120988 iomem_addr[13]
.sym 120989 soc.spimemio.state[9]
.sym 120990 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120991 iomem_addr[19]
.sym 120992 soc.spimemio.din_data[3]
.sym 120993 iomem_addr[12]
.sym 120994 soc.spimemio.rd_addr[12]
.sym 120995 soc.spimemio.rd_addr[14]
.sym 120996 iomem_addr[14]
.sym 120998 soc.spimemio.rd_inc
.sym 120999 iomem_addr[14]
.sym 121000 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 121001 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 121002 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 121003 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 121004 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 121005 soc.spimemio.rd_addr[12]
.sym 121006 iomem_addr[12]
.sym 121007 iomem_addr[22]
.sym 121008 soc.spimemio.rd_addr[22]
.sym 121010 soc.spimemio.rd_inc
.sym 121011 iomem_addr[22]
.sym 121012 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121014 soc.spimemio.rd_inc
.sym 121015 iomem_addr[12]
.sym 121016 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 121018 soc.spimemio.rd_inc
.sym 121019 iomem_addr[4]
.sym 121020 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 121021 iomem_addr[4]
.sym 121022 soc.spimemio.rd_addr[4]
.sym 121023 iomem_addr[7]
.sym 121024 soc.spimemio.rd_addr[7]
.sym 121026 soc.spimemio.rd_inc
.sym 121027 iomem_addr[3]
.sym 121028 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 121030 soc.spimemio.rd_inc
.sym 121031 iomem_addr[15]
.sym 121032 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 121033 soc.spimemio.rd_addr[7]
.sym 121034 iomem_addr[7]
.sym 121035 iomem_addr[11]
.sym 121036 soc.spimemio.rd_addr[11]
.sym 121039 iomem_addr[3]
.sym 121040 soc.spimemio.rd_addr[3]
.sym 121042 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 121043 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 121044 iomem_addr[9]
.sym 121045 soc.spimemio.rd_addr[15]
.sym 121046 iomem_addr[15]
.sym 121047 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 121048 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 121049 soc.spimemio.rd_addr[11]
.sym 121050 iomem_addr[11]
.sym 121051 iomem_addr[21]
.sym 121052 soc.spimemio.rd_addr[21]
.sym 121054 soc.spimemio.rd_inc
.sym 121055 iomem_addr[23]
.sym 121056 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 121057 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121058 iomem_addr[19]
.sym 121059 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 121060 iomem_addr[17]
.sym 121061 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 121062 iomem_addr[18]
.sym 121063 iomem_addr[16]
.sym 121064 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121065 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 121066 iomem_addr[21]
.sym 121067 iomem_addr[22]
.sym 121068 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121070 soc.spimemio.rd_inc
.sym 121071 iomem_addr[21]
.sym 121072 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 121074 soc.spimemio.rd_inc
.sym 121075 iomem_addr[13]
.sym 121076 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 121077 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 121078 iomem_addr[23]
.sym 121079 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 121080 iomem_addr[20]
.sym 121083 iomem_addr[13]
.sym 121084 soc.spimemio.rd_addr[13]
.sym 121086 soc.spimemio.rd_inc
.sym 121087 iomem_addr[10]
.sym 121088 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 121098 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 121099 iomem_addr[12]
.sym 121100 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 121105 iomem_addr[12]
.sym 121106 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 121107 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 121108 iomem_addr[16]
.sym 121114 soc.spimemio.rd_inc
.sym 121115 iomem_addr[19]
.sym 121116 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121249 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 121250 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121251 soc.cpu.count_cycle[10]
.sym 121252 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121269 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 121270 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121271 soc.cpu.count_instr[8]
.sym 121272 soc.cpu.instr_rdinstr
.sym 121273 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 121274 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121275 soc.cpu.count_cycle[5]
.sym 121276 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121282 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121283 soc.cpu.instr_rdcycleh
.sym 121284 soc.cpu.count_cycle[42]
.sym 121285 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 121286 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121287 soc.cpu.count_cycle[12]
.sym 121288 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121289 soc.cpu.count_instr[42]
.sym 121290 soc.cpu.instr_rdinstrh
.sym 121291 soc.cpu.instr_rdinstr
.sym 121292 soc.cpu.count_instr[10]
.sym 121293 soc.cpu.count_cycle[48]
.sym 121294 soc.cpu.instr_rdcycleh
.sym 121295 soc.cpu.count_instr[16]
.sym 121296 soc.cpu.instr_rdinstr
.sym 121298 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121299 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121300 soc.cpu.count_cycle[8]
.sym 121302 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121303 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121304 soc.cpu.count_cycle[16]
.sym 121306 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121307 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121308 soc.cpu.count_cycle[11]
.sym 121309 soc.cpu.count_cycle[40]
.sym 121310 soc.cpu.instr_rdcycleh
.sym 121311 soc.cpu.count_instr[40]
.sym 121312 soc.cpu.instr_rdinstrh
.sym 121313 soc.cpu.count_cycle[44]
.sym 121314 soc.cpu.instr_rdcycleh
.sym 121315 soc.cpu.count_instr[44]
.sym 121316 soc.cpu.instr_rdinstrh
.sym 121318 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121319 soc.cpu.instr_rdinstrh
.sym 121320 soc.cpu.count_instr[46]
.sym 121321 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 121322 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121323 soc.cpu.count_cycle[21]
.sym 121324 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 121325 soc.cpu.count_cycle[46]
.sym 121326 soc.cpu.instr_rdcycleh
.sym 121327 soc.cpu.count_instr[14]
.sym 121328 soc.cpu.instr_rdinstr
.sym 121330 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121331 soc.cpu.instr_rdinstr
.sym 121332 soc.cpu.count_instr[12]
.sym 121333 soc.cpu.count_cycle[43]
.sym 121334 soc.cpu.instr_rdcycleh
.sym 121335 soc.cpu.count_instr[43]
.sym 121336 soc.cpu.instr_rdinstrh
.sym 121338 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121339 soc.cpu.instr_rdinstr
.sym 121340 soc.cpu.count_instr[11]
.sym 121341 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 121342 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121343 soc.cpu.count_instr[51]
.sym 121344 soc.cpu.instr_rdinstrh
.sym 121346 soc.cpu.count_instr[0]
.sym 121351 soc.cpu.count_instr[1]
.sym 121355 soc.cpu.count_instr[2]
.sym 121356 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 121359 soc.cpu.count_instr[3]
.sym 121360 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 121363 soc.cpu.count_instr[4]
.sym 121364 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 121367 soc.cpu.count_instr[5]
.sym 121368 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 121371 soc.cpu.count_instr[6]
.sym 121372 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 121375 soc.cpu.count_instr[7]
.sym 121376 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 121379 soc.cpu.count_instr[8]
.sym 121380 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 121383 soc.cpu.count_instr[9]
.sym 121384 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 121387 soc.cpu.count_instr[10]
.sym 121388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 121391 soc.cpu.count_instr[11]
.sym 121392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 121395 soc.cpu.count_instr[12]
.sym 121396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 121399 soc.cpu.count_instr[13]
.sym 121400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 121403 soc.cpu.count_instr[14]
.sym 121404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 121407 soc.cpu.count_instr[15]
.sym 121408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 121411 soc.cpu.count_instr[16]
.sym 121412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 121415 soc.cpu.count_instr[17]
.sym 121416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 121419 soc.cpu.count_instr[18]
.sym 121420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 121423 soc.cpu.count_instr[19]
.sym 121424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 121427 soc.cpu.count_instr[20]
.sym 121428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 121431 soc.cpu.count_instr[21]
.sym 121432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 121435 soc.cpu.count_instr[22]
.sym 121436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 121439 soc.cpu.count_instr[23]
.sym 121440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 121443 soc.cpu.count_instr[24]
.sym 121444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 121447 soc.cpu.count_instr[25]
.sym 121448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 121451 soc.cpu.count_instr[26]
.sym 121452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 121455 soc.cpu.count_instr[27]
.sym 121456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 121459 soc.cpu.count_instr[28]
.sym 121460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 121463 soc.cpu.count_instr[29]
.sym 121464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 121467 soc.cpu.count_instr[30]
.sym 121468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 121471 soc.cpu.count_instr[31]
.sym 121472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 121475 soc.cpu.count_instr[32]
.sym 121476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 121479 soc.cpu.count_instr[33]
.sym 121480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 121483 soc.cpu.count_instr[34]
.sym 121484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 121487 soc.cpu.count_instr[35]
.sym 121488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 121491 soc.cpu.count_instr[36]
.sym 121492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 121495 soc.cpu.count_instr[37]
.sym 121496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 121499 soc.cpu.count_instr[38]
.sym 121500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 121503 soc.cpu.count_instr[39]
.sym 121504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 121507 soc.cpu.count_instr[40]
.sym 121508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 121511 soc.cpu.count_instr[41]
.sym 121512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 121515 soc.cpu.count_instr[42]
.sym 121516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 121519 soc.cpu.count_instr[43]
.sym 121520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 121523 soc.cpu.count_instr[44]
.sym 121524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 121527 soc.cpu.count_instr[45]
.sym 121528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 121531 soc.cpu.count_instr[46]
.sym 121532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 121535 soc.cpu.count_instr[47]
.sym 121536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 121539 soc.cpu.count_instr[48]
.sym 121540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 121543 soc.cpu.count_instr[49]
.sym 121544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 121547 soc.cpu.count_instr[50]
.sym 121548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 121551 soc.cpu.count_instr[51]
.sym 121552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 121555 soc.cpu.count_instr[52]
.sym 121556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 121559 soc.cpu.count_instr[53]
.sym 121560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 121563 soc.cpu.count_instr[54]
.sym 121564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 121567 soc.cpu.count_instr[55]
.sym 121568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 121571 soc.cpu.count_instr[56]
.sym 121572 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 121575 soc.cpu.count_instr[57]
.sym 121576 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 121579 soc.cpu.count_instr[58]
.sym 121580 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 121583 soc.cpu.count_instr[59]
.sym 121584 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 121587 soc.cpu.count_instr[60]
.sym 121588 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 121591 soc.cpu.count_instr[61]
.sym 121592 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 121595 soc.cpu.count_instr[62]
.sym 121596 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 121599 soc.cpu.count_instr[63]
.sym 121600 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 121633 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121634 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121635 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121636 soc.spimemio.xfer.obuffer[2]
.sym 121637 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121638 soc.spimemio.xfer_clk
.sym 121639 soc.spimemio.xfer.obuffer[3]
.sym 121640 soc.spimemio.xfer.obuffer[4]
.sym 121641 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121642 soc.spimemio.xfer_clk
.sym 121643 soc.spimemio.xfer.obuffer[0]
.sym 121644 soc.spimemio.xfer.obuffer[4]
.sym 121650 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121651 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121652 soc.spimemio.xfer.obuffer[4]
.sym 121657 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121658 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121659 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121660 soc.spimemio.xfer.obuffer[0]
.sym 121666 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121667 soc.spimemio.xfer.obuffer[3]
.sym 121668 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121671 soc.spimemio.xfer.xfer_qspi
.sym 121672 soc.spimemio.xfer.xfer_ddr
.sym 121674 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121675 soc.spimemio.din_data[3]
.sym 121676 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121677 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121678 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121679 soc.spimemio.xfer.obuffer[0]
.sym 121680 soc.spimemio.xfer.xfer_qspi
.sym 121681 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121682 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121683 soc.spimemio.xfer.obuffer[1]
.sym 121684 soc.spimemio.xfer.xfer_qspi
.sym 121686 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121687 soc.spimemio.din_data[4]
.sym 121688 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 121691 soc.spimemio.xfer.obuffer[1]
.sym 121692 soc.spimemio.xfer_clk
.sym 121695 soc.spimemio.xfer.obuffer[2]
.sym 121696 soc.spimemio.xfer_clk
.sym 121697 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121698 soc.spimemio.xfer_clk
.sym 121699 soc.spimemio.xfer.obuffer[2]
.sym 121700 soc.spimemio.xfer.obuffer[6]
.sym 121701 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121702 soc.spimemio.xfer.xfer_ddr
.sym 121703 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 121704 soc.spimemio.xfer_clk
.sym 121706 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121707 soc.spimemio.xfer.obuffer[2]
.sym 121708 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121709 flash_io0_oe_SB_LUT4_O_I2
.sym 121710 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 121711 soc.spimemio.xfer.count[0]
.sym 121712 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 121713 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121714 soc.spimemio.xfer.obuffer[6]
.sym 121715 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121716 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121718 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121719 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121720 soc.spimemio.xfer.obuffer[2]
.sym 121722 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121723 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121724 soc.spimemio.xfer.obuffer[4]
.sym 121730 soc.spimemio.xfer.count[1]
.sym 121731 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121734 soc.spimemio.xfer.count[2]
.sym 121735 $PACKER_VCC_NET
.sym 121736 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 121738 soc.spimemio.xfer.count[3]
.sym 121739 soc.spimemio.xfer_clk
.sym 121740 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 121741 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121742 soc.spimemio.xfer_clk
.sym 121743 soc.spimemio.xfer.count[2]
.sym 121744 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121746 soc.spimemio.xfer.count[0]
.sym 121747 soc.spimemio.xfer.count[1]
.sym 121748 soc.spimemio.xfer.count[3]
.sym 121749 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 121750 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 121751 soc.spimemio.xfer.count[1]
.sym 121752 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 121753 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121754 soc.spimemio.xfer.count[2]
.sym 121755 soc.spimemio.xfer.count[3]
.sym 121756 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121757 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121758 soc.spimemio.xfer_clk
.sym 121759 soc.spimemio.xfer.count[2]
.sym 121760 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121763 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121764 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 121766 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121767 soc.spimemio.xfer.count[2]
.sym 121768 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121769 soc.spimemio.xfer_clk
.sym 121770 soc.spimemio.xfer.count[0]
.sym 121771 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121772 $PACKER_VCC_NET
.sym 121774 soc.spimemio.xfer_csb
.sym 121775 soc.spimemio.xfer_clk
.sym 121776 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121777 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121778 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121779 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 121780 soc.spimemio.xfer.count[0]
.sym 121781 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121782 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121783 soc.spimemio.xfer.xfer_qspi
.sym 121784 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121785 soc.spimemio.xfer_clk
.sym 121786 soc.spimemio.xfer.count[1]
.sym 121787 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121788 $PACKER_VCC_NET
.sym 121790 soc.spimemio.xfer.xfer_qspi
.sym 121791 soc.spimemio.xfer.xfer_ddr
.sym 121792 soc.spimemio.xfer_clk
.sym 121793 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121794 soc.spimemio.dout_data[0]
.sym 121795 flash_io1_di
.sym 121796 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121797 soc.spimemio.dout_data[1]
.sym 121798 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121799 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 121800 flash_io0_di_SB_LUT4_I2_I3
.sym 121807 soc.spimemio.xfer_clk
.sym 121808 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121809 soc.spimemio.dout_data[0]
.sym 121810 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121811 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 121812 flash_io0_di_SB_LUT4_I2_I3
.sym 121813 soc.spimemio.xfer_clk
.sym 121814 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 121815 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121816 flash_io1_di
.sym 121817 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121818 flash_io0_di_SB_LUT4_I2_I1
.sym 121819 flash_io0_di
.sym 121820 flash_io0_di_SB_LUT4_I2_I3
.sym 121823 flash_io1_di
.sym 121824 soc.spimemio.xfer_clk
.sym 121825 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121826 soc.spimemio.xfer_clk
.sym 121827 soc.spimemio.dout_data[5]
.sym 121828 soc.spimemio.dout_data[1]
.sym 121830 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121831 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121832 soc.spimemio.dout_data[1]
.sym 121834 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121835 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121836 soc.spimemio.dout_data[5]
.sym 121837 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 121838 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121839 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121840 soc.spimemio.dout_data[3]
.sym 121841 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121842 soc.spimemio.xfer_clk
.sym 121843 soc.spimemio.dout_data[7]
.sym 121844 soc.spimemio.dout_data[6]
.sym 121845 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0
.sym 121846 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I1
.sym 121847 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121848 soc.spimemio.dout_data[7]
.sym 121849 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121850 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121851 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 121852 soc.spimemio.dout_data[3]
.sym 121853 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121854 soc.spimemio.xfer_clk
.sym 121855 soc.spimemio.dout_data[7]
.sym 121856 soc.spimemio.dout_data[3]
.sym 121874 soc.spimemio.state[12]
.sym 121875 soc.spimemio_cfgreg_do[22]
.sym 121876 soc.spimemio_cfgreg_do[21]
.sym 121877 soc.spimemio.state[0]
.sym 121878 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121879 soc.spimemio.state[6]
.sym 121880 iomem_addr[12]
.sym 121882 soc.spimemio.state[2]
.sym 121883 soc.spimemio_cfgreg_do[22]
.sym 121884 soc.spimemio_cfgreg_do[21]
.sym 121888 soc.spimemio.state[2]
.sym 121890 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121891 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121892 iomem_addr[4]
.sym 121894 soc.spimemio.state[0]
.sym 121895 soc.spimemio.state[4]
.sym 121896 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121898 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 121899 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 121900 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 121902 soc.spimemio.state[2]
.sym 121903 soc.spimemio_cfgreg_do[22]
.sym 121904 soc.spimemio_cfgreg_do[21]
.sym 121906 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 121907 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 121908 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 121909 soc.spimemio.state[9]
.sym 121910 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 121911 iomem_addr[20]
.sym 121912 soc.spimemio.din_data[4]
.sym 121913 soc.spimemio_cfgreg_do[21]
.sym 121914 soc.spimemio.state[2]
.sym 121915 iomem_addr[14]
.sym 121916 soc.spimemio.state[6]
.sym 121917 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121918 soc.spimemio.state[0]
.sym 121919 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121920 iomem_addr[6]
.sym 121921 soc.spimemio.state[9]
.sym 121922 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 121923 iomem_addr[22]
.sym 121924 soc.spimemio.din_data[6]
.sym 121930 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121931 soc.spimemio.state[6]
.sym 121932 iomem_addr[15]
.sym 121933 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121934 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 121935 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 121936 iomem_addr[7]
.sym 121939 soc.spimemio.din_data[7]
.sym 121940 soc.spimemio.rd_wait_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 121941 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 121942 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 121943 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 121944 iomem_addr[23]
.sym 121953 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121954 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121955 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 121956 iomem_addr[11]
.sym 121957 soc.spimemio.rd_addr[7]
.sym 121958 iomem_addr[7]
.sym 121959 soc.spimemio.rd_addr[2]
.sym 121960 iomem_addr[2]
.sym 121963 iomem_addr[4]
.sym 121964 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 121966 soc.spimemio.rd_inc
.sym 121967 iomem_addr[11]
.sym 121968 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 121970 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 121971 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121972 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121973 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 121974 iomem_addr[6]
.sym 121975 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 121976 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 121977 soc.spimemio.rd_valid
.sym 121978 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121979 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121980 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121982 soc.spimemio.rd_inc
.sym 121983 iomem_addr[2]
.sym 121984 soc.spimemio.rd_addr[2]
.sym 121985 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 121986 iomem_addr[3]
.sym 121987 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 121988 iomem_addr[4]
.sym 121989 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 121990 iomem_addr[7]
.sym 121991 iomem_addr[5]
.sym 121992 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 121995 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 121996 iomem_addr[8]
.sym 121998 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121999 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122000 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122002 soc.spimemio.rd_inc
.sym 122003 iomem_addr[7]
.sym 122004 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 122005 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 122006 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 122007 iomem_addr[3]
.sym 122008 soc.spimemio.rd_addr_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 122010 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 122011 iomem_addr[22]
.sym 122012 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 122013 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122014 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122015 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 122016 iomem_addr[15]
.sym 122021 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 122022 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 122023 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 122024 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 122026 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122027 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 122028 iomem_addr[14]
.sym 122029 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 122030 iomem_addr[10]
.sym 122031 iomem_addr[8]
.sym 122032 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 122041 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 122042 iomem_addr[13]
.sym 122043 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 122044 iomem_addr[5]
.sym 122210 soc.cpu.count_cycle[0]
.sym 122215 soc.cpu.count_cycle[1]
.sym 122219 soc.cpu.count_cycle[2]
.sym 122220 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 122223 soc.cpu.count_cycle[3]
.sym 122224 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 122227 soc.cpu.count_cycle[4]
.sym 122228 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 122231 soc.cpu.count_cycle[5]
.sym 122232 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 122235 soc.cpu.count_cycle[6]
.sym 122236 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 122239 soc.cpu.count_cycle[7]
.sym 122240 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 122243 soc.cpu.count_cycle[8]
.sym 122244 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 122247 soc.cpu.count_cycle[9]
.sym 122248 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 122251 soc.cpu.count_cycle[10]
.sym 122252 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 122255 soc.cpu.count_cycle[11]
.sym 122256 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 122259 soc.cpu.count_cycle[12]
.sym 122260 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 122263 soc.cpu.count_cycle[13]
.sym 122264 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 122267 soc.cpu.count_cycle[14]
.sym 122268 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 122271 soc.cpu.count_cycle[15]
.sym 122272 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 122275 soc.cpu.count_cycle[16]
.sym 122276 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 122279 soc.cpu.count_cycle[17]
.sym 122280 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 122283 soc.cpu.count_cycle[18]
.sym 122284 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 122287 soc.cpu.count_cycle[19]
.sym 122288 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 122291 soc.cpu.count_cycle[20]
.sym 122292 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 122295 soc.cpu.count_cycle[21]
.sym 122296 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 122299 soc.cpu.count_cycle[22]
.sym 122300 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 122303 soc.cpu.count_cycle[23]
.sym 122304 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 122307 soc.cpu.count_cycle[24]
.sym 122308 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 122311 soc.cpu.count_cycle[25]
.sym 122312 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 122315 soc.cpu.count_cycle[26]
.sym 122316 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 122319 soc.cpu.count_cycle[27]
.sym 122320 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 122323 soc.cpu.count_cycle[28]
.sym 122324 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 122327 soc.cpu.count_cycle[29]
.sym 122328 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 122331 soc.cpu.count_cycle[30]
.sym 122332 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 122335 soc.cpu.count_cycle[31]
.sym 122336 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 122339 soc.cpu.count_cycle[32]
.sym 122340 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 122343 soc.cpu.count_cycle[33]
.sym 122344 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 122347 soc.cpu.count_cycle[34]
.sym 122348 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 122351 soc.cpu.count_cycle[35]
.sym 122352 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 122355 soc.cpu.count_cycle[36]
.sym 122356 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 122359 soc.cpu.count_cycle[37]
.sym 122360 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 122363 soc.cpu.count_cycle[38]
.sym 122364 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 122367 soc.cpu.count_cycle[39]
.sym 122368 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 122371 soc.cpu.count_cycle[40]
.sym 122372 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 122375 soc.cpu.count_cycle[41]
.sym 122376 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 122379 soc.cpu.count_cycle[42]
.sym 122380 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 122383 soc.cpu.count_cycle[43]
.sym 122384 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 122387 soc.cpu.count_cycle[44]
.sym 122388 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 122391 soc.cpu.count_cycle[45]
.sym 122392 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 122395 soc.cpu.count_cycle[46]
.sym 122396 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 122399 soc.cpu.count_cycle[47]
.sym 122400 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 122403 soc.cpu.count_cycle[48]
.sym 122404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 122407 soc.cpu.count_cycle[49]
.sym 122408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 122411 soc.cpu.count_cycle[50]
.sym 122412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 122415 soc.cpu.count_cycle[51]
.sym 122416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 122419 soc.cpu.count_cycle[52]
.sym 122420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 122423 soc.cpu.count_cycle[53]
.sym 122424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 122427 soc.cpu.count_cycle[54]
.sym 122428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 122431 soc.cpu.count_cycle[55]
.sym 122432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 122435 soc.cpu.count_cycle[56]
.sym 122436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 122439 soc.cpu.count_cycle[57]
.sym 122440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 122443 soc.cpu.count_cycle[58]
.sym 122444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 122447 soc.cpu.count_cycle[59]
.sym 122448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 122451 soc.cpu.count_cycle[60]
.sym 122452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 122455 soc.cpu.count_cycle[61]
.sym 122456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 122459 soc.cpu.count_cycle[62]
.sym 122460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 122463 soc.cpu.count_cycle[63]
.sym 122464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 122465 soc.cpu.count_instr[53]
.sym 122466 soc.cpu.instr_rdinstrh
.sym 122467 soc.cpu.instr_rdinstr
.sym 122468 soc.cpu.count_instr[21]
.sym 122469 soc.cpu.instr_maskirq
.sym 122470 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122471 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 122472 soc.cpu.count_cycle[25]
.sym 122473 soc.cpu.count_cycle[57]
.sym 122474 soc.cpu.instr_rdcycleh
.sym 122475 soc.cpu.count_instr[25]
.sym 122476 soc.cpu.instr_rdinstr
.sym 122477 soc.cpu.count_cycle[49]
.sym 122478 soc.cpu.instr_rdcycleh
.sym 122479 soc.cpu.count_instr[17]
.sym 122480 soc.cpu.instr_rdinstr
.sym 122482 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122483 soc.cpu.instr_rdinstrh
.sym 122484 soc.cpu.count_instr[49]
.sym 122486 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122487 soc.cpu.instr_rdcycleh
.sym 122488 soc.cpu.count_cycle[53]
.sym 122489 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 122490 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122491 soc.cpu.count_cycle[17]
.sym 122492 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 122494 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122495 soc.cpu.instr_rdinstrh
.sym 122496 soc.cpu.count_instr[57]
.sym 122593 soc.ram_ready
.sym 122594 iomem_addr[16]
.sym 122595 soc.memory.rdata_1[14]
.sym 122596 soc.memory.rdata_0[14]
.sym 122597 soc.ram_ready
.sym 122598 iomem_addr[16]
.sym 122599 soc.memory.rdata_1[9]
.sym 122600 soc.memory.rdata_0[9]
.sym 122606 iomem_addr[16]
.sym 122607 soc.memory.rdata_1[2]
.sym 122608 soc.memory.rdata_0[2]
.sym 122609 soc.ram_ready
.sym 122610 iomem_addr[16]
.sym 122611 soc.memory.rdata_1[6]
.sym 122612 soc.memory.rdata_0[6]
.sym 122613 soc.ram_ready
.sym 122614 iomem_addr[16]
.sym 122615 soc.memory.rdata_1[12]
.sym 122616 soc.memory.rdata_0[12]
.sym 122667 soc.spimemio.xfer.xfer_qspi
.sym 122668 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122821 soc.spimemio.jump_SB_LUT4_I3_O
.sym 122822 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122823 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 122824 soc.spimemio.state[1]
.sym 123212 soc.cpu.count_cycle[0]
.sym 123268 soc.cpu.count_instr[0]
.sym 123271 soc.cpu.count_instr[1]
.sym 123272 soc.cpu.count_instr[0]
.sym 123277 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 123278 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123279 soc.cpu.count_cycle[29]
.sym 123280 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123285 soc.cpu.count_cycle[37]
.sym 123286 soc.cpu.instr_rdcycleh
.sym 123287 soc.cpu.count_instr[5]
.sym 123288 soc.cpu.instr_rdinstr
.sym 123290 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123291 soc.cpu.instr_rdinstrh
.sym 123292 soc.cpu.count_instr[37]
.sym 123297 soc.cpu.count_cycle[34]
.sym 123298 soc.cpu.instr_rdcycleh
.sym 123299 soc.cpu.count_instr[2]
.sym 123300 soc.cpu.instr_rdinstr
.sym 123301 soc.cpu.count_cycle[39]
.sym 123302 soc.cpu.instr_rdcycleh
.sym 123303 soc.cpu.count_instr[7]
.sym 123304 soc.cpu.instr_rdinstr
.sym 123305 soc.cpu.count_cycle[35]
.sym 123306 soc.cpu.instr_rdcycleh
.sym 123307 soc.cpu.count_instr[3]
.sym 123308 soc.cpu.instr_rdinstr
.sym 123309 soc.cpu.count_cycle[38]
.sym 123310 soc.cpu.instr_rdcycleh
.sym 123311 soc.cpu.count_instr[6]
.sym 123312 soc.cpu.instr_rdinstr
.sym 123317 soc.cpu.count_cycle[33]
.sym 123318 soc.cpu.instr_rdcycleh
.sym 123319 soc.cpu.count_instr[1]
.sym 123320 soc.cpu.instr_rdinstr
.sym 123322 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123323 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123324 soc.cpu.count_cycle[2]
.sym 123334 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123335 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123336 soc.cpu.count_cycle[23]
.sym 123339 soc.cpu.count_cycle[1]
.sym 123340 soc.cpu.count_cycle[0]
.sym 123342 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123343 soc.cpu.instr_rdinstrh
.sym 123344 soc.cpu.count_instr[38]
.sym 123345 soc.cpu.instr_rdcycle_SB_LUT4_I3_I2
.sym 123346 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123347 soc.cpu.count_cycle[22]
.sym 123348 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123350 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123351 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123352 soc.cpu.count_cycle[6]
.sym 123354 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123355 soc.cpu.instr_rdinstr
.sym 123356 soc.cpu.count_instr[22]
.sym 123362 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123363 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123364 soc.cpu.count_cycle[3]
.sym 123366 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123367 soc.cpu.instr_rdinstrh
.sym 123368 soc.cpu.count_instr[55]
.sym 123369 soc.cpu.count_cycle[55]
.sym 123370 soc.cpu.instr_rdcycleh
.sym 123371 soc.cpu.count_instr[23]
.sym 123372 soc.cpu.instr_rdinstr
.sym 123373 soc.cpu.count_cycle[54]
.sym 123374 soc.cpu.instr_rdcycleh
.sym 123375 soc.cpu.count_instr[54]
.sym 123376 soc.cpu.instr_rdinstrh
.sym 123382 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123383 soc.cpu.instr_rdinstrh
.sym 123384 soc.cpu.count_instr[39]
.sym 123386 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123387 soc.cpu.instr_rdinstrh
.sym 123388 soc.cpu.count_instr[35]
.sym 123390 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123391 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123392 soc.cpu.count_cycle[7]
.sym 123394 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123395 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123396 soc.cpu.count_cycle[0]
.sym 123398 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123399 soc.cpu.instr_rdinstr
.sym 123400 soc.cpu.count_instr[0]
.sym 123401 soc.cpu.count_cycle[32]
.sym 123402 soc.cpu.instr_rdcycleh
.sym 123403 soc.cpu.count_instr[32]
.sym 123404 soc.cpu.instr_rdinstrh
.sym 123405 soc.cpu.count_cycle[61]
.sym 123406 soc.cpu.instr_rdcycleh
.sym 123407 soc.cpu.count_instr[29]
.sym 123408 soc.cpu.instr_rdinstr
.sym 123410 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123411 soc.cpu.instr_rdinstrh
.sym 123412 soc.cpu.count_instr[33]
.sym 123414 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123415 soc.cpu.instr_rdcycle_SB_LUT4_I3_I1
.sym 123416 soc.cpu.count_cycle[1]
.sym 123422 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123423 soc.cpu.instr_rdinstrh
.sym 123424 soc.cpu.count_instr[61]
.sym 123553 soc.ram_ready
.sym 123554 iomem_addr[16]
.sym 123555 soc.memory.rdata_1[7]
.sym 123556 soc.memory.rdata_0[7]
.sym 123558 iomem_addr[16]
.sym 123559 soc.memory.rdata_1[3]
.sym 123560 soc.memory.rdata_0[3]
.sym 123562 iomem_addr[16]
.sym 123563 soc.memory.rdata_1[0]
.sym 123564 soc.memory.rdata_0[0]
.sym 123565 soc.ram_ready
.sym 123566 iomem_addr[16]
.sym 123567 soc.memory.rdata_1[13]
.sym 123568 soc.memory.rdata_0[13]
.sym 123571 soc.memory.wen[1]
.sym 123572 soc.memory.wen[0]
.sym 123574 iomem_addr[16]
.sym 123575 soc.memory.rdata_1[1]
.sym 123576 soc.memory.rdata_0[1]
.sym 123577 soc.ram_ready
.sym 123578 iomem_addr[16]
.sym 123579 soc.memory.rdata_1[11]
.sym 123580 soc.memory.rdata_0[11]
.sym 123582 iomem_addr[16]
.sym 123583 soc.memory.rdata_1[4]
.sym 123584 soc.memory.rdata_0[4]
.sym 123586 iomem_addr[16]
.sym 123587 soc.memory.rdata_1[5]
.sym 123588 soc.memory.rdata_0[5]
