<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Apr 04 16:05:48 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     main
Device,speed:    LCMXO2-7000HC,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY PORT 'CK1' 80.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "CK1" 80.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'CK1_c' 80.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "CK1_c" 80.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.181ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_248">rd_ram1_addr_i0_i8</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.307ns  (43.3% logic, 56.7% route), 1 logic levels.

 Constraint Details:

      0.307ns physical path delay SLICE_248 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.181ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C22A.CLK,R11C22A.Q0,SLICE_248:ROUTE, 0.174,R11C22A.Q0,EBR_R13C21.ADB8,rd_ram1_addr_8">Data path</A> SLICE_248 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q0 <A href="#@comp:SLICE_248">SLICE_248</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.174<A href="#@net:rd_ram1_addr_8:R11C22A.Q0:EBR_R13C21.ADB8:0.174">     R11C22A.Q0 to EBR_R13C21.ADB8</A> <A href="#@net:rd_ram1_addr_8">rd_ram1_addr_8</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.307   (43.3% logic, 56.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C22A.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C22A.CLK:1.614">      142.PADDI to R11C22A.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.184ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_248">rd_ram1_addr_i0_i9</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.310ns  (42.9% logic, 57.1% route), 1 logic levels.

 Constraint Details:

      0.310ns physical path delay SLICE_248 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.184ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C22A.CLK,R11C22A.Q1,SLICE_248:ROUTE, 0.177,R11C22A.Q1,EBR_R13C21.ADB9,rd_ram1_addr_9">Data path</A> SLICE_248 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q1 <A href="#@comp:SLICE_248">SLICE_248</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.177<A href="#@net:rd_ram1_addr_9:R11C22A.Q1:EBR_R13C21.ADB9:0.177">     R11C22A.Q1 to EBR_R13C21.ADB9</A> <A href="#@net:rd_ram1_addr_9">rd_ram1_addr_9</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.310   (42.9% logic, 57.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C22A.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C22A.CLK:1.614">      142.PADDI to R11C22A.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.267ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_245">rd_ram1_addr_i0_i3</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.393ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.393ns physical path delay SLICE_245 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.267ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R10C23B.CLK,R10C23B.Q1,SLICE_245:ROUTE, 0.260,R10C23B.Q1,EBR_R13C21.ADB3,rd_ram1_addr_3">Data path</A> SLICE_245 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C23B.CLK to     R10C23B.Q1 <A href="#@comp:SLICE_245">SLICE_245</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.260<A href="#@net:rd_ram1_addr_3:R10C23B.Q1:EBR_R13C21.ADB3:0.260">     R10C23B.Q1 to EBR_R13C21.ADB3</A> <A href="#@net:rd_ram1_addr_3">rd_ram1_addr_3</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.393   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R10C23B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R10C23B.CLK:1.614">      142.PADDI to R10C23B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.267ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_245">rd_ram1_addr_i0_i2</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.393ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.393ns physical path delay SLICE_245 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.267ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R10C23B.CLK,R10C23B.Q0,SLICE_245:ROUTE, 0.260,R10C23B.Q0,EBR_R13C21.ADB2,rd_ram1_addr_2">Data path</A> SLICE_245 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C23B.CLK to     R10C23B.Q0 <A href="#@comp:SLICE_245">SLICE_245</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.260<A href="#@net:rd_ram1_addr_2:R10C23B.Q0:EBR_R13C21.ADB2:0.260">     R10C23B.Q0 to EBR_R13C21.ADB2</A> <A href="#@net:rd_ram1_addr_2">rd_ram1_addr_2</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.393   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R10C23B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R10C23B.CLK:1.614">      142.PADDI to R10C23B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.287ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_249">rd_ram1_addr_i0_i11</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.413ns  (32.2% logic, 67.8% route), 1 logic levels.

 Constraint Details:

      0.413ns physical path delay SLICE_249 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.287ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C23B.CLK,R11C23B.Q1,SLICE_249:ROUTE, 0.280,R11C23B.Q1,EBR_R13C21.ADB11,rd_ram1_addr_11">Data path</A> SLICE_249 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23B.CLK to     R11C23B.Q1 <A href="#@comp:SLICE_249">SLICE_249</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.280<A href="#@net:rd_ram1_addr_11:R11C23B.Q1:EBR_R13C21.ADB11:0.280">     R11C23B.Q1 to EBR_R13C21.ADB11</A> <A href="#@net:rd_ram1_addr_11">rd_ram1_addr_11</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.413   (32.2% logic, 67.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C23B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C23B.CLK:1.614">      142.PADDI to R11C23B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.291ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_249">rd_ram1_addr_i0_i10</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.417ns  (31.9% logic, 68.1% route), 1 logic levels.

 Constraint Details:

      0.417ns physical path delay SLICE_249 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.291ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C23B.CLK,R11C23B.Q0,SLICE_249:ROUTE, 0.284,R11C23B.Q0,EBR_R13C21.ADB10,rd_ram1_addr_10">Data path</A> SLICE_249 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23B.CLK to     R11C23B.Q0 <A href="#@comp:SLICE_249">SLICE_249</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.284<A href="#@net:rd_ram1_addr_10:R11C23B.Q0:EBR_R13C21.ADB10:0.284">     R11C23B.Q0 to EBR_R13C21.ADB10</A> <A href="#@net:rd_ram1_addr_10">rd_ram1_addr_10</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.417   (31.9% logic, 68.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C23B.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C23B.CLK:1.614">      142.PADDI to R11C23B.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.301ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_250">rd_ram1_addr_i0_i12</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.427ns  (31.1% logic, 68.9% route), 1 logic levels.

 Constraint Details:

      0.427ns physical path delay SLICE_250 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.301ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C22C.CLK,R11C22C.Q0,SLICE_250:ROUTE, 0.294,R11C22C.Q0,EBR_R13C21.ADB12,rd_ram1_addr_12">Data path</A> SLICE_250 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22C.CLK to     R11C22C.Q0 <A href="#@comp:SLICE_250">SLICE_250</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.294<A href="#@net:rd_ram1_addr_12:R11C22C.Q0:EBR_R13C21.ADB12:0.294">     R11C22C.Q0 to EBR_R13C21.ADB12</A> <A href="#@net:rd_ram1_addr_12">rd_ram1_addr_12</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.427   (31.1% logic, 68.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C22C.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C22C.CLK:1.614">      142.PADDI to R11C22C.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.323ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_244">rd_ram1_addr_i0_i1</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_1_6">RAM1/DAQ_RAM_0_0_1_6</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.449ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      0.449ns physical path delay SLICE_244 to RAM1/DAQ_RAM_0_0_1_6 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.323ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R10C23C.CLK,R10C23C.Q1,SLICE_244:ROUTE, 0.316,R10C23C.Q1,EBR_R13C21.ADB1,rd_ram1_addr_1">Data path</A> SLICE_244 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C23C.CLK to     R10C23C.Q1 <A href="#@comp:SLICE_244">SLICE_244</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.316<A href="#@net:rd_ram1_addr_1:R10C23C.Q1:EBR_R13C21.ADB1:0.316">     R10C23C.Q1 to EBR_R13C21.ADB1</A> <A href="#@net:rd_ram1_addr_1">rd_ram1_addr_1</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.449   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R10C23C.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R10C23C.CLK:1.614">      142.PADDI to R10C23C.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C21.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C21.CLKB:1.668">      142.PADDI to EBR_R13C21.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.323ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_248">rd_ram1_addr_i0_i9</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_3_4">RAM1/DAQ_RAM_0_0_3_4</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.449ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      0.449ns physical path delay SLICE_248 to RAM1/DAQ_RAM_0_0_3_4 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.323ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C22A.CLK,R11C22A.Q1,SLICE_248:ROUTE, 0.316,R11C22A.Q1,EBR_R13C24.ADB9,rd_ram1_addr_9">Data path</A> SLICE_248 to RAM1/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q1 <A href="#@comp:SLICE_248">SLICE_248</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.316<A href="#@net:rd_ram1_addr_9:R11C22A.Q1:EBR_R13C24.ADB9:0.316">     R11C22A.Q1 to EBR_R13C24.ADB9</A> <A href="#@net:rd_ram1_addr_9">rd_ram1_addr_9</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.449   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C22A.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C22A.CLK:1.614">      142.PADDI to R11C22A.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C24.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C24.CLKB:1.668">      142.PADDI to EBR_R13C24.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.323ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_248">rd_ram1_addr_i0_i9</A>  (from <A href="#@net:CK1_c">CK1_c</A> +)
   Destination:    DP8KC      Port           <A href="#@comp:RAM1/DAQ_RAM_0_0_4_3">RAM1/DAQ_RAM_0_0_4_3</A>(ASIC)  (to <A href="#@net:CK1_c">CK1_c</A> +)

   Delay:               0.449ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      0.449ns physical path delay SLICE_248 to RAM1/DAQ_RAM_0_0_4_3 meets
      0.072ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.126ns) by 0.323ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:REG_DEL, 0.133,R11C22A.CLK,R11C22A.Q1,SLICE_248:ROUTE, 0.316,R11C22A.Q1,EBR_R13C27.ADB9,rd_ram1_addr_9">Data path</A> SLICE_248 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q1 <A href="#@comp:SLICE_248">SLICE_248</A> (from <A href="#@net:CK1_c">CK1_c</A>)
ROUTE         8     0.316<A href="#@net:rd_ram1_addr_9:R11C22A.Q1:EBR_R13C27.ADB9:0.316">     R11C22A.Q1 to EBR_R13C27.ADB9</A> <A href="#@net:rd_ram1_addr_9">rd_ram1_addr_9</A> (to <A href="#@net:CK1_c">CK1_c</A>)
                  --------
                    0.449   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.614,142.PADDI,R11C22A.CLK,CK1_c">Source Clock Path</A> CK1 to SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.614<A href="#@net:CK1_c:142.PADDI:R11C22A.CLK:1.614">      142.PADDI to R11C22A.CLK   </A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.614   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'CK1_c' 80.000000 MHz ;:ROUTE, 1.668,142.PADDI,EBR_R13C27.CLKB,CK1_c">Destination Clock Path</A> CK1 to RAM1/DAQ_RAM_0_0_4_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       193     1.668<A href="#@net:CK1_c:142.PADDI:EBR_R13C27.CLKB:1.668">      142.PADDI to EBR_R13C27.CLKB</A> <A href="#@net:CK1_c">CK1_c</A>
                  --------
                    1.668   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "CK1" 80.000000 MHz ;    |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CK1_c" 80.000000 MHz ;   |     0.000 ns|     0.181 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:CK1_c">CK1_c</A>   Source: CK1.PAD   Loads: 193
   Covered under: FREQUENCY NET "CK1_c" 80.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10063 paths, 1 nets, and 2069 connections (80.63% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
