<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;kernel.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;print&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1241_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1241:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_716_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:716:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_730_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:730:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_744_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:744:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1143_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1143:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_87_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:87:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_143_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:143:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_315_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:315:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_475_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:475:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_655_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:655:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_659_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:659:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_769_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:769:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_866_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:866:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_885_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:885:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1199_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:1199:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1282_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cordic_apfixed.h:1282:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;x_lsb&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:132:29" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;x_msb_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:215:29" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_94_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:94:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_100_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:100:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_104_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:104:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_171_4&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:171:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_177_5&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:177:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_181_6&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:181:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_196_7&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:196:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_204_8&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:204:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_269_9&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:269:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_275_10&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:275:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_279_11&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:279:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_294_12&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:294:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_302_13&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:302:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_531_14&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:531:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_537_15&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:537:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_541_16&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:541:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_551_17&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:551:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_555_18&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:555:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_565_19&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:565:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_573_20&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:573:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_934_21&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:934:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_940_22&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:940:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_944_23&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:944:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;wf&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:995:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;g&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1199:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;x_msb_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1207:29" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;Maxprecision&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1200:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;g&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1352:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;Maxprecision&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1353:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;f_x_msb_4_s&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1820:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;Maxprecision&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1656:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;g&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1655:30" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1060_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1060:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1066_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1066:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1070_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1070:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1157_4&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1157:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1163_5&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1163:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1167_6&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1167:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1186_7&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1186:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1193_8&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1193:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1309_9&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1309:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1315_10&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1315:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1319_11&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1319:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1339_12&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1339:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1346_13&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1346:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1608_14&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1608:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1614_15&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1614:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1618_16&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1618:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1642_17&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1642:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1649_18&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:1649:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2079_19&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2079:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2085_20&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2085:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2089_21&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2089:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;one&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2121:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2219_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2219:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2226_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2226:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2230_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2230:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2277_4&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2277:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2284_5&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2284:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2288_6&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2288:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2306_7&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2306:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2361_8&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2361:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2368_9&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2368:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2372_10&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2372:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2390_11&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2390:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2479_12&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2479:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2486_13&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2486:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2490_14&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2490:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2500_15&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2500:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2504_16&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2504:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2515_17&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2515:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2523_18&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2523:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2848_19&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2848:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2855_20&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2855:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2859_21&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2859:17" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;overf&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2921:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2947_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2947:4" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2954_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2954:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2958_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2958:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_2973_4&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:2973:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3005_5&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3005:4" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3012_6&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3012:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3016_7&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3016:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3031_8&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3031:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3081_9&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3081:4" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3088_10&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3088:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3092_11&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3092:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3107_12&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3107:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3244_13&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3244:4" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3251_14&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3251:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3255_15&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3255:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3270_16&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3270:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3430_17&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3430:4" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3437_18&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3437:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_3441_19&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:3441:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_729_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:729:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_947_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:947:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_1371_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_log_apfixed.h:1371:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_266_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:266:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_294_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_sqrt_apfixed.h:294:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_74_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:74:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_135_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:135:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_149_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:149:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_179_4&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:179:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5307]" key="HLS 207-5307" tag="" content="unused variable &apos;n_pos&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:274:25" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_307_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:307:12" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_327_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:327:16" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_341_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:341:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_459_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:459:12" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_473_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_pow_apfixed.h:473:15" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_59_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_diff_apfixed.h:59:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_209_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_diff_apfixed.h:209:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_274_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_diff_apfixed.h:274:13" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;CLZ_LOOP&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_frexp_apfixed.h:70:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_42_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:42:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_53_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:53:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_64_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:64:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_75_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:75:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_86_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:86:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_97_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:97:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_108_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:108:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_119_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_all_any_apfixed.h:119:2" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;x_complex_mult_real&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:118:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;x_complex_mult_complex&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:124:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;x_complex_mult_complex&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:131:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;x_conj_sq_complex&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:320:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;x_conj_complex&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_x_complex.h:326:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_23_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_mad_apfixed.h:23:12" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_66_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_cbrt_apfixed.h:66:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_195_3&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_hypot_apfixed.h:195:8" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_107_2&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_hypot_apfixed.h:107:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_75_1&apos;: /tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_hypot_apfixed.h:75:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_27_1&apos;: kernel.cpp:27:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_j_0_j&apos;: kernel.cpp:34:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_k_0_k&apos;: kernel.cpp:30:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_46_2&apos;: kernel.cpp:46:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_i_0_i&apos;: kernel.cpp:25:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;VITIS_LOOP_62_1&apos;: kernel.cpp:62:7" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_j_0_j1&apos;: kernel.cpp:66:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_i_0_i1&apos;: kernel.cpp:57:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_load_buf0_l_1&apos;: kernel.cpp:80:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_load_buf0_load_buf0_l_0&apos;: kernel.cpp:79:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_load_buf1_l_1&apos;: kernel.cpp:93:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_load_buf1_load_buf1_l_0&apos;: kernel.cpp:92:3" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_store_res2_l_1&apos;: kernel.cpp:106:5" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5297]" key="HLS 207-5297" tag="" content="unused label &apos;l_S_store_res2_store_res2_l_0&apos;: kernel.cpp:105:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 21.78 seconds. CPU system time: 1.3 seconds. Elapsed time: 23.25 seconds; current allocated memory: 255.764 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-279]" key="HLS 214-279" tag="" content="Initial Interval estimation mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-273]" key="HLS 214-273" tag="" content="In function &apos;hls::stream_of_blocks&lt;float [64], 4&gt;::stream_of_blocks()&apos;, Pragma conflict happens on &apos;INLINE&apos; and DATAFLOW pragmas: Inline into dataflow region is not suggested (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:350:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_buf&lt;float [64]&gt;::stream_buf(int)&apos; into &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::stream_of_blocks(int)&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:312:72)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::stream_of_blocks(int)&apos; into &apos;hls::stream_of_blocks&lt;float [64], 4&gt;::stream_of_blocks()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:350:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_buf&lt;float [64]&gt;::write_acquire()&apos; into &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::write_acquire()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:332:84)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::write_acquire()&apos; into &apos;hls::write_lock&lt;float [64]&gt;::write_lock(hls::stream_of_blocks&lt;float [64], 2&gt;&amp;)&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:287:105)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_buf&lt;float [64]&gt;::write_release()&apos; into &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::write_release()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:334:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::write_release()&apos; into &apos;hls::write_lock&lt;float [64]&gt;::~write_lock()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:293:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::write_lock&lt;float [64]&gt;::write_lock(hls::stream_of_blocks&lt;float [64], 2&gt;&amp;)&apos; into &apos;gemm_stage_0&apos; (kernel.cpp:45:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::write_lock&lt;float [64]&gt;::operator float (&amp;) [64]()&apos; into &apos;gemm_stage_0&apos; (kernel.cpp:47:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::write_lock&lt;float [64]&gt;::~write_lock()&apos; into &apos;gemm_stage_0&apos; (kernel.cpp:49:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_buf&lt;float [64]&gt;::read_acquire()&apos; into &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::read_acquire()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:328:83)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::read_acquire()&apos; into &apos;hls::read_lock&lt;float [64]&gt;::read_lock(hls::stream_of_blocks&lt;float [64], 2&gt;&amp;)&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:268:104)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_buf&lt;float [64]&gt;::read_release()&apos; into &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::read_release()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:330:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_of_blocks&lt;float [64], 2&gt;::read_release()&apos; into &apos;hls::read_lock&lt;float [64]&gt;::~read_lock()&apos; (/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_streamofblocks.h:274:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::read_lock&lt;float [64]&gt;::read_lock(hls::stream_of_blocks&lt;float [64], 2&gt;&amp;)&apos; into &apos;relu_stage_0&apos; (kernel.cpp:61:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::read_lock&lt;float [64]&gt;::operator float (&amp;) [64]()&apos; into &apos;relu_stage_0&apos; (kernel.cpp:63:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::read_lock&lt;float [64]&gt;::~read_lock()&apos; into &apos;relu_stage_0&apos; (kernel.cpp:65:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream_of_blocks&lt;float [64], 4&gt;::stream_of_blocks()&apos; into &apos;top&apos; (kernel.cpp:130:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 256 and bit width 512 has been inferred on port &apos;gmem0&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:79:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 256 and bit width 512 has been inferred on port &apos;gmem1&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:92:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 256 and bit width 512 has been inferred on port &apos;gmem2&apos;. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel.cpp:105:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.07 seconds; current allocated memory: 256.394 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 256.396 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.929 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.565 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;l_S_i_0_i1&apos; (kernel.cpp:58) in function &apos;relu_stage_0&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;l_S_k_0_k&apos; (kernel.cpp:30) in function &apos;gemm_stage_0&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_46_2&apos; (kernel.cpp:46) in function &apos;gemm_stage_0&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_27_1&apos; (kernel.cpp:27) in function &apos;gemm_stage_0&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;l_S_i_0_i1&apos; (kernel.cpp:58) in function &apos;relu_stage_0&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;l_S_k_0_k&apos; (kernel.cpp:30) in function &apos;gemm_stage_0&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_62_1&apos; (kernel.cpp:62) in function &apos;relu_stage_0&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;l_S_j_0_j1&apos; (kernel.cpp:66) in function &apos;relu_stage_0&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;l_S_j_0_j&apos; (kernel.cpp:35) in function &apos;gemm_stage_0&apos; completely with a factor of 64." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;v18&apos; (kernel.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;top&apos; (kernel.cpp:115), detected/extracted 6 process function(s): 
	 &apos;entry_proc&apos;
	 &apos;load_buf0.1&apos;
	 &apos;load_buf1.1&apos;
	 &apos;gemm_stage_0&apos;
	 &apos;relu_stage_0&apos;
	 &apos;store_res2.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 279.740 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;l_S_store_res2_store_res2_l_0&apos; (kernel.cpp:105:43) in function &apos;store_res2.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;l_S_load_buf1_load_buf1_l_0&apos; (kernel.cpp:92:41) in function &apos;load_buf1.1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;l_S_load_buf0_load_buf0_l_0&apos; (kernel.cpp:79:41) in function &apos;load_buf0.1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;l_S_i_0_i&apos; (kernel.cpp:26:11) in function &apos;gemm_stage_0&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;v15&apos; (kernel.cpp:70:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;c_row&apos; (kernel.cpp:28:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;v2.0.0.0&apos; (kernel.cpp:47:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;v29&apos; (kernel.cpp:96:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;v24&apos; (kernel.cpp:83:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;c_row&apos; (kernel.cpp:40:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 395.276 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;top&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;load_buf0.1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos; to &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;load_buf0.1&apos; to &apos;load_buf0_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;load_buf1.1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos; to &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;load_buf1.1&apos; to &apos;load_buf1_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;store_res2.1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos; to &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;store_res2.1&apos; to &apos;store_res2_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 396.127 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 396.178 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 396.366 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 396.586 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;load_buf0_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 396.792 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 397.012 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 397.212 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.431 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;load_buf1_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 397.603 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 397.826 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;gemm_stage_0_Pipeline_VITIS_LOOP_27_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_27_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_27_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 397.912 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 397.983 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;l_S_k_0_k&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;c_row_addr_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_62&apos;, kernel.cpp:39 on array &apos;c_row&apos; and &apos;load&apos; operation (&apos;c_row_load_63&apos;, kernel.cpp:38) on array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;c_row_addr_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_62&apos;, kernel.cpp:39 on array &apos;c_row&apos; and &apos;load&apos; operation (&apos;c_row_load_63&apos;, kernel.cpp:38) on array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;c_row_addr_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_62&apos;, kernel.cpp:39 on array &apos;c_row&apos; and &apos;load&apos; operation (&apos;c_row_load_63&apos;, kernel.cpp:38) on array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation (&apos;c_row_addr_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_62&apos;, kernel.cpp:39 on array &apos;c_row&apos; and &apos;load&apos; operation (&apos;c_row_load_63&apos;, kernel.cpp:38) on array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to schedule &apos;store&apos; operation (&apos;c_row_addr_58_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_5&apos;, kernel.cpp:39 on array &apos;c_row&apos; due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to schedule &apos;store&apos; operation (&apos;c_row_addr_26_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_36&apos;, kernel.cpp:39 on array &apos;c_row&apos; due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to schedule &apos;store&apos; operation (&apos;c_row_addr_10_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_52&apos;, kernel.cpp:39 on array &apos;c_row&apos; due to limited memory ports (II = 59). Please consider using a memory core with more ports or partitioning the array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos; (loop &apos;l_S_k_0_k&apos;): Unable to schedule &apos;store&apos; operation (&apos;c_row_addr_2_write_ln40&apos;, kernel.cpp:40) of variable &apos;v14_60&apos;, kernel.cpp:39 on array &apos;c_row&apos; due to limited memory ports (II = 63). Please consider using a memory core with more ports or partitioning the array &apos;c_row&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 64, Depth = 64, loop &apos;l_S_k_0_k&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.41 seconds; current allocated memory: 400.048 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 402.369 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;gemm_stage_0_Pipeline_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;v2_0_0_0&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_46_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 402.456 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 402.550 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;gemm_stage_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 402.643 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 402.756 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;relu_stage_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;v16_0_0_0&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;l_S_i_0_i1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;load&apos; operation (&apos;v18[16]&apos;, kernel.cpp:63) on array &apos;v16_0_0_0&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;v16_0_0_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;load&apos; operation (&apos;v18[33]&apos;, kernel.cpp:63) on array &apos;v16_0_0_0&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;v16_0_0_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;load&apos; operation (&apos;v18[50]&apos;, kernel.cpp:63) on array &apos;v16_0_0_0&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;v16_0_0_0&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;store&apos; operation (&apos;v15_addr_7_write_ln70&apos;, kernel.cpp:70) of variable &apos;select_ln69_7&apos;, kernel.cpp:69 on array &apos;v15&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;v15&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;store&apos; operation (&apos;v15_addr_37_write_ln70&apos;, kernel.cpp:70) of variable &apos;select_ln69_37&apos;, kernel.cpp:69 on array &apos;v15&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;v15&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;store&apos; operation (&apos;v15_addr_53_write_ln70&apos;, kernel.cpp:70) of variable &apos;select_ln69_53&apos;, kernel.cpp:69 on array &apos;v15&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;v15&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;relu_stage_0&apos; (loop &apos;l_S_i_0_i1&apos;): Unable to schedule &apos;store&apos; operation (&apos;v15_addr_61_write_ln70&apos;, kernel.cpp:70) of variable &apos;select_ln69_61&apos;, kernel.cpp:69 on array &apos;v15&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;v15&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 35, loop &apos;l_S_i_0_i1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 405.638 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 408.927 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 409.116 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.345 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;store_res2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 409.550 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 409.751 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO v40_c_channel (from entry_proc_U0 to store_res2_1_U0) to 4 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.864 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 410.064 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 410.199 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos; pipeline &apos;l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1/m_axi_gmem0_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;load_buf0_1_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 410.882 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;load_buf0_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;load_buf0_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 412.929 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos; pipeline &apos;l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1/m_axi_gmem1_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;load_buf1_1_Pipeline_l_S_load_buf1_load_buf1_l_0_l_load_buf1_l_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 413.963 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;load_buf1_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;load_buf1_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 416.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;gemm_stage_0_Pipeline_VITIS_LOOP_27_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;gemm_stage_0_Pipeline_VITIS_LOOP_27_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 416.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;gemm_stage_0_Pipeline_l_S_k_0_k&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 420.375 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;gemm_stage_0_Pipeline_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;gemm_stage_0_Pipeline_VITIS_LOOP_46_2&apos; pipeline &apos;VITIS_LOOP_46_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;gemm_stage_0_Pipeline_VITIS_LOOP_46_2/v2_0_0_0_write&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;gemm_stage_0_Pipeline_VITIS_LOOP_46_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 430.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;gemm_stage_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;gemm_stage_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 430.975 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;relu_stage_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;relu_stage_0&apos; pipeline &apos;l_S_i_0_i1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;relu_stage_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 437.822 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos; pipeline &apos;l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1/m_axi_gmem2_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;store_res2_1_Pipeline_l_S_store_res2_store_res2_l_0_l_store_res2_l_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.7 seconds; current allocated memory: 453.581 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;store_res2_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;store_res2_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 455.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem2&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/v38&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/v39&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/v40&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;top&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;v38&apos;, &apos;v39&apos;, &apos;v40&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 458.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_gemm_stage_0_c_row_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO top_buf0_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_buf0_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_buf1_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_buf1_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_buf2_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_buf2_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_v44_buf_data_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_v44_buf_data_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;v40_c_channel_U(top_fifo_w64_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_relu_stage_0_U0_U(top_start_for_relu_stage_0_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2.12 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.25 seconds; current allocated memory: 464.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.47 seconds; current allocated memory: 473.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 131.17 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 47.46 seconds. CPU system time: 2.09 seconds. Elapsed time: 49.87 seconds; current allocated memory: 473.851 MB." resolution=""/>
</Messages>
