# systemeVerilog_labs
this repo contains sv training labs
