Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 16:21:36 2020
| Host         : LAPTOP-DP9ILB3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1214 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.374      -19.971                    117                 6251        0.020        0.000                      0                 6251        3.000        0.000                       0                  1220  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.374      -19.971                    117                 6188        0.094        0.000                      0                 6188        3.750        0.000                       0                  1216  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.373      -19.871                    117                 6188        0.094        0.000                      0                 6188        3.750        0.000                       0                  1216  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.374      -19.971                    117                 6188        0.020        0.000                      0                 6188  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.374      -19.971                    117                 6188        0.020        0.000                      0                 6188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          4.629        0.000                      0                   63        0.712        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.629        0.000                      0                   63        0.638        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.629        0.000                      0                   63        0.638        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.630        0.000                      0                   63        0.712        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          117  Failing Endpoints,  Worst Slack       -0.374ns,  Total Violation      -19.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 2.332ns (23.697%)  route 7.509ns (76.303%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.124     8.947    cpu0/id_ex0/SR[0]
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.497     8.501    cpu0/id_ex0/clk_out1
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/C
                         clock pessimism              0.575     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429     8.573    cpu0/id_ex0/ex_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.332ns (23.763%)  route 7.481ns (76.237%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.097     8.919    cpu0/id_ex0/SR[0]
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
                         clock pessimism              0.578     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429     8.581    cpu0/id_ex0/ex_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.565    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.565    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.321%)  route 0.128ns (47.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.586    -0.595    cpu0/mem_wb0/clk_out1
    SLICE_X0Y68          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu0/mem_wb0/wb_wdata_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.326    cpu0/regfile1/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.855    -0.834    cpu0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.433    cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y34         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.241    -0.238    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/ADDRD2
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.351    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8      ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5      ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17     ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2      ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6      ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9      ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7      ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y63      cpu0/regfile1/regs_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y63      cpu0/regfile1/regs_reg_r2_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          117  Failing Endpoints,  Worst Slack       -0.373ns,  Total Violation      -19.871ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 2.332ns (23.697%)  route 7.509ns (76.303%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.124     8.947    cpu0/id_ex0/SR[0]
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.497     8.501    cpu0/id_ex0/clk_out1
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/C
                         clock pessimism              0.575     9.076    
                         clock uncertainty           -0.074     9.003    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429     8.574    cpu0/id_ex0/ex_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.579    cpu0/id_ex0/ex_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.579    cpu0/id_ex0/ex_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.579    cpu0/id_ex0/ex_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.008    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.579    cpu0/id_ex0/ex_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.332ns (23.763%)  route 7.481ns (76.237%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.097     8.919    cpu0/id_ex0/SR[0]
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
                         clock pessimism              0.578     9.084    
                         clock uncertainty           -0.074     9.011    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429     8.582    cpu0/id_ex0/ex_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.567    cpu0/id_ex0/ex_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.567    cpu0/id_ex0/ex_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.995    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.995    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.366    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.365    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.321%)  route 0.128ns (47.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.586    -0.595    cpu0/mem_wb0/clk_out1
    SLICE_X0Y68          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu0/mem_wb0/wb_wdata_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.326    cpu0/regfile1/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.855    -0.834    cpu0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.433    cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y34         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.241    -0.238    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/ADDRD2
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.351    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8      ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5      ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17     ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2      ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6      ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9      ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7      ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y61     cpu0/regfile1/regs_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y62      cpu0/regfile1/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y63      cpu0/regfile1/regs_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y63      cpu0/regfile1/regs_reg_r2_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          117  Failing Endpoints,  Worst Slack       -0.374ns,  Total Violation      -19.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 2.332ns (23.697%)  route 7.509ns (76.303%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.124     8.947    cpu0/id_ex0/SR[0]
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.497     8.501    cpu0/id_ex0/clk_out1
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/C
                         clock pessimism              0.575     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429     8.573    cpu0/id_ex0/ex_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.332ns (23.763%)  route 7.481ns (76.237%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.097     8.919    cpu0/id_ex0/SR[0]
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
                         clock pessimism              0.578     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429     8.581    cpu0/id_ex0/ex_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.565    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.565    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.321%)  route 0.128ns (47.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.586    -0.595    cpu0/mem_wb0/clk_out1
    SLICE_X0Y68          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu0/mem_wb0/wb_wdata_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.326    cpu0/regfile1/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.855    -0.834    cpu0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.359    cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y34         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.241    -0.238    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/ADDRD2
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.277    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          117  Failing Endpoints,  Worst Slack       -0.374ns,  Total Violation      -19.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 2.332ns (23.697%)  route 7.509ns (76.303%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.124     8.947    cpu0/id_ex0/SR[0]
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.497     8.501    cpu0/id_ex0/clk_out1
    SLICE_X7Y68          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[18]/C
                         clock pessimism              0.575     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.429     8.573    cpu0/id_ex0/ex_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[7]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[14]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[8]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.332ns (23.733%)  route 7.494ns (76.267%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.109     8.932    cpu0/id_ex0/SR[0]
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y64          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[9]/C
                         clock pessimism              0.575     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X4Y64          FDRE (Setup_fdre_C_R)       -0.429     8.578    cpu0/id_ex0/ex_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 2.332ns (23.763%)  route 7.481ns (76.237%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.097     8.919    cpu0/id_ex0/SR[0]
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X4Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
                         clock pessimism              0.578     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X4Y63          FDRE (Setup_fdre_C_R)       -0.429     8.581    cpu0/id_ex0/ex_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[17]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 2.332ns (23.819%)  route 7.459ns (76.181%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.618    -0.894    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  cpu0/id_ex0/ex_reg1_reg[3]/Q
                         net (fo=27, routed)          1.250     0.812    cpu0/id_ex0/ex_reg1_i[3]
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.124     0.936 r  cpu0/id_ex0/mem_wdata[0]_i_46/O
                         net (fo=1, routed)           0.000     0.936    cpu0/id_ex0/mem_wdata[0]_i_46_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.469 r  cpu0/id_ex0/mem_wdata_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.469    cpu0/id_ex0/mem_wdata_reg[0]_i_30_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.586 r  cpu0/id_ex0/mem_wdata_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.586    cpu0/id_ex0/mem_wdata_reg[0]_i_18_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.703 r  cpu0/id_ex0/mem_wdata_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.703    cpu0/id_ex0/mem_wdata_reg[0]_i_7_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.820 r  cpu0/id_ex0/mem_wdata_reg[0]_i_4/CO[3]
                         net (fo=2, routed)           1.258     3.078    cpu0/id_ex0/ex0/data4
    SLICE_X4Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.202 r  cpu0/id_ex0/pc[0]_i_15/O
                         net (fo=2, routed)           0.309     3.510    cpu0/id_ex0/pc[0]_i_15_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.634 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.194    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.318 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.126    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.250 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.947    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.159    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.283 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.699    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.823 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.074     8.897    cpu0/id_ex0/SR[0]
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.503     8.507    cpu0/id_ex0/clk_out1
    SLICE_X3Y65          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[5]/C
                         clock pessimism              0.562     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.566    cpu0/id_ex0/ex_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[3]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.565    cpu0/id_ex0/ex_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 2.340ns (23.749%)  route 7.513ns (76.251%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.552    -0.960    cpu0/id_ex0/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  cpu0/id_ex0/ex_reg2_reg[19]/Q
                         net (fo=13, routed)          1.215     0.711    cpu0/id_ex0/ex_reg2_i[19]
    SLICE_X5Y66          LUT4 (Prop_lut4_I2_O)        0.124     0.835 r  cpu0/id_ex0/pc[0]_i_96/O
                         net (fo=1, routed)           0.000     0.835    cpu0/id_ex0/pc[0]_i_96_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  cpu0/id_ex0/pc_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.385    cpu0/id_ex0/pc_reg[0]_i_62_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.499 r  cpu0/id_ex0/pc_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           1.046     2.546    cpu0/id_ex0/pc_reg[0]_i_32_n_0
    SLICE_X3Y69          LUT5 (Prop_lut5_I1_O)        0.150     2.696 r  cpu0/id_ex0/pc[0]_i_13/O
                         net (fo=2, routed)           0.591     3.287    cpu0/id_ex0/pc[0]_i_13_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.326     3.613 r  cpu0/id_ex0/pc[0]_i_4/O
                         net (fo=73, routed)          0.560     4.172    cpu0/if_id0/ex_alusel_reg[3]_0
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.124     4.296 f  cpu0/if_id0/ex_reg1[31]_i_17/O
                         net (fo=1, routed)           0.808     5.104    cpu0/if_id0/ex_reg1[31]_i_17_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.228 f  cpu0/if_id0/ex_reg1[31]_i_9/O
                         net (fo=4, routed)           0.697     5.925    cpu0/if_id0/ex_reg1[31]_i_9_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.124     6.049 r  cpu0/if_id0/pc[0]_i_17/O
                         net (fo=1, routed)           1.088     7.137    cpu0/if_id0/pc[0]_i_17_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.261 r  cpu0/if_id0/pc[0]_i_6/O
                         net (fo=3, routed)           0.416     7.677    cpu0/mem_ctrl0/stall_id
    SLICE_X13Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  cpu0/mem_ctrl0/ex_alusel[4]_i_1/O
                         net (fo=140, routed)         1.092     8.893    cpu0/id_ex0/SR[0]
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.506    cpu0/id_ex0/clk_out1
    SLICE_X5Y63          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[27]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.074     8.994    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429     8.565    cpu0/id_ex0/ex_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 -0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.635%)  route 0.206ns (59.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.206    -0.272    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/ADDRD3
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.831    -0.859    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/WCLK
    SLICE_X14Y35         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD/CLK
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X14Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.292    hci0/io_in_fifo/q_data_array_reg_256_319_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.403%)  route 0.208ns (59.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y35         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.208    -0.270    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X14Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X14Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.291    hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.321%)  route 0.128ns (47.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.586    -0.595    cpu0/mem_wb0/clk_out1
    SLICE_X0Y68          FDRE                                         r  cpu0/mem_wb0/wb_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu0/mem_wb0/wb_wdata_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.326    cpu0/regfile1/regs_reg_r2_0_31_24_29/DIA0
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.855    -0.834    cpu0/regfile1/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X2Y67          RAMD32                                       r  cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X2Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.359    cpu0/regfile1/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.562    -0.619    hci0/io_in_fifo/clk_out1
    SLICE_X15Y34         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hci0/io_in_fifo/q_wr_ptr_reg[2]/Q
                         net (fo=264, routed)         0.241    -0.238    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/ADDRD2
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.830    -0.860    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X12Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.254    -0.605    
                         clock uncertainty            0.074    -0.531    
    SLICE_X12Y34         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.277    hci0/io_in_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.456ns (10.287%)  route 3.977ns (89.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         3.977     3.544    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y27          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.505     8.510    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y27          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.484     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.791%)  route 0.752ns (84.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.752     0.303    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y39          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y39          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.715%)  route 0.756ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.756     0.307    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y39          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y39          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.412    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.375%)  route 0.776ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.776     0.327    hci0/uart_blk/rst
    SLICE_X5Y40          FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.827    hci0/uart_blk/clk_out1
    SLICE_X5Y40          FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.412    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.998    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.456ns (10.287%)  route 3.977ns (89.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         3.977     3.544    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y27          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.505     8.510    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y27          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.484     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.791%)  route 0.752ns (84.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.752     0.303    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y39          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y39          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.715%)  route 0.756ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.756     0.307    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y39          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y39          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.338    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.375%)  route 0.776ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.776     0.327    hci0/uart_blk/rst
    SLICE_X5Y40          FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.827    hci0/uart_blk/clk_out1
    SLICE_X5Y40          FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.338    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.918    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.513    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.511    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.456ns (10.287%)  route 3.977ns (89.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         3.977     3.544    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y27          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.505     8.510    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y27          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.484     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.791%)  route 0.752ns (84.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.752     0.303    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y39          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y39          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.715%)  route 0.756ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.756     0.307    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y39          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y39          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.338    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.375%)  route 0.776ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.776     0.327    hci0/uart_blk/rst
    SLICE_X5Y40          FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.827    hci0/uart_blk/clk_out1
    SLICE_X5Y40          FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.508    -0.318    
                         clock uncertainty            0.074    -0.244    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092    -0.336    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X1Y38          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.338    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.508    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.335    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.456ns (9.554%)  route 4.317ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.317     3.884    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y26          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.504     8.509    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y26          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.484     8.992    
                         clock uncertainty           -0.074     8.919    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405     8.514    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -3.884    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.917    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.917    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.456ns (9.840%)  route 4.178ns (90.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         4.178     3.745    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y25          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.502     8.507    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y25          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.484     8.990    
                         clock uncertainty           -0.074     8.917    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405     8.512    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.456ns (10.287%)  route 3.977ns (89.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.623    -0.889    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.456    -0.433 f  rst_reg/Q
                         net (fo=200, routed)         3.977     3.544    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X0Y27          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        1.505     8.510    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X0Y27          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism              0.484     8.993    
                         clock uncertainty           -0.074     8.920    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405     8.515    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.791%)  route 0.752ns (84.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.752     0.303    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y39          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y39          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[4]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.715%)  route 0.756ns (84.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.756     0.307    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y39          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y39          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.412    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.375%)  route 0.776ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         0.776     0.327    hci0/uart_blk/rst
    SLICE_X5Y40          FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.863    -0.827    hci0/uart_blk/clk_out1
    SLICE_X5Y40          FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.508    -0.318    
    SLICE_X5Y40          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[2]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.141ns (12.007%)  route 1.033ns (87.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.033     0.584    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y38          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X1Y38          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X1Y38          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.412    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.141ns (11.963%)  route 1.038ns (88.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.591    -0.590    clk
    SLICE_X5Y54          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDPE (Prop_fdpe_C_Q)         0.141    -0.449 f  rst_reg/Q
                         net (fo=200, routed)         1.038     0.588    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X0Y38          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock/inst/clkout1_buf/O
                         net (fo=1214, routed)        0.864    -0.826    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X0Y38          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.998    





