
*** Running vivado
    with args -log design_1_toplevel_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_toplevel_0_2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_toplevel_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VDesign/RISCV32I/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_toplevel_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 489.137 ; gain = 97.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_toplevel_0_2' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/synth/design_1_toplevel_0_2.vhd:82]
INFO: [Synth 8-3491] module 'toplevel' declared at 'd:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:19' bound to instance 'U0' of component 'toplevel' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/synth/design_1_toplevel_0_2.vhd:125]
INFO: [Synth 8-638] synthesizing module 'toplevel' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:54]
INFO: [Synth 8-638] synthesizing module 'pp_soc_reset' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_reset.vhd:30]
	Parameter RESET_CYCLE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_soc_reset' (1#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_reset.vhd:30]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator.v:71]
INFO: [Synth 8-6157] synthesizing module 'clock_generator_clk_wiz' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v:130]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (5#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:813]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator_clk_wiz' (7#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (8#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator.v:71]
WARNING: [Synth 8-614] signal 'processor_dat_out' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_adr_out' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_sel_out' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_cyc_out' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_stb_out' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_we_out' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_dat_in' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
WARNING: [Synth 8-614] signal 'processor_ack_in' is read in the process but is not in the sensitivity list [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:316]
INFO: [Synth 8-638] synthesizing module 'pp_potato' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_potato.vhd:45]
	Parameter PROCESSOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter RESET_ADDRESS bound to: 32'b11111111111111111000000000000000 
	Parameter MTIME_DIVIDER bound to: 5 - type: integer 
	Parameter ICACHE_ENABLE bound to: 1 - type: bool 
	Parameter ICACHE_LINE_SIZE bound to: 4 - type: integer 
	Parameter ICACHE_NUM_LINES bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_core' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_core.vhd:52]
	Parameter PROCESSOR_ID bound to: 0 - type: integer 
	Parameter RESET_ADDRESS bound to: -32768 - type: integer 
	Parameter MTIME_DIVIDER bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_csr_unit' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_csr_unit.vhd:57]
	Parameter PROCESSOR_ID bound to: 0 - type: integer 
	Parameter MTIME_DIVIDER bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_types.vhd:106]
INFO: [Synth 8-638] synthesizing module 'pp_counter' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_counter.vhd:23]
	Parameter COUNTER_WIDTH bound to: 64 - type: integer 
	Parameter COUNTER_STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_counter' (9#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_counter.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pp_csr_unit' (10#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_csr_unit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'pp_register_file' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_register_file.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'pp_register_file' (11#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_register_file.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pp_fetch' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_fetch.vhd:42]
	Parameter RESET_ADDRESS bound to: -32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_fetch' (12#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_fetch.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pp_decode' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_decode.vhd:67]
	Parameter RESET_ADDRESS bound to: -32768 - type: integer 
	Parameter PROCESSOR_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_imm_decoder' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_imm_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pp_imm_decoder' (13#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_imm_decoder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'pp_control_unit' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_control_unit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'pp_alu_control_unit' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu_control_unit.vhd:25]
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu_control_unit.vhd:70]
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu_control_unit.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'pp_alu_control_unit' (14#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu_control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pp_control_unit' (15#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_control_unit.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'pp_decode' (16#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_decode.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pp_execute' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_execute.vhd:120]
INFO: [Synth 8-638] synthesizing module 'pp_alu_mux' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu_mux.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pp_alu_mux' (17#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu_mux.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pp_comparator' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_comparator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pp_comparator' (18#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_comparator.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pp_alu' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pp_alu' (19#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_alu.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pp_csr_alu' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_csr_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pp_csr_alu' (20#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_csr_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pp_execute' (21#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_execute.vhd:120]
INFO: [Synth 8-638] synthesizing module 'pp_memory' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_memory.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'pp_memory' (22#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_memory.vhd:61]
INFO: [Synth 8-638] synthesizing module 'pp_writeback' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_writeback.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pp_writeback' (23#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_writeback.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pp_core' (24#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_core.vhd:52]
INFO: [Synth 8-638] synthesizing module 'pp_icache' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_icache.vhd:34]
	Parameter LINE_SIZE bound to: 4 - type: integer 
	Parameter NUM_LINES bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_icache.vhd:50]
WARNING: [Synth 8-3848] Net wb_outputs[dat] in module/entity pp_icache does not have driver. [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_icache.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pp_icache' (25#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_icache.vhd:34]
INFO: [Synth 8-638] synthesizing module 'pp_wb_adapter' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_adapter.vhd:34]
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_adapter.vhd:90]
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_utilities.vhd:71]
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_utilities.vhd:71]
INFO: [Synth 8-226] default block is never used [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_adapter.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'pp_wb_adapter' (26#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_adapter.vhd:34]
INFO: [Synth 8-638] synthesizing module 'pp_wb_arbiter' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'pp_wb_arbiter' (27#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'pp_potato' (28#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_potato.vhd:45]
INFO: [Synth 8-638] synthesizing module 'pp_soc_timer' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_timer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_timer' (29#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_timer.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pp_soc_gpio' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_gpio.vhd:43]
	Parameter NUM_GPIOS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_soc_gpio' (30#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_gpio.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pp_soc_uart' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_uart.vhd:63]
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_fifo' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_fifo.vhd:31]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_fifo' (31#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_fifo.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_uart' (32#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_uart.vhd:63]
INFO: [Synth 8-638] synthesizing module 'pp_soc_intercon' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_intercon.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_intercon' (33#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_intercon.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aee_rom_wrapper' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/aee_rom_wrapper.vhd:38]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aee_rom' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/aee_rom/synth/aee_rom.vhd:75]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: aee_rom.mif - type: string 
	Parameter C_INIT_FILE bound to: aee_rom.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'd:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/aee_rom/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/aee_rom/synth/aee_rom.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'aee_rom' (44#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/aee_rom/synth/aee_rom.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'aee_rom_wrapper' (45#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/aee_rom_wrapper.vhd:38]
INFO: [Synth 8-638] synthesizing module 'pp_soc_memory' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_memory.vhd:32]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_memory.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_memory' (46#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_memory.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pp_soc_memory__parameterized0' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_memory.vhd:32]
	Parameter MEMORY_SIZE bound to: 131072 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_soc_memory__parameterized0' (46#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_soc_memory.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (47#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/toplevel.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_toplevel_0_2' (48#1) [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/synth/design_1_toplevel_0_2.vhd:82]
WARNING: [Synth 8-3331] design pp_soc_memory__parameterized0 has unconnected port wb_adr_in[1]
WARNING: [Synth 8-3331] design pp_soc_memory__parameterized0 has unconnected port wb_adr_in[0]
WARNING: [Synth 8-3331] design pp_soc_memory has unconnected port wb_adr_in[1]
WARNING: [Synth 8-3331] design pp_soc_memory has unconnected port wb_adr_in[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized2 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized1 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized1 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized1 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized1 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 800.617 ; gain = 409.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 800.617 ; gain = 409.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 800.617 ; gain = 409.406
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_board.xdc] for cell 'U0/clkgen/inst'
Finished Parsing XDC File [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_board.xdc] for cell 'U0/clkgen/inst'
Parsing XDC File [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator.xdc] for cell 'U0/clkgen/inst'
Finished Parsing XDC File [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator.xdc] for cell 'U0/clkgen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_toplevel_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_toplevel_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 941.211 ; gain = 0.000
Parsing XDC File [D:/VDesign/RISCV32I/RISCV32I.runs/design_1_toplevel_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VDesign/RISCV32I/RISCV32I.runs/design_1_toplevel_0_2_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VDesign/RISCV32I/RISCV32I.runs/design_1_toplevel_0_2_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_toplevel_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_toplevel_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 941.211 ; gain = 0.000
Parsing XDC File [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_late.xdc] for cell 'U0/clkgen/inst'
Finished Parsing XDC File [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_late.xdc] for cell 'U0/clkgen/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 941.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 941.219 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 941.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 941.219 ; gain = 550.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 941.219 ; gain = 550.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/clkgen/inst. (constraint file  D:/VDesign/RISCV32I/RISCV32I.runs/design_1_toplevel_0_2_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for U0/clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/aee_rom/rom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 941.219 ; gain = 550.008
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter_mtime" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "software_interrupt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_register[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtime_compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_x_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rd_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_execute.vhd:358]
INFO: [Synth 8-4471] merging register 'wb_outputs_reg[stb]' into 'wb_outputs_reg[cyc]' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_wb_adapter.vhd:79]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pp_wb_adapter'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pp_wb_arbiter'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_outputs[cyc]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cl_current_word" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "direction_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "output_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_dat_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'pp_soc_uart'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'pp_soc_uart'
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_tx_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wb_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buffer_push" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "recv_buffer_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_7_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "intercon_peripheral" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intercon_peripheral" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
          write_wait_ack |                               01 |                               10
           read_wait_ack |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pp_wb_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 m1_busy |                               01 |                               01
                 m2_busy |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pp_wb_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                transmit |                              010 |                               01
                 stopbit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'pp_soc_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               10
                 receive |                               10 |                               01
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'pp_soc_uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 941.219 ; gain = 550.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 39    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 74    
+---RAMs : 
	            1024K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 4     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 47    
	   6 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 5     
	  24 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 14    
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 129   
	  13 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 47    
	   6 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pp_soc_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clock_generator_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module pp_csr_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module pp_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module pp_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module pp_imm_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module pp_alu_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pp_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module pp_decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pp_alu_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pp_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pp_csr_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module pp_execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module pp_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pp_writeback 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pp_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pp_wb_adapter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 10    
Module pp_wb_arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module pp_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   6 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module pp_soc_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module pp_soc_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module pp_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pp_soc_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 7     
Module pp_soc_intercon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module aee_rom_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pp_soc_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
Module pp_soc_memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
Module toplevel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "timer0/compare" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timer0/ctrl_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/uart_tx_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart0/p_7_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart0/rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart1/uart_tx_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart1/rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intercon_peripheral" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart0/recv_buffer_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart0/wb_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart0/send_buffer_push" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cl_current_word_reg[2:0]' into 'cl_current_word_reg[2:0]' [d:/VDesign/RISCV32I/RISCV32I.srcs/sources_1/bd/design_1/ipshared/61c9/src/pp_icache.vhd:153]
INFO: [Synth 8-5544] ROM "cl_current_word" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_outputs[cyc]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "processor/csr_unit/test_register[state]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mscratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/software_interrupt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mtime_compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "processor/csr_unit/counter_mtime" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "processor/csr_unit/mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/decode/control_unit/alu_control/alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/decode/control_unit/alu_control/alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart0/uart_tx_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart0/rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart1/uart_tx_clk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart1/rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart0/recv_buffer_pop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart0/send_buffer_push" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart0/wb_ack" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6841] Block RAM (U0/main_memory/memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3886] merging instance 'U0/processor/processor/csr_unit/mtvec_out_reg[0]' (FD) to 'U0/processor/processor/csr_unit/mtvec_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/processor /\processor/csr_unit/mtvec_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[2]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[1]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[0]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[5]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[4]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[3]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[8]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[7]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[6]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[11]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[10]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[9]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[14]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[13]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[12]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[17]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[16]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[15]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[0]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[1]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[2]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[3]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[4]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[5]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/cl_current_line_reg[6]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[20]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[19]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/load_buffer_tag_reg[18]' (FDE) to 'U0/processor/icache_enabled.icache/cl_load_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/processor/processor/execute/decode_exception_cause_reg[4]' (FDE) to 'U0/processor/processor/execute/decode_exception_cause_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/processor /\processor/execute /\decode_exception_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/processor /\processor/execute /\decode_exception_cause_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[12]' (FDRE) to 'U0/gpio/wb_dat_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[13]' (FDRE) to 'U0/gpio/wb_dat_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[14]' (FDRE) to 'U0/gpio/wb_dat_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[15]' (FDRE) to 'U0/gpio/wb_dat_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[16]' (FDRE) to 'U0/gpio/wb_dat_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[17]' (FDRE) to 'U0/gpio/wb_dat_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[18]' (FDRE) to 'U0/gpio/wb_dat_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[19]' (FDRE) to 'U0/gpio/wb_dat_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[20]' (FDRE) to 'U0/gpio/wb_dat_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[21]' (FDRE) to 'U0/gpio/wb_dat_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[22]' (FDRE) to 'U0/gpio/wb_dat_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[23]' (FDRE) to 'U0/gpio/wb_dat_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[24]' (FDRE) to 'U0/gpio/wb_dat_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[25]' (FDRE) to 'U0/gpio/wb_dat_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[26]' (FDRE) to 'U0/gpio/wb_dat_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[27]' (FDRE) to 'U0/gpio/wb_dat_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[28]' (FDRE) to 'U0/gpio/wb_dat_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[29]' (FDRE) to 'U0/gpio/wb_dat_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/gpio/wb_dat_out_reg[30]' (FDRE) to 'U0/gpio/wb_dat_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/gpio/wb_dat_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/processor /\icache_enabled.icache /\wb_outputs_reg[we] )
INFO: [Synth 8-3886] merging instance 'U0/processor/icache_enabled.icache/wb_outputs_reg[adr][0]' (FDE) to 'U0/processor/icache_enabled.icache/wb_outputs_reg[adr][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/processor /\icache_enabled.icache /\wb_outputs_reg[adr][1] )
INFO: [Synth 8-3886] merging instance 'U0/processor/processor/execute/mtvec_reg[0]' (FDE) to 'U0/processor/processor/execute/mtvec_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/processor/processor/execute/decode_exception_cause_reg[5]' (FDE) to 'U0/processor/processor/execute/mtvec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/processor /\processor/execute /\mtvec_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 988.625 ; gain = 597.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pp_icache:            | cache_memory_reg          | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|design_1_toplevel_0_2 | U0/aee_ram/memory_reg     | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|design_1_toplevel_0_2 | U0/main_memory/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+---------------------------------+-----------+----------------------+---------------+
|Module Name                            | RTL Object                      | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------+---------------------------------+-----------+----------------------+---------------+
|\U0/processor /\icache_enabled.icache  | tag_memory_reg                  | Implied   | 128 x 21             | RAM64M x 14   | 
|\U0/processor                          | processor/regfile/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
|design_1_toplevel_0_2                  | U0/uart0/send_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
|design_1_toplevel_0_2                  | U0/uart1/send_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
|design_1_toplevel_0_2                  | U0/uart0/recv_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
|design_1_toplevel_0_2                  | U0/uart1/recv_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
+---------------------------------------+---------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/processor/icache_enabled.icache/i_11/cache_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/processor/icache_enabled.icache/i_11/cache_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_38/U0/aee_ram/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_38/U0/aee_ram/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_38/U0/aee_ram/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_38/U0/aee_ram/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_39/U0/main_memory/memory_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:03:31 . Memory (MB): peak = 988.625 ; gain = 597.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:10 . Memory (MB): peak = 1164.074 ; gain = 772.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pp_icache:            | cache_memory_reg          | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|design_1_toplevel_0_2 | U0/aee_ram/memory_reg     | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|design_1_toplevel_0_2 | U0/main_memory/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+----------------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------+---------------------------------+-----------+----------------------+---------------+
|Module Name                            | RTL Object                      | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------+---------------------------------+-----------+----------------------+---------------+
|\U0/processor /\icache_enabled.icache  | tag_memory_reg                  | Implied   | 128 x 21             | RAM64M x 14   | 
|\U0/processor                          | processor/regfile/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
|design_1_toplevel_0_2                  | U0/uart0/send_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
|design_1_toplevel_0_2                  | U0/uart1/send_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
|design_1_toplevel_0_2                  | U0/uart0/recv_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
|design_1_toplevel_0_2                  | U0/uart1/recv_buffer/memory_reg | Implied   | 32 x 8               | RAM32M x 2    | 
+---------------------------------------+---------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/processor/processor/execute/csr_use_immediate_reg' (FDE) to 'U0/processor/processor/execute/funct3_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/send_buffer/bottom_reg_rep[0]' (FDRE) to 'U0/uart1/send_buffer/bottom_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/send_buffer/bottom_reg_rep[1]' (FDRE) to 'U0/uart1/send_buffer/bottom_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/send_buffer/bottom_reg_rep[2]' (FDRE) to 'U0/uart1/send_buffer/bottom_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/send_buffer/bottom_reg_rep[3]' (FDRE) to 'U0/uart1/send_buffer/bottom_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/send_buffer/bottom_reg_rep[4]' (FDRE) to 'U0/uart1/send_buffer/bottom_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/recv_buffer/bottom_reg_rep[0]' (FDRE) to 'U0/uart1/recv_buffer/bottom_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/recv_buffer/bottom_reg_rep[1]' (FDRE) to 'U0/uart1/recv_buffer/bottom_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/recv_buffer/bottom_reg_rep[2]' (FDRE) to 'U0/uart1/recv_buffer/bottom_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/recv_buffer/bottom_reg_rep[3]' (FDRE) to 'U0/uart1/recv_buffer/bottom_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/uart1/recv_buffer/bottom_reg_rep[4]' (FDRE) to 'U0/uart1/recv_buffer/bottom_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/recv_buffer/bottom_reg_rep[0]' (FDRE) to 'U0/uart0/recv_buffer/bottom_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/recv_buffer/bottom_reg_rep[1]' (FDRE) to 'U0/uart0/recv_buffer/bottom_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/recv_buffer/bottom_reg_rep[2]' (FDRE) to 'U0/uart0/recv_buffer/bottom_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/recv_buffer/bottom_reg_rep[3]' (FDRE) to 'U0/uart0/recv_buffer/bottom_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/recv_buffer/bottom_reg_rep[4]' (FDRE) to 'U0/uart0/recv_buffer/bottom_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/send_buffer/bottom_reg_rep[0]' (FDRE) to 'U0/uart0/send_buffer/bottom_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/send_buffer/bottom_reg_rep[1]' (FDRE) to 'U0/uart0/send_buffer/bottom_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/send_buffer/bottom_reg_rep[2]' (FDRE) to 'U0/uart0/send_buffer/bottom_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/send_buffer/bottom_reg_rep[3]' (FDRE) to 'U0/uart0/send_buffer/bottom_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/uart0/send_buffer/bottom_reg_rep[4]' (FDRE) to 'U0/uart0/send_buffer/bottom_reg[4]'
INFO: [Synth 8-6837] The timing for the instance U0/processor/icache_enabled.icache/cache_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/processor/icache_enabled.icache/cache_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/aee_ram/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/aee_ram/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/aee_ram/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/aee_ram/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_0_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_1_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_2_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/main_memory/memory_reg_3_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:11 ; elapsed = 00:04:15 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_2442 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2444 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2349 is driving 28 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2351 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2347 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2345 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2343 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2341 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2339 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2337 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2335 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2333 is driving 29 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2354 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2355 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2348 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2348 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2352 is driving 23 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2350 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2350 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2334 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2334 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2332 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2332 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2299 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2298 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2297 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2353 is driving 25 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2353 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2338 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2338 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2336 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2336 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2340 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2340 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2342 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2342 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2344 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2344 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net n_0_2346 is driving 27 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5778] max_fanout handling on net n_0_2346 is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-6064] Net processor_sel_out_o[0] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_sel_out_o[1] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_sel_out_o[2] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_sel_out_o[3] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_adr_out_o[3] is driving 24 big block pins (URAM, BRAM and DSP loads). Created 3 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_adr_out_o[14] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_adr_out_o[15] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net processor_adr_out_o[16] is driving 33 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_11' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:13 ; elapsed = 00:04:17 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:17 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:14 ; elapsed = 00:04:18 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:14 ; elapsed = 00:04:18 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |   188|
|5     |LUT1       |    38|
|6     |LUT2       |   257|
|7     |LUT3       |   354|
|8     |LUT4       |   769|
|9     |LUT5       |   603|
|10    |LUT6       |  1417|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |    16|
|13    |MUXF8      |     8|
|14    |RAM32M     |    20|
|15    |RAM64M     |    14|
|16    |RAMB36E1   |     2|
|17    |RAMB36E1_1 |     1|
|18    |RAMB36E1_2 |     1|
|19    |RAMB36E1_3 |     1|
|20    |RAMB36E1_4 |     1|
|21    |RAMB36E1_5 |     4|
|22    |RAMB36E1_6 |    32|
|23    |FDCE       |    16|
|24    |FDRE       |  2140|
|25    |FDSE       |   132|
|26    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------------------------+------+
|      |Instance                                           |Module                                        |Cells |
+------+---------------------------------------------------+----------------------------------------------+------+
|1     |top                                                |                                              |  6021|
|2     |  U0                                               |toplevel                                      |  6021|
|3     |    clkgen                                         |clock_generator                               |    24|
|4     |      inst                                         |clock_generator_clk_wiz                       |    24|
|5     |    aee_ram                                        |pp_soc_memory                                 |    25|
|6     |    aee_rom                                        |aee_rom_wrapper                               |     8|
|7     |      rom                                          |aee_rom                                       |     4|
|8     |        U0                                         |blk_mem_gen_v8_4_2                            |     4|
|9     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                      |     4|
|10    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                               |     4|
|11    |              \valid.cstr                          |blk_mem_gen_generic_cstr                      |     4|
|12    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                        |     1|
|13    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                 |     1|
|14    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0        |     1|
|15    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0 |     1|
|16    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1        |     1|
|17    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1 |     1|
|18    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2        |     1|
|19    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2 |     1|
|20    |    gpio                                           |pp_soc_gpio                                   |    61|
|21    |    intercon_error                                 |pp_soc_intercon                               |   181|
|22    |    main_memory                                    |pp_soc_memory__parameterized0                 |    59|
|23    |    processor                                      |pp_potato                                     |  4856|
|24    |      arbiter                                      |pp_wb_arbiter                                 |   656|
|25    |      dmem_if                                      |pp_wb_adapter                                 |   148|
|26    |      \icache_enabled.icache                       |pp_icache                                     |   631|
|27    |      processor                                    |pp_core                                       |  3421|
|28    |        regfile                                    |pp_register_file                              |    76|
|29    |        csr_unit                                   |pp_csr_unit                                   |   748|
|30    |          cycle_counter                            |pp_counter                                    |    81|
|31    |          instret_counter                          |pp_counter_5                                  |   113|
|32    |          timer_counter                            |pp_counter_6                                  |   113|
|33    |        decode                                     |pp_decode                                     |   408|
|34    |        execute                                    |pp_execute                                    |  1258|
|35    |          alu_instance                             |pp_alu                                        |   341|
|36    |          branch_comparator                        |pp_comparator                                 |    12|
|37    |        fetch                                      |pp_fetch                                      |   142|
|38    |        memory                                     |pp_memory                                     |   306|
|39    |        writeback                                  |pp_writeback                                  |   393|
|40    |    reset_controller                               |pp_soc_reset                                  |    12|
|41    |    timer0                                         |pp_soc_timer                                  |   135|
|42    |    timer1                                         |pp_soc_timer_0                                |   176|
|43    |    uart0                                          |pp_soc_uart                                   |   236|
|44    |      recv_buffer                                  |pp_fifo_3                                     |    43|
|45    |      send_buffer                                  |pp_fifo_4                                     |    51|
|46    |    uart1                                          |pp_soc_uart_1                                 |   236|
|47    |      recv_buffer                                  |pp_fifo                                       |    44|
|48    |      send_buffer                                  |pp_fifo_2                                     |    51|
+------+---------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1236.277 ; gain = 845.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 267 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:04:10 . Memory (MB): peak = 1236.277 ; gain = 704.465
Synthesis Optimization Complete : Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1236.277 ; gain = 845.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1236.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
394 Infos, 110 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:20 ; elapsed = 00:04:24 . Memory (MB): peak = 1236.277 ; gain = 856.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1236.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VDesign/RISCV32I/RISCV32I.runs/design_1_toplevel_0_2_synth_1/design_1_toplevel_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_toplevel_0_2, cache-ID = 968d4b9624725c0d
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1236.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VDesign/RISCV32I/RISCV32I.runs/design_1_toplevel_0_2_synth_1/design_1_toplevel_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_toplevel_0_2_utilization_synth.rpt -pb design_1_toplevel_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 19:05:45 2019...
