[{"DBLP title": "High-Performance Hardware Merge Sorter.", "DBLP authors": ["Susumu Mashimo", "Thiem Van Chu", "Kenji Kise"], "year": 2017, "MAG papers": [{"PaperId": 2733107613, "PaperTitle": "high performance hardware merge sorter", "Year": 2017, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"tokyo institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Communication-Aware MCMC Method for Big Data Applications on FPGAs.", "DBLP authors": ["Shuanglong Liu", "Christos-Savvas Bouganis"], "year": 2017, "MAG papers": [{"PaperId": 2729070998, "PaperTitle": "communication aware mcmc method for big data applications on fpgas", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Terabyte Sort on FPGA-Accelerated Flash Storage.", "DBLP authors": ["Sang Woo Jun", "Shuotao Xu", "Arvind"], "year": 2017, "MAG papers": [{"PaperId": 2726442390, "PaperTitle": "terabyte sort on fpga accelerated flash storage", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "On Bit-Serial NoCs for FPGAs.", "DBLP authors": ["Nachiket Kapre"], "year": 2017, "MAG papers": [{"PaperId": 2725751346, "PaperTitle": "on bit serial nocs for fpgas", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Implementing FPGA Overlay NoCs Using the Xilinx UltraScale Memory Cascades.", "DBLP authors": ["Nachiket Kapre"], "year": 2017, "MAG papers": [{"PaperId": 2732589717, "PaperTitle": "implementing fpga overlay nocs using the xilinx ultrascale memory cascades", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient GPGPU Computing with Cross-Core Resource Sharing and Core Reconfiguration.", "DBLP authors": ["Ashutosh Dhar", "Deming Chen"], "year": 2017, "MAG papers": [{"PaperId": 2727422107, "PaperTitle": "efficient gpgpu computing with cross core resource sharing and core reconfiguration", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "An Architecture for the Acceleration of a Hybrid Leaky Integrate and Fire SNN on the Convey HC-2ex FPGA-Based Processor.", "DBLP authors": ["Emmanouil Kousanakis", "Apostolos Dollas", "Euripides Sotiriades", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos", "Athanasia Papoutsi", "Panagiotis C. Petrantonakis", "Panayiota Poirazi", "Spyridon Chavlis", "George Kastellakis"], "year": 2017, "MAG papers": [{"PaperId": 2731215068, "PaperTitle": "an architecture for the acceleration of a hybrid leaky integrate and fire snn on the convey hc 2ex fpga based processor", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technical university of crete": 3.0, "foundation for research technology hellas": 4.0, "university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Real-Time Charged Particle Trajectory Reconstruction at the Large Hadron Collider.", "DBLP authors": ["Edward Bartz", "Jorge Chaves", "Yuri Gershtein", "Eva Halkiadakis", "Michael D. Hildreth", "Savvas Kyriacou", "Kevin Lannon", "Anthony Lefeld", "Anders Ryd", "Louise Skinnari", "Robert Stone", "Charles Strohman", "Zhengcheng Tao", "Brian Winer", "Peter Wittich", "Zhiru Zhang", "Margaret Zientek"], "year": 2017, "MAG papers": [{"PaperId": 2670961837, "PaperTitle": "fpga based real time charged particle trajectory reconstruction at the large hadron collider", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rutgers university": 5.0, "cornell university": 8.0, "university of notre dame": 2.0, "ohio state university": 2.0}}], "source": "ES"}, {"DBLP title": "Bonded Force Computations on FPGAs.", "DBLP authors": ["Qingqing Xiong", "Martin C. Herbordt"], "year": 2017, "MAG papers": [{"PaperId": 2734163423, "PaperTitle": "bonded force computations on fpgas", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Particle-Grid Space Interpolation of an FPGA-Accelerated Particle-in-Cell Plasma Simulation.", "DBLP authors": ["Almomany Abedalmuhdi", "B. Earl Wells", "Ken-ichi Nishikawa"], "year": 2017, "MAG papers": [{"PaperId": 2726677039, "PaperTitle": "efficient particle grid space interpolation of an fpga accelerated particle in cell plasma simulation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of alabama in huntsville": 2.0}}], "source": "ES"}, {"DBLP title": "Customizing Neural Networks for Efficient FPGA Implementation.", "DBLP authors": ["Mohammad Samragh", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "year": 2017, "MAG papers": [{"PaperId": 2725615981, "PaperTitle": "customizing neural networks for efficient fpga implementation", "Year": 2017, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"university of california san diego": 2.0, "university of california": 1.0}}, {"PaperId": 3173970521, "PaperTitle": "customizing neural networks for efficient fpga implementation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Escher: A CNN Accelerator with Flexible Buffering to Minimize Off-Chip Transfer.", "DBLP authors": ["Yongming Shen", "Michael Ferdman", "Peter A. Milder"], "year": 2017, "MAG papers": [{"PaperId": 2603836393, "PaperTitle": "escher a cnn accelerator with flexible buffering to minimize off chip transfer", "Year": 2017, "CitationCount": 78, "EstimatedCitation": 86, "Affiliations": {"stony brook university": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Liqiang Lu", "Yun Liang", "Qingcheng Xiao", "Shengen Yan"], "year": 2017, "MAG papers": [{"PaperId": 2729080111, "PaperTitle": "evaluating fast algorithms for convolutional neural networks on fpgas", "Year": 2017, "CitationCount": 153, "EstimatedCitation": 197, "Affiliations": {"peking university": 3.0, "sensetime": 1.0}}], "source": "ES"}, {"DBLP title": "Using Runahead Execution to Hide Memory Latency in High Level Synthesis.", "DBLP authors": ["Shane T. Fleming", "David B. Thomas"], "year": 2017, "MAG papers": [{"PaperId": 2726379355, "PaperTitle": "using runahead execution to hide memory latency in high level synthesis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Energy Efficient Loop Unrolling for Low-Cost FPGAs.", "DBLP authors": ["Naveen Kumar Dumpala", "Shivukumar B. Patil", "Daniel E. Holcomb", "Russell Tessier"], "year": 2017, "MAG papers": [{"PaperId": 2731888263, "PaperTitle": "energy efficient loop unrolling for low cost fpgas", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}, {"DBLP title": "Evaluating Rapid Application Development with Python for Heterogeneous Processor-Based FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Gabriel Weisz", "Matthew French"], "year": 2017, "MAG papers": [{"PaperId": 3099952554, "PaperTitle": "evaluating rapid application development with python for heterogeneous processor based fpgas", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of southern california": 3.0}}, {"PaperId": 2615700708, "PaperTitle": "evaluating rapid application development with python for heterogeneous processor based fpgas", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "HLScope: High-Level Performance Debugging for FPGA Designs.", "DBLP authors": ["Young Kyu Choi", "Jason Cong"], "year": 2017, "MAG papers": [{"PaperId": 2724385931, "PaperTitle": "hlscope high level performance debugging for fpga designs", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california los angeles": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "TLegUp: A TMR Code Generation Tool for SRAM-Based FPGA Applications Using HLS.", "DBLP authors": ["Ganghee Lee", "Dimitris Agiakatsikas", "Tong Wu", "Ediz Cetin", "Oliver Diessel"], "year": 2017, "MAG papers": [{"PaperId": 2727153226, "PaperTitle": "tlegup a tmr code generation tool for sram based fpga applications using hls", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of new south wales": 4.0, "macquarie university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices.", "DBLP authors": ["Jeffrey Goeders"], "year": 2017, "MAG papers": [{"PaperId": 2727326899, "PaperTitle": "enabling long debug traces of hls circuits using bandwidth limited off chip storage devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation.", "DBLP authors": ["John Mawer", "Oscar Palomar", "Cosmin Gorgovan", "Andy Nisbet", "Will Toms", "Mikel Luj\u00e1n"], "year": 2017, "MAG papers": [{"PaperId": 2618243423, "PaperTitle": "the potential of dynamic binary modification and cpu fpga socs for simulation", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"barcelona supercomputing center": 1.0, "university of manchester": 3.0}}], "source": "ES"}, {"DBLP title": "FP-DNN: An Automated Framework for Mapping Deep Neural Networks onto FPGAs with RTL-HLS Hybrid Templates.", "DBLP authors": ["Yijin Guan", "Hao Liang", "Ningyi Xu", "Wenqiang Wang", "Shaoshuai Shi", "Xi Chen", "Guangyu Sun", "Wei Zhang", "Jason Cong"], "year": 2017, "MAG papers": [{"PaperId": 2727238169, "PaperTitle": "fp dnn an automated framework for mapping deep neural networks onto fpgas with rtl hls hybrid templates", "Year": 2017, "CitationCount": 188, "EstimatedCitation": 226, "Affiliations": {"microsoft": 2.0, "alibaba group": 1.0, "peking university": 2.0, "university of california los angeles": 1.0, "the chinese university of hong kong": 1.0, "harbin institute of technology": 1.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off.", "DBLP authors": ["Kaan Kara", "Dan Alistarh", "Gustavo Alonso", "Onur Mutlu", "Ce Zhang"], "year": 2017, "MAG papers": [{"PaperId": 2732291649, "PaperTitle": "fpga accelerated dense linear machine learning a precision convergence trade off", "Year": 2017, "CitationCount": 41, "EstimatedCitation": 68, "Affiliations": {"eth zurich": 3.0, "carnegie mellon university": 1.0, "autonomous university of guerrero": 1.0}}], "source": "ES"}, {"DBLP title": "A Configurable FPGA Implementation of the Tanh Function Using DCT Interpolation.", "DBLP authors": ["Ahmed M. Abdelsalam", "J. M. Pierre Langlois", "Farida Cheriet"], "year": 2017, "MAG papers": [{"PaperId": 2732578738, "PaperTitle": "a configurable fpga implementation of the tanh function using dct interpolation", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ecole polytechnique de montreal": 3.0}}], "source": "ES"}, {"DBLP title": "ParaDiMe: A Distributed Memory FPGA Router Based on Speculative Parallelism and Path Encoding.", "DBLP authors": ["Chin Hau Hoo", "Akash Kumar"], "year": 2017, "MAG papers": [{"PaperId": 2725774997, "PaperTitle": "paradime a distributed memory fpga router based on speculative parallelism and path encoding", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"dresden university of technology": 1.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Automata-to-Routing: An Open-Source Toolchain for Design-Space Exploration of Spatial Automata Processing Architectures.", "DBLP authors": ["Jack Wadden", "Samira Manabi Khan", "Kevin Skadron"], "year": 2017, "MAG papers": [{"PaperId": 2728959903, "PaperTitle": "automata to routing an open source toolchain for design space exploration of spatial automata processing architectures", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Relocating Encrypted Partial Bitstreams by Advance Task Address Loading.", "DBLP authors": ["Adewale Adetomi", "Godwin Enemali", "Tughrul Arslan"], "year": 2017, "MAG papers": [{"PaperId": 2728434407, "PaperTitle": "relocating encrypted partial bitstreams by advance task address loading", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "K-Mer Counting Using Bloom Filters with an FPGA-Attached HMC.", "DBLP authors": ["Nathaniel McVicar", "Chih-Ching Lin", "Scott Hauck"], "year": 2017, "MAG papers": [{"PaperId": 2731118616, "PaperTitle": "k mer counting using bloom filters with an fpga attached hmc", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"microsoft": 1.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Centaur: A Framework for Hybrid CPU-FPGA Databases.", "DBLP authors": ["Muhsen Owaida", "David Sidler", "Kaan Kara", "Gustavo Alonso"], "year": 2017, "MAG papers": [{"PaperId": 2724920573, "PaperTitle": "centaur a framework for hybrid cpu fpga databases", "Year": 2017, "CitationCount": 47, "EstimatedCitation": 68, "Affiliations": {"eth zurich": 3.0, "instituto politecnico nacional": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Network Function Virtualization for Heterogeneous Middleboxes.", "DBLP authors": ["Xuzhi Zhang", "Xiaozhe Shao", "George Provelengios", "Naveen Kumar Dumpala", "Lixin Gao", "Russell Tessier"], "year": 2017, "MAG papers": [{"PaperId": 2727292057, "PaperTitle": "scalable network function virtualization for heterogeneous middleboxes", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of massachusetts amherst": 6.0}}], "source": "ES"}, {"DBLP title": "A Nanosecond-Level Hybrid Table Design for Financial Market Data Generators.", "DBLP authors": ["Haohuan Fu", "Conghui He", "Wayne Luk", "Weijia Li", "Guangwen Yang"], "year": 2017, "MAG papers": [{"PaperId": 2697402822, "PaperTitle": "a nanosecond level hybrid table design for financial market data generators", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 1.0, "tsinghua university": 4.0}}], "source": "ES"}]