// Seed: 63556476
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  assign module_1.id_2 = 0;
  inout wire id_1;
  assign module_2.id_3 = 0;
  logic id_4;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    output uwire id_10
);
  wire id_12;
  nand primCall (id_2, id_6, id_0, id_12);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
