// Seed: 277311524
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    input supply1 id_9,
    output supply1 id_10,
    output supply0 id_11,
    input supply0 id_12
    , id_22,
    input wor id_13,
    input wire id_14,
    input supply1 id_15,
    input wor id_16,
    output tri0 id_17,
    input supply1 id_18,
    input supply0 id_19,
    output supply1 id_20
);
  module_0();
endmodule
