// Seed: 497393431
module module_0 (
    input  wand id_0,
    input  wand id_1,
    input  tri  id_2,
    output tri0 id_3,
    output wire id_4,
    input  wor  id_5,
    output wand id_6,
    input  tri  id_7,
    output wand id_8,
    input  wand id_9
);
  wire id_11 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd36
) (
    input uwire id_0,
    input tri id_1,
    input uwire id_2
    , id_11,
    output wor id_3,
    input uwire id_4,
    output wor id_5,
    input tri _id_6,
    input supply1 id_7,
    input tri id_8,
    output tri1 id_9
);
  logic [1 : id_6] id_12, id_13;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_3,
      id_9,
      id_8,
      id_9,
      id_7,
      id_5,
      id_8
  );
endmodule
