// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_scale_and_twoNorm_Scaled (
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        colScale,
        dualInfeasConstr_axpyfifo_dout,
        dualInfeasConstr_axpyfifo_empty_n,
        dualInfeasConstr_axpyfifo_read,
        dPrimalInfeasRes_din,
        dPrimalInfeasRes_full_n,
        dPrimalInfeasRes_write,
        n,
        ap_clk,
        ap_rst,
        colScale_ap_vld,
        n_ap_vld,
        ap_start,
        dualInfeasConstr_axpyfifo_num_data_valid,
        dualInfeasConstr_axpyfifo_fifo_cap,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [63:0] m_axi_gmem4_AWADDR;
output  [0:0] m_axi_gmem4_AWID;
output  [31:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [0:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [511:0] m_axi_gmem4_WDATA;
output  [63:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [0:0] m_axi_gmem4_WID;
output  [0:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [63:0] m_axi_gmem4_ARADDR;
output  [0:0] m_axi_gmem4_ARID;
output  [31:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [0:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [511:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [0:0] m_axi_gmem4_RID;
input  [12:0] m_axi_gmem4_RFIFONUM;
input  [0:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [0:0] m_axi_gmem4_BID;
input  [0:0] m_axi_gmem4_BUSER;
input  [63:0] colScale;
input  [511:0] dualInfeasConstr_axpyfifo_dout;
input   dualInfeasConstr_axpyfifo_empty_n;
output   dualInfeasConstr_axpyfifo_read;
output  [63:0] dPrimalInfeasRes_din;
input   dPrimalInfeasRes_full_n;
output   dPrimalInfeasRes_write;
input  [31:0] n;
input   ap_clk;
input   ap_rst;
input   colScale_ap_vld;
input   n_ap_vld;
input   ap_start;
input  [2:0] dualInfeasConstr_axpyfifo_num_data_valid;
input  [2:0] dualInfeasConstr_axpyfifo_fifo_cap;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    loadDDR_data_22_U0_ap_start;
wire    loadDDR_data_22_U0_ap_done;
wire    loadDDR_data_22_U0_ap_continue;
wire    loadDDR_data_22_U0_ap_idle;
wire    loadDDR_data_22_U0_ap_ready;
wire    loadDDR_data_22_U0_start_out;
wire    loadDDR_data_22_U0_start_write;
wire    loadDDR_data_22_U0_m_axi_gmem4_AWVALID;
wire   [63:0] loadDDR_data_22_U0_m_axi_gmem4_AWADDR;
wire   [0:0] loadDDR_data_22_U0_m_axi_gmem4_AWID;
wire   [31:0] loadDDR_data_22_U0_m_axi_gmem4_AWLEN;
wire   [2:0] loadDDR_data_22_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] loadDDR_data_22_U0_m_axi_gmem4_AWBURST;
wire   [1:0] loadDDR_data_22_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] loadDDR_data_22_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] loadDDR_data_22_U0_m_axi_gmem4_AWPROT;
wire   [3:0] loadDDR_data_22_U0_m_axi_gmem4_AWQOS;
wire   [3:0] loadDDR_data_22_U0_m_axi_gmem4_AWREGION;
wire   [0:0] loadDDR_data_22_U0_m_axi_gmem4_AWUSER;
wire    loadDDR_data_22_U0_m_axi_gmem4_WVALID;
wire   [511:0] loadDDR_data_22_U0_m_axi_gmem4_WDATA;
wire   [63:0] loadDDR_data_22_U0_m_axi_gmem4_WSTRB;
wire    loadDDR_data_22_U0_m_axi_gmem4_WLAST;
wire   [0:0] loadDDR_data_22_U0_m_axi_gmem4_WID;
wire   [0:0] loadDDR_data_22_U0_m_axi_gmem4_WUSER;
wire    loadDDR_data_22_U0_m_axi_gmem4_ARVALID;
wire   [63:0] loadDDR_data_22_U0_m_axi_gmem4_ARADDR;
wire   [0:0] loadDDR_data_22_U0_m_axi_gmem4_ARID;
wire   [31:0] loadDDR_data_22_U0_m_axi_gmem4_ARLEN;
wire   [2:0] loadDDR_data_22_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] loadDDR_data_22_U0_m_axi_gmem4_ARBURST;
wire   [1:0] loadDDR_data_22_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] loadDDR_data_22_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] loadDDR_data_22_U0_m_axi_gmem4_ARPROT;
wire   [3:0] loadDDR_data_22_U0_m_axi_gmem4_ARQOS;
wire   [3:0] loadDDR_data_22_U0_m_axi_gmem4_ARREGION;
wire   [0:0] loadDDR_data_22_U0_m_axi_gmem4_ARUSER;
wire    loadDDR_data_22_U0_m_axi_gmem4_RREADY;
wire    loadDDR_data_22_U0_m_axi_gmem4_BREADY;
wire   [511:0] loadDDR_data_22_U0_colScale_fifo_din;
wire    loadDDR_data_22_U0_colScale_fifo_write;
wire   [31:0] loadDDR_data_22_U0_n_c1_din;
wire    loadDDR_data_22_U0_n_c1_write;
wire    edot_U0_ap_start;
wire    edot_U0_ap_done;
wire    edot_U0_ap_continue;
wire    edot_U0_ap_idle;
wire    edot_U0_ap_ready;
wire    edot_U0_start_out;
wire    edot_U0_start_write;
wire    edot_U0_dualInfeasConstr_axpyfifo_read;
wire    edot_U0_colScale_fifo_read;
wire   [511:0] edot_U0_temp_din;
wire    edot_U0_temp_write;
wire    edot_U0_n_read;
wire   [31:0] edot_U0_n_c_din;
wire    edot_U0_n_c_write;
wire    twoNorm_23_U0_ap_start;
wire    twoNorm_23_U0_ap_done;
wire    twoNorm_23_U0_ap_continue;
wire    twoNorm_23_U0_ap_idle;
wire    twoNorm_23_U0_ap_ready;
wire    twoNorm_23_U0_temp_read;
wire    twoNorm_23_U0_n_read;
wire   [63:0] twoNorm_23_U0_dPrimalInfeasRes_din;
wire    twoNorm_23_U0_dPrimalInfeasRes_write;
wire    colScale_fifo_full_n;
wire   [511:0] colScale_fifo_dout;
wire   [2:0] colScale_fifo_num_data_valid;
wire   [2:0] colScale_fifo_fifo_cap;
wire    colScale_fifo_empty_n;
wire    n_c1_full_n;
wire   [31:0] n_c1_dout;
wire   [2:0] n_c1_num_data_valid;
wire   [2:0] n_c1_fifo_cap;
wire    n_c1_empty_n;
wire    temp_full_n;
wire   [511:0] temp_dout;
wire   [2:0] temp_num_data_valid;
wire   [2:0] temp_fifo_cap;
wire    temp_empty_n;
wire    n_c_full_n;
wire   [31:0] n_c_dout;
wire   [2:0] n_c_num_data_valid;
wire   [2:0] n_c_fifo_cap;
wire    n_c_empty_n;
wire   [0:0] start_for_edot_U0_din;
wire    start_for_edot_U0_full_n;
wire   [0:0] start_for_edot_U0_dout;
wire    start_for_edot_U0_empty_n;
wire   [0:0] start_for_twoNorm_23_U0_din;
wire    start_for_twoNorm_23_U0_full_n;
wire   [0:0] start_for_twoNorm_23_U0_dout;
wire    start_for_twoNorm_23_U0_empty_n;

Infeasi_Res_S2_loadDDR_data_22 loadDDR_data_22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_22_U0_ap_start),
    .start_full_n(start_for_edot_U0_full_n),
    .ap_done(loadDDR_data_22_U0_ap_done),
    .ap_continue(loadDDR_data_22_U0_ap_continue),
    .ap_idle(loadDDR_data_22_U0_ap_idle),
    .ap_ready(loadDDR_data_22_U0_ap_ready),
    .start_out(loadDDR_data_22_U0_start_out),
    .start_write(loadDDR_data_22_U0_start_write),
    .m_axi_gmem4_AWVALID(loadDDR_data_22_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(loadDDR_data_22_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(loadDDR_data_22_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(loadDDR_data_22_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(loadDDR_data_22_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(loadDDR_data_22_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(loadDDR_data_22_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(loadDDR_data_22_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(loadDDR_data_22_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(loadDDR_data_22_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(loadDDR_data_22_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(loadDDR_data_22_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(loadDDR_data_22_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(loadDDR_data_22_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(loadDDR_data_22_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(loadDDR_data_22_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(loadDDR_data_22_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(loadDDR_data_22_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(loadDDR_data_22_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(loadDDR_data_22_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(loadDDR_data_22_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(loadDDR_data_22_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(loadDDR_data_22_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(loadDDR_data_22_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(loadDDR_data_22_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(loadDDR_data_22_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(loadDDR_data_22_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(loadDDR_data_22_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(loadDDR_data_22_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(loadDDR_data_22_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
    .m_axi_gmem4_RREADY(loadDDR_data_22_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
    .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
    .m_axi_gmem4_RID(m_axi_gmem4_RID),
    .m_axi_gmem4_RFIFONUM(m_axi_gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(m_axi_gmem4_RUSER),
    .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(loadDDR_data_22_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .mem(colScale),
    .colScale_fifo_din(loadDDR_data_22_U0_colScale_fifo_din),
    .colScale_fifo_num_data_valid(colScale_fifo_num_data_valid),
    .colScale_fifo_fifo_cap(colScale_fifo_fifo_cap),
    .colScale_fifo_full_n(colScale_fifo_full_n),
    .colScale_fifo_write(loadDDR_data_22_U0_colScale_fifo_write),
    .len(n),
    .n_c1_din(loadDDR_data_22_U0_n_c1_din),
    .n_c1_num_data_valid(n_c1_num_data_valid),
    .n_c1_fifo_cap(n_c1_fifo_cap),
    .n_c1_full_n(n_c1_full_n),
    .n_c1_write(loadDDR_data_22_U0_n_c1_write)
);

Infeasi_Res_S2_edot edot_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(edot_U0_ap_start),
    .start_full_n(start_for_twoNorm_23_U0_full_n),
    .ap_done(edot_U0_ap_done),
    .ap_continue(edot_U0_ap_continue),
    .ap_idle(edot_U0_ap_idle),
    .ap_ready(edot_U0_ap_ready),
    .start_out(edot_U0_start_out),
    .start_write(edot_U0_start_write),
    .dualInfeasConstr_axpyfifo_dout(dualInfeasConstr_axpyfifo_dout),
    .dualInfeasConstr_axpyfifo_num_data_valid(dualInfeasConstr_axpyfifo_num_data_valid),
    .dualInfeasConstr_axpyfifo_fifo_cap(dualInfeasConstr_axpyfifo_fifo_cap),
    .dualInfeasConstr_axpyfifo_empty_n(dualInfeasConstr_axpyfifo_empty_n),
    .dualInfeasConstr_axpyfifo_read(edot_U0_dualInfeasConstr_axpyfifo_read),
    .colScale_fifo_dout(colScale_fifo_dout),
    .colScale_fifo_num_data_valid(colScale_fifo_num_data_valid),
    .colScale_fifo_fifo_cap(colScale_fifo_fifo_cap),
    .colScale_fifo_empty_n(colScale_fifo_empty_n),
    .colScale_fifo_read(edot_U0_colScale_fifo_read),
    .temp_din(edot_U0_temp_din),
    .temp_num_data_valid(temp_num_data_valid),
    .temp_fifo_cap(temp_fifo_cap),
    .temp_full_n(temp_full_n),
    .temp_write(edot_U0_temp_write),
    .n_dout(n_c1_dout),
    .n_num_data_valid(n_c1_num_data_valid),
    .n_fifo_cap(n_c1_fifo_cap),
    .n_empty_n(n_c1_empty_n),
    .n_read(edot_U0_n_read),
    .n_c_din(edot_U0_n_c_din),
    .n_c_num_data_valid(n_c_num_data_valid),
    .n_c_fifo_cap(n_c_fifo_cap),
    .n_c_full_n(n_c_full_n),
    .n_c_write(edot_U0_n_c_write)
);

Infeasi_Res_S2_twoNorm_23 twoNorm_23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(twoNorm_23_U0_ap_start),
    .ap_done(twoNorm_23_U0_ap_done),
    .ap_continue(twoNorm_23_U0_ap_continue),
    .ap_idle(twoNorm_23_U0_ap_idle),
    .ap_ready(twoNorm_23_U0_ap_ready),
    .temp_dout(temp_dout),
    .temp_num_data_valid(temp_num_data_valid),
    .temp_fifo_cap(temp_fifo_cap),
    .temp_empty_n(temp_empty_n),
    .temp_read(twoNorm_23_U0_temp_read),
    .n_dout(n_c_dout),
    .n_num_data_valid(n_c_num_data_valid),
    .n_fifo_cap(n_c_fifo_cap),
    .n_empty_n(n_c_empty_n),
    .n_read(twoNorm_23_U0_n_read),
    .dPrimalInfeasRes_din(twoNorm_23_U0_dPrimalInfeasRes_din),
    .dPrimalInfeasRes_num_data_valid(3'd0),
    .dPrimalInfeasRes_fifo_cap(3'd0),
    .dPrimalInfeasRes_full_n(dPrimalInfeasRes_full_n),
    .dPrimalInfeasRes_write(twoNorm_23_U0_dPrimalInfeasRes_write)
);

Infeasi_Res_S2_fifo_w512_d3_S colScale_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_22_U0_colScale_fifo_din),
    .if_full_n(colScale_fifo_full_n),
    .if_write(loadDDR_data_22_U0_colScale_fifo_write),
    .if_dout(colScale_fifo_dout),
    .if_num_data_valid(colScale_fifo_num_data_valid),
    .if_fifo_cap(colScale_fifo_fifo_cap),
    .if_empty_n(colScale_fifo_empty_n),
    .if_read(edot_U0_colScale_fifo_read)
);

Infeasi_Res_S2_fifo_w32_d2_S n_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_22_U0_n_c1_din),
    .if_full_n(n_c1_full_n),
    .if_write(loadDDR_data_22_U0_n_c1_write),
    .if_dout(n_c1_dout),
    .if_num_data_valid(n_c1_num_data_valid),
    .if_fifo_cap(n_c1_fifo_cap),
    .if_empty_n(n_c1_empty_n),
    .if_read(edot_U0_n_read)
);

Infeasi_Res_S2_fifo_w512_d2_S temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(edot_U0_temp_din),
    .if_full_n(temp_full_n),
    .if_write(edot_U0_temp_write),
    .if_dout(temp_dout),
    .if_num_data_valid(temp_num_data_valid),
    .if_fifo_cap(temp_fifo_cap),
    .if_empty_n(temp_empty_n),
    .if_read(twoNorm_23_U0_temp_read)
);

Infeasi_Res_S2_fifo_w32_d2_S n_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(edot_U0_n_c_din),
    .if_full_n(n_c_full_n),
    .if_write(edot_U0_n_c_write),
    .if_dout(n_c_dout),
    .if_num_data_valid(n_c_num_data_valid),
    .if_fifo_cap(n_c_fifo_cap),
    .if_empty_n(n_c_empty_n),
    .if_read(twoNorm_23_U0_n_read)
);

Infeasi_Res_S2_start_for_edot_U0 start_for_edot_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_edot_U0_din),
    .if_full_n(start_for_edot_U0_full_n),
    .if_write(loadDDR_data_22_U0_start_write),
    .if_dout(start_for_edot_U0_dout),
    .if_empty_n(start_for_edot_U0_empty_n),
    .if_read(edot_U0_ap_ready)
);

Infeasi_Res_S2_start_for_twoNorm_23_U0 start_for_twoNorm_23_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_twoNorm_23_U0_din),
    .if_full_n(start_for_twoNorm_23_U0_full_n),
    .if_write(edot_U0_start_write),
    .if_dout(start_for_twoNorm_23_U0_dout),
    .if_empty_n(start_for_twoNorm_23_U0_empty_n),
    .if_read(twoNorm_23_U0_ap_ready)
);

assign ap_done = twoNorm_23_U0_ap_done;

assign ap_idle = (twoNorm_23_U0_ap_idle & loadDDR_data_22_U0_ap_idle & edot_U0_ap_idle);

assign ap_ready = loadDDR_data_22_U0_ap_ready;

assign dPrimalInfeasRes_din = twoNorm_23_U0_dPrimalInfeasRes_din;

assign dPrimalInfeasRes_write = twoNorm_23_U0_dPrimalInfeasRes_write;

assign dualInfeasConstr_axpyfifo_read = edot_U0_dualInfeasConstr_axpyfifo_read;

assign edot_U0_ap_continue = 1'b1;

assign edot_U0_ap_start = start_for_edot_U0_empty_n;

assign loadDDR_data_22_U0_ap_continue = 1'b1;

assign loadDDR_data_22_U0_ap_start = ap_start;

assign m_axi_gmem4_ARADDR = loadDDR_data_22_U0_m_axi_gmem4_ARADDR;

assign m_axi_gmem4_ARBURST = loadDDR_data_22_U0_m_axi_gmem4_ARBURST;

assign m_axi_gmem4_ARCACHE = loadDDR_data_22_U0_m_axi_gmem4_ARCACHE;

assign m_axi_gmem4_ARID = loadDDR_data_22_U0_m_axi_gmem4_ARID;

assign m_axi_gmem4_ARLEN = loadDDR_data_22_U0_m_axi_gmem4_ARLEN;

assign m_axi_gmem4_ARLOCK = loadDDR_data_22_U0_m_axi_gmem4_ARLOCK;

assign m_axi_gmem4_ARPROT = loadDDR_data_22_U0_m_axi_gmem4_ARPROT;

assign m_axi_gmem4_ARQOS = loadDDR_data_22_U0_m_axi_gmem4_ARQOS;

assign m_axi_gmem4_ARREGION = loadDDR_data_22_U0_m_axi_gmem4_ARREGION;

assign m_axi_gmem4_ARSIZE = loadDDR_data_22_U0_m_axi_gmem4_ARSIZE;

assign m_axi_gmem4_ARUSER = loadDDR_data_22_U0_m_axi_gmem4_ARUSER;

assign m_axi_gmem4_ARVALID = loadDDR_data_22_U0_m_axi_gmem4_ARVALID;

assign m_axi_gmem4_AWADDR = 64'd0;

assign m_axi_gmem4_AWBURST = 2'd0;

assign m_axi_gmem4_AWCACHE = 4'd0;

assign m_axi_gmem4_AWID = 1'd0;

assign m_axi_gmem4_AWLEN = 32'd0;

assign m_axi_gmem4_AWLOCK = 2'd0;

assign m_axi_gmem4_AWPROT = 3'd0;

assign m_axi_gmem4_AWQOS = 4'd0;

assign m_axi_gmem4_AWREGION = 4'd0;

assign m_axi_gmem4_AWSIZE = 3'd0;

assign m_axi_gmem4_AWUSER = 1'd0;

assign m_axi_gmem4_AWVALID = 1'b0;

assign m_axi_gmem4_BREADY = 1'b0;

assign m_axi_gmem4_RREADY = loadDDR_data_22_U0_m_axi_gmem4_RREADY;

assign m_axi_gmem4_WDATA = 512'd0;

assign m_axi_gmem4_WID = 1'd0;

assign m_axi_gmem4_WLAST = 1'b0;

assign m_axi_gmem4_WSTRB = 64'd0;

assign m_axi_gmem4_WUSER = 1'd0;

assign m_axi_gmem4_WVALID = 1'b0;

assign start_for_edot_U0_din = 1'b1;

assign start_for_twoNorm_23_U0_din = 1'b1;

assign twoNorm_23_U0_ap_continue = ap_continue;

assign twoNorm_23_U0_ap_start = start_for_twoNorm_23_U0_empty_n;

endmodule //Infeasi_Res_S2_scale_and_twoNorm_Scaled
