 
{
    
    "BENCHMARKS": {
        "dbg_el2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/dbg/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "free_clk",
                "Clock3": "clk_override"
            }
        },
        "dec_el2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/dec/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "free_clk",
                "Clock3": "active_clk",
                "Clock4": "free_l2clk"
            }
        },
        "dmi_el2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/dmi/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "tck",
                "Clock2": "core_clk"
            }
        },
        "exu_el2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/exu/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ifu_el2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/dec/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "free_l2clk",
                "Clock2": "active_clk",
                "Clock3": "clk"
            }
        },
        "lsu_el2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/lsu/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "active_clk",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "Core_Swerv_EL2": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/Core/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "jtag_tck",
                "Clock2": "clk"
            }
        },
        "EL2_ahb_to_axi4": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/lib/ahb_to_axi4/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "bus_clk_en",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "EL2_axi4_to_ahb": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/lib/axi4_to_ahb/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "bus_clk_en",
                "Clock3": "clk_override",
                "Clock4": "clk"
            }
        },
        "EL2_mem_lib": {
            "design":"RTL_Benchmark/SVerilog/Cores/chipsalliance/Cores-SweRV-EL2/design/lib/el2_ram/config.tcl",
            
            "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        }
    }
}