

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'
================================================================
* Date:           Thu Dec 26 18:43:23 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     131|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     131|    205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln94_fu_84_p2     |         +|   0|  0|  39|          32|           1|
    |sub_ln93_1_fu_121_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln93_fu_90_p2     |         -|   0|  0|  39|           1|          32|
    |Q_2_fu_140_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 151|          36|          99|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Q_fu_30                  |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_Q_1     |   9|          2|   32|         64|
    |n_fu_34                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   99|        198|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |Q_1_reg_167              |  32|   0|   32|          0|
    |Q_fu_30                  |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |lshr_ln93_1_reg_176      |  31|   0|   31|          0|
    |n_fu_34                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_92_1|  return value|
|sext_ln86       |   in|    6|     ap_none|                            sext_ln86|        scalar|
|n_out           |  out|   32|      ap_vld|                                n_out|       pointer|
|n_out_ap_vld    |  out|    1|      ap_vld|                                n_out|       pointer|
|Q_1_out         |  out|   32|      ap_vld|                              Q_1_out|       pointer|
|Q_1_out_ap_vld  |  out|    1|      ap_vld|                              Q_1_out|       pointer|
+----------------+-----+-----+------------+-------------------------------------+--------------+

