{"metadata":{"roleHeading":"Framework","externalID":"VHDLMachines","title":"VHDLMachines","modules":[{"name":"VHDLMachines"}],"symbolKind":"module","role":"collection"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","interfaceLanguage":"swift"},"kind":"symbol","topicSections":[{"title":"Protocols","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable"]},{"title":"Structures","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineInstance","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineMapping","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Parameter","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ReturnableVariable","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParser","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VariableMapping"]},{"title":"Type Aliases","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ActionName","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineName","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ParameterType"]},{"title":"Enumerations","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Time","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]},{"title":"Extended Modules","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing"]}],"sections":[],"hierarchy":{"paths":[[]]},"variants":[{"paths":["\/documentation\/vhdlmachines"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines/ArrangementVHDLRepresentable":{"navigatorTitle":[{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ArrangementVHDLRepresentable","kind":"identifier"}],"title":"ArrangementVHDLRepresentable","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementVHDLRepresentable","url":"\/documentation\/vhdlmachines\/arrangementvhdlrepresentable","kind":"symbol","abstract":[{"text":"An arrangement representation in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation":{"navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}],"type":"topic","abstract":[{"type":"text","text":"A struct defining the simplest type of "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"url":"\/documentation\/vhdlmachines\/machinerepresentation","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","title":"MachineRepresentation","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParser":{"navigatorTitle":[{"text":"VHDLParser","kind":"identifier"}],"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLParser","kind":"identifier"}],"title":"VHDLParser","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParser","url":"\/documentation\/vhdlmachines\/vhdlparser","kind":"symbol","abstract":[{"type":"text","text":"A parser for VHDL machines."}]},"doc://VHDLMachines/documentation/VHDLMachines/Transition":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Transition","type":"topic","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Transition","kind":"identifier"}],"navigatorTitle":[{"text":"Transition","kind":"identifier"}],"role":"symbol","title":"Transition","url":"\/documentation\/vhdlmachines\/transition","abstract":[{"type":"text","text":"A transition in a state machine."}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineInstance":{"type":"topic","navigatorTitle":[{"text":"MachineInstance","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineInstance","kind":"symbol","abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"MachineInstance"},{"text":" represents an instance of a machine that lives within an arrangement.","type":"text"}],"url":"\/documentation\/vhdlmachines\/machineinstance","title":"MachineInstance","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"MachineInstance","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/ArrangementRepresentation":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"ArrangementRepresentation"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ArrangementRepresentation","kind":"symbol","abstract":[{"type":"text","text":"This representation simply instantiates the machines within it’s scope."}],"url":"\/documentation\/vhdlmachines\/arrangementrepresentation","title":"ArrangementRepresentation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrangementRepresentation"}]},"doc://VHDLMachines/documentation/VHDLMachines/AfterStatement":{"type":"topic","navigatorTitle":[{"kind":"identifier","text":"AfterStatement"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/AfterStatement","kind":"symbol","abstract":[{"type":"text","text":"An after statement found commonly on "},{"code":"LLFSM","type":"codeVoice"},{"type":"text","text":" transitions."}],"url":"\/documentation\/vhdlmachines\/afterstatement","title":"AfterStatement","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"AfterStatement"}]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator":{"role":"symbol","navigatorTitle":[{"text":"VHDLGenerator","kind":"identifier"}],"abstract":[{"type":"text","text":"A generator that can generate a "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" from a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"type":"topic","title":"VHDLGenerator","url":"\/documentation\/vhdlmachines\/vhdlgenerator","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLGenerator","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"},"doc://VHDLMachines/documentation/VHDLMachines/ActionName":{"title":"ActionName","url":"\/documentation\/vhdlmachines\/actionname","abstract":[{"type":"text","text":"The type of a machine’s action."}],"role":"symbol","fragments":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"ActionName"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ActionName","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ActionName"}]},"doc://VHDLMachines/documentation/VHDLMachines/State":{"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}],"title":"State","type":"topic","url":"\/documentation\/vhdlmachines\/state","abstract":[{"text":"A state in a machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","navigatorTitle":[{"text":"State","kind":"identifier"}],"kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLCompiler":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler","type":"topic","kind":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLCompiler"}],"navigatorTitle":[{"kind":"identifier","text":"VHDLCompiler"}],"role":"symbol","title":"VHDLCompiler","url":"\/documentation\/vhdlmachines\/vhdlcompiler","abstract":[{"text":"A struct that compiles a VHDL machine into a VHDL source file (vhd).","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/Parameter":{"title":"Parameter","url":"\/documentation\/vhdlmachines\/parameter","abstract":[{"text":"A parameter is a type of external variable that is used to parameterise a machine.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Parameter","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Parameter","kind":"symbol","navigatorTitle":[{"text":"Parameter","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineName":{"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"MachineName"}],"abstract":[{"type":"text","text":"The type of a machine’s name."}],"type":"topic","title":"MachineName","url":"\/documentation\/vhdlmachines\/machinename","kind":"symbol","fragments":[{"kind":"keyword","text":"typealias"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineName"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineName"},"doc://VHDLMachines/documentation/VHDLMachines/VariableMapping":{"type":"topic","navigatorTitle":[{"text":"VariableMapping","kind":"identifier"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VariableMapping","kind":"symbol","abstract":[{"text":"A mapping from a source variable into a destination variable.","type":"text"}],"url":"\/documentation\/vhdlmachines\/variablemapping","title":"VariableMapping","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableMapping","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/ReturnableVariable":{"title":"ReturnableVariable","url":"\/documentation\/vhdlmachines\/returnablevariable","abstract":[{"text":"A variable that can be returned from a parameterised machine.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ReturnableVariable","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ReturnableVariable","kind":"symbol","navigatorTitle":[{"text":"ReturnableVariable","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineMapping":{"title":"MachineMapping","url":"\/documentation\/vhdlmachines\/machinemapping","abstract":[{"type":"text","text":"A machine mapping is a mapping of variables to the external interface of the machine."}],"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineMapping"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineMapping","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"MachineMapping"}]},"doc://VHDLMachines/documentation/VHDLMachines/ParameterType":{"navigatorTitle":[{"text":"ParameterType","kind":"identifier"}],"type":"topic","abstract":[{"text":"The type of a machine’s parameter type.","type":"text"}],"fragments":[{"text":"typealias","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ParameterType","kind":"identifier"}],"url":"\/documentation\/vhdlmachines\/parametertype","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/ParameterType","title":"ParameterType","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/Clock":{"title":"Clock","url":"\/documentation\/vhdlmachines\/clock","abstract":[{"text":"A clock represents an oscillating signal with a constant frequency\/period.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Clock","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","kind":"symbol","navigatorTitle":[{"text":"Clock","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/Time":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Time"}],"title":"Time","type":"topic","url":"\/documentation\/vhdlmachines\/time","abstract":[{"text":"A type that represents a time value.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Time","navigatorTitle":[{"kind":"identifier","text":"Time"}],"kind":"symbol"}}}