# lake
Yet another RISC-V core implemented in Verilog
