// Seed: 929977621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output uwire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  struct packed {logic [1 : 1 'b0] id_8;} [1 : -1] id_9 = id_2;
endmodule
module module_1 #(
    parameter id_1  = 32'd52,
    parameter id_18 = 32'd65,
    parameter id_5  = 32'd11
) (
    input uwire id_0,
    input supply1 _id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply1 _id_5,
    output tri0 id_6,
    output supply0 id_7,
    output wor id_8,
    output wor id_9,
    output wire id_10
);
  logic [7:0] id_12;
  assign id_10 = (id_12);
  assign id_9  = id_0 == id_3;
  wire id_13;
  parameter [id_1 : -1] id_14 = 1;
  wire [-1 : id_5] id_15;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13
  );
  wire id_16;
  logic [7:0] id_17;
  wire _id_18;
  assign id_12[-1] = 1'b0;
  assign id_17[id_18] = 1;
  wire id_19;
  wire id_20;
endmodule
