#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 24 15:29:46 2016
# Process ID: 19976
# Current directory: W:/Sonar/Sonar.runs/synth_1
# Command line: vivado.exe -log sonar.vds -mode batch -messageDb vivado.pb -notrace -source sonar.tcl
# Log file: W:/Sonar/Sonar.runs/synth_1/sonar.vds
# Journal file: W:/Sonar/Sonar.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sonar.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top sonar -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 315.621 ; gain = 109.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sonar' [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:3]
INFO: [Synth 8-638] synthesizing module 'design_1' [W:/Sonar/Sonar.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v:52]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:122]
INFO: [Synth 8-3491] module 'design_1_xadc_wiz_0_0_xadc_core_drp' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:113' bound to instance 'AXI_XADC_CORE_I' of component 'design_1_xadc_wiz_0_0_xadc_core_drp' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:159]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:140]
INFO: [Synth 8-3491] module 'drp_to_axi4stream' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd:55' bound to instance 'drp_to_axi4stream_inst' of component 'drp_to_axi4stream' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:269]
INFO: [Synth 8-638] synthesizing module 'drp_to_axi4stream' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd:82]
INFO: [Synth 8-113] binding component instance 'FIFO18E1_inst_data' to cell 'FIFO18E1' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd:229]
INFO: [Synth 8-113] binding component instance 'FIFO18E1_inst_tid' to cell 'FIFO18E1' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'drp_to_axi4stream' (1#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_drp_to_axi_stream.vhd:82]
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_xadc_core_drp' (2#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_xadc_core_drp.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0_axi_xadc' (3#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_axi_xadc.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_wiz_0_0' (4#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v:52]
WARNING: [Synth 8-350] instance 'ADC' of module 'design_1_xadc_wiz_0_0' requires 16 connections, but only 11 given [W:/Sonar/Sonar.srcs/sources_1/bd/design_1/hdl/design_1.v:139]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (8#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (9#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_fir_compiler_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fir_compiler_0_0/synth/design_1_fir_compiler_0_0.vhd:71]
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_6' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fir_compiler_v7_2/hdl/fir_compiler_v7_2.vhd:57' bound to instance 'U0' of component 'fir_compiler_v7_2_6' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fir_compiler_0_0/synth/design_1_fir_compiler_0_0.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'design_1_fir_compiler_0_0' (24#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fir_compiler_0_0/synth/design_1_fir_compiler_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1_cic_compiler_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_cic_compiler_0_0/synth/design_1_cic_compiler_0_0.vhd:72]
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_10' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cic_compiler_v4_0/hdl/cic_compiler_v4_0.vhd:55' bound to instance 'U0' of component 'cic_compiler_v4_0_10' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_cic_compiler_0_0/synth/design_1_cic_compiler_0_0.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'design_1_cic_compiler_0_0' (35#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_cic_compiler_0_0/synth/design_1_cic_compiler_0_0.vhd:72]
WARNING: [Synth 8-350] instance 'dist_downsample' of module 'design_1_cic_compiler_0_0' requires 8 connections, but only 7 given [W:/Sonar/Sonar.srcs/sources_1/bd/design_1/hdl/design_1.v:164]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_1' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1.vhd:75' bound to instance 'U0' of component 'fifo_generator_v13_1_1' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_0' (54#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_broadcaster_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_design_1_axis_broadcaster_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_broadcaster_v1_1_9_core' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_core.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (55#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (56#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_broadcaster_v1_1_9_core' (57#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_core.v:59]
INFO: [Synth 8-638] synthesizing module 'tdata_design_1_axis_broadcaster_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'tdata_design_1_axis_broadcaster_0_0' (58#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-638] synthesizing module 'tuser_design_1_axis_broadcaster_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'tuser_design_1_axis_broadcaster_0_0' (59#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-256] done synthesizing module 'top_design_1_axis_broadcaster_0_0' (60#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_broadcaster_0_0' (61#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_axis_broadcaster_0_0/synth/design_1_axis_broadcaster_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (62#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (63#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (64#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (65#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (66#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (67#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (68#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:71]
WARNING: [Synth 8-350] instance 'reset_gen' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [W:/Sonar/Sonar.srcs/sources_1/bd/design_1/hdl/design_1.v:191]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_1' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/synth/design_1_fifo_generator_0_1.vhd:73]
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_1' declared at 'w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_1/hdl/fifo_generator_v13_1.vhd:75' bound to instance 'U0' of component 'fifo_generator_v13_1_1' [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/synth/design_1_fifo_generator_0_1.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'design_1_fifo_generator_0_1' (69#1) [w:/Sonar/Sonar.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/synth/design_1_fifo_generator_0_1.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'design_1' (70#1) [W:/Sonar/Sonar.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
ERROR: [Synth 8-448] named port connection 'cic_rate_tdata' does not exist for instance 'block_design' of module 'design_1' [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:80]
ERROR: [Synth 8-448] named port connection 'cic_rate_tvalid' does not exist for instance 'block_design' of module 'design_1' [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:81]
WARNING: [Synth 8-689] width (32) of port connection 'velocity_in_tready' does not match port width (1) of module 'design_1' [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:91]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:91]
INFO: [Synth 8-638] synthesizing module 'seg_display' [W:/Sonar/Sonar.srcs/sources_1/new/seg_display.sv:3]
INFO: [Synth 8-226] default block is never used [W:/Sonar/Sonar.srcs/sources_1/new/seg_display.sv:86]
INFO: [Synth 8-638] synthesizing module 'bcd' [W:/Sonar/Sonar.srcs/sources_1/new/bcd.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'bcd' [W:/Sonar/Sonar.srcs/sources_1/new/bcd.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'seg_display' [W:/Sonar/Sonar.srcs/sources_1/new/seg_display.sv:3]
ERROR: [Synth 8-285] failed synthesizing module 'sonar' [W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 465.219 ; gain = 258.813
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 9 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 15:30:03 2016...
