#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fb7750 .scope module, "labM" "labM" 2 21;
 .timescale 0 0;
v0000000000f9f160_0 .var "address", 31 0;
v0000000000f9f700_0 .var "clk", 0 0;
v0000000000f9f8e0_0 .var "memIn", 31 0;
v0000000000f9fac0_0 .net "memOut", 31 0, v0000000000f9f520_0;  1 drivers
v0000000000f9fc00_0 .var "memRead", 0 0;
v0000000001016d70_0 .var "memWrite", 0 0;
S_0000000000f5eab0 .scope module, "data" "mem" 2 26, 3 14 0, S_0000000000fb7750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "memOut";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "memIn";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 1 "write";
P_0000000000fab260 .param/l "CAPACITY" 0 3 22, C4<1111111111111111>;
P_0000000000fab298 .param/l "DEBUG" 0 3 20, +C4<00000000000000000000000000000000>;
v0000000000f9fb60_0 .net *"_s3", 31 0, L_00000000010171d0;  1 drivers
v0000000000f9f480_0 .net "address", 31 0, v0000000000f9f160_0;  1 drivers
v0000000000f9f0c0 .array "arr", 65535 0, 31 0;
v0000000000f9fca0_0 .net "clk", 0 0, v0000000000f9f700_0;  1 drivers
v0000000000f9ff20_0 .var "fresh", 0 0;
v0000000000f9f7a0_0 .net "memIn", 31 0, v0000000000f9f8e0_0;  1 drivers
v0000000000f9f520_0 .var "memOut", 31 0;
v0000000000f9fde0_0 .net "read", 0 0, v0000000000f9fc00_0;  1 drivers
v0000000000f9f840_0 .net "write", 0 0, v0000000001016d70_0;  1 drivers
E_0000000000fa1840 .event posedge, v0000000000f9fca0_0;
E_0000000000fa1940 .event edge, L_00000000010171d0, v0000000000f9f480_0, v0000000000f9fde0_0;
L_00000000010171d0 .array/port v0000000000f9f0c0, v0000000000f9f160_0;
S_0000000000fa7160 .scope module, "register" "register" 3 79;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 2 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
P_0000000000fa1400 .param/l "SIZE" 0 3 85, +C4<00000000000000000000000000000010>;
o0000000000fbe218 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010162d0_0 .net "clk", 0 0, o0000000000fbe218;  0 drivers
o0000000000fbe4b8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000001016eb0_0 .net "d", 1 0, o0000000000fbe4b8;  0 drivers
o0000000000fbe278 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001017450_0 .net "enable", 0 0, o0000000000fbe278;  0 drivers
v0000000001016910_0 .net "q", 1 0, L_0000000001015f10;  1 drivers
L_0000000001015f10 .concat [ 1 1 0 0], v0000000001016e10_0, v0000000001016af0_0;
L_0000000001015fb0 .part o0000000000fbe4b8, 0, 1;
L_0000000001017270 .part o0000000000fbe4b8, 1, 1;
S_0000000000fb1650 .scope module, "myFF[0]" "ff" 3 90, 3 1 0, S_0000000000fa7160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000010173b0_0 .net "clk", 0 0, o0000000000fbe218;  alias, 0 drivers
v00000000010158d0_0 .net "d", 0 0, L_0000000001015fb0;  1 drivers
v0000000001015dd0_0 .net "enable", 0 0, o0000000000fbe278;  alias, 0 drivers
v0000000001016e10_0 .var "q", 0 0;
E_0000000000fa1480 .event posedge, v00000000010173b0_0;
S_0000000000fb17e0 .scope module, "myFF[1]" "ff" 3 90, 3 1 0, S_0000000000fa7160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v0000000001015e70_0 .net "clk", 0 0, o0000000000fbe218;  alias, 0 drivers
v0000000001015970_0 .net "d", 0 0, L_0000000001017270;  1 drivers
v0000000001016cd0_0 .net "enable", 0 0, o0000000000fbe278;  alias, 0 drivers
v0000000001016af0_0 .var "q", 0 0;
S_0000000000fa72f0 .scope module, "rf" "rf" 3 94;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1";
    .port_info 1 /OUTPUT 32 "RD2";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "W";
P_0000000000fa1440 .param/l "DEBUG" 0 3 99, +C4<00000000000000000000000000000000>;
v00000000010165f0_0 .var "RD1", 31 0;
v0000000001016410_0 .var "RD2", 31 0;
o0000000000fbe638 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000001015a10_0 .net "RN1", 4 0, o0000000000fbe638;  0 drivers
o0000000000fbe668 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000001016a50_0 .net "RN2", 4 0, o0000000000fbe668;  0 drivers
o0000000000fbe698 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010160f0_0 .net "W", 0 0, o0000000000fbe698;  0 drivers
o0000000000fbe6c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001016b90_0 .net "WD", 31 0, o0000000000fbe6c8;  0 drivers
o0000000000fbe6f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000001016f50_0 .net "WN", 4 0, o0000000000fbe6f8;  0 drivers
v00000000010169b0_0 .net *"_s10", 6 0, L_0000000001017310;  1 drivers
v0000000001016ff0_0 .net *"_s15", 31 0, L_0000000001017770;  1 drivers
v00000000010164b0_0 .net *"_s17", 6 0, L_0000000001015c90;  1 drivers
v0000000001017090_0 .net *"_s2", 31 0, L_00000000010176d0;  1 drivers
L_0000000001060118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010174f0_0 .net *"_s20", 1 0, L_0000000001060118;  1 drivers
L_0000000001060160 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000001016c30_0 .net/2u *"_s21", 6 0, L_0000000001060160;  1 drivers
v0000000001015ab0_0 .net *"_s23", 6 0, L_0000000001015d30;  1 drivers
v0000000001017130_0 .net *"_s4", 6 0, L_0000000001016190;  1 drivers
L_0000000001060088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001016370_0 .net *"_s7", 1 0, L_0000000001060088;  1 drivers
L_00000000010600d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000000001016870_0 .net/2u *"_s8", 6 0, L_00000000010600d0;  1 drivers
v0000000001016690 .array "arr", 31 1, 31 0;
o0000000000fbe908 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001016050_0 .net "clk", 0 0, o0000000000fbe908;  0 drivers
E_0000000000fa1880 .event posedge, v0000000001016050_0;
E_0000000000fa1ec0 .event edge, L_0000000001017770, v0000000001016a50_0;
E_0000000000fa1580 .event edge, L_00000000010176d0, v0000000001015a10_0;
L_00000000010176d0 .array/port v0000000001016690, L_0000000001017310;
L_0000000001016190 .concat [ 5 2 0 0], o0000000000fbe638, L_0000000001060088;
L_0000000001017310 .arith/sub 7, L_0000000001016190, L_00000000010600d0;
L_0000000001017770 .array/port v0000000001016690, L_0000000001015d30;
L_0000000001015c90 .concat [ 5 2 0 0], o0000000000fbe668, L_0000000001060118;
L_0000000001015d30 .arith/sub 7, L_0000000001015c90, L_0000000001060160;
S_0000000000f5e920 .scope module, "sk" "sk" 3 137;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "upper";
    .port_info 1 /OUTPUT 1 "lower";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
    .port_info 5 /INPUT 1 "d";
o0000000000fbeab8 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000fbeae8 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000fbeb18 .functor BUFZ 1, C4<z>; HiZ drive
o0000000000fbeb48 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000fa0960 .functor OR 1, o0000000000fbeab8, o0000000000fbeae8, o0000000000fbeb18, o0000000000fbeb48;
L_0000000000fa05e0 .functor NOT 1, o0000000000fbeb18, C4<0>, C4<0>, C4<0>;
L_0000000000fa0880 .functor XOR 1, o0000000000fbeab8, o0000000000fbeae8, L_0000000000fa05e0, o0000000000fbeb48;
v0000000001015b50_0 .net "a", 0 0, o0000000000fbeab8;  0 drivers
v0000000001016550_0 .net "b", 0 0, o0000000000fbeae8;  0 drivers
v0000000001016730_0 .net "c", 0 0, o0000000000fbeb18;  0 drivers
v00000000010167d0_0 .net "d", 0 0, o0000000000fbeb48;  0 drivers
v0000000001015bf0_0 .net "lower", 0 0, L_0000000000fa0880;  1 drivers
v0000000001017590_0 .net "notC", 0 0, L_0000000000fa05e0;  1 drivers
v0000000001017630_0 .net "upper", 0 0, L_0000000000fa0960;  1 drivers
    .scope S_0000000000f5eab0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f9ff20_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000f5eab0;
T_1 ;
    %wait E_0000000000fa1940;
    %load/vec4 v0000000000f9ff20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f9ff20_0, 0, 1;
    %vpi_call 3 35 "$readmemh", "ram.dat", v0000000000f9f0c0 {0 0 0};
T_1.0 ;
    %load/vec4 v0000000000f9fde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000f9f480_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000f9f520_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000000f9f480_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000000f9f520_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %ix/getv 4, v0000000000f9f480_0;
    %load/vec4a v0000000000f9f0c0, 4;
    %store/vec4 v0000000000f9f520_0, 0, 32;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f5eab0;
T_2 ;
    %wait E_0000000000fa1840;
    %load/vec4 v0000000000f9f840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000000f9f480_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000f9f480_0;
    %cmpi/u 65535, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 3 67 "$display", "Address %d out of range %d", v0000000000f9f480_0, P_0000000000fab260 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000000f9f7a0_0;
    %ix/getv 3, v0000000000f9f480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000f9f0c0, 0, 4;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fb7750;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001016d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f9fc00_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000000f9f160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f9f700_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000000000f9f8e0_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f9fc00_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 35 "$display", "Address %d contains %h", v0000000000f9f160_0, v0000000000f9fac0_0 {0 0 0};
    %load/vec4 v0000000000f9f160_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000f9f160_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f9fc00_0, 0, 1;
    %pushi/vec4 2309737967, 0, 32;
    %store/vec4 v0000000000f9f8e0_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f9fc00_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 40 "$display", "Address %d contains %h", v0000000000f9f160_0, v0000000000f9fac0_0 {0 0 0};
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001016d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f9fc00_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000000f9f160_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 4, 0;
    %vpi_call 2 47 "$display", "Address %d contains %h", v0000000000f9f160_0, v0000000000f9fac0_0 {0 0 0};
    %load/vec4 v0000000000f9f160_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000f9f160_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000000fb7750;
T_4 ;
    %delay 4, 0;
    %load/vec4 v0000000000f9f700_0;
    %inv;
    %store/vec4 v0000000000f9f700_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000fb1650;
T_5 ;
    %wait E_0000000000fa1480;
    %load/vec4 v0000000001015dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000010158d0_0;
    %assign/vec4 v0000000001016e10_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fb17e0;
T_6 ;
    %wait E_0000000000fa1480;
    %load/vec4 v0000000001016cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000001015970_0;
    %assign/vec4 v0000000001016af0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fa72f0;
T_7 ;
    %wait E_0000000000fa1580;
    %load/vec4 v0000000001015a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010165f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000001015a10_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000001016690, 4;
    %store/vec4 v00000000010165f0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000fa72f0;
T_8 ;
    %wait E_0000000000fa1ec0;
    %load/vec4 v0000000001016a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001016410_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001016a50_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0000000001016690, 4;
    %store/vec4 v0000000001016410_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000fa72f0;
T_9 ;
    %wait E_0000000000fa1880;
    %load/vec4 v00000000010160f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001016f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000001016b90_0;
    %load/vec4 v0000000001016f50_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v0000000001016690, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LabM4.v";
    "modules.v";
