Classic Timing Analyzer report for datapath
Wed Nov 24 21:55:11 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                                                                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 33.947 ns                        ; exp_r_alu:U3|dr2[0] ; seg[1]                                                                                                                                        ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 33.15 MHz ( period = 30.162 ns ) ; exp_r_alu:U3|dr2[0] ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                                                                                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                           ; To                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.15 MHz ( period = 30.162 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 14.836 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.670 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 14.590 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.518 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.514 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.514 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.512 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.480 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.495 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.380 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.445 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.230 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.370 ns               ;
; N/A                                     ; 34.23 MHz ( period = 29.218 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.364 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.082 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.296 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.074 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.292 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.990 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.250 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.926 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 14.218 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.766 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.138 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.716 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 14.113 ns               ;
; N/A                                     ; 35.30 MHz ( period = 28.326 ns )                    ; exp_r_alu:U3|dr2[6]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.918 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.278 ns )                    ; fsmctrl:U0|vmcode[7]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.318 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.214 ns )                    ; fsmctrl:U0|vmcode[9]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.286 ns               ;
; N/A                                     ; 35.64 MHz ( period = 28.062 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.209 ns               ;
; N/A                                     ; 35.79 MHz ( period = 27.938 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.724 ns               ;
; N/A                                     ; 35.82 MHz ( period = 27.916 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 13.713 ns               ;
; N/A                                     ; 35.84 MHz ( period = 27.900 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.705 ns               ;
; N/A                                     ; 35.98 MHz ( period = 27.794 ns )                    ; fsmctrl:U0|vmcode[10]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.075 ns               ;
; N/A                                     ; 35.98 MHz ( period = 27.790 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.650 ns               ;
; N/A                                     ; 36.05 MHz ( period = 27.736 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 13.623 ns               ;
; N/A                                     ; 36.09 MHz ( period = 27.708 ns )                    ; exp_r_alu:U3|dr1[6]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 13.609 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.650 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.580 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.502 ns               ;
; N/A                                     ; 36.78 MHz ( period = 27.186 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 13.348 ns               ;
; N/A                                     ; 36.85 MHz ( period = 27.136 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.323 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.287 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.176 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.04 MHz ( period = 26.998 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[2]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 13.173 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.936 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 13.223 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.934 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 13.222 ns               ;
; N/A                                     ; 37.21 MHz ( period = 26.876 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 13.193 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.862 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 13.186 ns               ;
; N/A                                     ; 37.26 MHz ( period = 26.840 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 13.175 ns               ;
; N/A                                     ; 37.34 MHz ( period = 26.780 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 13.145 ns               ;
; N/A                                     ; 37.44 MHz ( period = 26.706 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 13.108 ns               ;
; N/A                                     ; 37.52 MHz ( period = 26.656 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.083 ns               ;
; N/A                                     ; 37.64 MHz ( period = 26.570 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 13.040 ns               ;
; N/A                                     ; 37.71 MHz ( period = 26.518 ns )                    ; fsmctrl:U0|vmcode[10]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 12.437 ns               ;
; N/A                                     ; 37.83 MHz ( period = 26.432 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 12.971 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.887 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[1]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.886 ns               ;
; N/A                                     ; 37.85 MHz ( period = 26.422 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 12.966 ns               ;
; N/A                                     ; 37.91 MHz ( period = 26.380 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.945 ns               ;
; N/A                                     ; 37.92 MHz ( period = 26.368 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 12.939 ns               ;
; N/A                                     ; 38.00 MHz ( period = 26.314 ns )                    ; exp_r_alu:U3|dr1[7]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 12.912 ns               ;
; N/A                                     ; 38.15 MHz ( period = 26.210 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 12.860 ns               ;
; N/A                                     ; 38.20 MHz ( period = 26.178 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.844 ns               ;
; N/A                                     ; 38.26 MHz ( period = 26.136 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 12.823 ns               ;
; N/A                                     ; 38.39 MHz ( period = 26.048 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 12.779 ns               ;
; N/A                                     ; 38.41 MHz ( period = 26.038 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.774 ns               ;
; N/A                                     ; 38.41 MHz ( period = 26.032 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.771 ns               ;
; N/A                                     ; 38.46 MHz ( period = 26.000 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.755 ns               ;
; N/A                                     ; 38.55 MHz ( period = 25.942 ns )                    ; exp_r_alu:U3|dr1[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 12.726 ns               ;
; N/A                                     ; 38.57 MHz ( period = 25.928 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.719 ns               ;
; N/A                                     ; 38.63 MHz ( period = 25.886 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.698 ns               ;
; N/A                                     ; 38.66 MHz ( period = 25.866 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.688 ns               ;
; N/A                                     ; 38.77 MHz ( period = 25.792 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 12.651 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.752 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 12.631 ns               ;
; N/A                                     ; 38.83 MHz ( period = 25.750 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.630 ns               ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; exp_r_alu:U3|dr2[5]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 12.614 ns               ;
; N/A                                     ; 38.90 MHz ( period = 25.704 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.607 ns               ;
; N/A                                     ; 38.99 MHz ( period = 25.648 ns )                    ; exp_r_alu:U3|dr2[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 12.579 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.05 MHz ( period = 25.610 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.479 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.568 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[6]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 12.458 ns               ;
; N/A                                     ; 39.17 MHz ( period = 25.530 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 12.520 ns               ;
; N/A                                     ; 39.22 MHz ( period = 25.496 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 12.503 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.452 ns )                    ; exp_r_alu:U3|dr1[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.481 ns               ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; exp_r_alu:U3|dr1[6]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 12.426 ns               ;
; N/A                                     ; 39.49 MHz ( period = 25.320 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.415 ns               ;
; N/A                                     ; 39.56 MHz ( period = 25.276 ns )                    ; exp_r_alu:U3|dr1[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.393 ns               ;
; N/A                                     ; 39.98 MHz ( period = 25.014 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.685 ns               ;
; N/A                                     ; 40.09 MHz ( period = 24.942 ns )                    ; exp_r_alu:U3|dr2[3]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 12.226 ns               ;
; N/A                                     ; 40.11 MHz ( period = 24.934 ns )                    ; fsmctrl:U0|vmcode[18]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.645 ns               ;
; N/A                                     ; 40.16 MHz ( period = 24.898 ns )                    ; exp_r_alu:U3|dr2[1]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 12.204 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.876 ns )                    ; fsmctrl:U0|vmcode[7]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.617 ns               ;
; N/A                                     ; 40.25 MHz ( period = 24.846 ns )                    ; exp_r_alu:U3|dr1[2]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 12.178 ns               ;
; N/A                                     ; 40.30 MHz ( period = 24.812 ns )                    ; fsmctrl:U0|vmcode[9]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.585 ns               ;
; N/A                                     ; 40.48 MHz ( period = 24.702 ns )                    ; exp_r_alu:U3|dr2[7]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 12.106 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.554 ns )                    ; fsmctrl:U0|vmcode[7]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 11.456 ns               ;
; N/A                                     ; 40.76 MHz ( period = 24.532 ns )                    ; exp_r_alu:U3|dr2[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 40.83 MHz ( period = 24.490 ns )                    ; fsmctrl:U0|vmcode[9]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 41.09 MHz ( period = 24.338 ns )                    ; fsmctrl:U0|vmcode[8]                                                                                                                           ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 11.347 ns               ;
; N/A                                     ; 41.25 MHz ( period = 24.240 ns )                    ; exp_r_alu:U3|dr1[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 11.875 ns               ;
; N/A                                     ; 41.31 MHz ( period = 24.210 ns )                    ; exp_r_alu:U3|dr2[4]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 11.860 ns               ;
; N/A                                     ; 41.55 MHz ( period = 24.070 ns )                    ; fsmctrl:U0|vmcode[10]                                                                                                                          ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 11.213 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|r5[2]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 41.79 MHz ( period = 23.932 ns )                    ; exp_r_alu:U3|dr2[6]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 11.721 ns               ;
; N/A                                     ; 41.88 MHz ( period = 23.876 ns )                    ; exp_r_alu:U3|dr1[0]                                                                                                                            ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.14 MHz ( period = 23.730 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|r5[4]                                                                                                                            ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.74 MHz ( period = 23.396 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 42.85 MHz ( period = 23.338 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[7]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.343 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.256 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr1[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.00 MHz ( period = 23.254 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; exp_r_alu:U3|dr2[3]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.301 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; exp_r_alu:U3|dr1[4]                                                                                                                           ; clk        ; clk      ; None                        ; None                      ; 11.129 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                ;                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                           ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 33.947 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 33.942 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 33.932 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 33.878 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 33.790 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 33.701 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 33.696 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 33.686 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 33.632 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 33.598 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 33.546 ns  ; exp_r_alu:U3|dr2[0]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 33.544 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 33.352 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 33.329 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 33.324 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 33.314 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 33.300 ns  ; exp_r_alu:U3|dr1[0]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 33.260 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 33.172 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 32.980 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 32.928 ns  ; exp_r_alu:U3|dr1[1]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 32.824 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 32.819 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 32.809 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 32.755 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 32.667 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 32.475 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 32.432 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 32.427 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 32.423 ns  ; exp_r_alu:U3|dr2[1]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 32.417 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 32.363 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 32.275 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 32.157 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 32.152 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 32.142 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 32.125 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 32.120 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 32.110 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 32.088 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 32.083 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 32.056 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 32.032 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 32.031 ns  ; exp_r_alu:U3|dr2[2]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 32.031 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 32.027 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 32.026 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 32.017 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 32.016 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 32.000 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.968 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.963 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.962 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.954 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.949 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.939 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.885 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.875 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.874 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.808 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.797 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.776 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.756 ns  ; exp_r_alu:U3|dr1[3]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.724 ns  ; fsmctrl:U0|vmcode[10]                                                                                                                          ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.683 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.682 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.631 ns  ; exp_r_alu:U3|dr2[3]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.630 ns  ; exp_r_alu:U3|dr1[2]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.605 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.553 ns  ; exp_r_alu:U3|dr1[4]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.535 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.530 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.520 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.466 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.423 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.418 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.408 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.378 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.373 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.368 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.358 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.354 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.312 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.307 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.304 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.304 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.299 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.297 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.289 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.272 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 31.267 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 31.266 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.257 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 31.243 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.235 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.216 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.203 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 31.186 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.155 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.147 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.134 ns  ; exp_r_alu:U3|dr1[5]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 31.115 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 31.074 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.024 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 31.022 ns  ; exp_r_alu:U3|dr2[5]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.986 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.978 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.972 ns  ; fsmctrl:U0|vmcode[8]                                                                                                                           ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.968 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.963 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.963 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.955 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.923 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.911 ns  ; exp_r_alu:U3|dr2[4]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.903 ns  ; fsmctrl:U0|vmcode[7]                                                                                                                           ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.871 ns  ; fsmctrl:U0|vmcode[9]                                                                                                                           ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.837 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.677 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.669 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.659 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 30.654 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 30.633 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.625 ns  ; exp_r_alu:U3|dr2[6]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.528 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 30.324 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 30.316 ns  ; exp_r_alu:U3|dr1[6]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 30.056 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 30.051 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 30.041 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.987 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.980 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 29.972 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.962 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.957 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.899 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 29.831 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 29.707 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 29.655 ns  ; fsmctrl:U0|vmcode[18]                                                                                                                          ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 29.627 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 29.619 ns  ; exp_r_alu:U3|dr1[7]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 29.174 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 29.166 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 29.156 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 29.151 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 29.025 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 28.821 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 28.813 ns  ; exp_r_alu:U3|dr2[7]                                                                                                                            ; seg[7] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[4] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.111 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[1] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.097 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[5] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 26.091 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[3] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.933 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg7 ; seg[2] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg       ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg0 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg1 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg2 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg3 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg4 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 ; seg[6] ; clk        ;
; N/A                                     ; None                                                ; 25.763 ns  ; lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg6 ; seg[6] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 24 21:55:11 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[7]~50"
    Warning: Node "exp_r_alu:U3|bus_reg~106"
    Warning: Node "exp_r_alu:U3|bus_reg~112"
    Warning: Node "exp_r_alu:U3|bus_reg~113"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[6]~46"
    Warning: Node "exp_r_alu:U3|bus_reg~82"
    Warning: Node "exp_r_alu:U3|bus_reg~87"
    Warning: Node "exp_r_alu:U3|bus_reg~88"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[5]~42"
    Warning: Node "exp_r_alu:U3|bus_reg~60"
    Warning: Node "exp_r_alu:U3|bus_reg~65"
    Warning: Node "exp_r_alu:U3|bus_reg~66"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[1]~44"
    Warning: Node "exp_r_alu:U3|bus_reg~71"
    Warning: Node "exp_r_alu:U3|bus_reg~76"
    Warning: Node "exp_r_alu:U3|bus_reg~77"
Warning: Found combinational loop of 3 nodes
    Warning: Node "exp_r_alu:U3|d[0]~40"
    Warning: Node "exp_r_alu:U3|bus_reg~54"
    Warning: Node "exp_r_alu:U3|bus_reg~55"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[2]~48"
    Warning: Node "exp_r_alu:U3|bus_reg~93"
    Warning: Node "exp_r_alu:U3|bus_reg~98"
    Warning: Node "exp_r_alu:U3|bus_reg~99"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[3]~52"
    Warning: Node "exp_r_alu:U3|bus_reg~118"
    Warning: Node "exp_r_alu:U3|bus_reg~123"
    Warning: Node "exp_r_alu:U3|bus_reg~124"
Warning: Found combinational loop of 4 nodes
    Warning: Node "exp_r_alu:U3|d[4]~38"
    Warning: Node "exp_r_alu:U3|bus_reg~46"
    Warning: Node "exp_r_alu:U3|bus_reg~53"
    Warning: Node "exp_r_alu:U3|d[4]~37"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "fsmctrl:U0|clk_fresh" as buffer
    Info: Detected ripple clock "fsmctrl:U0|clk_state" as buffer
    Info: Detected ripple clock "fsmctrl:U0|ctick" as buffer
Info: Clock "clk" has Internal fmax of 33.15 MHz between source register "exp_r_alu:U3|dr2[0]" and destination memory "lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1" (period= 30.162 ns)
    Info: + Longest register to memory delay is 14.836 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3|dr2[0]'
        Info: 2: + IC(0.470 ns) + CELL(0.624 ns) = 1.094 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'exp_r_alu:U3|aluout~62'
        Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 3; COMB Node = 'exp_r_alu:U3|Add18~0'
        Info: 4: + IC(1.105 ns) + CELL(0.596 ns) = 3.784 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add17~1'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.290 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'exp_r_alu:U3|Add17~2'
        Info: 6: + IC(1.120 ns) + CELL(0.370 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~72'
        Info: 7: + IC(0.372 ns) + CELL(0.370 ns) = 6.522 ns; Loc. = LCCOMB_X26_Y4_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~73'
        Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~74'
        Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 7.669 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 3; COMB Node = 'exp_r_alu:U3|bus_reg~75'
        Info: 10: + IC(0.000 ns) + CELL(5.824 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3|d[1]~44'
            Info: Loc. = LCCOMB_X26_Y9_N24; Node "exp_r_alu:U3|d[1]~44"
            Info: Loc. = LCCOMB_X24_Y5_N0; Node "exp_r_alu:U3|bus_reg~77"
            Info: Loc. = LCCOMB_X25_Y5_N30; Node "exp_r_alu:U3|bus_reg~76"
            Info: Loc. = LCCOMB_X26_Y6_N16; Node "exp_r_alu:U3|bus_reg~71"
        Info: 11: + IC(1.215 ns) + CELL(0.128 ns) = 14.836 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 9.454 ns ( 63.72 % )
        Info: Total interconnect delay = 5.382 ns ( 36.28 % )
    Info: - Smallest clock skew is 0.105 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 7.925 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
            Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0|ctick~clkctrl'
            Info: 4: + IC(0.781 ns) + CELL(0.834 ns) = 7.925 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io0:U2|lpm_ram_io:lpm_ram_io_component|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg1'
            Info: Total cell delay = 2.904 ns ( 36.64 % )
            Info: Total interconnect delay = 5.021 ns ( 63.36 % )
        Info: - Longest clock path from clock "clk" to source register is 7.820 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
            Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0|ctick~clkctrl'
            Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 7.820 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3|dr2[0]'
            Info: Total cell delay = 2.736 ns ( 34.99 % )
            Info: Total interconnect delay = 5.084 ns ( 65.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "seg[1]" through register "exp_r_alu:U3|dr2[0]" is 33.947 ns
    Info: + Longest clock path from clock "clk" to source register is 7.820 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.511 ns) + CELL(0.970 ns) = 3.581 ns; Loc. = LCFF_X20_Y5_N17; Fanout = 3; REG Node = 'fsmctrl:U0|ctick'
        Info: 3: + IC(2.729 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G5; Fanout = 70; COMB Node = 'fsmctrl:U0|ctick~clkctrl'
        Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 7.820 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3|dr2[0]'
        Info: Total cell delay = 2.736 ns ( 34.99 % )
        Info: Total interconnect delay = 5.084 ns ( 65.01 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 25.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 12; REG Node = 'exp_r_alu:U3|dr2[0]'
        Info: 2: + IC(0.470 ns) + CELL(0.624 ns) = 1.094 ns; Loc. = LCCOMB_X25_Y5_N0; Fanout = 2; COMB Node = 'exp_r_alu:U3|aluout~62'
        Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 3; COMB Node = 'exp_r_alu:U3|Add18~0'
        Info: 4: + IC(1.105 ns) + CELL(0.596 ns) = 3.784 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 2; COMB Node = 'exp_r_alu:U3|Add17~1'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.290 ns; Loc. = LCCOMB_X26_Y7_N12; Fanout = 1; COMB Node = 'exp_r_alu:U3|Add17~2'
        Info: 6: + IC(1.120 ns) + CELL(0.370 ns) = 5.780 ns; Loc. = LCCOMB_X26_Y4_N24; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~72'
        Info: 7: + IC(0.372 ns) + CELL(0.370 ns) = 6.522 ns; Loc. = LCCOMB_X26_Y4_N2; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~73'
        Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.096 ns; Loc. = LCCOMB_X26_Y4_N22; Fanout = 1; COMB Node = 'exp_r_alu:U3|bus_reg~74'
        Info: 9: + IC(0.367 ns) + CELL(0.206 ns) = 7.669 ns; Loc. = LCCOMB_X26_Y4_N0; Fanout = 3; COMB Node = 'exp_r_alu:U3|bus_reg~75'
        Info: 10: + IC(0.000 ns) + CELL(5.824 ns) = 13.493 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 4; COMB LOOP Node = 'exp_r_alu:U3|d[1]~44'
            Info: Loc. = LCCOMB_X26_Y9_N24; Node "exp_r_alu:U3|d[1]~44"
            Info: Loc. = LCCOMB_X24_Y5_N0; Node "exp_r_alu:U3|bus_reg~77"
            Info: Loc. = LCCOMB_X25_Y5_N30; Node "exp_r_alu:U3|bus_reg~76"
            Info: Loc. = LCCOMB_X26_Y6_N16; Node "exp_r_alu:U3|bus_reg~71"
        Info: 11: + IC(1.911 ns) + CELL(0.624 ns) = 16.028 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 1; COMB Node = 'display:U4|Mux17~0'
        Info: 12: + IC(0.397 ns) + CELL(0.651 ns) = 17.076 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'display:U4|Mux17~1'
        Info: 13: + IC(1.103 ns) + CELL(0.651 ns) = 18.830 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 7; COMB Node = 'display:U4|Mux17~2'
        Info: 14: + IC(0.420 ns) + CELL(0.624 ns) = 19.874 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'display:U4|Mux14~0'
        Info: 15: + IC(2.713 ns) + CELL(3.236 ns) = 25.823 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'seg[1]'
        Info: Total cell delay = 15.112 ns ( 58.52 % )
        Info: Total interconnect delay = 10.711 ns ( 41.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Wed Nov 24 21:55:11 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


