/**
 *
 * @file ACMP_RegisterDefines_PP.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_ACMP_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ACMP_REGISTERDEFINES_PP_H_
#define XDRIVER_MCU_ACMP_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ACMP_REGISTERDEFINES_PP_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
 ************************************ 7 PP *********************************************
 ******************************************************************************************/
/*----------*/
#define ACMP_PP_R_CMP0_MASK    ((uint32_t) 0x00000001U)
#define ACMP_PP_R_CMP0_BIT    ((uint32_t) 0U)
#define ACMP_PP_R_CMP0_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_R_CMP0_PRESENT    ((uint32_t) 0x00000001U)

#define ACMP_PP_CMP0_MASK    ((uint32_t) 0x00000001U)
#define ACMP_PP_CMP0_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_CMP0_PRESENT    ((uint32_t) 0x00000001U)
/*----------*/

/*----------*/
#define ACMP_PP_R_CMP1_MASK    ((uint32_t) 0x00000002U)
#define ACMP_PP_R_CMP1_BIT    ((uint32_t) 1U)
#define ACMP_PP_R_CMP1_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_R_CMP1_PRESENT    ((uint32_t) 0x00000002U)

#define ACMP_PP_CMP1_MASK    ((uint32_t) 0x00000001U)
#define ACMP_PP_CMP1_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_CMP1_PRESENT    ((uint32_t) 0x00000001U)
/*----------*/

/*----------*/
#define ACMP_PP_R_C0O_MASK    ((uint32_t) 0x00010000U)
#define ACMP_PP_R_C0O_BIT    ((uint32_t) 16U)
#define ACMP_PP_R_C0O_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_R_C0O_PRESENT    ((uint32_t) 0x00010000U)

#define ACMP_PP_C0O_MASK    ((uint32_t) 0x00000001U)
#define ACMP_PP_C0O_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_C0O_PRESENT    ((uint32_t) 0x00000001U)
/*----------*/

/*----------*/
#define ACMP_PP_R_C1O_MASK    ((uint32_t) 0x00020000U)
#define ACMP_PP_R_C1O_BIT    ((uint32_t) 17U)
#define ACMP_PP_R_C1O_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_R_C1O_PRESENT    ((uint32_t) 0x00020000U)

#define ACMP_PP_C1O_MASK    ((uint32_t) 0x00000001U)
#define ACMP_PP_C1O_NOPRESENT    ((uint32_t) 0x00000000U)
#define ACMP_PP_C1O_PRESENT    ((uint32_t) 0x00000001U)
/*----------*/




#endif /* XDRIVER_MCU_ACMP_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ACMP_REGISTERDEFINES_PP_H_ */
