
---------- Begin Simulation Statistics ----------
final_tick                                48321154000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 536889                       # Simulator instruction rate (inst/s)
host_mem_usage                                8624660                       # Number of bytes of host memory used
host_op_rate                                  1052276                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.04                       # Real time elapsed on the host
host_tick_rate                             3706097720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13719828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048321                       # Number of seconds simulated
sim_ticks                                 48321154000                       # Number of ticks simulated
system.cpu.Branches                           1730731                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13719828                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1303196                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           608                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      731970                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           181                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8964849                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         48321154                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   48321154                       # Number of busy cycles
system.cpu.num_cc_register_reads              8458934                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4214453                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1108417                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184331                       # Number of float alu accesses
system.cpu.num_fp_insts                        184331                       # number of float instructions
system.cpu.num_fp_register_reads               311164                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158233                       # number of times the floating registers were written
system.cpu.num_func_calls                      394300                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13558882                       # Number of integer alu accesses
system.cpu.num_int_insts                     13558882                       # number of integer instructions
system.cpu.num_int_register_reads            26354165                       # number of times the integer registers were read
system.cpu.num_int_register_writes           11079073                       # number of times the integer registers were written
system.cpu.num_load_insts                     1302005                       # Number of load instructions
system.cpu.num_mem_refs                       2033790                       # number of memory refs
system.cpu.num_store_insts                     731785                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30679      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                  11511522     83.90%     84.13% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3989      0.03%     84.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54156      0.39%     84.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1582      0.01%     84.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32056      0.23%     84.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52028      0.38%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::MemRead                  1275447      9.30%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  729792      5.32%     99.79% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26558      0.19%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13719911                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        72481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        36453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         143847                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            36453                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              27290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4103                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22623                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5450                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27290                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        92206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        92206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  92206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2357952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2357952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2357952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32740                       # Request fanout histogram
system.membus.reqLayer0.occupancy            75878000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          174783500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          8939642                       # number of demand (read+write) hits
system.icache.demand_hits::total              8939642                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         8939642                       # number of overall hits
system.icache.overall_hits::total             8939642                       # number of overall hits
system.icache.demand_misses::.cpu.inst          25207                       # number of demand (read+write) misses
system.icache.demand_misses::total              25207                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         25207                       # number of overall misses
system.icache.overall_misses::total             25207                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   3595872000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   3595872000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   3595872000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   3595872000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      8964849                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          8964849                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      8964849                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         8964849                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.002812                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.002812                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.002812                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.002812                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 142653.707304                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 142653.707304                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 142653.707304                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 142653.707304                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        25207                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         25207                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        25207                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        25207                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   3545458000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   3545458000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   3545458000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   3545458000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.002812                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.002812                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.002812                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.002812                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 140653.707304                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 140653.707304                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 140653.707304                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 140653.707304                       # average overall mshr miss latency
system.icache.replacements                      24699                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         8939642                       # number of ReadReq hits
system.icache.ReadReq_hits::total             8939642                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         25207                       # number of ReadReq misses
system.icache.ReadReq_misses::total             25207                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   3595872000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   3595872000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      8964849                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         8964849                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.002812                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.002812                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 142653.707304                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 142653.707304                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        25207                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        25207                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   3545458000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   3545458000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002812                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.002812                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 140653.707304                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 140653.707304                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               499.616344                       # Cycle average of tags in use
system.icache.tags.total_refs                 8964849                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 25207                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                355.649185                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   499.616344                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.975813                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.975813                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               8990056                       # Number of tag accesses
system.icache.tags.data_accesses              8990056                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          221376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1873984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2095360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       221376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         221376                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       262592                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           262592                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             3459                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            29281                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32740                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          4103                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                4103                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4581348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           38781855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               43363203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4581348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4581348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5434307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5434307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5434307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4581348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          38781855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              48797510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      4103.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3459.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     29248.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.013725434500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           227                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           227                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                81912                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3870                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32740                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        4103                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      4103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1857                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2590                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2353                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1997                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2082                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2866                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1760                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1444                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1397                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1728                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1868                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1986                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1942                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                226                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                275                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                219                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                211                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                249                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                286                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                313                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                215                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                254                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               176                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               212                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               149                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               251                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               290                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               311                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.69                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     327471000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   163535000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                940727250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10012.26                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28762.26                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     21391                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     3568                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  65.40                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.96                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32740                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  4103                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    32703                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     228                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     228                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     227                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        11832                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     198.988506                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    145.800797                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    170.661964                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4603     38.90%     38.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3163     26.73%     65.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1950     16.48%     82.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1628     13.76%     95.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          255      2.16%     98.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           39      0.33%     98.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           26      0.22%     98.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           18      0.15%     98.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          150      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         11832                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          227                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      142.594714                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      49.722625                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     487.122219                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            209     92.07%     92.07% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      2.20%     94.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            5      2.20%     96.48% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            3      1.32%     97.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.44%     98.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2048-2303            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2559            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-2815            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            227                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          227                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               227    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            227                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2093248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2112                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   261504                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2095360                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                262592                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         43.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          5.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      43.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       5.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.38                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.34                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    48319171000                       # Total gap between requests
system.mem_ctrl.avgGap                     1311488.51                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       221376                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1871872                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       261504                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 4581347.539837314747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 38738147.685794092715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 5411791.282964807004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         3459                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        29281                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         4103                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    108233000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    832494250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 955198959250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31290.26                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28431.21                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 232805010.78                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     67.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              40640880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              21597345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            102623220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             9698760                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3813841200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       10588313160                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        9638849280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         24215563845                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         501.137946                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  24957490000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1613300000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  21750364000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              43853880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              23305095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            130904760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            11630160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3813841200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       12375346380                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8133979200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         24532860675                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         507.704362                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  21031783250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1613300000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  25676070750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           14868                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7402                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               22270                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          14868                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7402                       # number of overall hits
system.l2cache.overall_hits::total              22270                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         10339                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38757                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             49096                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        10339                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38757                       # number of overall misses
system.l2cache.overall_misses::total            49096                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   3157543000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  22390470000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  25548013000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   3157543000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  22390470000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  25548013000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        25207                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        46159                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           71366                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        25207                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        46159                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          71366                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.410164                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.839641                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.687947                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.410164                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.839641                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.687947                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 305401.199342                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 577714.219367                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 520368.522894                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 305401.199342                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 577714.219367                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 520368.522894                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8625                       # number of writebacks
system.l2cache.writebacks::total                 8625                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        10339                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38757                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        49096                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        10339                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38757                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        49096                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2950763000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  21615330000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  24566093000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2950763000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  21615330000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  24566093000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.410164                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.839641                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.687947                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.410164                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.839641                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687947                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 285401.199342                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 557714.219367                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 500368.522894                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 285401.199342                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 557714.219367                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 500368.522894                       # average overall mshr miss latency
system.l2cache.replacements                     55616                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        13630                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        13630                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        13630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        13630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        19271                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        19271                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         1633                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            1633                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          502                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           502                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     41308000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     41308000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         2135                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         2135                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.235129                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.235129                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 82286.852590                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 82286.852590                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          502                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          502                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     36152000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     36152000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.235129                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.235129                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 72015.936255                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 72015.936255                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1613                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1613                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5527                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5527                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3966758000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3966758000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7140                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7140                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.774090                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.774090                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 717705.445992                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 717705.445992                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5527                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5527                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3856218000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3856218000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.774090                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.774090                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 697705.445992                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 697705.445992                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        14868                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        20657                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        10339                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        33230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        43569                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   3157543000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  18423712000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  21581255000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        25207                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        39019                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        64226                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.410164                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.851636                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.678370                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 305401.199342                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 554430.093289                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 495335.100645                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        10339                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        33230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        43569                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2950763000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  17759112000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  20709875000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.410164                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.851636                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.678370                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 285401.199342                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 534430.093289                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 475335.100645                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1006.041158                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 124522                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                56640                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.198482                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   140.919477                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    79.168134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   785.953548                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.137617                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.077313                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.767533                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982462                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          551                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               200486                       # Number of tag accesses
system.l2cache.tags.data_accesses              200486                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             6781                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             7347                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                14128                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            6781                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            7347                       # number of overall hits
system.l3Dram.overall_hits::total               14128                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           3558                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          31408                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              34966                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          3558                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         31408                       # number of overall misses
system.l3Dram.overall_misses::total             34966                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   2387813000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  20426582000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  22814395000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   2387813000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  20426582000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  22814395000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        10339                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        38755                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            49094                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        10339                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        38755                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           49094                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.344134                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.810424                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.712226                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.344134                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.810424                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.712226                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 671111.017426                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 650362.391747                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 652473.688726                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 671111.017426                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 650362.391747                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 652473.688726                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            6567                       # number of writebacks
system.l3Dram.writebacks::total                  6567                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         3558                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        31408                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         34966                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         3558                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        31408                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        34966                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   2206355000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  18824774000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  21031129000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   2206355000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  18824774000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  21031129000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.344134                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.810424                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.712226                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.344134                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.810424                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.712226                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 620111.017426                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 599362.391747                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 601473.688726                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 620111.017426                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 599362.391747                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 601473.688726                       # average overall mshr miss latency
system.l3Dram.replacements                      33670                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         8625                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         8625                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         8625                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         8625                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         5331                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         5331                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          504                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              504                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data          504                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          504                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            56                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                56                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5469                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5469                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3737193000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3737193000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5525                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5525                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.989864                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.989864                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 683341.195831                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 683341.195831                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5469                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5469                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3458274000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3458274000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.989864                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.989864                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 632341.195831                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 632341.195831                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         6781                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         7291                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         14072                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         3558                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data        25939                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        29497                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   2387813000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data  16689389000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  19077202000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        10339                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        33230                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        43569                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.344134                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.780590                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.677018                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 671111.017426                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 643409.113690                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 646750.584805                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         3558                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data        25939                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        29497                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   2206355000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data  15366500000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  17572855000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.344134                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.780590                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.677018                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 620111.017426                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 592409.113690                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 595750.584805                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3634.818084                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   92437                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 37765                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.447690                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   268.577340                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   268.300451                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3097.940293                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.065571                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.065503                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.756333                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.887407                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          813                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1709                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1473                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                135534                       # Number of tag accesses
system.l3Dram.tags.data_accesses               135534                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1986789                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1986789                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1986789                       # number of overall hits
system.dcache.overall_hits::total             1986789                       # number of overall hits
system.dcache.demand_misses::.cpu.data          48294                       # number of demand (read+write) misses
system.dcache.demand_misses::total              48294                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         48294                       # number of overall misses
system.dcache.overall_misses::total             48294                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  22876828000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  22876828000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  22876828000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  22876828000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2035083                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2035083                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2035083                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2035083                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.023731                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.023731                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.023731                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.023731                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 473699.175881                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 473699.175881                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 473699.175881                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 473699.175881                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           13630                       # number of writebacks
system.dcache.writebacks::total                 13630                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        48294                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         48294                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        48294                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        48294                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  22780240000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  22780240000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  22780240000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  22780240000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.023731                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.023731                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.023731                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.023731                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 471699.175881                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 471699.175881                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 471699.175881                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 471699.175881                       # average overall mshr miss latency
system.dcache.replacements                      45647                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1264177                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1264177                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         39019                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             39019                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data  18743553000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total  18743553000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1303196                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1303196                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.029941                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.029941                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 480369.896717                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 480369.896717                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        39019                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        39019                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data  18665515000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total  18665515000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029941                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.029941                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 478369.896717                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 478369.896717                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         722612                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             722612                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9275                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9275                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4133275000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4133275000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       731887                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         731887                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012673                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012673                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 445636.118598                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 445636.118598                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9275                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9275                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4114725000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4114725000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012673                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012673                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 443636.118598                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 443636.118598                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               502.837453                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2035083                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 46159                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 44.088542                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   502.837453                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982104                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982104                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2081242                       # Number of tag accesses
system.dcache.tags.data_accesses              2081242                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           99                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         2127                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2226                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           99                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         2127                       # number of overall hits
system.DynamicCache.overall_hits::total          2226                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         3459                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        29281                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        32740                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         3459                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        29281                       # number of overall misses
system.DynamicCache.overall_misses::total        32740                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2012027000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  16946456000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  18958483000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2012027000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  16946456000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  18958483000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         3558                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        31408                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        34966                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         3558                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        31408                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        34966                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.972175                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.932278                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.936338                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.972175                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.932278                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.936338                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581678.808904                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 578752.638230                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 579061.789859                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581678.808904                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 578752.638230                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 579061.789859                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         4103                       # number of writebacks
system.DynamicCache.writebacks::total            4103                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         3459                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        29281                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        32740                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         3459                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        29281                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        32740                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1562357000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  13139926000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  14702283000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1562357000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  13139926000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  14702283000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.972175                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.932278                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.936338                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.972175                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.932278                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.936338                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451678.808904                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 448752.638230                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 449061.789859                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451678.808904                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 448752.638230                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 449061.789859                       # average overall mshr miss latency
system.DynamicCache.replacements                35209                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         6567                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         6567                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         6567                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         6567                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        21091                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        21091                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data           19                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           19                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         5450                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5450                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3176885000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3176885000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5469                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5469                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.996526                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.996526                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 582914.678899                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 582914.678899                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5450                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5450                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2468385000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2468385000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.996526                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.996526                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 452914.678899                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 452914.678899                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           99                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         2108                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2207                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         3459                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data        23831                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        27290                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2012027000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data  13769571000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  15781598000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         3558                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data        25939                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        29497                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.972175                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.918732                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.925179                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581678.808904                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 577800.805673                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 578292.341517                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         3459                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data        23831                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        27290                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1562357000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data  10671541000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  12233898000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.972175                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.918732                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.925179                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451678.808904                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 447800.805673                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 448292.341517                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3634.829101                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             44566                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           39304                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.133880                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   959.993675                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   277.145581                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2397.689844                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.234373                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.067662                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.585373                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.887409                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4095                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          729                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1639                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         1657                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          104961                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         104961                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               64226                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         32925                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            155353                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              2135                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             2135                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7140                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7140                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          64226                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       142235                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        75113                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  217348                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3826496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1613248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5439744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            117932                       # Total snoops (count)
system.l2bar.snoopTraffic                     1234880                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             191433                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.190427                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.392639                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   154979     80.96%     80.96% # Request fanout histogram
system.l2bar.snoop_fanout::1                    36454     19.04%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               191433                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            171107000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            75621000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           140612000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48321154000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  48321154000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
