Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jul 26 13:29:10 2024
| Host         : DESKTOP-JJFTPAE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_processor_control_sets_placed.rpt
| Design       : top_processor
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          411 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rf/regs[1][31]_i_1_n_0  | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | rf/regs[21][31]_i_1_n_0 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | rf/regs[23][31]_i_1_n_0 | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | rf/regs[19][31]_i_1_n_0 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | rf/regs[11][31]_i_1_n_0 | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | rf/regs[0][31]_i_1_n_0  | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | rf/regs[13][31]_i_1_n_0 | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | rf/regs[17][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | rf/regs[20][31]_i_1_n_0 | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | rf/regs[14][31]_i_1_n_0 | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | rf/regs[15][31]_i_1_n_0 | reset_IBUF       |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | rf/regs[24][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | rf/regs[26][31]_i_1_n_0 | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | rf/regs[27][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | rf/regs[12][31]_i_1_n_0 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | rf/regs[22][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | rf/regs                 | reset_IBUF       |               31 |             32 |         1.03 |
|  clk_IBUF_BUFG | rf/regs[25][31]_i_1_n_0 | reset_IBUF       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | rf/regs[10][31]_i_1_n_0 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | rf/regs[16][31]_i_1_n_0 | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | rf/regs[18][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | rf/regs[6][31]_i_1_n_0  | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | rf/regs[4][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | rf/regs[30][31]_i_1_n_0 | reset_IBUF       |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG | rf/regs[29][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | rf/regs[5][31]_i_1_n_0  | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | rf/regs[7][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | rf/regs[28][31]_i_1_n_0 | reset_IBUF       |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | rf/regs[3][31]_i_1_n_0  | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | rf/regs[9][31]_i_1_n_0  | reset_IBUF       |               31 |             32 |         1.03 |
|  clk_IBUF_BUFG | rf/regs[2][31]_i_1_n_0  | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | rf/regs[8][31]_i_1_n_0  | reset_IBUF       |               31 |             32 |         1.03 |
+----------------+-------------------------+------------------+------------------+----------------+--------------+


