
---------- Begin Simulation Statistics ----------
cpu0.COM:IPB                                 6.409344                       # Committed instructions per branch
cpu0.COM:IPC                                 0.795483                       # Committed instructions per cycle
cpu0.COM:branches                               15603                       # Number of branches committed
cpu0.COM:bw_lim_avg                      <err: div-0>                       # Avg number not committed in cycles BW limited
cpu0.COM:bw_lim_events                              0                       # number cycles where commit BW limit reached
cpu0.COM:bw_lim_rate                           0.0000                       # Average number not committed due to BW (over all cycles)
cpu0.COM:bw_lim_stdev_0_mean             <err: div-0>                       # standard deviation of bw_lim_avg value
cpu0.COM:bw_lim_stdev_0_stdev            <err: div-0>                       # standard deviation of bw_lim_avg value
**Ignore: cpu0.COM:bw_lim_stdev_0_TOT          0.0000                       # standard deviation of bw_lim_avg value
cpu0.COM:bw_limited                                 0                       # number of insts not committed due to BW limits
cpu0.COM:committed_per_cycle.start_dist                        # Number of insts commited each cycle
cpu0.COM:committed_per_cycle.samples            20119                      
cpu0.COM:committed_per_cycle.min_value              0                      
                               0          194     96.43%           
                               1         4758   2364.93%           
                               2         2086   1036.83%           
                               3         1219    605.89%           
                               4          827    411.05%           
                               5          702    348.92%           
                               6          454    225.66%           
                               7          497    247.03%           
                               8         9382   4663.25%           
cpu0.COM:committed_per_cycle.max_value              8                      
cpu0.COM:committed_per_cycle.end_dist

cpu0.COM:count                                 100005                       # Number of instructions committed
cpu0.COM:loads                                  20084                       # Number of loads committed
cpu0.COM:membars                                   56                       # Number of memory barriers committed
cpu0.COM:refs                                   38811                       # Number of memory references committed
cpu0.COM:stores                                 18727                       # Number of stores committed
cpu0.COM:swp_count                                659                       # Number of s/w prefetches committed
cpu0.DDQ:count                                6705497                       # cum count of instructions
cpu0.DDQ:rate                                      53                       # average number of instructions
cpu0.DIS:chain_creation.start_dist
     Inst has no outstanding IDEPS                  0      0.00%            # Reason that chain head was created
      IDEP chain reached max depth                  0      0.00%            # Reason that chain head was created
                    Inst is a load                  0      0.00%            # Reason that chain head was created
  Chain has multiple chained IDEPS                  0      0.00%            # Reason that chain head was created
cpu0.DIS:chain_creation.end_dist
cpu0.DIS:chain_head_frac                            0                       # fraction of insts that are chain heads
cpu0.DIS:chain_heads                                0                       # number insts that are chain heads
cpu0.DIS:chains_insuf                               0                       # number of times thread had insuf chains
cpu0.DIS:chains_insuf_rate                          0                       # rate that thread had insuf chains
cpu0.DIS:count                                 146331                       # cumulative count of dispatched insts
cpu0.DIS:insufficient_chains                        0                       # Number of instances where dispatch stopped
cpu0.DIS:mod_n_stall_avg_free            <err: div-0>                       # avg free slots per cycle
cpu0.DIS:mod_n_stall_frac                           0                       # avg stalls per cycle
cpu0.DIS:mod_n_stall_free                           0                       # free slots when dispatch stalled due to mod-n
cpu0.DIS:mod_n_stalls                               0                       # cycles where dispatch stalled due to mod-n
cpu0.DIS:one_rdy_insts                              0                       # number of 2-op insts w/ one rdy op
cpu0.DIS:one_rdy_ratio                   <err: div-0>                       # fraction of 2-op insts w/ one ready op
cpu0.DIS:op_count                              202965                       # number of operations dispatched
cpu0.DIS:op_rate                             1.614472                       # dispatched operations per cycle
cpu0.DIS:rate                                1.163981                       # dispatched_insts per cycle
cpu0.DIS:second_choice_clust                        0                       # Number of instructions dispatched to second-choice cluster
cpu0.DIS:second_choice_stall                        0                       # Number of instructions stalled when first choice not available
cpu0.DIS:serialize_stall_cycles                     0                       # count of cycles dispatch stalled for serializing inst
cpu0.DIS:serializing_insts                          0                       # count of serializing insts dispatched
cpu0.DIS:two_input_insts                            0                       # Number of two input instructions queued
cpu0.DIS:two_input_ratio                            0                       # fraction of all insts having 2 inputs
cpu0.FETCH:branch_count                         30347                       # Number of branches fetched
cpu0.FETCH:branch_rate                       0.241393                       # Number of branch fetches per cycle
cpu0.FETCH:chance_pct                               1                       # Percentage of all fetch chances
cpu0.FETCH:chances                              35419                       # Number of fetch opportunities
cpu0.FETCH:choice                               35419                       # Number of times we fetched from our first choice
cpu0.FETCH:count                               248611                       # Number of instructions fetched
cpu0.FETCH:decisions                            35419                       # number of times the fetch stage chose between threads
cpu0.FETCH:idle_cycles                          90297                       # number of cycles where fetch stage was idle
cpu0.FETCH:idle_icache_blocked_cycles               0                       # number of cycles where fetch was idle due to icache blocked
cpu0.FETCH:idle_rate                            71.83                       # percent of cycles fetch stage was idle
cpu0.FETCH:prio_changes                             0                       # Number of times priorities were changed
cpu0.FETCH:rate                              1.977561                       # Number of inst fetches per cycle
cpu0.FETCH:rate_dist.start_dist                                # Number of instructions fetched each cycle (Total)
cpu0.FETCH:rate_dist.samples                    35419                      
cpu0.FETCH:rate_dist.min_value                      0                      
                               0            4      1.13%           
                               1         1918    541.52%           
                               2         1538    434.23%           
                               3         1032    291.37%           
                               4          717    202.43%           
                               5          457    129.03%           
                               6          924    260.88%           
                               7          808    228.13%           
                               8        28021   7911.29%           
cpu0.FETCH:rate_dist.max_value                      8                      
cpu0.FETCH:rate_dist.end_dist

cpu0.FETCH:rate_dist_0.start_dist                              # Number of instructions fetched each cycle (Thread 0)
cpu0.FETCH:rate_dist_0.samples                  35419                      
cpu0.FETCH:rate_dist_0.min_value                    0                      
                               0            4      1.13%           
                               1         1918    541.52%           
                               2         1538    434.23%           
                               3         1032    291.37%           
                               4          717    202.43%           
                               5          457    129.03%           
                               6          924    260.88%           
                               7          808    228.13%           
                               8        28021   7911.29%           
cpu0.FETCH:rate_dist_0.max_value                    8                      
cpu0.FETCH:rate_dist_0.end_dist

cpu0.IFQ:count                                1705693                       # cumulative IFQ occupancy
cpu0.IFQ:full_count                             33611                       # cumulative IFQ full count
cpu0.IFQ:full_rate                          26.735658                       # fraction of time (cycle's) IFQ was full
cpu0.IFQ:latency                            11.656402                       # avg IFQ occupant latency (cycle's)
cpu0.IFQ:occupancy                          13.567827                       # avg IFQ occupancy (inst's)
cpu0.IFQ:qfull_iq_occ                          376538                       # Number of insts in IQ when fetch-queue full
cpu0.IFQ:qfull_iq_occ_dist_0.start_dist                        # Number of insts in IQ when fetch-queue full
cpu0.IFQ:qfull_iq_occ_dist_0.samples            22212                      
cpu0.IFQ:qfull_iq_occ_dist_0.min_value              0                      
                               0        14015   6309.65%           
                              10         1013    456.06%           
                              20         1970    886.91%           
                              30          770    346.66%           
                              40          678    305.24%           
                              50          717    322.80%           
                              60         3049   1372.68%           
cpu0.IFQ:qfull_iq_occ_dist_0.max_value             64                      
cpu0.IFQ:qfull_iq_occ_dist_0.end_dist

cpu0.IFQ:qfull_rob_occ                        4088444                       # Number of insts in ROB when fetch-queue full
cpu0.IFQ:qfull_rob_occ_dist_0.start_dist                       # Number of insts in ROB when fetch-queue full
cpu0.IFQ:qfull_rob_occ_dist_0.samples           22212                      
cpu0.IFQ:qfull_rob_occ_dist_0.min_value            52                      
                               0            0      0.00%           
                              10            0      0.00%           
                              20            0      0.00%           
                              30            0      0.00%           
                              40            0      0.00%           
                              50           44     19.81%           
                              60          101     45.47%           
                              70          212     95.44%           
                              80          381    171.53%           
                              90          124     55.83%           
                             100           20      9.00%           
                             110          250    112.55%           
                             120          292    131.46%           
                             130          186     83.74%           
                             140         1832    824.78%           
                             150           24     10.80%           
                             160           46     20.71%           
                             170           12      5.40%           
                             180          329    148.12%           
                             190        18359   8265.35%           
                             200            0      0.00%           
cpu0.IFQ:qfull_rob_occ_dist_0.max_value           196                      
cpu0.IFQ:qfull_rob_occ_dist_0.end_dist

cpu0.IQ:cap_events                                  0                       # number of cycles where IQ cap was active
cpu0.IQ:cap_inst                                    0                       # number of instructions held up by IQ cap
cpu0.IQ:residence:(null).start_dist                            # cycles from dispatch to issue
cpu0.IQ:residence:(null).samples                    0                      
cpu0.IQ:residence:(null).min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:(null).max_value                  0                      
cpu0.IQ:residence:(null).end_dist

cpu0.IQ:residence:IntAlu.start_dist                            # cycles from dispatch to issue
cpu0.IQ:residence:IntAlu.samples                75526                      
cpu0.IQ:residence:IntAlu.min_value                  1                      
                               0        15651   2072.27%   2072.27%
                               2        14757   1953.90%   4026.16%
                               4         9964   1319.28%   5345.44%
                               6         7202    953.58%   6299.02%
                               8         3849    509.63%   6808.65%
                              10         3405    450.84%   7259.49%
                              12         2330    308.50%   7567.99%
                              14         2925    387.28%   7955.27%
                              16         2128    281.76%   8237.03%
                              18         2504    331.54%   8568.57%
                              20         2139    283.21%   8851.79%
                              22         1506    199.40%   9051.19%
                              24         1663    220.19%   9271.38%
                              26         1345    178.08%   9449.46%
                              28          942    124.73%   9574.19%
                              30          662     87.65%   9661.84%
                              32          488     64.61%   9726.45%
                              34          177     23.44%   9749.89%
                              36           29      3.84%   9753.73%
                              38           36      4.77%   9758.49%
                              40           16      2.12%   9760.61%
                              42            5      0.66%   9761.27%
                              44            5      0.66%   9761.94%
                              46            7      0.93%   9762.86%
                              48            3      0.40%   9763.26%
                              50           10      1.32%   9764.58%
                              52           82     10.86%   9775.44%
                              54           44      5.83%   9781.27%
                              56            2      0.26%   9781.53%
                              58            0      0.00%   9781.53%
                              60            1      0.13%   9781.66%
                              62            2      0.26%   9781.93%
                              64            2      0.26%   9782.19%
                              66            0      0.00%   9782.19%
                              68           13      1.72%   9783.92%
                              70            1      0.13%   9784.05%
                              72            0      0.00%   9784.05%
                              74            1      0.13%   9784.18%
                              76           40      5.30%   9789.48%
                              78            3      0.40%   9789.87%
                              80            3      0.40%   9790.27%
                              82            1      0.13%   9790.40%
                              84           27      3.57%   9793.98%
                              86            6      0.79%   9794.77%
                              88            3      0.40%   9795.17%
                              90            0      0.00%   9795.17%
                              92            1      0.13%   9795.30%
                              94            3      0.40%   9795.70%
                              96            0      0.00%   9795.70%
                              98            5      0.66%   9796.36%
cpu0.IQ:residence:IntAlu.overflows               1538                      
cpu0.IQ:residence:IntAlu.max_value                304                      
cpu0.IQ:residence:IntAlu.end_dist

cpu0.IQ:residence:IntMult.start_dist                           # cycles from dispatch to issue
cpu0.IQ:residence:IntMult.samples                  83                      
cpu0.IQ:residence:IntMult.min_value                 1                      
                               0            1    120.48%    120.48%
                               2            0      0.00%    120.48%
                               4            1    120.48%    240.96%
                               6            3    361.45%    602.41%
                               8            1    120.48%    722.89%
                              10            2    240.96%    963.86%
                              12           34   4096.39%   5060.24%
                              14            3    361.45%   5421.69%
                              16           27   3253.01%   8674.70%
                              18            9   1084.34%   9759.04%
                              20            0      0.00%   9759.04%
                              22            0      0.00%   9759.04%
                              24            0      0.00%   9759.04%
                              26            0      0.00%   9759.04%
                              28            0      0.00%   9759.04%
                              30            0      0.00%   9759.04%
                              32            0      0.00%   9759.04%
                              34            0      0.00%   9759.04%
                              36            0      0.00%   9759.04%
                              38            0      0.00%   9759.04%
                              40            0      0.00%   9759.04%
                              42            0      0.00%   9759.04%
                              44            0      0.00%   9759.04%
                              46            0      0.00%   9759.04%
                              48            0      0.00%   9759.04%
                              50            0      0.00%   9759.04%
                              52            0      0.00%   9759.04%
                              54            0      0.00%   9759.04%
                              56            0      0.00%   9759.04%
                              58            0      0.00%   9759.04%
                              60            0      0.00%   9759.04%
                              62            0      0.00%   9759.04%
                              64            0      0.00%   9759.04%
                              66            0      0.00%   9759.04%
                              68            0      0.00%   9759.04%
                              70            0      0.00%   9759.04%
                              72            0      0.00%   9759.04%
                              74            0      0.00%   9759.04%
                              76            0      0.00%   9759.04%
                              78            0      0.00%   9759.04%
                              80            0      0.00%   9759.04%
                              82            0      0.00%   9759.04%
                              84            0      0.00%   9759.04%
                              86            0      0.00%   9759.04%
                              88            0      0.00%   9759.04%
                              90            0      0.00%   9759.04%
                              92            0      0.00%   9759.04%
                              94            0      0.00%   9759.04%
                              96            0      0.00%   9759.04%
                              98            0      0.00%   9759.04%
cpu0.IQ:residence:IntMult.overflows                 2                      
cpu0.IQ:residence:IntMult.max_value               141                      
cpu0.IQ:residence:IntMult.end_dist

cpu0.IQ:residence:IntDiv.start_dist                            # cycles from dispatch to issue
cpu0.IQ:residence:IntDiv.samples                    0                      
cpu0.IQ:residence:IntDiv.min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:IntDiv.max_value                  0                      
cpu0.IQ:residence:IntDiv.end_dist

cpu0.IQ:residence:FloatAdd.start_dist                          # cycles from dispatch to issue
cpu0.IQ:residence:FloatAdd.samples                 56                      
cpu0.IQ:residence:FloatAdd.min_value                5                      
                               0            0      0.00%      0.00%
                               2            0      0.00%      0.00%
                               4            1    178.57%    178.57%
                               6            8   1428.57%   1607.14%
                               8           12   2142.86%   3750.00%
                              10            8   1428.57%   5178.57%
                              12            6   1071.43%   6250.00%
                              14            6   1071.43%   7321.43%
                              16            5    892.86%   8214.29%
                              18            7   1250.00%   9464.29%
                              20            1    178.57%   9642.86%
                              22            0      0.00%   9642.86%
                              24            0      0.00%   9642.86%
                              26            0      0.00%   9642.86%
                              28            0      0.00%   9642.86%
                              30            0      0.00%   9642.86%
                              32            0      0.00%   9642.86%
                              34            0      0.00%   9642.86%
                              36            0      0.00%   9642.86%
                              38            0      0.00%   9642.86%
                              40            0      0.00%   9642.86%
                              42            0      0.00%   9642.86%
                              44            0      0.00%   9642.86%
                              46            0      0.00%   9642.86%
                              48            0      0.00%   9642.86%
                              50            0      0.00%   9642.86%
                              52            0      0.00%   9642.86%
                              54            0      0.00%   9642.86%
                              56            0      0.00%   9642.86%
                              58            0      0.00%   9642.86%
                              60            0      0.00%   9642.86%
                              62            0      0.00%   9642.86%
                              64            0      0.00%   9642.86%
                              66            0      0.00%   9642.86%
                              68            0      0.00%   9642.86%
                              70            0      0.00%   9642.86%
                              72            0      0.00%   9642.86%
                              74            0      0.00%   9642.86%
                              76            0      0.00%   9642.86%
                              78            0      0.00%   9642.86%
                              80            0      0.00%   9642.86%
                              82            0      0.00%   9642.86%
                              84            0      0.00%   9642.86%
                              86            0      0.00%   9642.86%
                              88            0      0.00%   9642.86%
                              90            0      0.00%   9642.86%
                              92            0      0.00%   9642.86%
                              94            0      0.00%   9642.86%
                              96            0      0.00%   9642.86%
                              98            0      0.00%   9642.86%
cpu0.IQ:residence:FloatAdd.overflows                2                      
cpu0.IQ:residence:FloatAdd.max_value              142                      
cpu0.IQ:residence:FloatAdd.end_dist

cpu0.IQ:residence:FloatCmp.start_dist                          # cycles from dispatch to issue
cpu0.IQ:residence:FloatCmp.samples                  7                      
cpu0.IQ:residence:FloatCmp.min_value               13                      
                               0            0      0.00%      0.00%
                               2            0      0.00%      0.00%
                               4            0      0.00%      0.00%
                               6            0      0.00%      0.00%
                               8            0      0.00%      0.00%
                              10            0      0.00%      0.00%
                              12            2   2857.14%   2857.14%
                              14            0      0.00%   2857.14%
                              16            5   7142.86%  10000.00%
                              18            0      0.00%  10000.00%
                              20            0      0.00%  10000.00%
                              22            0      0.00%  10000.00%
                              24            0      0.00%  10000.00%
                              26            0      0.00%  10000.00%
                              28            0      0.00%  10000.00%
                              30            0      0.00%  10000.00%
                              32            0      0.00%  10000.00%
                              34            0      0.00%  10000.00%
                              36            0      0.00%  10000.00%
                              38            0      0.00%  10000.00%
                              40            0      0.00%  10000.00%
                              42            0      0.00%  10000.00%
                              44            0      0.00%  10000.00%
                              46            0      0.00%  10000.00%
                              48            0      0.00%  10000.00%
                              50            0      0.00%  10000.00%
                              52            0      0.00%  10000.00%
                              54            0      0.00%  10000.00%
                              56            0      0.00%  10000.00%
                              58            0      0.00%  10000.00%
                              60            0      0.00%  10000.00%
                              62            0      0.00%  10000.00%
                              64            0      0.00%  10000.00%
                              66            0      0.00%  10000.00%
                              68            0      0.00%  10000.00%
                              70            0      0.00%  10000.00%
                              72            0      0.00%  10000.00%
                              74            0      0.00%  10000.00%
                              76            0      0.00%  10000.00%
                              78            0      0.00%  10000.00%
                              80            0      0.00%  10000.00%
                              82            0      0.00%  10000.00%
                              84            0      0.00%  10000.00%
                              86            0      0.00%  10000.00%
                              88            0      0.00%  10000.00%
                              90            0      0.00%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.IQ:residence:FloatCmp.max_value               17                      
cpu0.IQ:residence:FloatCmp.end_dist

cpu0.IQ:residence:FloatCvt.start_dist                          # cycles from dispatch to issue
cpu0.IQ:residence:FloatCvt.samples                  0                      
cpu0.IQ:residence:FloatCvt.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:FloatCvt.max_value                0                      
cpu0.IQ:residence:FloatCvt.end_dist

cpu0.IQ:residence:FloatMult.start_dist                         # cycles from dispatch to issue
cpu0.IQ:residence:FloatMult.samples                13                      
cpu0.IQ:residence:FloatMult.min_value              10                      
                               0            0      0.00%      0.00%
                               2            0      0.00%      0.00%
                               4            0      0.00%      0.00%
                               6            0      0.00%      0.00%
                               8            0      0.00%      0.00%
                              10            8   6153.85%   6153.85%
                              12            4   3076.92%   9230.77%
                              14            0      0.00%   9230.77%
                              16            0      0.00%   9230.77%
                              18            0      0.00%   9230.77%
                              20            0      0.00%   9230.77%
                              22            0      0.00%   9230.77%
                              24            0      0.00%   9230.77%
                              26            0      0.00%   9230.77%
                              28            0      0.00%   9230.77%
                              30            0      0.00%   9230.77%
                              32            0      0.00%   9230.77%
                              34            0      0.00%   9230.77%
                              36            0      0.00%   9230.77%
                              38            0      0.00%   9230.77%
                              40            0      0.00%   9230.77%
                              42            0      0.00%   9230.77%
                              44            0      0.00%   9230.77%
                              46            0      0.00%   9230.77%
                              48            0      0.00%   9230.77%
                              50            0      0.00%   9230.77%
                              52            0      0.00%   9230.77%
                              54            0      0.00%   9230.77%
                              56            0      0.00%   9230.77%
                              58            0      0.00%   9230.77%
                              60            0      0.00%   9230.77%
                              62            0      0.00%   9230.77%
                              64            0      0.00%   9230.77%
                              66            0      0.00%   9230.77%
                              68            0      0.00%   9230.77%
                              70            0      0.00%   9230.77%
                              72            0      0.00%   9230.77%
                              74            0      0.00%   9230.77%
                              76            0      0.00%   9230.77%
                              78            0      0.00%   9230.77%
                              80            0      0.00%   9230.77%
                              82            0      0.00%   9230.77%
                              84            0      0.00%   9230.77%
                              86            0      0.00%   9230.77%
                              88            0      0.00%   9230.77%
                              90            0      0.00%   9230.77%
                              92            0      0.00%   9230.77%
                              94            0      0.00%   9230.77%
                              96            0      0.00%   9230.77%
                              98            0      0.00%   9230.77%
cpu0.IQ:residence:FloatMult.overflows               1                      
cpu0.IQ:residence:FloatMult.max_value             143                      
cpu0.IQ:residence:FloatMult.end_dist

cpu0.IQ:residence:FloatDiv.start_dist                          # cycles from dispatch to issue
cpu0.IQ:residence:FloatDiv.samples                  0                      
cpu0.IQ:residence:FloatDiv.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:FloatDiv.max_value                0                      
cpu0.IQ:residence:FloatDiv.end_dist

cpu0.IQ:residence:FloatSqrt.start_dist                         # cycles from dispatch to issue
cpu0.IQ:residence:FloatSqrt.samples                 0                      
cpu0.IQ:residence:FloatSqrt.min_value               0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:FloatSqrt.max_value               0                      
cpu0.IQ:residence:FloatSqrt.end_dist

cpu0.IQ:residence:MemRead.start_dist                           # cycles from dispatch to issue
cpu0.IQ:residence:MemRead.samples               51060                      
cpu0.IQ:residence:MemRead.min_value                 1                      
                               0         8410   1647.08%   1647.08%
                               2        12274   2403.84%   4050.92%
                               4         7379   1445.16%   5496.08%
                               6         5097    998.24%   6494.32%
                               8         2980    583.63%   7077.95%
                              10         2530    495.50%   7573.44%
                              12         1572    307.87%   7881.32%
                              14         1606    314.53%   8195.85%
                              16         1298    254.21%   8450.06%
                              18          999    195.65%   8645.71%
                              20          560    109.67%   8755.39%
                              22          596    116.73%   8872.11%
                              24          807    158.05%   9030.16%
                              26         1561    305.72%   9335.88%
                              28          958    187.62%   9523.50%
                              30          969    189.78%   9713.28%
                              32          598    117.12%   9830.40%
                              34          184     36.04%   9866.43%
                              36           20      3.92%   9870.35%
                              38            6      1.18%   9871.52%
                              40           91     17.82%   9889.35%
                              42           35      6.85%   9896.20%
                              44            2      0.39%   9896.59%
                              46            3      0.59%   9897.18%
                              48            3      0.59%   9897.77%
                              50           43      8.42%   9906.19%
                              52            0      0.00%   9906.19%
                              54           40      7.83%   9914.02%
                              56            0      0.00%   9914.02%
                              58            0      0.00%   9914.02%
                              60            0      0.00%   9914.02%
                              62            3      0.59%   9914.61%
                              64            2      0.39%   9915.00%
                              66            6      1.18%   9916.18%
                              68            2      0.39%   9916.57%
                              70            0      0.00%   9916.57%
                              72            1      0.20%   9916.76%
                              74            1      0.20%   9916.96%
                              76            6      1.18%   9918.14%
                              78            1      0.20%   9918.33%
                              80            1      0.20%   9918.53%
                              82            6      1.18%   9919.70%
                              84            1      0.20%   9919.90%
                              86            0      0.00%   9919.90%
                              88            0      0.00%   9919.90%
                              90            0      0.00%   9919.90%
                              92            0      0.00%   9919.90%
                              94            0      0.00%   9919.90%
                              96            0      0.00%   9919.90%
                              98            0      0.00%   9919.90%
cpu0.IQ:residence:MemRead.overflows               409                      
cpu0.IQ:residence:MemRead.max_value               284                      
cpu0.IQ:residence:MemRead.end_dist

cpu0.IQ:residence:MemWrite.start_dist                          # cycles from dispatch to issue
cpu0.IQ:residence:MemWrite.samples              43964                      
cpu0.IQ:residence:MemWrite.min_value                1                      
                               0         3933    894.60%    894.60%
                               2        10767   2449.05%   3343.64%
                               4         7710   1753.71%   5097.35%
                               6         6015   1368.16%   6465.52%
                               8         4473   1017.42%   7482.94%
                              10         4091    930.53%   8413.47%
                              12         1435    326.40%   8739.88%
                              14          635    144.44%   8884.31%
                              16          477    108.50%   8992.81%
                              18          658    149.67%   9142.48%
                              20          591    134.43%   9276.91%
                              22           93     21.15%   9298.06%
                              24          192     43.67%   9341.73%
                              26          436     99.17%   9440.91%
                              28          381     86.66%   9527.57%
                              30          356     80.98%   9608.54%
                              32          243     55.27%   9663.82%
                              34          184     41.85%   9705.67%
                              36           27      6.14%   9711.81%
                              38           38      8.64%   9720.45%
                              40           58     13.19%   9733.65%
                              42           36      8.19%   9741.83%
                              44            7      1.59%   9743.43%
                              46            3      0.68%   9744.11%
                              48            1      0.23%   9744.34%
                              50            7      1.59%   9745.93%
                              52            1      0.23%   9746.16%
                              54           79     17.97%   9764.13%
                              56            0      0.00%   9764.13%
                              58            0      0.00%   9764.13%
                              60            1      0.23%   9764.35%
                              62            3      0.68%   9765.04%
                              64            5      1.14%   9766.17%
                              66            5      1.14%   9767.31%
                              68           15      3.41%   9770.72%
                              70            0      0.00%   9770.72%
                              72            1      0.23%   9770.95%
                              74            6      1.36%   9772.31%
                              76           44     10.01%   9782.32%
                              78            2      0.45%   9782.78%
                              80            2      0.45%   9783.23%
                              82            2      0.45%   9783.69%
                              84           36      8.19%   9791.88%
                              86            6      1.36%   9793.24%
                              88            1      0.23%   9793.47%
                              90            0      0.00%   9793.47%
                              92            1      0.23%   9793.69%
                              94            0      0.00%   9793.69%
                              96            0      0.00%   9793.69%
                              98            5      1.14%   9794.83%
cpu0.IQ:residence:MemWrite.overflows              902                      
cpu0.IQ:residence:MemWrite.max_value              281                      
cpu0.IQ:residence:MemWrite.end_dist

cpu0.IQ:residence:IprAccess.start_dist                         # cycles from dispatch to issue
cpu0.IQ:residence:IprAccess.samples                 0                      
cpu0.IQ:residence:IprAccess.min_value               0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:IprAccess.max_value               0                      
cpu0.IQ:residence:IprAccess.end_dist

cpu0.IQ:residence:InstPrefetch.start_dist                      # cycles from dispatch to issue
cpu0.IQ:residence:InstPrefetch.samples              0                      
cpu0.IQ:residence:InstPrefetch.min_value            0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.IQ:residence:InstPrefetch.max_value            0                      
cpu0.IQ:residence:InstPrefetch.end_dist

cpu0.ISSUE:(null)_delay.start_dist                             # cycles from operands ready to issue
cpu0.ISSUE:(null)_delay.samples                     0                      
cpu0.ISSUE:(null)_delay.min_value                   0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:(null)_delay.max_value                   0                      
cpu0.ISSUE:(null)_delay.end_dist

cpu0.ISSUE:IntAlu_delay.start_dist                             # cycles from operands ready to issue
cpu0.ISSUE:IntAlu_delay.samples                 75526                      
cpu0.ISSUE:IntAlu_delay.min_value                   0                      
                               0        62304   8249.34%   8249.34%
                               2         8504   1125.97%   9375.31%
                               4         3058    404.89%   9780.21%
                               6         1125    148.96%   9929.16%
                               8          387     51.24%   9980.40%
                              10          147     19.46%   9999.87%
                              12            1      0.13%  10000.00%
                              14            0      0.00%  10000.00%
                              16            0      0.00%  10000.00%
                              18            0      0.00%  10000.00%
                              20            0      0.00%  10000.00%
                              22            0      0.00%  10000.00%
                              24            0      0.00%  10000.00%
                              26            0      0.00%  10000.00%
                              28            0      0.00%  10000.00%
                              30            0      0.00%  10000.00%
                              32            0      0.00%  10000.00%
                              34            0      0.00%  10000.00%
                              36            0      0.00%  10000.00%
                              38            0      0.00%  10000.00%
                              40            0      0.00%  10000.00%
                              42            0      0.00%  10000.00%
                              44            0      0.00%  10000.00%
                              46            0      0.00%  10000.00%
                              48            0      0.00%  10000.00%
                              50            0      0.00%  10000.00%
                              52            0      0.00%  10000.00%
                              54            0      0.00%  10000.00%
                              56            0      0.00%  10000.00%
                              58            0      0.00%  10000.00%
                              60            0      0.00%  10000.00%
                              62            0      0.00%  10000.00%
                              64            0      0.00%  10000.00%
                              66            0      0.00%  10000.00%
                              68            0      0.00%  10000.00%
                              70            0      0.00%  10000.00%
                              72            0      0.00%  10000.00%
                              74            0      0.00%  10000.00%
                              76            0      0.00%  10000.00%
                              78            0      0.00%  10000.00%
                              80            0      0.00%  10000.00%
                              82            0      0.00%  10000.00%
                              84            0      0.00%  10000.00%
                              86            0      0.00%  10000.00%
                              88            0      0.00%  10000.00%
                              90            0      0.00%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:IntAlu_delay.max_value                  12                      
cpu0.ISSUE:IntAlu_delay.end_dist

cpu0.ISSUE:IntMult_delay.start_dist                            # cycles from operands ready to issue
cpu0.ISSUE:IntMult_delay.samples                   83                      
cpu0.ISSUE:IntMult_delay.min_value                  0                      
                               0           83  10000.00%  10000.00%
                               2            0      0.00%  10000.00%
                               4            0      0.00%  10000.00%
                               6            0      0.00%  10000.00%
                               8            0      0.00%  10000.00%
                              10            0      0.00%  10000.00%
                              12            0      0.00%  10000.00%
                              14            0      0.00%  10000.00%
                              16            0      0.00%  10000.00%
                              18            0      0.00%  10000.00%
                              20            0      0.00%  10000.00%
                              22            0      0.00%  10000.00%
                              24            0      0.00%  10000.00%
                              26            0      0.00%  10000.00%
                              28            0      0.00%  10000.00%
                              30            0      0.00%  10000.00%
                              32            0      0.00%  10000.00%
                              34            0      0.00%  10000.00%
                              36            0      0.00%  10000.00%
                              38            0      0.00%  10000.00%
                              40            0      0.00%  10000.00%
                              42            0      0.00%  10000.00%
                              44            0      0.00%  10000.00%
                              46            0      0.00%  10000.00%
                              48            0      0.00%  10000.00%
                              50            0      0.00%  10000.00%
                              52            0      0.00%  10000.00%
                              54            0      0.00%  10000.00%
                              56            0      0.00%  10000.00%
                              58            0      0.00%  10000.00%
                              60            0      0.00%  10000.00%
                              62            0      0.00%  10000.00%
                              64            0      0.00%  10000.00%
                              66            0      0.00%  10000.00%
                              68            0      0.00%  10000.00%
                              70            0      0.00%  10000.00%
                              72            0      0.00%  10000.00%
                              74            0      0.00%  10000.00%
                              76            0      0.00%  10000.00%
                              78            0      0.00%  10000.00%
                              80            0      0.00%  10000.00%
                              82            0      0.00%  10000.00%
                              84            0      0.00%  10000.00%
                              86            0      0.00%  10000.00%
                              88            0      0.00%  10000.00%
                              90            0      0.00%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:IntMult_delay.max_value                  1                      
cpu0.ISSUE:IntMult_delay.end_dist

cpu0.ISSUE:IntDiv_delay.start_dist                             # cycles from operands ready to issue
cpu0.ISSUE:IntDiv_delay.samples                     0                      
cpu0.ISSUE:IntDiv_delay.min_value                   0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:IntDiv_delay.max_value                   0                      
cpu0.ISSUE:IntDiv_delay.end_dist

cpu0.ISSUE:FloatAdd_delay.start_dist                           # cycles from operands ready to issue
cpu0.ISSUE:FloatAdd_delay.samples                  56                      
cpu0.ISSUE:FloatAdd_delay.min_value                 0                      
                               0           56  10000.00%  10000.00%
                               2            0      0.00%  10000.00%
                               4            0      0.00%  10000.00%
                               6            0      0.00%  10000.00%
                               8            0      0.00%  10000.00%
                              10            0      0.00%  10000.00%
                              12            0      0.00%  10000.00%
                              14            0      0.00%  10000.00%
                              16            0      0.00%  10000.00%
                              18            0      0.00%  10000.00%
                              20            0      0.00%  10000.00%
                              22            0      0.00%  10000.00%
                              24            0      0.00%  10000.00%
                              26            0      0.00%  10000.00%
                              28            0      0.00%  10000.00%
                              30            0      0.00%  10000.00%
                              32            0      0.00%  10000.00%
                              34            0      0.00%  10000.00%
                              36            0      0.00%  10000.00%
                              38            0      0.00%  10000.00%
                              40            0      0.00%  10000.00%
                              42            0      0.00%  10000.00%
                              44            0      0.00%  10000.00%
                              46            0      0.00%  10000.00%
                              48            0      0.00%  10000.00%
                              50            0      0.00%  10000.00%
                              52            0      0.00%  10000.00%
                              54            0      0.00%  10000.00%
                              56            0      0.00%  10000.00%
                              58            0      0.00%  10000.00%
                              60            0      0.00%  10000.00%
                              62            0      0.00%  10000.00%
                              64            0      0.00%  10000.00%
                              66            0      0.00%  10000.00%
                              68            0      0.00%  10000.00%
                              70            0      0.00%  10000.00%
                              72            0      0.00%  10000.00%
                              74            0      0.00%  10000.00%
                              76            0      0.00%  10000.00%
                              78            0      0.00%  10000.00%
                              80            0      0.00%  10000.00%
                              82            0      0.00%  10000.00%
                              84            0      0.00%  10000.00%
                              86            0      0.00%  10000.00%
                              88            0      0.00%  10000.00%
                              90            0      0.00%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:FloatAdd_delay.max_value                 0                      
cpu0.ISSUE:FloatAdd_delay.end_dist

cpu0.ISSUE:FloatCmp_delay.start_dist                           # cycles from operands ready to issue
cpu0.ISSUE:FloatCmp_delay.samples                   7                      
cpu0.ISSUE:FloatCmp_delay.min_value                 0                      
                               0            7  10000.00%  10000.00%
                               2            0      0.00%  10000.00%
                               4            0      0.00%  10000.00%
                               6            0      0.00%  10000.00%
                               8            0      0.00%  10000.00%
                              10            0      0.00%  10000.00%
                              12            0      0.00%  10000.00%
                              14            0      0.00%  10000.00%
                              16            0      0.00%  10000.00%
                              18            0      0.00%  10000.00%
                              20            0      0.00%  10000.00%
                              22            0      0.00%  10000.00%
                              24            0      0.00%  10000.00%
                              26            0      0.00%  10000.00%
                              28            0      0.00%  10000.00%
                              30            0      0.00%  10000.00%
                              32            0      0.00%  10000.00%
                              34            0      0.00%  10000.00%
                              36            0      0.00%  10000.00%
                              38            0      0.00%  10000.00%
                              40            0      0.00%  10000.00%
                              42            0      0.00%  10000.00%
                              44            0      0.00%  10000.00%
                              46            0      0.00%  10000.00%
                              48            0      0.00%  10000.00%
                              50            0      0.00%  10000.00%
                              52            0      0.00%  10000.00%
                              54            0      0.00%  10000.00%
                              56            0      0.00%  10000.00%
                              58            0      0.00%  10000.00%
                              60            0      0.00%  10000.00%
                              62            0      0.00%  10000.00%
                              64            0      0.00%  10000.00%
                              66            0      0.00%  10000.00%
                              68            0      0.00%  10000.00%
                              70            0      0.00%  10000.00%
                              72            0      0.00%  10000.00%
                              74            0      0.00%  10000.00%
                              76            0      0.00%  10000.00%
                              78            0      0.00%  10000.00%
                              80            0      0.00%  10000.00%
                              82            0      0.00%  10000.00%
                              84            0      0.00%  10000.00%
                              86            0      0.00%  10000.00%
                              88            0      0.00%  10000.00%
                              90            0      0.00%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:FloatCmp_delay.max_value                 0                      
cpu0.ISSUE:FloatCmp_delay.end_dist

cpu0.ISSUE:FloatCvt_delay.start_dist                           # cycles from operands ready to issue
cpu0.ISSUE:FloatCvt_delay.samples                   0                      
cpu0.ISSUE:FloatCvt_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:FloatCvt_delay.max_value                 0                      
cpu0.ISSUE:FloatCvt_delay.end_dist

cpu0.ISSUE:FloatMult_delay.start_dist                          # cycles from operands ready to issue
cpu0.ISSUE:FloatMult_delay.samples                 13                      
cpu0.ISSUE:FloatMult_delay.min_value                0                      
                               0           13  10000.00%  10000.00%
                               2            0      0.00%  10000.00%
                               4            0      0.00%  10000.00%
                               6            0      0.00%  10000.00%
                               8            0      0.00%  10000.00%
                              10            0      0.00%  10000.00%
                              12            0      0.00%  10000.00%
                              14            0      0.00%  10000.00%
                              16            0      0.00%  10000.00%
                              18            0      0.00%  10000.00%
                              20            0      0.00%  10000.00%
                              22            0      0.00%  10000.00%
                              24            0      0.00%  10000.00%
                              26            0      0.00%  10000.00%
                              28            0      0.00%  10000.00%
                              30            0      0.00%  10000.00%
                              32            0      0.00%  10000.00%
                              34            0      0.00%  10000.00%
                              36            0      0.00%  10000.00%
                              38            0      0.00%  10000.00%
                              40            0      0.00%  10000.00%
                              42            0      0.00%  10000.00%
                              44            0      0.00%  10000.00%
                              46            0      0.00%  10000.00%
                              48            0      0.00%  10000.00%
                              50            0      0.00%  10000.00%
                              52            0      0.00%  10000.00%
                              54            0      0.00%  10000.00%
                              56            0      0.00%  10000.00%
                              58            0      0.00%  10000.00%
                              60            0      0.00%  10000.00%
                              62            0      0.00%  10000.00%
                              64            0      0.00%  10000.00%
                              66            0      0.00%  10000.00%
                              68            0      0.00%  10000.00%
                              70            0      0.00%  10000.00%
                              72            0      0.00%  10000.00%
                              74            0      0.00%  10000.00%
                              76            0      0.00%  10000.00%
                              78            0      0.00%  10000.00%
                              80            0      0.00%  10000.00%
                              82            0      0.00%  10000.00%
                              84            0      0.00%  10000.00%
                              86            0      0.00%  10000.00%
                              88            0      0.00%  10000.00%
                              90            0      0.00%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:FloatMult_delay.max_value                0                      
cpu0.ISSUE:FloatMult_delay.end_dist

cpu0.ISSUE:FloatDiv_delay.start_dist                           # cycles from operands ready to issue
cpu0.ISSUE:FloatDiv_delay.samples                   0                      
cpu0.ISSUE:FloatDiv_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:FloatDiv_delay.max_value                 0                      
cpu0.ISSUE:FloatDiv_delay.end_dist

cpu0.ISSUE:FloatSqrt_delay.start_dist                          # cycles from operands ready to issue
cpu0.ISSUE:FloatSqrt_delay.samples                  0                      
cpu0.ISSUE:FloatSqrt_delay.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:FloatSqrt_delay.max_value                0                      
cpu0.ISSUE:FloatSqrt_delay.end_dist

cpu0.ISSUE:MemRead_delay.start_dist                            # cycles from operands ready to issue
cpu0.ISSUE:MemRead_delay.samples                51060                      
cpu0.ISSUE:MemRead_delay.min_value                  0                      
                               0        42506   8324.72%   8324.72%
                               2         6274   1228.75%   9553.47%
                               4         1615    316.29%   9869.76%
                               6          255     49.94%   9919.70%
                               8          141     27.61%   9947.32%
                              10          119     23.31%   9970.62%
                              12            0      0.00%   9970.62%
                              14            0      0.00%   9970.62%
                              16            0      0.00%   9970.62%
                              18            0      0.00%   9970.62%
                              20            0      0.00%   9970.62%
                              22            0      0.00%   9970.62%
                              24            0      0.00%   9970.62%
                              26            0      0.00%   9970.62%
                              28            0      0.00%   9970.62%
                              30            0      0.00%   9970.62%
                              32            1      0.20%   9970.82%
                              34            1      0.20%   9971.01%
                              36           12      2.35%   9973.36%
                              38           80     15.67%   9989.03%
                              40           32      6.27%   9995.30%
                              42            0      0.00%   9995.30%
                              44            0      0.00%   9995.30%
                              46            0      0.00%   9995.30%
                              48            0      0.00%   9995.30%
                              50            2      0.39%   9995.69%
                              52            3      0.59%   9996.28%
                              54            2      0.39%   9996.67%
                              56            1      0.20%   9996.87%
                              58            0      0.00%   9996.87%
                              60            0      0.00%   9996.87%
                              62            1      0.20%   9997.06%
                              64            4      0.78%   9997.85%
                              66            0      0.00%   9997.85%
                              68            0      0.00%   9997.85%
                              70            2      0.39%   9998.24%
                              72            0      0.00%   9998.24%
                              74            7      1.37%   9999.61%
                              76            0      0.00%   9999.61%
                              78            0      0.00%   9999.61%
                              80            0      0.00%   9999.61%
                              82            0      0.00%   9999.61%
                              84            0      0.00%   9999.61%
                              86            0      0.00%   9999.61%
                              88            0      0.00%   9999.61%
                              90            2      0.39%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:MemRead_delay.max_value                 91                      
cpu0.ISSUE:MemRead_delay.end_dist

cpu0.ISSUE:MemWrite_delay.start_dist                           # cycles from operands ready to issue
cpu0.ISSUE:MemWrite_delay.samples               43964                      
cpu0.ISSUE:MemWrite_delay.min_value                 0                      
                               0        38270   8704.85%   8704.85%
                               2         3421    778.14%   9482.99%
                               4          913    207.67%   9690.66%
                               6          759    172.64%   9863.30%
                               8          440    100.08%   9963.38%
                              10           10      2.27%   9965.65%
                              12            1      0.23%   9965.88%
                              14            0      0.00%   9965.88%
                              16            0      0.00%   9965.88%
                              18            0      0.00%   9965.88%
                              20            0      0.00%   9965.88%
                              22            0      0.00%   9965.88%
                              24            0      0.00%   9965.88%
                              26            0      0.00%   9965.88%
                              28            0      0.00%   9965.88%
                              30            0      0.00%   9965.88%
                              32            2      0.45%   9966.34%
                              34            0      0.00%   9966.34%
                              36           45     10.24%   9976.57%
                              38           55     12.51%   9989.08%
                              40           24      5.46%   9994.54%
                              42            0      0.00%   9994.54%
                              44            0      0.00%   9994.54%
                              46            0      0.00%   9994.54%
                              48            0      0.00%   9994.54%
                              50            3      0.68%   9995.22%
                              52            3      0.68%   9995.91%
                              54            0      0.00%   9995.91%
                              56            2      0.45%   9996.36%
                              58            0      0.00%   9996.36%
                              60            0      0.00%   9996.36%
                              62            2      0.45%   9996.82%
                              64            4      0.91%   9997.73%
                              66            0      0.00%   9997.73%
                              68            0      0.00%   9997.73%
                              70            0      0.00%   9997.73%
                              72            5      1.14%   9998.86%
                              74            3      0.68%   9999.55%
                              76            0      0.00%   9999.55%
                              78            0      0.00%   9999.55%
                              80            0      0.00%   9999.55%
                              82            0      0.00%   9999.55%
                              84            0      0.00%   9999.55%
                              86            0      0.00%   9999.55%
                              88            0      0.00%   9999.55%
                              90            2      0.45%  10000.00%
                              92            0      0.00%  10000.00%
                              94            0      0.00%  10000.00%
                              96            0      0.00%  10000.00%
                              98            0      0.00%  10000.00%
cpu0.ISSUE:MemWrite_delay.max_value                91                      
cpu0.ISSUE:MemWrite_delay.end_dist

cpu0.ISSUE:IprAccess_delay.start_dist                          # cycles from operands ready to issue
cpu0.ISSUE:IprAccess_delay.samples                  0                      
cpu0.ISSUE:IprAccess_delay.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:IprAccess_delay.max_value                0                      
cpu0.ISSUE:IprAccess_delay.end_dist

cpu0.ISSUE:InstPrefetch_delay.start_dist                       # cycles from operands ready to issue
cpu0.ISSUE:InstPrefetch_delay.samples               0                      
cpu0.ISSUE:InstPrefetch_delay.min_value             0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu0.ISSUE:InstPrefetch_delay.max_value             0                      
cpu0.ISSUE:InstPrefetch_delay.end_dist

cpu0.ISSUE:FU_type_0                           168375                       # Type of FU issued
cpu0.ISSUE:FU_type_0.start_dist
                          (null)            0      0.00%            # Type of FU issued
                          IntAlu       125100     74.30%            # Type of FU issued
                         IntMult           83      0.05%            # Type of FU issued
                          IntDiv            0      0.00%            # Type of FU issued
                        FloatAdd           56      0.03%            # Type of FU issued
                        FloatCmp            7      0.00%            # Type of FU issued
                        FloatCvt            0      0.00%            # Type of FU issued
                       FloatMult           13      0.01%            # Type of FU issued
                        FloatDiv            0      0.00%            # Type of FU issued
                       FloatSqrt            0      0.00%            # Type of FU issued
                         MemRead        24389     14.48%            # Type of FU issued
                        MemWrite        18727     11.12%            # Type of FU issued
                       IprAccess            0      0.00%            # Type of FU issued
                    InstPrefetch            0      0.00%            # Type of FU issued
cpu0.ISSUE:FU_type_0.end_dist
cpu0.ISSUE:IQ_0:fu_full.start_dist
                          (null)            0      0.00%           
                          IntAlu        29128     74.59%           
                         IntMult            0      0.00%           
                          IntDiv            0      0.00%           
                        FloatAdd            0      0.00%           
                        FloatCmp            0      0.00%           
                        FloatCvt            0      0.00%           
                       FloatMult            0      0.00%           
                        FloatDiv            0      0.00%           
                       FloatSqrt            0      0.00%           
                         MemRead         8894     22.78%           
                        MemWrite         1029      2.64%           
                       IprAccess            0      0.00%           
                    InstPrefetch            0      0.00%           
cpu0.ISSUE:IQ_0:fu_full.end_dist
cpu0.ISSUE:MSIPC                             0.194542                       # Misspec issue rate
cpu0.ISSUE:addr_loads                             331                       # number of invalid-address loads
cpu0.ISSUE:addr_swpfs                               0                       # number of invalid-address SW prefetches
cpu0.ISSUE:branches                             19117                       # Number of branches issued
cpu0.ISSUE:count                               124462                       # number of insts issued
cpu0.ISSUE:fu_busy_cnt                          39051                       # FU busy when requested
cpu0.ISSUE:fu_busy_rate                      0.313758                       # FU busy rate (busy events/executed inst)
cpu0.ISSUE:fu_full.start_dist
(null)                                              0      0.00%            # attempts to use FU when none available
IntAlu                                          29128     74.59%            # attempts to use FU when none available
IntMult                                             0      0.00%            # attempts to use FU when none available
IntDiv                                              0      0.00%            # attempts to use FU when none available
FloatAdd                                            0      0.00%            # attempts to use FU when none available
FloatCmp                                            0      0.00%            # attempts to use FU when none available
FloatCvt                                            0      0.00%            # attempts to use FU when none available
FloatMult                                           0      0.00%            # attempts to use FU when none available
FloatDiv                                            0      0.00%            # attempts to use FU when none available
FloatSqrt                                           0      0.00%            # attempts to use FU when none available
MemRead                                          8894     22.78%            # attempts to use FU when none available
MemWrite                                         1029      2.64%            # attempts to use FU when none available
IprAccess                                           0      0.00%            # attempts to use FU when none available
InstPrefetch                                        0      0.00%            # attempts to use FU when none available
cpu0.ISSUE:fu_full.end_dist
cpu0.ISSUE:issued_per_cycle                     36211                       # Number of insts issued each cycle
cpu0.ISSUE:issued_per_cycle.start_dist
                               0         2229      6.16%            # Number of insts issued each cycle
                               1         4932     13.62%            # Number of insts issued each cycle
                               2         3105      8.57%            # Number of insts issued each cycle
                               3         3111      8.59%            # Number of insts issued each cycle
                               4         2714      7.49%            # Number of insts issued each cycle
                               5         1953      5.39%            # Number of insts issued each cycle
                               6         6148     16.98%            # Number of insts issued each cycle
                               7         3427      9.46%            # Number of insts issued each cycle
                               8         8592     23.73%            # Number of insts issued each cycle
cpu0.ISSUE:issued_per_cycle.end_dist
cpu0.ISSUE:loads                                26671                       # number of load insts issued
cpu0.ISSUE:lsq_inv_rate                             0                       # Early LSQ issues per cycle
cpu0.ISSUE:lsq_invert                               0                       # Number of times LSQ instruction issued early
cpu0.ISSUE:misspec_cnt                          24457                       # Number of misspeculated insts issued
cpu0.ISSUE:nop                                  16150                       # number of nop insts issued
cpu0.ISSUE:op_count                            170709                       # number of insts issued
cpu0.ISSUE:op_rate                           1.357894                       # Operation issue rate
cpu0.ISSUE:rate                              0.990025                       # Inst issue rate
cpu0.ISSUE:refs                                 49574                       # number of memory reference insts issued
cpu0.ISSUE:stores                               22903                       # Number of stores issued
cpu0.ISSUE:swp                                    797                       # number of swp insts issued
cpu0.ISSUE:unissued_cause.start_dist
(null)                                              0      0.00%            # Reason ready instruction not issued
IntAlu                                          29128     75.79%            # Reason ready instruction not issued
IntMult                                             0      0.00%            # Reason ready instruction not issued
IntDiv                                              0      0.00%            # Reason ready instruction not issued
FloatAdd                                            0      0.00%            # Reason ready instruction not issued
FloatCmp                                            0      0.00%            # Reason ready instruction not issued
FloatCvt                                            0      0.00%            # Reason ready instruction not issued
FloatMult                                           0      0.00%            # Reason ready instruction not issued
FloatDiv                                            0      0.00%            # Reason ready instruction not issued
FloatSqrt                                           0      0.00%            # Reason ready instruction not issued
MemRead                                          8894     23.14%            # Reason ready instruction not issued
MemWrite                                            0      0.00%            # Reason ready instruction not issued
IprAccess                                           0      0.00%            # Reason ready instruction not issued
InstPrefetch                                        0      0.00%            # Reason ready instruction not issued
DCache_Blocked                                    411      1.07%            # Reason ready instruction not issued
Too_Young                                           0      0.00%            # Reason ready instruction not issued
cpu0.ISSUE:unissued_cause.end_dist
cpu0.LSQ:RQ:rdy_inst                            68038                       # Number of ready instructions (cum)
cpu0.LSQ:RQ:rdy_inst_dist_0_mean             0.541204                       # standard deviation of ready rate
cpu0.LSQ:RQ:rdy_inst_dist_0_stdev            2.231832                       # standard deviation of ready rate
**Ignore: cpu0.LSQ:RQ:rdy_inst_dist_0_TOT       125716                       # standard deviation of ready rate
cpu0.LSQ:RQ:rdy_rate                         0.541204                       # Number of ready insts per cycle
cpu0.LSQ:RQ:rdy_x_count                         45654                       # number of insts that become ready (cum)
cpu0.LSQ:RQ:rdy_x_max                              25                       # largest number of insts that become ready
cpu0.LSQ:RQ:rdy_x_rate                       0.363152                       # number of insts that become ready per cycle
cpu0.LSQ:avg_residency                       5.323070                       # Average IQ residency
cpu0.LSQ:blocked_loads                          72266                       # number of ready loads not issued due to memory disambiguation
cpu0.LSQ:cum_num_insts                         662520                       # Total occupancy
cpu0.LSQ:current_count                             13                       # Occupancy this cycle
cpu0.LSQ:empty_count                            70062                       # Number of empty cycles
cpu0.LSQ:empty_rate                         55.730376                       # Fraction of cycles empty
cpu0.LSQ:forw_loads                                 1                       # number of loads forwarded via LSQ
cpu0.LSQ:full_count                                 0                       # Number of full cycles
cpu0.LSQ:full_rate                                  0                       # Fraction of cycles full
cpu0.LSQ:occ_dist_0.start_dist                                 # IQ Occupancy per cycle
cpu0.LSQ:occ_dist_0.samples                    125716                      
cpu0.LSQ:occ_dist_0.min_value                       0                      
                               0        83696              6657.55%
                               2         8900              7365.49%
                               4         2379              7554.73%
                               6         1847              7701.64%
                               8         3562              7984.98%
                              10         2069              8149.56%
                              12         1585              8275.64%
                              14         1974              8432.66%
                              16         1617              8561.28%
                              18         1757              8701.04%
                              20         1804              8844.54%
                              22         1648              8975.63%
                              24         2600              9182.44%
                              26         1721              9319.34%
                              28         2809              9542.78%
                              30          894              9613.89%
                              32         4854             10000.00%
cpu0.LSQ:occ_dist_0.max_value                      32                      
cpu0.LSQ:occ_dist_0.end_dist

cpu0.LSQ:occ_rate                            5.269974                       # Average occupancy
cpu0.LSQ:peak_occupancy                            32                       # Peak IQ occupancy
cpu0.REG:fp:full                                    0                       # number of cycles where there were no FP registers
cpu0.REG:fp:occ                                  2878                       # Cumulative count of FP register usage
cpu0.REG:fp:occ_rate                                0                       # Average FP register usage
cpu0.REG:int:full                                   0                       # number of cycles where there were no INT registers
cpu0.REG:int:occ                              5211093                       # Cumulative count of INT register usage
cpu0.REG:int:occ_rate                              41                       # Average INT register usage
cpu0.ROB:cap_events                                 0                       # number of cycles where ROB cap was active
cpu0.ROB:cap_inst                                   0                       # number of instructions held up by ROB cap
cpu0.ROB:current_count                            191                       # Current ROB occupancy
cpu0.ROB:full_count                             20547                       # number of cycles where ROB was full
cpu0.ROB:full_rate                           0.163440                       # ROB full per cycle
cpu0.ROB:occ_dist_0.start_dist                                 # ROB Occupancy per cycle
cpu0.ROB:occ_dist_0.samples                    125716                      
cpu0.ROB:occ_dist_0.min_value                       0                      
                               0        54805              4359.43%
                               2         3217              4615.32%
                               4         3541              4896.99%
                               6         2416              5089.17%
                               8         2039              5251.36%
                              10         1951              5406.55%
                              12         1498              5525.71%
                              14         1177              5619.33%
                              16         1170              5712.40%
                              18          398              5744.06%
                              20          762              5804.67%
                              22          431              5838.95%
                              24          497              5878.49%
                              26          308              5902.99%
                              28          498              5942.60%
                              30          614              5991.44%
                              32          468              6028.67%
                              34          432              6063.03%
                              36          405              6095.25%
                              38          322              6120.86%
                              40          307              6145.28%
                              42          289              6168.27%
                              44          253              6188.39%
                              46          421              6221.88%
                              48          340              6248.93%
                              50          259              6269.53%
                              52          254              6289.73%
                              54          295              6313.20%
                              56          241              6332.37%
                              58          243              6351.70%
                              60          283              6374.21%
                              62          255              6394.49%
                              64          276              6416.45%
                              66          134              6427.11%
                              68          264              6448.11%
                              70          327              6474.12%
                              72          267              6495.35%
                              74          287              6518.18%
                              76          287              6541.01%
                              78          327              6567.02%
                              80          322              6592.64%
                              82          293              6615.94%
                              84          457              6652.30%
                              86          376              6682.20%
                              88          468              6719.43%
                              90          276              6741.39%
                              92          294              6764.77%
                              94          246              6784.34%
                              96          254              6804.54%
                              98          325              6830.40%
                             100          158              6842.96%
                             102          166              6856.17%
                             104          236              6874.94%
                             106          156              6887.35%
                             108          158              6899.92%
                             110          105              6908.27%
                             112          165              6921.39%
                             114          290              6944.46%
                             116          306              6968.80%
                             118          138              6979.78%
                             120          189              6994.81%
                             122          132              7005.31%
                             124          175              7019.23%
                             126          159              7031.88%
                             128         1704              7167.42%
                             130          201              7183.41%
                             132          265              7204.49%
                             134          110              7213.24%
                             136          332              7239.65%
                             138          153              7251.82%
                             140         1788              7394.05%
                             142          399              7425.79%
                             144          218              7443.13%
                             146          219              7460.55%
                             148          138              7471.52%
                             150          143              7482.90%
                             152          190              7498.01%
                             154          211              7514.80%
                             156          120              7524.34%
                             158          256              7544.70%
                             160          276              7566.66%
                             162          327              7592.67%
                             164          312              7617.49%
                             166          426              7651.37%
                             168          418              7684.62%
                             170          353              7712.70%
                             172          232              7731.16%
                             174          232              7749.61%
                             176          245              7769.10%
                             178          706              7825.26%
                             180         1175              7918.72%
                             182          547              7962.23%
                             184          875              8031.83%
                             186          609              8080.28%
                             188          548              8123.87%
                             190          656              8176.05%
                             192          492              8215.18%
                             194         1880              8364.73%
                             196        20558             10000.00%
cpu0.ROB:occ_dist_0.max_value                     196                      
cpu0.ROB:occ_dist_0.end_dist

cpu0.ROB:occ_rate                           63.541586                       # ROB occupancy rate
cpu0.ROB:occupancy                            7988194                       # cpu0.ROB occupancy (cumulative)
cpu0.SB:RQ:rdy_inst                             20752                       # Number of ready instructions (cum)
cpu0.SB:RQ:rdy_inst_dist_0_mean              0.165070                       # standard deviation of ready rate
cpu0.SB:RQ:rdy_inst_dist_0_stdev             0.736773                       # standard deviation of ready rate
**Ignore: cpu0.SB:RQ:rdy_inst_dist_0_TOT       125716                       # standard deviation of ready rate
cpu0.SB:RQ:rdy_rate                          0.165070                       # Number of ready insts per cycle
cpu0.SB:RQ:rdy_x_count                          18727                       # number of insts that become ready (cum)
cpu0.SB:RQ:rdy_x_max                                8                       # largest number of insts that become ready
cpu0.SB:RQ:rdy_x_rate                        0.148963                       # number of insts that become ready per cycle
cpu0.SB:full_count                               5236                       # store buffer full events (cumulative)
cpu0.SB:full_rate                            0.041649                       # store buffer full rate
cpu0.SB:occ_rate                             3.586107                       # store buffer occupancy rate
cpu0.SB:occupancy                              450831                       # store buffer occupancy (cumulative)
cpu0.SB:write_barrier_pending_cycles                0                       # number of cycles write barriers were pending
cpu0.SB:write_barriers                              0                       # number of write barrier operations
cpu0.WB:consumers                              155845                       # num instructions consuming a value
cpu0.WB:count                                  164009                       # cumulative count of insts written-back
cpu0.WB:fanout                               0.818499                       # average fanout of values written-back
cpu0.WB:penalized                                   0                       # number of instrctions required to write to 'other' IQ
cpu0.WB:penalized_rate                              0                       # fraction of instructions written-back that wrote to 'other' IQ
cpu0.WB:pred_error.start_dist                                  # error in predicted writeback times
cpu0.WB:pred_error.samples                     164009                      
cpu0.WB:pred_error.min_value                      147                      
                             -10            0      0.00%      0.00%
                              -9            0      0.00%      0.00%
                              -8            0      0.00%      0.00%
                              -7            0      0.00%      0.00%
                              -6            0      0.00%      0.00%
                              -5            0      0.00%      0.00%
                              -4            0      0.00%      0.00%
                              -3            0      0.00%      0.00%
                              -2            0      0.00%      0.00%
                              -1            0      0.00%      0.00%
                               0            0      0.00%      0.00%
                               1            0      0.00%      0.00%
                               2            0      0.00%      0.00%
                               3            0      0.00%      0.00%
                               4            0      0.00%      0.00%
                               5            0      0.00%      0.00%
                               6            0      0.00%      0.00%
                               7            0      0.00%      0.00%
                               8            0      0.00%      0.00%
                               9            0      0.00%      0.00%
                              10            0      0.00%      0.00%
                              11            0      0.00%      0.00%
                              12            0      0.00%      0.00%
                              13            0      0.00%      0.00%
                              14            0      0.00%      0.00%
                              15            0      0.00%      0.00%
                              16            0      0.00%      0.00%
                              17            0      0.00%      0.00%
                              18            0      0.00%      0.00%
                              19            0      0.00%      0.00%
                              20            0      0.00%      0.00%
                              21            0      0.00%      0.00%
                              22            0      0.00%      0.00%
                              23            0      0.00%      0.00%
                              24            0      0.00%      0.00%
                              25            0      0.00%      0.00%
                              26            0      0.00%      0.00%
                              27            0      0.00%      0.00%
                              28            0      0.00%      0.00%
                              29            0      0.00%      0.00%
                              30            0      0.00%      0.00%
                              31            0      0.00%      0.00%
                              32            0      0.00%      0.00%
                              33            0      0.00%      0.00%
                              34            0      0.00%      0.00%
                              35            0      0.00%      0.00%
                              36            0      0.00%      0.00%
                              37            0      0.00%      0.00%
                              38            0      0.00%      0.00%
                              39            0      0.00%      0.00%
                              40            0      0.00%      0.00%
                              41            0      0.00%      0.00%
                              42            0      0.00%      0.00%
                              43            0      0.00%      0.00%
                              44            0      0.00%      0.00%
                              45            0      0.00%      0.00%
                              46            0      0.00%      0.00%
                              47            0      0.00%      0.00%
                              48            0      0.00%      0.00%
                              49            0      0.00%      0.00%
                              50            0      0.00%      0.00%
                              51            0      0.00%      0.00%
                              52            0      0.00%      0.00%
                              53            0      0.00%      0.00%
                              54            0      0.00%      0.00%
                              55            0      0.00%      0.00%
                              56            0      0.00%      0.00%
                              57            0      0.00%      0.00%
                              58            0      0.00%      0.00%
                              59            0      0.00%      0.00%
                              60            0      0.00%      0.00%
                              61            0      0.00%      0.00%
                              62            0      0.00%      0.00%
                              63            0      0.00%      0.00%
                              64            0      0.00%      0.00%
                              65            0      0.00%      0.00%
                              66            0      0.00%      0.00%
                              67            0      0.00%      0.00%
                              68            0      0.00%      0.00%
                              69            0      0.00%      0.00%
                              70            0      0.00%      0.00%
                              71            0      0.00%      0.00%
                              72            0      0.00%      0.00%
                              73            0      0.00%      0.00%
                              74            0      0.00%      0.00%
                              75            0      0.00%      0.00%
                              76            0      0.00%      0.00%
                              77            0      0.00%      0.00%
                              78            0      0.00%      0.00%
                              79            0      0.00%      0.00%
                              80            0      0.00%      0.00%
                              81            0      0.00%      0.00%
                              82            0      0.00%      0.00%
                              83            0      0.00%      0.00%
                              84            0      0.00%      0.00%
                              85            0      0.00%      0.00%
                              86            0      0.00%      0.00%
                              87            0      0.00%      0.00%
                              88            0      0.00%      0.00%
                              89            0      0.00%      0.00%
                              90            0      0.00%      0.00%
                              91            0      0.00%      0.00%
                              92            0      0.00%      0.00%
                              93            0      0.00%      0.00%
                              94            0      0.00%      0.00%
                              95            0      0.00%      0.00%
                              96            0      0.00%      0.00%
                              97            0      0.00%      0.00%
                              98            0      0.00%      0.00%
                              99            0      0.00%      0.00%
                             100            0      0.00%      0.00%
cpu0.WB:pred_error.overflows                   164009                      
cpu0.WB:pred_error.max_value                   125715                      
cpu0.WB:pred_error.end_dist

cpu0.WB:producers                              127559                       # num instructions producing a value
cpu0.WB:rate                                 1.304599                       # insts written-back per cycle
cpu0.branch_pred.btb_accuracy                       1                       # fraction of BTB targets correct
cpu0.branch_pred.btb_correct                     8706                       # num correct BTB predictions
cpu0.branch_pred.btb_hit_rate                0.806720                       # BTB hit ratio
cpu0.branch_pred.btb_hits                       19400                       # Number of BTB hits
cpu0.branch_pred.btb_lookups                    24048                       # Number of BTB lookups
cpu0.branch_pred.cond_correct                    9384                       # num correct dir predictions
cpu0.branch_pred.cond_predicted                 10246                       # num committed conditional branches
cpu0.branch_pred.dir_accuracy                0.915870                       # fraction of predictions correct
cpu0.branch_pred.lookup_rate                 0.281683                       # Rate of bpred lookups
cpu0.branch_pred.lookups                        35412                       # num BP lookups
cpu0.branch_pred.ras_accuracy                0.882627                       # fraction of RAS targets correct
cpu0.branch_pred.ras_correct                     1895                       # num correct RAS predictions
cpu0.branch_pred.used_btb                        8706                       # num committed branches using target from BTB
cpu0.branch_pred.used_ras                        2147                       # num returns predicted using RAS
cpu0.dcache.avg_blocked_cycles_no_mshrs      4.747368                       # average number of cycles each access was blocked
cpu0.dcache.avg_blocked_cycles_no_targets     no value                       # average number of cycles each access was blocked
cpu0.dcache.avg_refs                        25.126797                       # Average number of references to valid blocks.
cpu0.dcache.blocked_no_mshrs                       95                       # number of cycles access was blocked
cpu0.dcache.blocked_no_targets                      0                       # number of cycles access was blocked
cpu0.dcache.blocked_cycles_no_mshrs               451                       # number of cycles access was blocked
cpu0.dcache.blocked_cycles_no_targets               0                       # number of cycles access was blocked
cpu0.dcache.cache_copies                            0                       # number of cache copies performed
cpu0.dcache.demand_accesses                     41933                       # number of demand (read+write) accesses
cpu0.dcache.demand_avg_miss_latency        123.881501                       # average overall miss latency
cpu0.dcache.demand_avg_mshr_miss_latency   131.681201                       # average overall mshr miss latency
cpu0.dcache.demand_hits                         37857                       # number of demand (read+write) hits
cpu0.dcache.demand_miss_latency                504941                       # number of demand (read+write) miss cycles
cpu0.dcache.demand_miss_rate                 0.097203                       # miss rate for demand accesses
cpu0.dcache.demand_misses                        4076                       # number of demand (read+write) misses
cpu0.dcache.demand_mshr_hits                     2677                       # number of demand (read+write) MSHR hits
cpu0.dcache.demand_mshr_miss_latency           184222                       # number of demand (read+write) MSHR miss cycles
cpu0.dcache.demand_mshr_miss_rate            0.033363                       # mshr miss rate for demand accesses
cpu0.dcache.demand_mshr_misses                   1399                       # number of demand (read+write) MSHR misses
cpu0.dcache.fast_writes                             0                       # number of fast writes performed
cpu0.dcache.mshr_cap_events                         0                       # number of times MSHR cap was activated
cpu0.dcache.no_allocate_misses                      0                       # Number of misses that were no-allocate
cpu0.dcache.overall_accesses                    42728                       # number of overall (read+write) accesses
cpu0.dcache.overall_avg_miss_latency       124.682306                       # average overall miss latency
cpu0.dcache.overall_avg_mshr_miss_latency   131.688193                       # average overall mshr miss latency
cpu0.dcache.overall_avg_mshr_uncacheable_latency     no value                       # average overall mshr uncacheable latency
cpu0.dcache.overall_hits                        38444                       # number of overall hits
cpu0.dcache.overall_miss_latency               534139                       # number of overall miss cycles
cpu0.dcache.overall_miss_rate                0.100262                       # miss rate for overall accesses
cpu0.dcache.overall_misses                       4284                       # number of overall misses
cpu0.dcache.overall_mshr_hits                    2751                       # number of overall MSHR hits
cpu0.dcache.overall_mshr_miss_latency          201878                       # number of overall MSHR miss cycles
cpu0.dcache.overall_mshr_miss_rate           0.035878                       # mshr miss rate for overall accesses
cpu0.dcache.overall_mshr_misses                  1533                       # number of overall MSHR misses
cpu0.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
cpu0.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
cpu0.dcache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
cpu0.dcache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
cpu0.dcache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
cpu0.dcache.prefetcher.num_hwpf_evicted             0                       # number of hwpf removed due to no buffer left
cpu0.dcache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
cpu0.dcache.prefetcher.num_hwpf_issued              0                       # number of hwpf issued
cpu0.dcache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
cpu0.dcache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
cpu0.dcache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
cpu0.dcache.protocol.hwpf_invalid                   0                       # hard prefetch misses to invalid blocks
cpu0.dcache.protocol.read_invalid                 452                       # read misses to invalid blocks
cpu0.dcache.protocol.snoop_inv_exclusive            0                       # Invalidate snoops on exclusive blocks
cpu0.dcache.protocol.snoop_inv_invalid              0                       # Invalidate snoops on invalid blocks
cpu0.dcache.protocol.snoop_inv_modified             0                       # Invalidate snoops on modified blocks
cpu0.dcache.protocol.snoop_inv_owned                0                       # Invalidate snoops on owned blocks
cpu0.dcache.protocol.snoop_inv_shared               0                       # Invalidate snoops on shared blocks
cpu0.dcache.protocol.snoop_read_exclusive            0                       # read snoops on exclusive blocks
cpu0.dcache.protocol.snoop_read_modified            0                       # read snoops on modified blocks
cpu0.dcache.protocol.snoop_read_owned               0                       # read snoops on owned blocks
cpu0.dcache.protocol.snoop_read_shared              0                       # read snoops on shared blocks
cpu0.dcache.protocol.snoop_readex_exclusive            0                       # readEx snoops on exclusive blocks
cpu0.dcache.protocol.snoop_readex_modified            0                       # readEx snoops on modified blocks
cpu0.dcache.protocol.snoop_readex_owned             0                       # readEx snoops on owned blocks
cpu0.dcache.protocol.snoop_readex_shared            0                       # readEx snoops on shared blocks
cpu0.dcache.protocol.snoop_upgrade_owned            0                       # upgrade snoops on owned blocks
cpu0.dcache.protocol.snoop_upgrade_shared            0                       # upgradee snoops on shared blocks
cpu0.dcache.protocol.snoop_writeinv_exclusive            0                       # WriteInvalidate snoops on exclusive blocks
cpu0.dcache.protocol.snoop_writeinv_invalid            0                       # WriteInvalidate snoops on invalid blocks
cpu0.dcache.protocol.snoop_writeinv_modified            0                       # WriteInvalidate snoops on modified blocks
cpu0.dcache.protocol.snoop_writeinv_owned            0                       # WriteInvalidate snoops on owned blocks
cpu0.dcache.protocol.snoop_writeinv_shared            0                       # WriteInvalidate snoops on shared blocks
cpu0.dcache.protocol.swpf_invalid                 127                       # soft prefetch misses to invalid blocks
cpu0.dcache.protocol.write_invalid                952                       # write misses to invalid blocks
cpu0.dcache.protocol.write_owned                    0                       # write misses to owned blocks
cpu0.dcache.protocol.write_shared                   0                       # write misses to shared blocks
cpu0.dcache.read_accesses                       23206                       # number of read accesses(hits+misses)
cpu0.dcache.read_avg_miss_latency          110.971953                       # average read miss latency
cpu0.dcache.read_avg_mshr_miss_latency     119.932632                       # average read mshr miss latency
cpu0.dcache.read_hits                           22279                       # number of read hits
cpu0.dcache.read_miss_latency                  102871                       # number of read miss cycles
cpu0.dcache.read_miss_rate                   0.039947                       # miss rate for read accesses
cpu0.dcache.read_misses                           927                       # number of read misses
cpu0.dcache.read_mshr_hits                        452                       # number of read MSHR hits
cpu0.dcache.read_mshr_miss_latency              56968                       # number of read MSHR miss cycles
cpu0.dcache.read_mshr_miss_rate              0.020469                       # mshr miss rate for read accesses
cpu0.dcache.read_mshr_misses                      475                       # number of read MSHR misses
cpu0.dcache.replacements                          692                       # number of replacements
cpu0.dcache.sampled_refs                         1530                       # Sample count of references to valid blocks.
cpu0.dcache.soft_prefetch_mshr_full                 0                       # number of mshr full events for SW prefetching instrutions
cpu0.dcache.swpf_accesses                         795                       # number of swpf accesses(hits+misses)
cpu0.dcache.swpf_avg_miss_latency          140.375000                       # average swpf miss latency
cpu0.dcache.swpf_avg_mshr_miss_latency     131.761194                       # average swpf mshr miss latency
cpu0.dcache.swpf_hits                             587                       # number of swpf hits
cpu0.dcache.swpf_miss_latency                   29198                       # number of swpf miss cycles
cpu0.dcache.swpf_miss_rate                   0.261635                       # miss rate for swpf accesses
cpu0.dcache.swpf_misses                           208                       # number of swpf misses
cpu0.dcache.swpf_mshr_hits                         74                       # number of swpf MSHR hits
cpu0.dcache.swpf_mshr_miss_latency              17656                       # number of swpf MSHR miss cycles
cpu0.dcache.swpf_mshr_miss_rate              0.168553                       # mshr miss rate for swpf accesses
cpu0.dcache.swpf_mshr_misses                      134                       # number of swpf MSHR misses
cpu0.dcache.tagsinuse                      429.085208                       # Cycle average of tags in use
cpu0.dcache.total_refs                          38444                       # Total number of references to valid blocks.
cpu0.dcache.warmup_cycle                            0                       # Cycle when the warmup percentage was hit.
cpu0.dcache.write_accesses                      18727                       # number of write accesses(hits+misses)
cpu0.dcache.write_avg_miss_latency         127.681804                       # average write miss latency
cpu0.dcache.write_avg_mshr_miss_latency    137.720779                       # average write mshr miss latency
cpu0.dcache.write_hits                          15578                       # number of write hits
cpu0.dcache.write_miss_latency                 402070                       # number of write miss cycles
cpu0.dcache.write_miss_rate                  0.168153                       # miss rate for write accesses
cpu0.dcache.write_misses                         3149                       # number of write misses
cpu0.dcache.write_mshr_hits                      2225                       # number of write MSHR hits
cpu0.dcache.write_mshr_miss_latency            127254                       # number of write MSHR miss cycles
cpu0.dcache.write_mshr_miss_rate             0.049341                       # mshr miss rate for write accesses
cpu0.dcache.write_mshr_misses                     924                       # number of write MSHR misses
cpu0.dcache.writebacks                            609                       # number of writebacks
cpu0.floss.fetch_0.start_dist
                            None            0                      
                       Bandwidth            0                      
                           BrLim            0                      
                           InvPC            0                      
                        BTB_Miss            0                      
                       BrRecover            0                      
                      FaultFlush            0                      
                            Sync            0                      
                         LowConf            0                      
                          Policy            0                      
                         Unknown            0                      
                       Zero_Prio            0                      
                    meta: ICache            0                      
                     meta: QFull            0                      
cpu0.floss.fetch_0.end_dist
cpu0.floss.icache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu0.floss.icache_0.end_dist
cpu0.floss.iq_full_0.start_dist
                         NoInsts            0                      
                           Queue            0                      
                         IssueBW            0                      
                        TooYoung            0                      
                    IssueInorder            0                      
                      meta: Deps            0                      
                        meta: FU            0                      
                       meta: Mem            0                      
cpu0.floss.iq_full_0.end_dist
cpu0.floss.iq_full_dcache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu0.floss.iq_full_dcache_0.end_dist
cpu0.floss.iq_full_deps_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu0.floss.iq_full_deps_0.end_dist
cpu0.floss.iq_full_fu_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu0.floss.iq_full_fu_0.end_dist
cpu0.floss.lsq_full_0.start_dist
                         NoInsts            0                      
                           Queue            0                      
                         IssueBW            0                      
                        TooYoung            0                      
                    IssueInorder            0                      
                      meta: Deps            0                      
                        meta: FU            0                      
                       meta: Mem            0                      
cpu0.floss.lsq_full_0.end_dist
cpu0.floss.lsq_full_dcache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu0.floss.lsq_full_dcache_0.end_dist
cpu0.floss.lsq_full_deps_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu0.floss.lsq_full_deps_0.end_dist
cpu0.floss.lsq_full_fu_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu0.floss.lsq_full_fu_0.end_dist
cpu0.floss.qfull_0.start_dist
                       IREG_Full            0                      
                      FPREG_Full            0                      
                         No_Inst            0                      
                         ROB_cap            0                      
                          IQ_cap            0                      
                              BW            0                      
                          Policy            0                      
                     Serializing            0                      
                          Broken            0                      
                   meta: IQ full            0                      
                  meta: LSQ full            0                      
                  meta: ROB full            0                      
cpu0.floss.qfull_0.end_dist
cpu0.floss.rob_full_0.start_dist
                       ROB_Empty            0                      
                       Commit_BW            0                      
                        StoreBuf            0                      
                      MemBarrier            0                      
                        meta: FU            0                      
                    meta: DCache            0                      
cpu0.floss.rob_full_0.end_dist
cpu0.floss.rob_full_dcache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu0.floss.rob_full_dcache_0.end_dist
cpu0.floss.rob_full_fu_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu0.floss.rob_full_fu_0.end_dist
cpu0.icache.avg_blocked_cycles_no_mshrs      no value                       # average number of cycles each access was blocked
cpu0.icache.avg_blocked_cycles_no_targets     no value                       # average number of cycles each access was blocked
cpu0.icache.avg_refs                        92.540960                       # Average number of references to valid blocks.
cpu0.icache.blocked_no_mshrs                        0                       # number of cycles access was blocked
cpu0.icache.blocked_no_targets                      0                       # number of cycles access was blocked
cpu0.icache.blocked_cycles_no_mshrs                 0                       # number of cycles access was blocked
cpu0.icache.blocked_cycles_no_targets               0                       # number of cycles access was blocked
cpu0.icache.cache_copies                            0                       # number of cache copies performed
cpu0.icache.demand_accesses                     66565                       # number of demand (read+write) accesses
cpu0.icache.demand_avg_miss_latency         57.583174                       # average overall miss latency
cpu0.icache.demand_avg_mshr_miss_latency   106.163438                       # average overall mshr miss latency
cpu0.icache.demand_hits                         65519                       # number of demand (read+write) hits
cpu0.icache.demand_miss_latency                 60232                       # number of demand (read+write) miss cycles
cpu0.icache.demand_miss_rate                 0.015714                       # miss rate for demand accesses
cpu0.icache.demand_misses                        1046                       # number of demand (read+write) misses
cpu0.icache.demand_mshr_hits                      220                       # number of demand (read+write) MSHR hits
cpu0.icache.demand_mshr_miss_latency            87691                       # number of demand (read+write) MSHR miss cycles
cpu0.icache.demand_mshr_miss_rate            0.012409                       # mshr miss rate for demand accesses
cpu0.icache.demand_mshr_misses                    826                       # number of demand (read+write) MSHR misses
cpu0.icache.fast_writes                             0                       # number of fast writes performed
cpu0.icache.mshr_cap_events                         0                       # number of times MSHR cap was activated
cpu0.icache.no_allocate_misses                      0                       # Number of misses that were no-allocate
cpu0.icache.overall_accesses                    66565                       # number of overall (read+write) accesses
cpu0.icache.overall_avg_miss_latency        57.583174                       # average overall miss latency
cpu0.icache.overall_avg_mshr_miss_latency   106.163438                       # average overall mshr miss latency
cpu0.icache.overall_avg_mshr_uncacheable_latency     no value                       # average overall mshr uncacheable latency
cpu0.icache.overall_hits                        65519                       # number of overall hits
cpu0.icache.overall_miss_latency                60232                       # number of overall miss cycles
cpu0.icache.overall_miss_rate                0.015714                       # miss rate for overall accesses
cpu0.icache.overall_misses                       1046                       # number of overall misses
cpu0.icache.overall_mshr_hits                     220                       # number of overall MSHR hits
cpu0.icache.overall_mshr_miss_latency           87691                       # number of overall MSHR miss cycles
cpu0.icache.overall_mshr_miss_rate           0.012409                       # mshr miss rate for overall accesses
cpu0.icache.overall_mshr_misses                   826                       # number of overall MSHR misses
cpu0.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
cpu0.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
cpu0.icache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
cpu0.icache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
cpu0.icache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
cpu0.icache.prefetcher.num_hwpf_evicted             0                       # number of hwpf removed due to no buffer left
cpu0.icache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
cpu0.icache.prefetcher.num_hwpf_issued              0                       # number of hwpf issued
cpu0.icache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
cpu0.icache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
cpu0.icache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
cpu0.icache.read_accesses                       66565                       # number of read accesses(hits+misses)
cpu0.icache.read_avg_miss_latency           57.583174                       # average read miss latency
cpu0.icache.read_avg_mshr_miss_latency     106.163438                       # average read mshr miss latency
cpu0.icache.read_hits                           65519                       # number of read hits
cpu0.icache.read_miss_latency                   60232                       # number of read miss cycles
cpu0.icache.read_miss_rate                   0.015714                       # miss rate for read accesses
cpu0.icache.read_misses                          1046                       # number of read misses
cpu0.icache.read_mshr_hits                        220                       # number of read MSHR hits
cpu0.icache.read_mshr_miss_latency              87691                       # number of read MSHR miss cycles
cpu0.icache.read_mshr_miss_rate              0.012409                       # mshr miss rate for read accesses
cpu0.icache.read_mshr_misses                      826                       # number of read MSHR misses
cpu0.icache.replacements                          129                       # number of replacements
cpu0.icache.sampled_refs                          708                       # Sample count of references to valid blocks.
cpu0.icache.soft_prefetch_mshr_full                 0                       # number of mshr full events for SW prefetching instrutions
cpu0.icache.tagsinuse                      406.120048                       # Cycle average of tags in use
cpu0.icache.total_refs                          65519                       # Total number of references to valid blocks.
cpu0.icache.warmup_cycle                            0                       # Cycle when the warmup percentage was hit.
cpu0.icache.writebacks                              0                       # number of writebacks
cpu0.iq:RQ:rdy_inst                            206309                       # Number of ready instructions (cum)
cpu0.iq:RQ:rdy_inst_dist_0_mean              1.641072                       # standard deviation of ready rate
cpu0.iq:RQ:rdy_inst_dist_0_stdev             3.969052                       # standard deviation of ready rate
**Ignore: cpu0.iq:RQ:rdy_inst_dist_0_TOT       125716                       # standard deviation of ready rate
cpu0.iq:RQ:rdy_rate                          1.641072                       # Number of ready insts per cycle
cpu0.iq:RQ:rdy_x_count                         128617                       # number of insts that become ready (cum)
cpu0.iq:RQ:rdy_x_max                               33                       # largest number of insts that become ready
cpu0.iq:RQ:rdy_x_rate                        1.023076                       # number of insts that become ready per cycle
cpu0.iq:avg_residency                       10.841871                       # Average IQ residency
cpu0.iq:cum_num_insts                         1349401                       # Total occupancy
cpu0.iq:current_count                              17                       # Occupancy this cycle
cpu0.iq:empty_count                             65040                       # Number of empty cycles
cpu0.iq:empty_rate                          51.735658                       # Fraction of cycles empty
cpu0.iq:full_count                               6566                       # Number of full cycles
cpu0.iq:full_rate                            5.222883                       # Fraction of cycles full
cpu0.iq:occ_dist_0.start_dist                                  # IQ Occupancy per cycle
cpu0.iq:occ_dist_0.samples                     125716                      
cpu0.iq:occ_dist_0.min_value                        0                      
                               0        76647              6096.84%
                               2         9879              6882.66%
                               4         2558              7086.13%
                               6         1695              7220.96%
                               8         2353              7408.13%
                              10         1349              7515.43%
                              12         1267              7616.21%
                              14         1354              7723.92%
                              16         1268              7824.78%
                              18         1226              7922.30%
                              20         1199              8017.67%
                              22         1111              8106.05%
                              24         1117              8194.90%
                              26         2093              8361.39%
                              28          962              8437.91%
                              30         1188              8532.41%
                              32          710              8588.88%
                              34         1038              8671.45%
                              36          783              8733.73%
                              38          714              8790.53%
                              40          771              8851.86%
                              42          682              8906.11%
                              44          911              8978.57%
                              46          670              9031.87%
                              48          603              9079.83%
                              50          630              9129.94%
                              52          501              9169.80%
                              54          720              9227.07%
                              56          537              9269.78%
                              58          578              9315.76%
                              60          668              9368.89%
                              62          881              9438.97%
                              64         7053             10000.00%
cpu0.iq:occ_dist_0.max_value                       64                      
cpu0.iq:occ_dist_0.end_dist

cpu0.iq:occ_rate                            10.733725                       # Average occupancy
cpu0.iq:peak_occupancy                             64                       # Peak IQ occupancy
cpu0.numCycles                                 125716                       # number of cpu cycles simulated
cpu0inst_class_dist.start_dist
             All ops ready                          0      0.00%            # Operand status at dispatch
          One op not ready                          0      0.00%            # Operand status at dispatch
     None rdy, mult chains                          0      0.00%            # Operand status at dispatch
     None rdy, one chained                          0      0.00%            # Operand status at dispatch
  None rdy, all self-timed                          0      0.00%            # Operand status at dispatch
cpu0inst_class_dist.end_dist
cpu1.COM:IPB                             <err: div-0>                       # Committed instructions per branch
cpu1.COM:IPC                             <err: div-0>                       # Committed instructions per cycle
cpu1.COM:branches                                   0                       # Number of branches committed
cpu1.COM:bw_lim_avg                      <err: div-0>                       # Avg number not committed in cycles BW limited
cpu1.COM:bw_lim_events                              0                       # number cycles where commit BW limit reached
cpu1.COM:bw_lim_rate                     <err: div-0>                       # Average number not committed due to BW (over all cycles)
cpu1.COM:bw_lim_stdev_0_mean             <err: div-0>                       # standard deviation of bw_lim_avg value
cpu1.COM:bw_lim_stdev_0_stdev            <err: div-0>                       # standard deviation of bw_lim_avg value
**Ignore: cpu1.COM:bw_lim_stdev_0_TOT          0.0000                       # standard deviation of bw_lim_avg value
cpu1.COM:bw_limited                                 0                       # number of insts not committed due to BW limits
cpu1.COM:committed_per_cycle.start_dist                        # Number of insts commited each cycle
cpu1.COM:committed_per_cycle.samples                0                      
cpu1.COM:committed_per_cycle.min_value              0                      
                               0            0                      
                               1            0                      
                               2            0                      
                               3            0                      
                               4            0                      
                               5            0                      
                               6            0                      
                               7            0                      
                               8            0                      
cpu1.COM:committed_per_cycle.max_value              0                      
cpu1.COM:committed_per_cycle.end_dist

cpu1.COM:count                                      0                       # Number of instructions committed
cpu1.COM:loads                                      0                       # Number of loads committed
cpu1.COM:membars                                    0                       # Number of memory barriers committed
cpu1.COM:refs                                       0                       # Number of memory references committed
cpu1.COM:stores                                     0                       # Number of stores committed
cpu1.COM:swp_count                                  0                       # Number of s/w prefetches committed
cpu1.DDQ:count                                      0                       # cum count of instructions
cpu1.DDQ:rate                            <err: div-0>                       # average number of instructions
cpu1.DIS:chain_creation.start_dist
     Inst has no outstanding IDEPS                  0      0.00%            # Reason that chain head was created
      IDEP chain reached max depth                  0      0.00%            # Reason that chain head was created
                    Inst is a load                  0      0.00%            # Reason that chain head was created
  Chain has multiple chained IDEPS                  0      0.00%            # Reason that chain head was created
cpu1.DIS:chain_creation.end_dist
cpu1.DIS:chain_head_frac                 <err: div-0>                       # fraction of insts that are chain heads
cpu1.DIS:chain_heads                                0                       # number insts that are chain heads
cpu1.DIS:chains_insuf                               0                       # number of times thread had insuf chains
cpu1.DIS:chains_insuf_rate               <err: div-0>                       # rate that thread had insuf chains
cpu1.DIS:count                                      0                       # cumulative count of dispatched insts
cpu1.DIS:insufficient_chains                        0                       # Number of instances where dispatch stopped
cpu1.DIS:mod_n_stall_avg_free            <err: div-0>                       # avg free slots per cycle
cpu1.DIS:mod_n_stall_frac                <err: div-0>                       # avg stalls per cycle
cpu1.DIS:mod_n_stall_free                           0                       # free slots when dispatch stalled due to mod-n
cpu1.DIS:mod_n_stalls                               0                       # cycles where dispatch stalled due to mod-n
cpu1.DIS:one_rdy_insts                              0                       # number of 2-op insts w/ one rdy op
cpu1.DIS:one_rdy_ratio                   <err: div-0>                       # fraction of 2-op insts w/ one ready op
cpu1.DIS:op_count                                   0                       # number of operations dispatched
cpu1.DIS:op_rate                         <err: div-0>                       # dispatched operations per cycle
cpu1.DIS:rate                            <err: div-0>                       # dispatched_insts per cycle
cpu1.DIS:second_choice_clust                        0                       # Number of instructions dispatched to second-choice cluster
cpu1.DIS:second_choice_stall                        0                       # Number of instructions stalled when first choice not available
cpu1.DIS:serialize_stall_cycles                     0                       # count of cycles dispatch stalled for serializing inst
cpu1.DIS:serializing_insts                          0                       # count of serializing insts dispatched
cpu1.DIS:two_input_insts                            0                       # Number of two input instructions queued
cpu1.DIS:two_input_ratio                 <err: div-0>                       # fraction of all insts having 2 inputs
cpu1.FETCH:branch_count                             0                       # Number of branches fetched
cpu1.FETCH:branch_rate                   <err: div-0>                       # Number of branch fetches per cycle
cpu1.FETCH:chance_pct                        no value                       # Percentage of all fetch chances
cpu1.FETCH:chances                                  0                       # Number of fetch opportunities
cpu1.FETCH:choice                                   0                       # Number of times we fetched from our first choice
cpu1.FETCH:count                                    0                       # Number of instructions fetched
cpu1.FETCH:decisions                                0                       # number of times the fetch stage chose between threads
cpu1.FETCH:idle_cycles                              0                       # number of cycles where fetch stage was idle
cpu1.FETCH:idle_icache_blocked_cycles               0                       # number of cycles where fetch was idle due to icache blocked
cpu1.FETCH:idle_rate                     <err: div-0>                       # percent of cycles fetch stage was idle
cpu1.FETCH:prio_changes                             0                       # Number of times priorities were changed
cpu1.FETCH:rate                          <err: div-0>                       # Number of inst fetches per cycle
cpu1.FETCH:rate_dist.start_dist                                # Number of instructions fetched each cycle (Total)
cpu1.FETCH:rate_dist.samples                        0                      
cpu1.FETCH:rate_dist.min_value                      0                      
                               0            0                      
                               1            0                      
                               2            0                      
                               3            0                      
                               4            0                      
                               5            0                      
                               6            0                      
                               7            0                      
                               8            0                      
cpu1.FETCH:rate_dist.max_value                      0                      
cpu1.FETCH:rate_dist.end_dist

cpu1.FETCH:rate_dist_0.start_dist                              # Number of instructions fetched each cycle (Thread 0)
cpu1.FETCH:rate_dist_0.samples                      0                      
cpu1.FETCH:rate_dist_0.min_value                    0                      
                               0            0                      
                               1            0                      
                               2            0                      
                               3            0                      
                               4            0                      
                               5            0                      
                               6            0                      
                               7            0                      
                               8            0                      
cpu1.FETCH:rate_dist_0.max_value                    0                      
cpu1.FETCH:rate_dist_0.end_dist

cpu1.IFQ:count                                      0                       # cumulative IFQ occupancy
cpu1.IFQ:full_count                                 0                       # cumulative IFQ full count
cpu1.IFQ:full_rate                       <err: div-0>                       # fraction of time (cycle's) IFQ was full
cpu1.IFQ:latency                         <err: div-0>                       # avg IFQ occupant latency (cycle's)
cpu1.IFQ:occupancy                       <err: div-0>                       # avg IFQ occupancy (inst's)
cpu1.IFQ:qfull_iq_occ                               0                       # Number of insts in IQ when fetch-queue full
cpu1.IFQ:qfull_iq_occ_dist_0.start_dist                        # Number of insts in IQ when fetch-queue full
cpu1.IFQ:qfull_iq_occ_dist_0.samples                0                      
cpu1.IFQ:qfull_iq_occ_dist_0.min_value              0                      
                               0            0                      
                              10            0                      
                              20            0                      
                              30            0                      
                              40            0                      
                              50            0                      
                              60            0                      
cpu1.IFQ:qfull_iq_occ_dist_0.max_value              0                      
cpu1.IFQ:qfull_iq_occ_dist_0.end_dist

cpu1.IFQ:qfull_rob_occ                              0                       # Number of insts in ROB when fetch-queue full
cpu1.IFQ:qfull_rob_occ_dist_0.start_dist                       # Number of insts in ROB when fetch-queue full
cpu1.IFQ:qfull_rob_occ_dist_0.samples               0                      
cpu1.IFQ:qfull_rob_occ_dist_0.min_value             0                      
                               0            0                      
                              10            0                      
                              20            0                      
                              30            0                      
                              40            0                      
                              50            0                      
                              60            0                      
                              70            0                      
                              80            0                      
                              90            0                      
                             100            0                      
                             110            0                      
                             120            0                      
                             130            0                      
                             140            0                      
                             150            0                      
                             160            0                      
                             170            0                      
                             180            0                      
                             190            0                      
                             200            0                      
cpu1.IFQ:qfull_rob_occ_dist_0.max_value             0                      
cpu1.IFQ:qfull_rob_occ_dist_0.end_dist

cpu1.IQ:cap_events                                  0                       # number of cycles where IQ cap was active
cpu1.IQ:cap_inst                                    0                       # number of instructions held up by IQ cap
cpu1.IQ:residence:(null).start_dist                            # cycles from dispatch to issue
cpu1.IQ:residence:(null).samples                    0                      
cpu1.IQ:residence:(null).min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:(null).max_value                  0                      
cpu1.IQ:residence:(null).end_dist

cpu1.IQ:residence:IntAlu.start_dist                            # cycles from dispatch to issue
cpu1.IQ:residence:IntAlu.samples                    0                      
cpu1.IQ:residence:IntAlu.min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:IntAlu.max_value                  0                      
cpu1.IQ:residence:IntAlu.end_dist

cpu1.IQ:residence:IntMult.start_dist                           # cycles from dispatch to issue
cpu1.IQ:residence:IntMult.samples                   0                      
cpu1.IQ:residence:IntMult.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:IntMult.max_value                 0                      
cpu1.IQ:residence:IntMult.end_dist

cpu1.IQ:residence:IntDiv.start_dist                            # cycles from dispatch to issue
cpu1.IQ:residence:IntDiv.samples                    0                      
cpu1.IQ:residence:IntDiv.min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:IntDiv.max_value                  0                      
cpu1.IQ:residence:IntDiv.end_dist

cpu1.IQ:residence:FloatAdd.start_dist                          # cycles from dispatch to issue
cpu1.IQ:residence:FloatAdd.samples                  0                      
cpu1.IQ:residence:FloatAdd.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:FloatAdd.max_value                0                      
cpu1.IQ:residence:FloatAdd.end_dist

cpu1.IQ:residence:FloatCmp.start_dist                          # cycles from dispatch to issue
cpu1.IQ:residence:FloatCmp.samples                  0                      
cpu1.IQ:residence:FloatCmp.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:FloatCmp.max_value                0                      
cpu1.IQ:residence:FloatCmp.end_dist

cpu1.IQ:residence:FloatCvt.start_dist                          # cycles from dispatch to issue
cpu1.IQ:residence:FloatCvt.samples                  0                      
cpu1.IQ:residence:FloatCvt.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:FloatCvt.max_value                0                      
cpu1.IQ:residence:FloatCvt.end_dist

cpu1.IQ:residence:FloatMult.start_dist                         # cycles from dispatch to issue
cpu1.IQ:residence:FloatMult.samples                 0                      
cpu1.IQ:residence:FloatMult.min_value               0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:FloatMult.max_value               0                      
cpu1.IQ:residence:FloatMult.end_dist

cpu1.IQ:residence:FloatDiv.start_dist                          # cycles from dispatch to issue
cpu1.IQ:residence:FloatDiv.samples                  0                      
cpu1.IQ:residence:FloatDiv.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:FloatDiv.max_value                0                      
cpu1.IQ:residence:FloatDiv.end_dist

cpu1.IQ:residence:FloatSqrt.start_dist                         # cycles from dispatch to issue
cpu1.IQ:residence:FloatSqrt.samples                 0                      
cpu1.IQ:residence:FloatSqrt.min_value               0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:FloatSqrt.max_value               0                      
cpu1.IQ:residence:FloatSqrt.end_dist

cpu1.IQ:residence:MemRead.start_dist                           # cycles from dispatch to issue
cpu1.IQ:residence:MemRead.samples                   0                      
cpu1.IQ:residence:MemRead.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:MemRead.max_value                 0                      
cpu1.IQ:residence:MemRead.end_dist

cpu1.IQ:residence:MemWrite.start_dist                          # cycles from dispatch to issue
cpu1.IQ:residence:MemWrite.samples                  0                      
cpu1.IQ:residence:MemWrite.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:MemWrite.max_value                0                      
cpu1.IQ:residence:MemWrite.end_dist

cpu1.IQ:residence:IprAccess.start_dist                         # cycles from dispatch to issue
cpu1.IQ:residence:IprAccess.samples                 0                      
cpu1.IQ:residence:IprAccess.min_value               0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:IprAccess.max_value               0                      
cpu1.IQ:residence:IprAccess.end_dist

cpu1.IQ:residence:InstPrefetch.start_dist                      # cycles from dispatch to issue
cpu1.IQ:residence:InstPrefetch.samples              0                      
cpu1.IQ:residence:InstPrefetch.min_value            0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.IQ:residence:InstPrefetch.max_value            0                      
cpu1.IQ:residence:InstPrefetch.end_dist

cpu1.ISSUE:(null)_delay.start_dist                             # cycles from operands ready to issue
cpu1.ISSUE:(null)_delay.samples                     0                      
cpu1.ISSUE:(null)_delay.min_value                   0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:(null)_delay.max_value                   0                      
cpu1.ISSUE:(null)_delay.end_dist

cpu1.ISSUE:IntAlu_delay.start_dist                             # cycles from operands ready to issue
cpu1.ISSUE:IntAlu_delay.samples                     0                      
cpu1.ISSUE:IntAlu_delay.min_value                   0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:IntAlu_delay.max_value                   0                      
cpu1.ISSUE:IntAlu_delay.end_dist

cpu1.ISSUE:IntMult_delay.start_dist                            # cycles from operands ready to issue
cpu1.ISSUE:IntMult_delay.samples                    0                      
cpu1.ISSUE:IntMult_delay.min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:IntMult_delay.max_value                  0                      
cpu1.ISSUE:IntMult_delay.end_dist

cpu1.ISSUE:IntDiv_delay.start_dist                             # cycles from operands ready to issue
cpu1.ISSUE:IntDiv_delay.samples                     0                      
cpu1.ISSUE:IntDiv_delay.min_value                   0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:IntDiv_delay.max_value                   0                      
cpu1.ISSUE:IntDiv_delay.end_dist

cpu1.ISSUE:FloatAdd_delay.start_dist                           # cycles from operands ready to issue
cpu1.ISSUE:FloatAdd_delay.samples                   0                      
cpu1.ISSUE:FloatAdd_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:FloatAdd_delay.max_value                 0                      
cpu1.ISSUE:FloatAdd_delay.end_dist

cpu1.ISSUE:FloatCmp_delay.start_dist                           # cycles from operands ready to issue
cpu1.ISSUE:FloatCmp_delay.samples                   0                      
cpu1.ISSUE:FloatCmp_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:FloatCmp_delay.max_value                 0                      
cpu1.ISSUE:FloatCmp_delay.end_dist

cpu1.ISSUE:FloatCvt_delay.start_dist                           # cycles from operands ready to issue
cpu1.ISSUE:FloatCvt_delay.samples                   0                      
cpu1.ISSUE:FloatCvt_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:FloatCvt_delay.max_value                 0                      
cpu1.ISSUE:FloatCvt_delay.end_dist

cpu1.ISSUE:FloatMult_delay.start_dist                          # cycles from operands ready to issue
cpu1.ISSUE:FloatMult_delay.samples                  0                      
cpu1.ISSUE:FloatMult_delay.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:FloatMult_delay.max_value                0                      
cpu1.ISSUE:FloatMult_delay.end_dist

cpu1.ISSUE:FloatDiv_delay.start_dist                           # cycles from operands ready to issue
cpu1.ISSUE:FloatDiv_delay.samples                   0                      
cpu1.ISSUE:FloatDiv_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:FloatDiv_delay.max_value                 0                      
cpu1.ISSUE:FloatDiv_delay.end_dist

cpu1.ISSUE:FloatSqrt_delay.start_dist                          # cycles from operands ready to issue
cpu1.ISSUE:FloatSqrt_delay.samples                  0                      
cpu1.ISSUE:FloatSqrt_delay.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:FloatSqrt_delay.max_value                0                      
cpu1.ISSUE:FloatSqrt_delay.end_dist

cpu1.ISSUE:MemRead_delay.start_dist                            # cycles from operands ready to issue
cpu1.ISSUE:MemRead_delay.samples                    0                      
cpu1.ISSUE:MemRead_delay.min_value                  0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:MemRead_delay.max_value                  0                      
cpu1.ISSUE:MemRead_delay.end_dist

cpu1.ISSUE:MemWrite_delay.start_dist                           # cycles from operands ready to issue
cpu1.ISSUE:MemWrite_delay.samples                   0                      
cpu1.ISSUE:MemWrite_delay.min_value                 0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:MemWrite_delay.max_value                 0                      
cpu1.ISSUE:MemWrite_delay.end_dist

cpu1.ISSUE:IprAccess_delay.start_dist                          # cycles from operands ready to issue
cpu1.ISSUE:IprAccess_delay.samples                  0                      
cpu1.ISSUE:IprAccess_delay.min_value                0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:IprAccess_delay.max_value                0                      
cpu1.ISSUE:IprAccess_delay.end_dist

cpu1.ISSUE:InstPrefetch_delay.start_dist                       # cycles from operands ready to issue
cpu1.ISSUE:InstPrefetch_delay.samples               0                      
cpu1.ISSUE:InstPrefetch_delay.min_value             0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
cpu1.ISSUE:InstPrefetch_delay.max_value             0                      
cpu1.ISSUE:InstPrefetch_delay.end_dist

cpu1.ISSUE:FU_type_0                                0                       # Type of FU issued
cpu1.ISSUE:FU_type_0.start_dist
                          (null)            0      0.00%            # Type of FU issued
                          IntAlu            0      0.00%            # Type of FU issued
                         IntMult            0      0.00%            # Type of FU issued
                          IntDiv            0      0.00%            # Type of FU issued
                        FloatAdd            0      0.00%            # Type of FU issued
                        FloatCmp            0      0.00%            # Type of FU issued
                        FloatCvt            0      0.00%            # Type of FU issued
                       FloatMult            0      0.00%            # Type of FU issued
                        FloatDiv            0      0.00%            # Type of FU issued
                       FloatSqrt            0      0.00%            # Type of FU issued
                         MemRead            0      0.00%            # Type of FU issued
                        MemWrite            0      0.00%            # Type of FU issued
                       IprAccess            0      0.00%            # Type of FU issued
                    InstPrefetch            0      0.00%            # Type of FU issued
cpu1.ISSUE:FU_type_0.end_dist
cpu1.ISSUE:IQ_0:fu_full.start_dist
                          (null)            0      0.00%           
                          IntAlu            0      0.00%           
                         IntMult            0      0.00%           
                          IntDiv            0      0.00%           
                        FloatAdd            0      0.00%           
                        FloatCmp            0      0.00%           
                        FloatCvt            0      0.00%           
                       FloatMult            0      0.00%           
                        FloatDiv            0      0.00%           
                       FloatSqrt            0      0.00%           
                         MemRead            0      0.00%           
                        MemWrite            0      0.00%           
                       IprAccess            0      0.00%           
                    InstPrefetch            0      0.00%           
cpu1.ISSUE:IQ_0:fu_full.end_dist
cpu1.ISSUE:MSIPC                         <err: div-0>                       # Misspec issue rate
cpu1.ISSUE:addr_loads                               0                       # number of invalid-address loads
cpu1.ISSUE:addr_swpfs                               0                       # number of invalid-address SW prefetches
cpu1.ISSUE:branches                                 0                       # Number of branches issued
cpu1.ISSUE:count                                    0                       # number of insts issued
cpu1.ISSUE:fu_busy_cnt                              0                       # FU busy when requested
cpu1.ISSUE:fu_busy_rate                  <err: div-0>                       # FU busy rate (busy events/executed inst)
cpu1.ISSUE:fu_full.start_dist
(null)                                              0      0.00%            # attempts to use FU when none available
IntAlu                                              0      0.00%            # attempts to use FU when none available
IntMult                                             0      0.00%            # attempts to use FU when none available
IntDiv                                              0      0.00%            # attempts to use FU when none available
FloatAdd                                            0      0.00%            # attempts to use FU when none available
FloatCmp                                            0      0.00%            # attempts to use FU when none available
FloatCvt                                            0      0.00%            # attempts to use FU when none available
FloatMult                                           0      0.00%            # attempts to use FU when none available
FloatDiv                                            0      0.00%            # attempts to use FU when none available
FloatSqrt                                           0      0.00%            # attempts to use FU when none available
MemRead                                             0      0.00%            # attempts to use FU when none available
MemWrite                                            0      0.00%            # attempts to use FU when none available
IprAccess                                           0      0.00%            # attempts to use FU when none available
InstPrefetch                                        0      0.00%            # attempts to use FU when none available
cpu1.ISSUE:fu_full.end_dist
cpu1.ISSUE:issued_per_cycle                         0                       # Number of insts issued each cycle
cpu1.ISSUE:issued_per_cycle.start_dist
                               0            0      0.00%            # Number of insts issued each cycle
                               1            0      0.00%            # Number of insts issued each cycle
                               2            0      0.00%            # Number of insts issued each cycle
                               3            0      0.00%            # Number of insts issued each cycle
                               4            0      0.00%            # Number of insts issued each cycle
                               5            0      0.00%            # Number of insts issued each cycle
                               6            0      0.00%            # Number of insts issued each cycle
                               7            0      0.00%            # Number of insts issued each cycle
                               8            0      0.00%            # Number of insts issued each cycle
cpu1.ISSUE:issued_per_cycle.end_dist
cpu1.ISSUE:loads                                    0                       # number of load insts issued
cpu1.ISSUE:lsq_inv_rate                  <err: div-0>                       # Early LSQ issues per cycle
cpu1.ISSUE:lsq_invert                               0                       # Number of times LSQ instruction issued early
cpu1.ISSUE:misspec_cnt                              0                       # Number of misspeculated insts issued
cpu1.ISSUE:nop                                      0                       # number of nop insts issued
cpu1.ISSUE:op_count                                 0                       # number of insts issued
cpu1.ISSUE:op_rate                       <err: div-0>                       # Operation issue rate
cpu1.ISSUE:rate                          <err: div-0>                       # Inst issue rate
cpu1.ISSUE:refs                                     0                       # number of memory reference insts issued
cpu1.ISSUE:stores                                   0                       # Number of stores issued
cpu1.ISSUE:swp                                      0                       # number of swp insts issued
cpu1.ISSUE:unissued_cause.start_dist
(null)                                              0      0.00%            # Reason ready instruction not issued
IntAlu                                              0      0.00%            # Reason ready instruction not issued
IntMult                                             0      0.00%            # Reason ready instruction not issued
IntDiv                                              0      0.00%            # Reason ready instruction not issued
FloatAdd                                            0      0.00%            # Reason ready instruction not issued
FloatCmp                                            0      0.00%            # Reason ready instruction not issued
FloatCvt                                            0      0.00%            # Reason ready instruction not issued
FloatMult                                           0      0.00%            # Reason ready instruction not issued
FloatDiv                                            0      0.00%            # Reason ready instruction not issued
FloatSqrt                                           0      0.00%            # Reason ready instruction not issued
MemRead                                             0      0.00%            # Reason ready instruction not issued
MemWrite                                            0      0.00%            # Reason ready instruction not issued
IprAccess                                           0      0.00%            # Reason ready instruction not issued
InstPrefetch                                        0      0.00%            # Reason ready instruction not issued
DCache_Blocked                                      0      0.00%            # Reason ready instruction not issued
Too_Young                                           0      0.00%            # Reason ready instruction not issued
cpu1.ISSUE:unissued_cause.end_dist
cpu1.LSQ:RQ:rdy_inst                                0                       # Number of ready instructions (cum)
cpu1.LSQ:RQ:rdy_inst_dist_0_mean         <err: div-0>                       # standard deviation of ready rate
cpu1.LSQ:RQ:rdy_inst_dist_0_stdev        <err: div-0>                       # standard deviation of ready rate
**Ignore: cpu1.LSQ:RQ:rdy_inst_dist_0_TOT            0                       # standard deviation of ready rate
cpu1.LSQ:RQ:rdy_rate                     <err: div-0>                       # Number of ready insts per cycle
cpu1.LSQ:RQ:rdy_x_count                             0                       # number of insts that become ready (cum)
cpu1.LSQ:RQ:rdy_x_max                               0                       # largest number of insts that become ready
cpu1.LSQ:RQ:rdy_x_rate                   <err: div-0>                       # number of insts that become ready per cycle
cpu1.LSQ:avg_residency                   <err: div-0>                       # Average IQ residency
cpu1.LSQ:blocked_loads                              0                       # number of ready loads not issued due to memory disambiguation
cpu1.LSQ:cum_num_insts                              0                       # Total occupancy
cpu1.LSQ:current_count                              0                       # Occupancy this cycle
cpu1.LSQ:empty_count                                0                       # Number of empty cycles
cpu1.LSQ:empty_rate                      <err: div-0>                       # Fraction of cycles empty
cpu1.LSQ:forw_loads                                 0                       # number of loads forwarded via LSQ
cpu1.LSQ:full_count                                 0                       # Number of full cycles
cpu1.LSQ:full_rate                       <err: div-0>                       # Fraction of cycles full
cpu1.LSQ:occ_dist_0.start_dist                                 # IQ Occupancy per cycle
cpu1.LSQ:occ_dist_0.samples                         0                      
cpu1.LSQ:occ_dist_0.min_value                       0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
cpu1.LSQ:occ_dist_0.max_value                       0                      
cpu1.LSQ:occ_dist_0.end_dist

cpu1.LSQ:occ_rate                        <err: div-0>                       # Average occupancy
cpu1.LSQ:peak_occupancy                             0                       # Peak IQ occupancy
cpu1.REG:fp:full                                    0                       # number of cycles where there were no FP registers
cpu1.REG:fp:occ                                     0                       # Cumulative count of FP register usage
cpu1.REG:fp:occ_rate                     <err: div-0>                       # Average FP register usage
cpu1.REG:int:full                                   0                       # number of cycles where there were no INT registers
cpu1.REG:int:occ                                    0                       # Cumulative count of INT register usage
cpu1.REG:int:occ_rate                    <err: div-0>                       # Average INT register usage
cpu1.ROB:cap_events                                 0                       # number of cycles where ROB cap was active
cpu1.ROB:cap_inst                                   0                       # number of instructions held up by ROB cap
cpu1.ROB:current_count                              0                       # Current ROB occupancy
cpu1.ROB:full_count                                 0                       # number of cycles where ROB was full
cpu1.ROB:full_rate                       <err: div-0>                       # ROB full per cycle
cpu1.ROB:occ_dist_0.start_dist                                 # ROB Occupancy per cycle
cpu1.ROB:occ_dist_0.samples                         0                      
cpu1.ROB:occ_dist_0.min_value                       0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
                              66            0                      
                              68            0                      
                              70            0                      
                              72            0                      
                              74            0                      
                              76            0                      
                              78            0                      
                              80            0                      
                              82            0                      
                              84            0                      
                              86            0                      
                              88            0                      
                              90            0                      
                              92            0                      
                              94            0                      
                              96            0                      
                              98            0                      
                             100            0                      
                             102            0                      
                             104            0                      
                             106            0                      
                             108            0                      
                             110            0                      
                             112            0                      
                             114            0                      
                             116            0                      
                             118            0                      
                             120            0                      
                             122            0                      
                             124            0                      
                             126            0                      
                             128            0                      
                             130            0                      
                             132            0                      
                             134            0                      
                             136            0                      
                             138            0                      
                             140            0                      
                             142            0                      
                             144            0                      
                             146            0                      
                             148            0                      
                             150            0                      
                             152            0                      
                             154            0                      
                             156            0                      
                             158            0                      
                             160            0                      
                             162            0                      
                             164            0                      
                             166            0                      
                             168            0                      
                             170            0                      
                             172            0                      
                             174            0                      
                             176            0                      
                             178            0                      
                             180            0                      
                             182            0                      
                             184            0                      
                             186            0                      
                             188            0                      
                             190            0                      
                             192            0                      
                             194            0                      
                             196            0                      
cpu1.ROB:occ_dist_0.max_value                       0                      
cpu1.ROB:occ_dist_0.end_dist

cpu1.ROB:occ_rate                        <err: div-0>                       # ROB occupancy rate
cpu1.ROB:occupancy                                  0                       # cpu1.ROB occupancy (cumulative)
cpu1.SB:RQ:rdy_inst                                 0                       # Number of ready instructions (cum)
cpu1.SB:RQ:rdy_inst_dist_0_mean          <err: div-0>                       # standard deviation of ready rate
cpu1.SB:RQ:rdy_inst_dist_0_stdev         <err: div-0>                       # standard deviation of ready rate
**Ignore: cpu1.SB:RQ:rdy_inst_dist_0_TOT            0                       # standard deviation of ready rate
cpu1.SB:RQ:rdy_rate                      <err: div-0>                       # Number of ready insts per cycle
cpu1.SB:RQ:rdy_x_count                              0                       # number of insts that become ready (cum)
cpu1.SB:RQ:rdy_x_max                                0                       # largest number of insts that become ready
cpu1.SB:RQ:rdy_x_rate                    <err: div-0>                       # number of insts that become ready per cycle
cpu1.SB:full_count                                  0                       # store buffer full events (cumulative)
cpu1.SB:full_rate                        <err: div-0>                       # store buffer full rate
cpu1.SB:occ_rate                         <err: div-0>                       # store buffer occupancy rate
cpu1.SB:occupancy                                   0                       # store buffer occupancy (cumulative)
cpu1.SB:write_barrier_pending_cycles                0                       # number of cycles write barriers were pending
cpu1.SB:write_barriers                              0                       # number of write barrier operations
cpu1.WB:consumers                                   0                       # num instructions consuming a value
cpu1.WB:count                                       0                       # cumulative count of insts written-back
cpu1.WB:fanout                           <err: div-0>                       # average fanout of values written-back
cpu1.WB:penalized                                   0                       # number of instrctions required to write to 'other' IQ
cpu1.WB:penalized_rate                   <err: div-0>                       # fraction of instructions written-back that wrote to 'other' IQ
cpu1.WB:pred_error.start_dist                                  # error in predicted writeback times
cpu1.WB:pred_error.samples                          0                      
cpu1.WB:pred_error.min_value                        0                      
                             -10            0                      
                              -9            0                      
                              -8            0                      
                              -7            0                      
                              -6            0                      
                              -5            0                      
                              -4            0                      
                              -3            0                      
                              -2            0                      
                              -1            0                      
                               0            0                      
                               1            0                      
                               2            0                      
                               3            0                      
                               4            0                      
                               5            0                      
                               6            0                      
                               7            0                      
                               8            0                      
                               9            0                      
                              10            0                      
                              11            0                      
                              12            0                      
                              13            0                      
                              14            0                      
                              15            0                      
                              16            0                      
                              17            0                      
                              18            0                      
                              19            0                      
                              20            0                      
                              21            0                      
                              22            0                      
                              23            0                      
                              24            0                      
                              25            0                      
                              26            0                      
                              27            0                      
                              28            0                      
                              29            0                      
                              30            0                      
                              31            0                      
                              32            0                      
                              33            0                      
                              34            0                      
                              35            0                      
                              36            0                      
                              37            0                      
                              38            0                      
                              39            0                      
                              40            0                      
                              41            0                      
                              42            0                      
                              43            0                      
                              44            0                      
                              45            0                      
                              46            0                      
                              47            0                      
                              48            0                      
                              49            0                      
                              50            0                      
                              51            0                      
                              52            0                      
                              53            0                      
                              54            0                      
                              55            0                      
                              56            0                      
                              57            0                      
                              58            0                      
                              59            0                      
                              60            0                      
                              61            0                      
                              62            0                      
                              63            0                      
                              64            0                      
                              65            0                      
                              66            0                      
                              67            0                      
                              68            0                      
                              69            0                      
                              70            0                      
                              71            0                      
                              72            0                      
                              73            0                      
                              74            0                      
                              75            0                      
                              76            0                      
                              77            0                      
                              78            0                      
                              79            0                      
                              80            0                      
                              81            0                      
                              82            0                      
                              83            0                      
                              84            0                      
                              85            0                      
                              86            0                      
                              87            0                      
                              88            0                      
                              89            0                      
                              90            0                      
                              91            0                      
                              92            0                      
                              93            0                      
                              94            0                      
                              95            0                      
                              96            0                      
                              97            0                      
                              98            0                      
                              99            0                      
                             100            0                      
cpu1.WB:pred_error.max_value                        0                      
cpu1.WB:pred_error.end_dist

cpu1.WB:producers                                   0                       # num instructions producing a value
cpu1.WB:rate                             <err: div-0>                       # insts written-back per cycle
cpu1.branch_pred.btb_accuracy            <err: div-0>                       # fraction of BTB targets correct
cpu1.branch_pred.btb_correct                        0                       # num correct BTB predictions
cpu1.branch_pred.btb_hit_rate            <err: div-0>                       # BTB hit ratio
cpu1.branch_pred.btb_hits                           0                       # Number of BTB hits
cpu1.branch_pred.btb_lookups                        0                       # Number of BTB lookups
cpu1.branch_pred.cond_correct                       0                       # num correct dir predictions
cpu1.branch_pred.cond_predicted                     0                       # num committed conditional branches
cpu1.branch_pred.dir_accuracy            <err: div-0>                       # fraction of predictions correct
cpu1.branch_pred.lookup_rate             <err: div-0>                       # Rate of bpred lookups
cpu1.branch_pred.lookups                            0                       # num BP lookups
cpu1.branch_pred.ras_accuracy            <err: div-0>                       # fraction of RAS targets correct
cpu1.branch_pred.ras_correct                        0                       # num correct RAS predictions
cpu1.branch_pred.used_btb                           0                       # num committed branches using target from BTB
cpu1.branch_pred.used_ras                           0                       # num returns predicted using RAS
cpu1.dcache.avg_blocked_cycles_no_mshrs      no value                       # average number of cycles each access was blocked
cpu1.dcache.avg_blocked_cycles_no_targets     no value                       # average number of cycles each access was blocked
cpu1.dcache.avg_refs                     <err: div-0>                       # Average number of references to valid blocks.
cpu1.dcache.blocked_no_mshrs                        0                       # number of cycles access was blocked
cpu1.dcache.blocked_no_targets                      0                       # number of cycles access was blocked
cpu1.dcache.blocked_cycles_no_mshrs                 0                       # number of cycles access was blocked
cpu1.dcache.blocked_cycles_no_targets               0                       # number of cycles access was blocked
cpu1.dcache.cache_copies                            0                       # number of cache copies performed
cpu1.dcache.demand_accesses                         0                       # number of demand (read+write) accesses
cpu1.dcache.demand_avg_miss_latency      <err: div-0>                       # average overall miss latency
cpu1.dcache.demand_avg_mshr_miss_latency <err: div-0>                       # average overall mshr miss latency
cpu1.dcache.demand_hits                             0                       # number of demand (read+write) hits
cpu1.dcache.demand_miss_latency                     0                       # number of demand (read+write) miss cycles
cpu1.dcache.demand_miss_rate                 no value                       # miss rate for demand accesses
cpu1.dcache.demand_misses                           0                       # number of demand (read+write) misses
cpu1.dcache.demand_mshr_hits                        0                       # number of demand (read+write) MSHR hits
cpu1.dcache.demand_mshr_miss_latency                0                       # number of demand (read+write) MSHR miss cycles
cpu1.dcache.demand_mshr_miss_rate            no value                       # mshr miss rate for demand accesses
cpu1.dcache.demand_mshr_misses                      0                       # number of demand (read+write) MSHR misses
cpu1.dcache.fast_writes                             0                       # number of fast writes performed
cpu1.dcache.mshr_cap_events                         0                       # number of times MSHR cap was activated
cpu1.dcache.no_allocate_misses                      0                       # Number of misses that were no-allocate
cpu1.dcache.overall_accesses                        0                       # number of overall (read+write) accesses
cpu1.dcache.overall_avg_miss_latency         no value                       # average overall miss latency
cpu1.dcache.overall_avg_mshr_miss_latency     no value                       # average overall mshr miss latency
cpu1.dcache.overall_avg_mshr_uncacheable_latency     no value                       # average overall mshr uncacheable latency
cpu1.dcache.overall_hits                            0                       # number of overall hits
cpu1.dcache.overall_miss_latency                    0                       # number of overall miss cycles
cpu1.dcache.overall_miss_rate                no value                       # miss rate for overall accesses
cpu1.dcache.overall_misses                          0                       # number of overall misses
cpu1.dcache.overall_mshr_hits                       0                       # number of overall MSHR hits
cpu1.dcache.overall_mshr_miss_latency               0                       # number of overall MSHR miss cycles
cpu1.dcache.overall_mshr_miss_rate           no value                       # mshr miss rate for overall accesses
cpu1.dcache.overall_mshr_misses                     0                       # number of overall MSHR misses
cpu1.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
cpu1.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
cpu1.dcache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
cpu1.dcache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
cpu1.dcache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
cpu1.dcache.prefetcher.num_hwpf_evicted             0                       # number of hwpf removed due to no buffer left
cpu1.dcache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
cpu1.dcache.prefetcher.num_hwpf_issued              0                       # number of hwpf issued
cpu1.dcache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
cpu1.dcache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
cpu1.dcache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
cpu1.dcache.protocol.hwpf_invalid                   0                       # hard prefetch misses to invalid blocks
cpu1.dcache.protocol.read_invalid                   0                       # read misses to invalid blocks
cpu1.dcache.protocol.snoop_inv_exclusive            0                       # Invalidate snoops on exclusive blocks
cpu1.dcache.protocol.snoop_inv_invalid              0                       # Invalidate snoops on invalid blocks
cpu1.dcache.protocol.snoop_inv_modified             0                       # Invalidate snoops on modified blocks
cpu1.dcache.protocol.snoop_inv_owned                0                       # Invalidate snoops on owned blocks
cpu1.dcache.protocol.snoop_inv_shared               0                       # Invalidate snoops on shared blocks
cpu1.dcache.protocol.snoop_read_exclusive            0                       # read snoops on exclusive blocks
cpu1.dcache.protocol.snoop_read_modified            0                       # read snoops on modified blocks
cpu1.dcache.protocol.snoop_read_owned               0                       # read snoops on owned blocks
cpu1.dcache.protocol.snoop_read_shared              0                       # read snoops on shared blocks
cpu1.dcache.protocol.snoop_readex_exclusive            0                       # readEx snoops on exclusive blocks
cpu1.dcache.protocol.snoop_readex_modified            0                       # readEx snoops on modified blocks
cpu1.dcache.protocol.snoop_readex_owned             0                       # readEx snoops on owned blocks
cpu1.dcache.protocol.snoop_readex_shared            0                       # readEx snoops on shared blocks
cpu1.dcache.protocol.snoop_upgrade_owned            0                       # upgrade snoops on owned blocks
cpu1.dcache.protocol.snoop_upgrade_shared            0                       # upgradee snoops on shared blocks
cpu1.dcache.protocol.snoop_writeinv_exclusive            0                       # WriteInvalidate snoops on exclusive blocks
cpu1.dcache.protocol.snoop_writeinv_invalid            0                       # WriteInvalidate snoops on invalid blocks
cpu1.dcache.protocol.snoop_writeinv_modified            0                       # WriteInvalidate snoops on modified blocks
cpu1.dcache.protocol.snoop_writeinv_owned            0                       # WriteInvalidate snoops on owned blocks
cpu1.dcache.protocol.snoop_writeinv_shared            0                       # WriteInvalidate snoops on shared blocks
cpu1.dcache.protocol.swpf_invalid                   0                       # soft prefetch misses to invalid blocks
cpu1.dcache.protocol.write_invalid                  0                       # write misses to invalid blocks
cpu1.dcache.protocol.write_owned                    0                       # write misses to owned blocks
cpu1.dcache.protocol.write_shared                   0                       # write misses to shared blocks
cpu1.dcache.replacements                            0                       # number of replacements
cpu1.dcache.sampled_refs                            0                       # Sample count of references to valid blocks.
cpu1.dcache.soft_prefetch_mshr_full                 0                       # number of mshr full events for SW prefetching instrutions
cpu1.dcache.tagsinuse                               0                       # Cycle average of tags in use
cpu1.dcache.total_refs                              0                       # Total number of references to valid blocks.
cpu1.dcache.warmup_cycle                            0                       # Cycle when the warmup percentage was hit.
cpu1.dcache.writebacks                              0                       # number of writebacks
cpu1.floss.fetch_0.start_dist
                            None            0                      
                       Bandwidth            0                      
                           BrLim            0                      
                           InvPC            0                      
                        BTB_Miss            0                      
                       BrRecover            0                      
                      FaultFlush            0                      
                            Sync            0                      
                         LowConf            0                      
                          Policy            0                      
                         Unknown            0                      
                       Zero_Prio            0                      
                    meta: ICache            0                      
                     meta: QFull            0                      
cpu1.floss.fetch_0.end_dist
cpu1.floss.icache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu1.floss.icache_0.end_dist
cpu1.floss.iq_full_0.start_dist
                         NoInsts            0                      
                           Queue            0                      
                         IssueBW            0                      
                        TooYoung            0                      
                    IssueInorder            0                      
                      meta: Deps            0                      
                        meta: FU            0                      
                       meta: Mem            0                      
cpu1.floss.iq_full_0.end_dist
cpu1.floss.iq_full_dcache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu1.floss.iq_full_dcache_0.end_dist
cpu1.floss.iq_full_deps_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu1.floss.iq_full_deps_0.end_dist
cpu1.floss.iq_full_fu_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu1.floss.iq_full_fu_0.end_dist
cpu1.floss.lsq_full_0.start_dist
                         NoInsts            0                      
                           Queue            0                      
                         IssueBW            0                      
                        TooYoung            0                      
                    IssueInorder            0                      
                      meta: Deps            0                      
                        meta: FU            0                      
                       meta: Mem            0                      
cpu1.floss.lsq_full_0.end_dist
cpu1.floss.lsq_full_dcache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu1.floss.lsq_full_dcache_0.end_dist
cpu1.floss.lsq_full_deps_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu1.floss.lsq_full_deps_0.end_dist
cpu1.floss.lsq_full_fu_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu1.floss.lsq_full_fu_0.end_dist
cpu1.floss.qfull_0.start_dist
                       IREG_Full            0                      
                      FPREG_Full            0                      
                         No_Inst            0                      
                         ROB_cap            0                      
                          IQ_cap            0                      
                              BW            0                      
                          Policy            0                      
                     Serializing            0                      
                          Broken            0                      
                   meta: IQ full            0                      
                  meta: LSQ full            0                      
                  meta: ROB full            0                      
cpu1.floss.qfull_0.end_dist
cpu1.floss.rob_full_0.start_dist
                       ROB_Empty            0                      
                       Commit_BW            0                      
                        StoreBuf            0                      
                      MemBarrier            0                      
                        meta: FU            0                      
                    meta: DCache            0                      
cpu1.floss.rob_full_0.end_dist
cpu1.floss.rob_full_dcache_0.start_dist
                             Hit            0                      
                            Miss            0                      
                        TLB miss            0                      
                     Bad address            0                      
                      MSHRs full            0                      
               MSHR targets full            0                      
                    Miss pending            0                      
                      Not issued            0                      
                   Not predicted            0                      
                        Canceled            0                      
                         Dropped            0                      
                        Filtered            0                      
                       No result            0                      
                         Success            0                      
           Blocked hard prefetch            0                      
                Blocked prefetch            0                      
                     Blocked all            0                      
cpu1.floss.rob_full_dcache_0.end_dist
cpu1.floss.rob_full_fu_0.start_dist
                          (null)            0                      
                          IntAlu            0                      
                         IntMult            0                      
                          IntDiv            0                      
                        FloatAdd            0                      
                        FloatCmp            0                      
                        FloatCvt            0                      
                       FloatMult            0                      
                        FloatDiv            0                      
                       FloatSqrt            0                      
                         MemRead            0                      
                        MemWrite            0                      
                       IprAccess            0                      
                    InstPrefetch            0                      
cpu1.floss.rob_full_fu_0.end_dist
cpu1.icache.avg_blocked_cycles_no_mshrs      no value                       # average number of cycles each access was blocked
cpu1.icache.avg_blocked_cycles_no_targets     no value                       # average number of cycles each access was blocked
cpu1.icache.avg_refs                     <err: div-0>                       # Average number of references to valid blocks.
cpu1.icache.blocked_no_mshrs                        0                       # number of cycles access was blocked
cpu1.icache.blocked_no_targets                      0                       # number of cycles access was blocked
cpu1.icache.blocked_cycles_no_mshrs                 0                       # number of cycles access was blocked
cpu1.icache.blocked_cycles_no_targets               0                       # number of cycles access was blocked
cpu1.icache.cache_copies                            0                       # number of cache copies performed
cpu1.icache.demand_accesses                         0                       # number of demand (read+write) accesses
cpu1.icache.demand_avg_miss_latency      <err: div-0>                       # average overall miss latency
cpu1.icache.demand_avg_mshr_miss_latency <err: div-0>                       # average overall mshr miss latency
cpu1.icache.demand_hits                             0                       # number of demand (read+write) hits
cpu1.icache.demand_miss_latency                     0                       # number of demand (read+write) miss cycles
cpu1.icache.demand_miss_rate                 no value                       # miss rate for demand accesses
cpu1.icache.demand_misses                           0                       # number of demand (read+write) misses
cpu1.icache.demand_mshr_hits                        0                       # number of demand (read+write) MSHR hits
cpu1.icache.demand_mshr_miss_latency                0                       # number of demand (read+write) MSHR miss cycles
cpu1.icache.demand_mshr_miss_rate            no value                       # mshr miss rate for demand accesses
cpu1.icache.demand_mshr_misses                      0                       # number of demand (read+write) MSHR misses
cpu1.icache.fast_writes                             0                       # number of fast writes performed
cpu1.icache.mshr_cap_events                         0                       # number of times MSHR cap was activated
cpu1.icache.no_allocate_misses                      0                       # Number of misses that were no-allocate
cpu1.icache.overall_accesses                        0                       # number of overall (read+write) accesses
cpu1.icache.overall_avg_miss_latency         no value                       # average overall miss latency
cpu1.icache.overall_avg_mshr_miss_latency     no value                       # average overall mshr miss latency
cpu1.icache.overall_avg_mshr_uncacheable_latency     no value                       # average overall mshr uncacheable latency
cpu1.icache.overall_hits                            0                       # number of overall hits
cpu1.icache.overall_miss_latency                    0                       # number of overall miss cycles
cpu1.icache.overall_miss_rate                no value                       # miss rate for overall accesses
cpu1.icache.overall_misses                          0                       # number of overall misses
cpu1.icache.overall_mshr_hits                       0                       # number of overall MSHR hits
cpu1.icache.overall_mshr_miss_latency               0                       # number of overall MSHR miss cycles
cpu1.icache.overall_mshr_miss_rate           no value                       # mshr miss rate for overall accesses
cpu1.icache.overall_mshr_misses                     0                       # number of overall MSHR misses
cpu1.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
cpu1.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
cpu1.icache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
cpu1.icache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
cpu1.icache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
cpu1.icache.prefetcher.num_hwpf_evicted             0                       # number of hwpf removed due to no buffer left
cpu1.icache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
cpu1.icache.prefetcher.num_hwpf_issued              0                       # number of hwpf issued
cpu1.icache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
cpu1.icache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
cpu1.icache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
cpu1.icache.replacements                            0                       # number of replacements
cpu1.icache.sampled_refs                            0                       # Sample count of references to valid blocks.
cpu1.icache.soft_prefetch_mshr_full                 0                       # number of mshr full events for SW prefetching instrutions
cpu1.icache.tagsinuse                               0                       # Cycle average of tags in use
cpu1.icache.total_refs                              0                       # Total number of references to valid blocks.
cpu1.icache.warmup_cycle                            0                       # Cycle when the warmup percentage was hit.
cpu1.icache.writebacks                              0                       # number of writebacks
cpu1.iq:RQ:rdy_inst                                 0                       # Number of ready instructions (cum)
cpu1.iq:RQ:rdy_inst_dist_0_mean          <err: div-0>                       # standard deviation of ready rate
cpu1.iq:RQ:rdy_inst_dist_0_stdev         <err: div-0>                       # standard deviation of ready rate
**Ignore: cpu1.iq:RQ:rdy_inst_dist_0_TOT            0                       # standard deviation of ready rate
cpu1.iq:RQ:rdy_rate                      <err: div-0>                       # Number of ready insts per cycle
cpu1.iq:RQ:rdy_x_count                              0                       # number of insts that become ready (cum)
cpu1.iq:RQ:rdy_x_max                                0                       # largest number of insts that become ready
cpu1.iq:RQ:rdy_x_rate                    <err: div-0>                       # number of insts that become ready per cycle
cpu1.iq:avg_residency                    <err: div-0>                       # Average IQ residency
cpu1.iq:cum_num_insts                               0                       # Total occupancy
cpu1.iq:current_count                               0                       # Occupancy this cycle
cpu1.iq:empty_count                                 0                       # Number of empty cycles
cpu1.iq:empty_rate                       <err: div-0>                       # Fraction of cycles empty
cpu1.iq:full_count                                  0                       # Number of full cycles
cpu1.iq:full_rate                        <err: div-0>                       # Fraction of cycles full
cpu1.iq:occ_dist_0.start_dist                                  # IQ Occupancy per cycle
cpu1.iq:occ_dist_0.samples                          0                      
cpu1.iq:occ_dist_0.min_value                        0                      
                               0            0                      
                               2            0                      
                               4            0                      
                               6            0                      
                               8            0                      
                              10            0                      
                              12            0                      
                              14            0                      
                              16            0                      
                              18            0                      
                              20            0                      
                              22            0                      
                              24            0                      
                              26            0                      
                              28            0                      
                              30            0                      
                              32            0                      
                              34            0                      
                              36            0                      
                              38            0                      
                              40            0                      
                              42            0                      
                              44            0                      
                              46            0                      
                              48            0                      
                              50            0                      
                              52            0                      
                              54            0                      
                              56            0                      
                              58            0                      
                              60            0                      
                              62            0                      
                              64            0                      
cpu1.iq:occ_dist_0.max_value                        0                      
cpu1.iq:occ_dist_0.end_dist

cpu1.iq:occ_rate                         <err: div-0>                       # Average occupancy
cpu1.iq:peak_occupancy                              0                       # Peak IQ occupancy
cpu1.numCycles                                      0                       # number of cpu cycles simulated
cpu1inst_class_dist.start_dist
             All ops ready                          0      0.00%            # Operand status at dispatch
          One op not ready                          0      0.00%            # Operand status at dispatch
     None rdy, mult chains                          0      0.00%            # Operand status at dispatch
     None rdy, one chained                          0      0.00%            # Operand status at dispatch
  None rdy, all self-timed                          0      0.00%            # Operand status at dispatch
cpu1inst_class_dist.end_dist
host_inst_rate                                  86510                       # Simulator instruction rate (inst/s)
host_mem_usage                                  25816                       # Number of bytes of host memory used
host_seconds                                     1.16                       # Real time elapsed on the host
host_tick_rate                                 108726                       # Simulator tick rate (ticks/s)
l2.avg_blocked_cycles_no_mshrs               no value                       # average number of cycles each access was blocked
l2.avg_blocked_cycles_no_targets             no value                       # average number of cycles each access was blocked
l2.avg_refs                              <err: div-0>                       # Average number of references to valid blocks.
l2.blocked_no_mshrs                                 0                       # number of cycles access was blocked
l2.blocked_no_targets                               0                       # number of cycles access was blocked
l2.blocked_cycles_no_mshrs                          0                       # number of cycles access was blocked
l2.blocked_cycles_no_targets                        0                       # number of cycles access was blocked
l2.cache_copies                                     0                       # number of cache copies performed
l2.demand_accesses                               1287                       # number of demand (read+write) accesses
l2.demand_avg_miss_latency                 128.713360                       # average overall miss latency
l2.demand_avg_mshr_miss_latency            115.094737                       # average overall mshr miss latency
l2.demand_hits                                     52                       # number of demand (read+write) hits
l2.demand_miss_latency                         158961                       # number of demand (read+write) miss cycles
l2.demand_miss_rate                          0.959596                       # miss rate for demand accesses
l2.demand_misses                                 1235                       # number of demand (read+write) misses
l2.demand_mshr_hits                                 0                       # number of demand (read+write) MSHR hits
l2.demand_mshr_miss_latency                    142142                       # number of demand (read+write) MSHR miss cycles
l2.demand_mshr_miss_rate                     0.959596                       # mshr miss rate for demand accesses
l2.demand_mshr_misses                            1235                       # number of demand (read+write) MSHR misses
l2.falru_accesses                                2848                       # The number of accesses to the FA LRU cache.
l2.falru_hits_128K                                661                       # Hits in a 128K cache
l2.falru_hits_256K                                662                       # Hits in a 256K cache
l2.falru_hits_512K                                662                       # Hits in a 512K cache
l2.falru_hits_1M                                  662                       # Hits in a 1M cache
l2.falru_hits_2M                                  662                       # Hits in a 2M cache
l2.falru_misses_128K                             2187                       # Misses in a 128K cache
l2.falru_misses_256K                             2186                       # Misses in a 256K cache
l2.falru_misses_512K                             2186                       # Misses in a 512K cache
l2.falru_misses_1M                               2186                       # Misses in a 1M cache
l2.falru_misses_2M                               2186                       # Misses in a 2M cache
l2.fast_writes                                      0                       # number of fast writes performed
l2.mshr_cap_events                                  0                       # number of times MSHR cap was activated
l2.no_allocate_misses                               0                       # Number of misses that were no-allocate
l2.overall_accesses                              1896                       # number of overall (read+write) accesses
l2.overall_avg_miss_latency                128.713360                       # average overall miss latency
l2.overall_avg_mshr_miss_latency           115.094737                       # average overall mshr miss latency
l2.overall_avg_mshr_uncacheable_latency      no value                       # average overall mshr uncacheable latency
l2.overall_hits                                   661                       # number of overall hits
l2.overall_miss_latency                        158961                       # number of overall miss cycles
l2.overall_miss_rate                         0.651371                       # miss rate for overall accesses
l2.overall_misses                                1235                       # number of overall misses
l2.overall_mshr_hits                                0                       # number of overall MSHR hits
l2.overall_mshr_miss_latency                   142142                       # number of overall MSHR miss cycles
l2.overall_mshr_miss_rate                    0.651371                       # mshr miss rate for overall accesses
l2.overall_mshr_misses                           1235                       # number of overall MSHR misses
l2.overall_mshr_uncacheable_latency                 0                       # number of overall MSHR uncacheable cycles
l2.overall_mshr_uncacheable_misses                  0                       # number of overall MSHR uncacheable misses
l2.prefetcher.num_hwpf_already_in_cache             0                       # number of hwpf that were already in the cache
l2.prefetcher.num_hwpf_already_in_mshr              0                       # number of hwpf that were already in mshr
l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
l2.prefetcher.num_hwpf_evicted                      0                       # number of hwpf removed due to no buffer left
l2.prefetcher.num_hwpf_identified                   0                       # number of hwpf identified
l2.prefetcher.num_hwpf_issued                       0                       # number of hwpf issued
l2.prefetcher.num_hwpf_removed_MSHR_hit             0                       # number of hwpf removed because MSHR allocated
l2.prefetcher.num_hwpf_span_page                    0                       # number of hwpf spanning a virtual page
l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
l2.readEx_accesses                                952                       # number of readEx accesses(hits+misses)
l2.readEx_avg_miss_latency                 131.648791                       # average readEx miss latency
l2.readEx_avg_mshr_miss_latency            117.112513                       # average readEx mshr miss latency
l2.readEx_hits                                      1                       # number of readEx hits
l2.readEx_miss_latency                         125198                       # number of readEx miss cycles
l2.readEx_miss_rate                          0.998950                       # miss rate for readEx accesses
l2.readEx_misses                                  951                       # number of readEx misses
l2.readEx_mshr_miss_latency                    111374                       # number of readEx MSHR miss cycles
l2.readEx_mshr_miss_rate                     0.998950                       # mshr miss rate for readEx accesses
l2.readEx_mshr_misses                             951                       # number of readEx MSHR misses
l2.read_accesses                                 1287                       # number of read accesses(hits+misses)
l2.read_avg_miss_latency                   128.713360                       # average read miss latency
l2.read_avg_mshr_miss_latency              115.094737                       # average read mshr miss latency
l2.read_hits                                       52                       # number of read hits
l2.read_miss_latency                           158961                       # number of read miss cycles
l2.read_miss_rate                            0.959596                       # miss rate for read accesses
l2.read_misses                                   1235                       # number of read misses
l2.read_mshr_miss_latency                      142142                       # number of read MSHR miss cycles
l2.read_mshr_miss_rate                       0.959596                       # mshr miss rate for read accesses
l2.read_mshr_misses                              1235                       # number of read MSHR misses
l2.replacements                                     0                       # number of replacements
l2.sampled_refs                                     0                       # Sample count of references to valid blocks.
l2.soft_prefetch_mshr_full                          0                       # number of mshr full events for SW prefetching instrutions
l2.tagsinuse                               975.538619                       # Cycle average of tags in use
l2.total_refs                                       0                       # Total number of references to valid blocks.
l2.warmup_cycle                                     0                       # Cycle when the warmup percentage was hit.
l2.writeback_accesses                             609                       # number of writeback accesses(hits+misses)
l2.writeback_hits                                 609                       # number of writeback hits
l2.writebacks                                       0                       # number of writebacks
ram.accesses                                     2186                       # total number of accesses
ram.bytes_requested                                 0                       # total number of bytes requested
ram.bytes_sent                                      0                       # total number of bytes sent
ram.compressed_responses                            0                       # total number of accesses that are compressed
sim_freq                                    200000000                       # Frequency of simulated ticks
sim_insts                                      100005                       # Number of instructions simulated
sim_seconds                                  0.000629                       # Number of seconds simulated
sim_ticks                                      125715                       # Number of ticks simulated
toL2Bus.addr_idle_cycles                       122861                       # number of cycles bus was idle
toL2Bus.addr_idle_fraction                   0.977298                       # fraction of time addr bus was idle
toL2Bus.addr_queued                          3.606039                       # average queueing delay seen by bus request
toL2Bus.addr_queued_cycles                      10270                       # total number of queued cycles for all requests
toL2Bus.addr_requests                            2848                       # number of transmissions on bus
toL2Bus.bus_blocked                                 0                       # number of times bus was blocked
toL2Bus.bus_blocked_cycles                          0                       # number of cycles bus was blocked
toL2Bus.bus_blocked_fraction                        0                       # fraction of time bus was blocked
toL2Bus.data_idle_cycles                       122863                       # number of cycles bus was idle
toL2Bus.data_idle_fraction                   0.977314                       # fraction of time data bus was idle
toL2Bus.data_queued                          1.093387                       # average queueing delay seen by bus request
toL2Bus.data_queued_cycles                       2447                       # total number of queued cycles for all requests
toL2Bus.data_requests                            2238                       # number of transmissions on bus
toL2Bus.null_grants                                54                       # number of null grants (wasted cycles)
toMemBus.addr_idle_cycles                      123488                       # number of cycles bus was idle
toMemBus.addr_idle_fraction                  0.982285                       # fraction of time addr bus was idle
toMemBus.addr_queued                        11.038884                       # average queueing delay seen by bus request
toMemBus.addr_queued_cycles                     24131                       # total number of queued cycles for all requests
toMemBus.addr_requests                           2186                       # number of transmissions on bus
toMemBus.bus_blocked                                0                       # number of times bus was blocked
toMemBus.bus_blocked_cycles                         0                       # number of cycles bus was blocked
toMemBus.bus_blocked_fraction                       0                       # fraction of time bus was blocked
toMemBus.data_idle_cycles                      116957                       # number of cycles bus was idle
toMemBus.data_idle_fraction                  0.930334                       # fraction of time data bus was idle
toMemBus.data_queued                         3.987185                       # average queueing delay seen by bus request
toMemBus.data_queued_cycles                      8712                       # total number of queued cycles for all requests
toMemBus.data_requests                           2185                       # number of transmissions on bus
toMemBus.null_grants                                0                       # number of null grants (wasted cycles)
workload.MainMem.page_count                        20                       # total number of pages allocated
workload.MainMem.page_mem                         160                       # total size of memory pages allocated
workload.MainMem.ptab_accesses                 331013                       # total page table accessess
workload.MainMem.ptab_miss_rate                0.0072                       # first level page table miss rate
workload.MainMem.ptab_misses                     2395                       # total first level page table misses
workload.PROG:num_syscalls                         19                       # Number of system calls

---------- End Simulation Statistics   ----------
