ACHA, g. 1., AND (JALVO, J. 1985. ~)n the implementation of sequential circuits with PLA modules. IEE Proc. 132, 246-250.
AMANN, R., AND BAITINGER, U. G. 1989. Optimal state chains and state codes in finite state machines. IEEE Trans. Comput.~Atded Des. CAD-8, 153-170.
AMANN, R., ESCHERMANN, B., AND BAITINGER, U. G. 1988. PLA based finite state machines using Johnson counters as state memories. In Proceedings of the IEEE Internattonal Conference on Computer Design. IEEE, New York, 267-270.
ARMSTRONG, D. B. 1962. A programmed algorithm for assigning internal codes to sequential machines. IRE Trans. Elec. Comput. EC-11, 466-472.
BARTLETT, K. A. 1987. BOLD: A multiple-level logic optimization system. In the International Conference on Computer-Aided Destgn. Dig. Tech. Papers. IEEE, New York.
BOLOTSKI, M., CAMPORESE, D., AND BARMAN, R. 1989. State assignment for multi-level logic using dynamic literal estimation. In the International Conference on Computer-Azded Design. Dig. Tech. Papers, 220-223.
BRAYTON, R. K. 1987. Algorithms for multi-level logic synthesis and optimization. In Design Systems for VLSI Circuits. Martinus Nijhoff, Dordrecht, the Netherlands.
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
BRAYTON, R. K., HACHTEL, G. D., AND SANGIOVANNI- VtNCENTELLL A. L. 1990. Multilevel logic synthesis. Proc. IEEE 78, 264-300.
BRAYTON, R. K., RUDELL, R., SANGIOVANNI-VIN- CENTELLI, A., AND WANG, A. R. 1987. MIS: A multiple-level logic optimization system. IEEE Trans. Comput.-Alded Des CAD-6, 1062-1081.
Douglas W. Brown, A State-Machine Synthesizer—SMS, Proceedings of the 18th conference on Design automation, p.301-305, June 29-July 01, 1981, Nashville, Tennessee, United States
BURKARD, R. E. 1984 Quadratic assignment problems Ear. J. Oper. Res. 15, 283-289.
CHENG, K-T., AND AGRAWAL, V. D. 1989a. Design of sequential machines for efficient test generation. In the International Conference on Computer-Aided Design. Dig Tech. Papers, 358-361.
CHENG, K.-T., AND AGRAWAL, V. D. 1989b. State asagnment for mitializable synthesis. In the International Conference on Cornputer-A~ded Deszgn. Dig Tech. Papers, 212 215.
CHUANG, C. C., AND G{TpTA, A. K 1989. The analysis of parallel BIST by the combined Markov chain (CMC) model In Proceedings of the International Test Conference. 337-343.
Maciej J. Ciesielski , Jia-Jye Shen , Marc Davio, A unified approach to input-output encoding for FSM state assignment, Proceedings of the 28th conference on ACM/IEEE design automation, p.176-181, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127659]
Alan J. Coppola, An implementation of a state assignment heuristic, Proceedings of the 23rd ACM/IEEE conference on Design automation, p.643-649, July 1986, Las Vegas, Nevada, United States
DAVIO, M., AND CIESIELSKI, M. 1991. State assignment using programmable counters Elec. Lett. 29, 9-10.
DEMICHELh G 1986 Symbolic design of combinational and sequential logic circuits ~mplemented by two-level logic macros. IEEE Trans. Comput.-Alded Des. CAD .5, 597-616.
DEMJCHELL G. 1987. Synthesis of control systems. In Design Systems for VLSI Circuits. Martmus Nijhoff, Dordrecht, the Netherlands.
I)EMICHELI, G, BRAYTON, R. K., AND SANGIOVANNI- VINCENTELLI, A. 1985 Optimal state assignment for fimte state nmchines. IEEE Trans'. Comput.-A~ded Dea'. CAD-4, 3, 269-285.
DEMICHELi, G., SANGIOVANNi-VINCENTELLI, A, AND VILLA, T. 1983. Computer-aided synthesis of PLA-based finite state machines. In the Internatmnal Conference on Computer-Alcled Design. Dig. Tech. Papers, 154-156.
DEVADAS, S., AND KEUTZER, K. 1991. A unified approach to the synthesis of fully testable sequential machines IEEE Trans. Comput.-Azded Des. CAD-IO, 1, 39-50
DEVADAS, S , AND K~UTZER, K. 1989. Boolean minimization and algebraic f~ctorization procedures for f~}Iy testable sequential machines. In the Internatmnal Conference on Cornputer- A~ded Deszgn. 208 211.
DEVADA$, S., AND NEWTON, A. R., 1991. Exact algorithms for output encoding, state assignment, and four-level Boolean minimization. IEEE Trans. Comput.-Azded Des. CAD-IO, 13-27.
DEVADAS, S., AND MA, H.-K. T. 1990. Easfiy testable PLA-based finite state machines IEEE Trans. Comput.-Alded Des CAD 9, 604 611.
DEVADAS, S., MA, H.-K. T., NEWTON, A. R., AND SANGIOVANNI-VINCENTELLI, A 1990a. The relationship between logic synthesis and test In Proceeding,s o/ the 1FIP Internatmnal Conference on V~LSI (VLSI '89). North-Holland, Amsterdam, 175 186.
DEVADAa, S,, MA, H.-K. T, NEWTON, A. R, ~D SANGIOVANNI-VINCENTELLI, A. 1990b. Irredundant sequentml machines via optimal logic synthesis. IEEE Trans Comput.-A~ded Des. CAD- 9,8 18.
DEVADAS, S., MA, H.-K. T., AND NEWTON, A. R 1989a. Redundancies and don't cares in sequential logic synthesis. In Proceed;nga of the International Test Conference. 491-500.
DEVaDAS, S., MA, H.-K. T., AND NEWTON, A. R. 1989b. Easily testable PLA-based finite state machines. In Proceedings of the 19th InternatLonal Symposium on Fault-Tolerant Computing. 102 109.
DEVADAS, S, MA, H.-K. T., NEWTON, A R., AND SANGIOVANNI-VINCENTELL{, A 1988a. MUS- TANG: State assignment of finite state machines targeting multilevel logic implementations. IEEE Trans Compat.-Aided Des CAD-7, 1290-1300.
DEVADAS, S., MA, H.-K. T., NEWTON, A R., AND SAN(;IOVANNI-VINCENTELLL A. 1988b. Optimal logic synthesis and testability: Two faces of the same coin. In Proceedings of the Internatzonal Test Conference. 4 12.
DEVADAS, S., MA, H.-K. T., NEWTON, A. R., AN}) SANGIOVANNI-VINCENTELLI, A. 1988c. Synthesis and optimization procedures for fully and easily testable sequential machines. In Proceedings of the International Test Conference. 621-630.
DEVADAS, S., MA, H.-K. T, NEWTON, A. R., aND SANGIOVANNI-VINCENTELLI, A. 1989c. A synthesis and optimization procedure for fully and easfiy testable sequential machines IEEE Trans Cornput-Azded Des CAD-8, 1100 1107.
Du, X. HACHTEL, G., LIN, B., AND NEWTON, A. R 1991. MUSE: A MUItllevel symbolic encodingalgorithm for state assignment. IEEE Trans. Comput.-Alded Des. CAD-IO, 1.28-38.
ESCHERMANN, B 1992 On combining off-hne BIST and on-line control flow checking. In Proceedzngs of the 22nd Internattonal Symposlunz on Fault-Tolerant Computing. 298-305.
ESCHERMANN, B., AND WUNDERLICH, H.-J. 1992. Optimized synthesis techniques for testable sequential circmts. IEEE Trans Comput.-Alded Des. C~D-11, 301-312
ESCHERMANN, B., AND WUNDERLICH, H.-J 1991a. Parallel self-test and the synthesis of control units. In Proceedings oft,he 2nd European Test Conference 73-82.
Bernhard Eschermann , Hans-Joachim Wunderlich, A unified approach for the synthesis of self-testable finite state machines, Proceedings of the 28th conference on ACM/IEEE design automation, p.372-377, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127697]
ESCHERMANN, B., ANn WUNDERLICH, H.-J. 1990a. Optimized synthesis of self-testable finite state machines. In Proceedings of the 20th Internattonal Symposium on Fault-Tolerant Completing. 390 397.
ESCHERMANN, B., AND WUNDERLICH, H.-J. 1990b. A synthesis approach to reduce scan design overhead. In Proceedings of the 1st European Design Automatwn Conference. 671.
Arthur D. Friedman, Logical Design of Digital Systems, W. H. Freeman & Co., New York, NY, 1975
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
GARFINKEL, R. S., AND NEMHAUSER, G. L. 1972. Integer Programming. Wiley, New York.
DE GEUS, A. J., AND GREGORY, D. J. 1987. The Socrates logic synthesis and optimization system. In Design Systems for VLSI Circuits. Martinus Nljhoff, Dordrecht, the Nether}ands.
HUERTAS, J. L., AND QUiNTANA, J. M. 1989. Efficiency of state assignment methods for PLA- based sequential circuits, lEE Proc. 136, pt. E, 247-253.
HUERTAS, J. L., AND QUINTANA, J. M. 1988. A new method for the efficient state-assigmnent of PLA-based sequential machines. In the Internatzonal Conference on Cornputer-Atded Design. Dig. Tech. Papers, 156-159.
HUMPHREY, W. S. 1958. Switching Czrcults wtth Computer Applications. McGraw-Hill, New York.
KAISER, K.-H. 1989. Algorithmen zur zustandscodierung synchroner steuerwerke. Fortschrittberlchte VDI 9, 90.
LEVEUGLE, R., AND MARTINEZ, L. 1992. Design methodology of FSMs with intrinsic fault tolerance and recovery capabilities. In Proceedings of EuroASIC.
Régis Leveugle , Gabrièle Saucier, Optimized Synthesis of Concurrently Checked Controllers, IEEE Transactions on Computers, v.39 n.4, p.419-425, April 1990[doi>10.1109/12.54835]
LEVEUGLE, R., AND SAUCIER, G. 1989a. Optimized synthesis of dedicated controllers with concurrent checking capabilities. In Proceedings of the International Test Conference. 355 363.
LEVEUGLE, R., AND SAUCIER, G. 1989b. Synthesis of dedicated controllers with concurrent checking. In Proceedtngs of the IFIP Internatwnal Conference on VLSI (VLSI '89). North-Holland, Am.,terdarn, 123 132
LEVEUGLE, R., AND SAUCIER, G. 1989C. Concurrent checking in dedicated controllers. In Proceedrags of the International Conference on Computer Design. 124-127.
LEWIN, D. 1977. Computer-Aided Design of Dtgital Systems. Crane, Russak and Co., New York.
LIGHTNER, M., AND WOLF, W. 1988. Experiments in logic optimization. In the International Conference on Computer-Aided Design. 285-289.
LIN, B., AND NEWTON, A. R. 1990. Synthesis of multiple level logic from symbolic high-level description languages. In Proceedings of the IFIP Internatwnal Conference on Very Large Scale Integration (VLSI '89). North-Holland, Amsterdam, 187-196.
PAPACHRISTOU, C. A., AND SARMA, D. 1983. An approach to sequential circuit construction in LSI programmable arrays. IEE Proc. 130, 159-164.
PARK, B.-H., AND MENON, P. R. 1990. Design of scan-testable CMOS sequential circuits. In Proceedings of the International Test Conference. 369 376.
P. G. Paulin, Horizontal partitioning of PLA-based finite state machines, Proceedings of the 26th ACM/IEEE conference on Design automation, p.333-338, June 25-28, 1989, Las Vegas, Nevada, United States[doi>10.1145/74382.74438]
PAOE, E. S., AND WILSON, L. B. 1979. An Introduction to Computational Combinatortcs. Cambridge University Press, London.
RIETSCHE, G., AND NEHER, M. 1990. CASTOR: State assignment in a finite state machine synthesis system. In Proceedings of the IFIP Working Conference on Logtc and Architectural Synthesis. IFIP, Arlington, Va., 15-19.
RIETSCHE, G., NEHER, M., ROSENSTIEL, W., AND AMANN, R. 1989. CASTOR: FSM-synthesis in a digital circuit synthesis system. In Proceeduzgs of the 15th European Solid-State Circuits Conference. 105-108.
ROI~INSON, S. H., AND SHEN, J. P. 1992. Direct methods for synthesis of self-monitoring state machines In the Internattonal Symposium on Fault-Tolerant Computing.
ROBINSON, S. H., AND SHEN, J. P. 1990. Evaluation and synthesis of self-monitoring state machines. In the International Conference on Computer-Aided Design. 276-277.
D. J. Rosenkrantz, Half-Hot State Assignments for Finite State Machines, IEEE Transactions on Computers, v.39 n.5, p.700-702, May 1990[doi>10.1109/12.53583]
RUDELL, R., AND SANGIOVANNI-VINCENTELLI, A. 1987. Multiple-valued minimization for PLA optimization. IEEE Trans. Comput.-Atded Des. CAD-6, 727 750.
SAUCIER, G. 1972. State assignment of asynchronous sequential machines using graph techniques. IEEE Trans. Comput C-21. 282-288.
SAUCIER, G., CRASTES DE PAULET, M., AND SICARD, P. 1987. ASYL: A rule-based system for controller synthesis. IEEE Trans. Comput.-Atded Des. CAD-6, 1088 1097.
Gabriele Saucier , Christopher Duff , Franck Poirot, State assignment of controllers for optimal area implementation, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
G. Saucier , C. Duff , F. Poirot, State assignment using a new embedding method based on an intersecting cube theory, Proceedings of the 26th ACM/IEEE conference on Design automation, p.321-326, June 25-28, 1989, Las Vegas, Nevada, United States[doi>10.1145/74382.74436]
Sartaj Sahni , Teofilo Gonzalez, P-Complete Approximation Problems, Journal of the ACM (JACM), v.23 n.3, p.555-565, July 1976[doi>10.1145/321958.321975]
Alexander Saldanha , Tiziano Villa , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, A framework for satisfying input and output encoding constraints, Proceedings of the 28th conference on ACM/IEEE design automation, p.170-175, June 17-22, 1991, San Francisco, California, United States[doi>10.1145/127601.127656]
SHEN. J.-J., HASAN, Z, ANn CIESIELSKI, M. J. 1992. State assignment for general FSM networks. In Proceedings of the 3rd European Conference on Design Automatwn 245-249.
R. Thomas , S. Kundu, Synthesis of fully testable sequential machines, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
TOPOL'SKIL N. G, ANU Bozmcn, V I. 1975. A method of coding automata states from the graphs of possible proximities Eng. Cybernet. 13, 89 96
Stephen H. Unger, Asynchronous Sequential Switching Circuit, Krieger Publishing Co., Inc., Melbourne, FL, 1983
VARM^, D, AND TRACaTENBF~RG, E. A. 1988. A fast algorithm for the optimal state assignment of large finite state machines. In the Internattonal Conference on Computer-Aided Deszgn 152-155
VILLA, T, AND SANGIOVANNI-VINCENTELLI, h. 1990. NOVA: State assignment of finite state machines for optimal two-level logic implementation. IEEE Trans Comput.-A~ded Des CAD-9, 905-924
T. Villa , A. Sangiovanni-Vincentelli, NOVA: state assignment of finite state machines for optimal two-level logic implementations, Proceedings of the 26th ACM/IEEE conference on Design automation, p.327-332, June 25-28, 1989, Las Vegas, Nevada, United States[doi>10.1145/74382.74437]
WE1NER, P, AND SMITH, E. J. 1967. On the number of distinct state assignments for synchronous sequential machines IEEE Trans. Elec Cornput. EC-16, 220-221
WOLF, W, KEUTZER, K., ANn AKELL^, J. 1989. Addendum to "A kernel-finding state assignment algorithm for multi-level logic" IEEE Trans. Cornput.-Azded Des CAD.& 925-927.
Wayne Wolf , Kurt Keutzer , Janaki Akella, A kernel-finding state assignment algorithm for multi-level logic, Proceedings of the 25th ACM/IEEE conference on Design automation, p.433-438, June 12-15, 1988, Atlantic City, New Jersey, United States
YANG, S., ANV CIESIELSKI, M. J., 1991. Optimum and suboptimum algorithms for input encoding and ~ts relationship to logic minimization. IEEE Trans. Comput.-Azded Des. CAD 10, 4-12.
