  //*************************************************************************// 
  //                                                                         // 
  //                        TetraMAX(R) ATPG                                 // 
  //                        TetraMAX(R) DSMTest                              // 
  //                                                                         // 
  //                        Version I-2013.12                                // 
  //                        64-bit virtual address space                     // 
  //                                                                         // 
  //                Copyright (C) 1996-2013 Synopsys, Inc.                   // 
  //  This software and the associated documentation are confidential and    // 
  //  proprietary to Synopsys, Inc. Your use or disclosure of this software  // 
  //  is subject to the terms and conditions of a written license agreement  // 
  //  between you, or your company, and Synopsys, Inc.                       // 
  //                                                                         // 
  //                                                                         // 
  //*************************************************************************// 
  Tcl mode is on by default. Use -notcl to run in native mode. 
  Executing startup file "/opt/software/synopsys/tetramax/admin/setup/tmaxtcl.rc". 
BUILD-T> run_commands lab5_sectionB-task3-2c.tcl
 read_netlist /opt/software/cadence/library/tcbn45nm/verilog/HVT/tcbn45gsbwphvt.v -library 
  Begin reading netlist ( /opt/software/cadence/library/tcbn45nm/verilog/HVT/tcbn45gsbwphvt.v )... 
  End parsing Verilog file /opt/software/cadence/library/tcbn45nm/verilog/HVT/tcbn45gsbwphvt.v with 0 errors. 
  End reading netlist: #modules=864, top=tsmc_xbuf, #lines=74002, CPU_time=0.10 sec, Memory=5MB 
 read_netlist lab5_circuit-2.v 
  Begin reading netlist ( lab5_circuit-2.v )... 
  End parsing Verilog file lab5_circuit-2.v with 0 errors. 
  End reading netlist: #modules=1, top=circuit_2, #lines=23, CPU_time=0.00 sec, Memory=0MB 
 run_build_model circuit_2 
  ------------------------------------------------------------------------------ 
  Begin build model for topcut = circuit_2 ... 
  ------------------------------------------------------------------------------ 
  There were 25 primitives and 0 faultable pins removed during model optimizations 
 Warning: Rule B9 (undriven module internal net) was violated 1 times.

 Warning: Rule B10 (unconnected module internal net) was violated 3 times.

 Warning: Rule N21 (unsupported UDP entry) was violated 1 times.

  End build model: #primitives=14, CPU_time=0.00 sec, Memory=0MB 
  ------------------------------------------------------------------------------ 
  Begin learning analyses... 
  End learning analyses, total learning CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
 add_clocks 0 clk 
 run_drc 
  ------------------------------------------------------------------------------ 
  Begin scan design rules checking... 
  ------------------------------------------------------------------------------ 
  Begin simulating test protocol procedures... 
  Test protocol simulation completed, CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
  Begin scan chain operation checking... 
  Scan chain operation checking completed, CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
  Begin clock rules checking... 
  Clock rules checking completed, CPU time=0.00 sec. 
  Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
  Begin nonscan rules checking... 
  Nonscan cell summary: #DFF=2  #DLAT=0  #RAM_outs=0  tla_usage_type=none 
  Nonscan behavior:  #LE=2 
  Nonscan rules checking completed, CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
  Begin DRC dependent learning... 
  Fast-sequential depth results: control=0(0), observe=0(0), detect=1(7), CPU time=0.00 sec 
  DRC dependent learning completed, CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
  DRC Summary Report 
  ------------------------------------------------------------------------------ 
  No violations occurred during DRC process. 
  Design rules checking was successful, total CPU time=0.00 sec. 
  ------------------------------------------------------------------------------ 
 remove_faults -all 
  0 faults were removed from the fault list. 
 read_faults lab5_circuit-2_collapsed-fault-list.txt 
  38 faults were read in and 38 new faults were added to fault list. 
 set_atpg -capture_cycles 3 
 run_atpg full_sequential_only 
  ATPG performed for stuck fault model using internal pattern source. 
   
  ------------------------------------------------------------ 
  Begin Full-Sequential ATPG for 38 uncollapsed faults ... 
   --- abort limit : 10 seconds, NO BACKTRACK LIMIT 
  ------------------------------------------------------------ 
  #patterns  #faults        #ATPG faults  test       process   
  stored     detect/active  red/au/abort  coverage   CPU time  
  ---------  -------------  ------------  --------  ---------- 
  0                 0      0        0/38/0      0.00%         0.00 
   
      Uncollapsed Stuck Fault Summary Report 
  ----------------------------------------------- 
  fault class                     code   #faults 
  ------------------------------  ----  --------- 
  Detected                         DT          0 
  Possibly detected                PT          0 
  Undetectable                     UD          0 
  ATPG untestable                  AU         38 
  Not detected                     ND          0 
  ----------------------------------------------- 
  total faults                                38 
  test coverage                             0.00% 
  ----------------------------------------------- 
             Pattern Summary Report 
  ----------------------------------------------- 
  #internal patterns                           0 
  ----------------------------------------------- 
 run_simulation 
 Error: There are no patterns in the internal pattern set. (M111)

  Information: script 'lab5_sectionB-task3-2c.tcl'
        stopped at line 10 due to error. (CMD-081)
 
TEST-T> 