12-11 17:13 MAIN           INFO     STARTING MIPS SIMULATOR
12-11 17:13 MIPS Simulator INFO     Starting simulator...
12-11 17:13 MIPS Parser    DEBUG    

12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 288', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '288', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R8 352', 'opcode': 'LI', 'operand1': 'R8', 'operand2': '352', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'GG: L.D F1 0(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '0(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F2 0(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '0(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'ADD.D F6 F1 F2', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'SUB.D F5 F7 F6', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'MUL.D F4 F5 F5', 'opcode': 'MUL.D', 'operand1': 'F4', 'operand2': 'F5', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F4 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'ADD.D F6 F1 F4', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'S.D F6 0(R8)', 'opcode': 'S.D', 'operand1': 'F6', 'operand2': '0(R8)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DADDI R4 R4 4', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'DADDI R8 R8 4', 'opcode': 'DADDI', 'operand1': 'R8', 'operand2': 'R8', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 18, 'inst': 'BNE R1 R3 GG', 'opcode': 'BNE', 'operand1': 'R1', 'operand2': 'R3', 'operand3': 'GG', 'hasLabel': False, 'label': '', 'type': <InstructionType.CTRL: 3>, 'unit': 'BRANCH', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 19, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    <class 'instruction.Instruction'>: {'id': 20, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '0', 'ID': '0', 'IR': '0', 'EX': '0', 'WB': '0', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'X', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False}
12-11 17:13 MIPS Parser    DEBUG    Total Number of instructions: 21

12-11 17:13 MIPS Parser    DEBUG    {'GG': 6}
12-11 17:13 MIPS Parser    DEBUG    Total Number of labels: 1

12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'ADDER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MULTIPLIER', 'totalUnits': 2, 'availableUnits': 2, 'totalCycleCounts': 30, 'availableCycleCounts': 30, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'DIVIDER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 50, 'availableCycleCounts': 50, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'INTEGER', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'MEMORY', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 2, 'availableCycleCounts': 2, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'BRANCH', 'totalUnits': 1, 'availableUnits': 1, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    <class 'unit.Unit'>: {'name': 'HALT', 'totalUnits': 5, 'availableUnits': 5, 'totalCycleCounts': 1, 'availableCycleCounts': 1, 'instructionsOccupying': []}
12-11 17:13 MIPS Helper    DEBUG    I-Cache number of blocks:  4
12-11 17:13 MIPS Helper    DEBUG    I-Cache block size      :  8
12-11 17:13 MIPS Pipeline  DEBUG    Starting Pipeline...


12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 1
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [-1, -1, -1, -1, -1, -1, -1, -1], 1: [-1, -1, -1, -1, -1, -1, -1, -1], 2: [-1, -1, -1, -1, -1, -1, -1, -1], 3: [-1, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Helper    DEBUG    I-Cache miss for instruction: 0
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 2
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 3
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 4
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 5
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 6
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 7
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 8
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 9
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 10
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 11
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 12
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 13
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 0: LI R4 256 at clock cycle 13
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 14
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Helper    DEBUG    Instruction 0 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 0: LI R4 256 at clock cycle 14
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 1: LI R5 288 at clock cycle 14
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 15
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDAA08>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 0: LI R4 256 at clock cycle 15
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 16
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 0, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 0: LI R4 256 at clock cycle 16
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 17
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 0: LI R4 256 at clock cycle 17
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 0, 'inst': 'LI R4 256', 'opcode': 'LI', 'operand1': 'R4', 'operand2': '256', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '13', 'ID': '14', 'IR': '15', 'EX': '16', 'WB': '17', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 1
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 1. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 18
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Helper    DEBUG    Instruction 1 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 1: LI R5 288 at clock cycle 18
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 2: LI R8 352 at clock cycle 18
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 19
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC1C8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 1: LI R5 288 at clock cycle 19
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 20
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 0, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 1: LI R5 288 at clock cycle 20
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 21
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 1: LI R5 288 at clock cycle 21
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 1, 'inst': 'LI R5 288', 'opcode': 'LI', 'operand1': 'R5', 'operand2': '288', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '14', 'ID': '18', 'IR': '19', 'EX': '20', 'WB': '21', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 2
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 2. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 22
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Helper    DEBUG    Instruction 2 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 2: LI R8 352 at clock cycle 22
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 3: LI R1 3 at clock cycle 22
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 23
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, -1, -1, -1, -1, -1, -1, -1], 1: [1, -1, -1, -1, -1, -1, -1, -1], 2: [2, -1, -1, -1, -1, -1, -1, -1], 3: [3, -1, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC348>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 2: LI R8 352 at clock cycle 23
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-11 17:13 MIPS Helper    DEBUG    I-Cache miss for instruction: 4
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 24
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 0, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 2: LI R8 352 at clock cycle 24
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 25
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    2
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 2: LI R8 352 at clock cycle 25
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 2, 'inst': 'LI R8 352', 'opcode': 'LI', 'operand1': 'R8', 'operand2': '352', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '18', 'ID': '22', 'IR': '23', 'EX': '24', 'WB': '25', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 3
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 3. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 26
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Helper    DEBUG    Instruction 3 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 3: LI R1 3 at clock cycle 26
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 27
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC488>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 3: LI R1 3 at clock cycle 27
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 28
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 0, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 3: LI R1 3 at clock cycle 28
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 29
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    3
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 3: LI R1 3 at clock cycle 29
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 3, 'inst': 'LI R1 3', 'opcode': 'LI', 'operand1': 'R1', 'operand2': '3', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '22', 'ID': '26', 'IR': '27', 'EX': '28', 'WB': '29', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 30
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 31
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 32
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 33
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 34
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    23
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 35
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 4: LI R2 1 at clock cycle 35
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 36
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Helper    DEBUG    Instruction 4 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 4: LI R2 1 at clock cycle 36
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 5: LI R3 1 at clock cycle 36
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 37
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC5C8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 4: LI R2 1 at clock cycle 37
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 38
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 0, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 4: LI R2 1 at clock cycle 38
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 39
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    4
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 4: LI R2 1 at clock cycle 39
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 4, 'inst': 'LI R2 1', 'opcode': 'LI', 'operand1': 'R2', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '35', 'ID': '36', 'IR': '37', 'EX': '38', 'WB': '39', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 5
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 5. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 40
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Helper    DEBUG    Instruction 5 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 5: LI R3 1 at clock cycle 40
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 6: GG: L.D F1 0(R4) at clock cycle 40
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 41
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC708>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 5: LI R3 1 at clock cycle 41
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Helper    DEBUG    Instruction 6 is occupying unit MEMORY
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 6: GG: L.D F1 0(R4) at clock cycle 41
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 7: L.D F2 0(R5) at clock cycle 41
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 42
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R3': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 0, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, -1, -1, -1, -1, -1, -1], 1: [1, 5, -1, -1, -1, -1, -1, -1], 2: [2, 6, -1, -1, -1, -1, -1, -1], 3: [3, 7, -1, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R3': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R3': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 5: LI R3 1 at clock cycle 42
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC948>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 6: GG: L.D F1 0(R4) at clock cycle 42
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Helper    DEBUG    I-Cache miss for instruction: 8
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 43
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R3': 1, 'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R3': 1, 'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R3': 1, 'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    5
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 5: LI R3 1 at clock cycle 43
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 5, 'inst': 'LI R3 1', 'opcode': 'LI', 'operand1': 'R3', 'operand2': '1', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '36', 'ID': '40', 'IR': '41', 'EX': '42', 'WB': '43', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Helper    DEBUG    D-Cache Before: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[-1, -1], [-2, -2]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    43
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 256
12-11 17:13 MIPS Helper    DEBUG    ( 0, 16)
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 260
12-11 17:13 MIPS Helper    DEBUG    ( 0, 16)
12-11 17:13 MIPS Helper    DEBUG    Data cache miss for instruction 6GG: L.D F1 0(R4)
12-11 17:13 MIPS Helper    DEBUG    Data cache miss for instruction 6GG: L.D F1 0(R4)
12-11 17:13 MIPS Helper    DEBUG    Data cache status: MM
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-11 17:13 MIPS Helper    DEBUG    12
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-11 17:13 MIPS Helper    DEBUG    43
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-11 17:13 MIPS Helper    DEBUG    55
12-11 17:13 MIPS Helper    DEBUG    D-Cache After: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-11 17:13 MIPS Pipeline  DEBUG    55
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle before: 0
12-11 17:13 MIPS Pipeline  DEBUG    dCacheEndClock before: 55
12-11 17:13 MIPS Pipeline  DEBUG    Bus unavailable. Data cache end clock updated to 
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle after: 65
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 44
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R3': 1, 'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R3': 1, 'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 45
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 46
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 47
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 48
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 49
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 50
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 51
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 52
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 53
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    42
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 54
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 55
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 56
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 57
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 58
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 59
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 60
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 61
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 62
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 63
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 64
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 65
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 66
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    65
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 67
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 0, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [256, 260]
12-11 17:13 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-11 17:13 MIPS Helper    DEBUG    (Base, Offset): 
12-11 17:13 MIPS Helper    DEBUG    (256, 0)
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 6: GG: L.D F1 0(R4) at clock cycle 67
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 68
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 6: GG: L.D F1 0(R4) at clock cycle 68
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 6, 'inst': 'GG: L.D F1 0(R4)', 'opcode': 'L.D', 'operand1': 'F1', 'operand2': '0(R4)', 'operand3': '', 'hasLabel': True, 'label': 'GG', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '40', 'ID': '41', 'IR': '42', 'EX': '67', 'WB': '68', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['M', 'M'], 'dCachePenalty': 12, 'dCacheStartClock': 43, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 7
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 7. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 69
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Helper    DEBUG    Instruction 7 is occupying unit MEMORY
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 7: L.D F2 0(R5) at clock cycle 69
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 8: ADD.D F6 F1 F2 at clock cycle 69
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 70
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    9
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCA48>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 7: L.D F2 0(R5) at clock cycle 70
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Helper    DEBUG    Instruction 8 is occupying unit ADDER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 8: ADD.D F6 F1 F2 at clock cycle 70
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 9: SUB.D F5 F7 F6 at clock cycle 70
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 71
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Helper    DEBUG    D-Cache Before: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[-1, -1], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    71
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 288
12-11 17:13 MIPS Helper    DEBUG    ( 0, 18)
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 292
12-11 17:13 MIPS Helper    DEBUG    ( 0, 18)
12-11 17:13 MIPS Helper    DEBUG    Data cache miss for instruction 7L.D F2 0(R5)
12-11 17:13 MIPS Helper    DEBUG    Data cache miss for instruction 7L.D F2 0(R5)
12-11 17:13 MIPS Helper    DEBUG    Data cache status: MM
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-11 17:13 MIPS Helper    DEBUG    12
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-11 17:13 MIPS Helper    DEBUG    71
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-11 17:13 MIPS Helper    DEBUG    83
12-11 17:13 MIPS Helper    DEBUG    D-Cache After: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle before: 0
12-11 17:13 MIPS Pipeline  DEBUG    dCacheEndClock before: 83
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle after: 83
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    9
12-11 17:13 MIPS Helper    DEBUG    Instruction 9 is occupying unit ADDER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 9: SUB.D F5 F7 F6 at clock cycle 71
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 10: MUL.D F4 F5 F5 at clock cycle 71
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 72
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Helper    DEBUG    Instruction 10 is occupying unit MULTIPLIER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 10: MUL.D F4 F5 F5 at clock cycle 72
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 11: ADD.D F4 F1 F7 at clock cycle 72
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 73
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, -1, -1, -1, -1, -1], 1: [1, 5, 9, -1, -1, -1, -1, -1], 2: [2, 6, 10, -1, -1, -1, -1, -1], 3: [3, 7, 11, -1, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Helper    DEBUG    I-Cache miss for instruction: 12
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 74
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 75
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 76
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 77
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 78
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 79
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 80
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 81
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 82
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 83
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    83
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 84
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 0, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [288, 292]
12-11 17:13 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-11 17:13 MIPS Helper    DEBUG    (Base, Offset): 
12-11 17:13 MIPS Helper    DEBUG    (288, 0)
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 7: L.D F2 0(R5) at clock cycle 84
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    73
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 85
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 7: L.D F2 0(R5) at clock cycle 85
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 7, 'inst': 'L.D F2 0(R5)', 'opcode': 'L.D', 'operand1': 'F2', 'operand2': '0(R5)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '41', 'ID': '69', 'IR': '70', 'EX': '84', 'WB': '85', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['M', 'M'], 'dCachePenalty': 12, 'dCacheStartClock': 71, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 8. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 86
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F2': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F2': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCB08>, <instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 8: ADD.D F6 F1 F2 at clock cycle 86
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 87
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 8: ADD.D F6 F1 F2 at clock cycle 87
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 88
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 0, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 8: ADD.D F6 F1 F2 at clock cycle 88
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 89
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    8
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 8: ADD.D F6 F1 F2 at clock cycle 89
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 8, 'inst': 'ADD.D F6 F1 F2', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '69', 'ID': '70', 'IR': '86', 'EX': '88', 'WB': '89', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 9. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Simulator DEBUG    Unit ADDER is not available for instruction 11
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 90
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDC9C8>, <instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 9: SUB.D F5 F7 F6 at clock cycle 90
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 91
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    9
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 9: SUB.D F5 F7 F6 at clock cycle 91
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    9
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 92
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': 0, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    9
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 9: SUB.D F5 F7 F6 at clock cycle 92
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 93
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    9
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 9: SUB.D F5 F7 F6 at clock cycle 93
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 9, 'inst': 'SUB.D F5 F7 F6', 'opcode': 'SUB.D', 'operand1': 'F5', 'operand2': 'F7', 'operand3': 'F6', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '70', 'ID': '71', 'IR': '90', 'EX': '92', 'WB': '93', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 10. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 94
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDCF88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 10: MUL.D F4 F5 F5 at clock cycle 94
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 95
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 95
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 96
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 96
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 97
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 97
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 98
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 98
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 99
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 99
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 100
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 100
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 101
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 101
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 102
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 102
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 103
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 103
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 104
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 104
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 105
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 105
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 106
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 106
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 107
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 107
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 108
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 108
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 109
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 109
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 110
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 110
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 111
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 111
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 112
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 112
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 113
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 113
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 114
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 114
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 115
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 115
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 116
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 116
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 117
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 117
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 118
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 118
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 119
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 119
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 120
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 120
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 121
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 121
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 122
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 122
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 123
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 10: MUL.D F4 F5 F5 at clock cycle 123
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 124
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 10: MUL.D F4 F5 F5 at clock cycle 124
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 125
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    10
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 10: MUL.D F4 F5 F5 at clock cycle 125
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 10, 'inst': 'MUL.D F4 F5 F5', 'opcode': 'MUL.D', 'operand1': 'F4', 'operand2': 'F5', 'operand3': 'F5', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'MULTIPLIER', 'isExecutionDone': True, 'isComplete': False, 'IF': '71', 'ID': '72', 'IR': '94', 'EX': '124', 'WB': '125', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    WAW hazard for instruction 11. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 126
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Helper    DEBUG    Instruction 11 is occupying unit ADDER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 11: ADD.D F4 F1 F7 at clock cycle 126
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 12: ADD.D F6 F1 F4 at clock cycle 126
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 127
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD188>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 11: ADD.D F4 F1 F7 at clock cycle 127
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Helper    DEBUG    Instruction 12 is occupying unit ADDER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 12: ADD.D F6 F1 F4 at clock cycle 127
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 13: S.D F6 0(R8) at clock cycle 127
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 128
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    14
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 11: ADD.D F4 F1 F7 at clock cycle 128
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Helper    DEBUG    Instruction 13 is occupying unit MEMORY
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 13: S.D F6 0(R8) at clock cycle 128
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 14: DADDI R4 R4 4 at clock cycle 128
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 129
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 0, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 11: ADD.D F4 F1 F7 at clock cycle 129
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>, <instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>, <instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    14
12-11 17:13 MIPS Helper    DEBUG    Instruction 14 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 14: DADDI R4 R4 4 at clock cycle 129
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 15: DADDI R5 R5 4 at clock cycle 129
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 130
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [0, 4, 8, 12, -1, -1, -1, -1], 1: [1, 5, 9, 13, -1, -1, -1, -1], 2: [2, 6, 10, 14, -1, -1, -1, -1], 3: [3, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    11
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 11: ADD.D F4 F1 F7 at clock cycle 130
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 11, 'inst': 'ADD.D F4 F1 F7', 'opcode': 'ADD.D', 'operand1': 'F4', 'operand2': 'F1', 'operand3': 'F7', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '72', 'ID': '126', 'IR': '127', 'EX': '129', 'WB': '130', 'Struct': 'Y', 'WAW': 'Y', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>, <instruction.Instruction object at 0x00000134B2BDD548>, <instruction.Instruction object at 0x00000134B2BDD688>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 12. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 14: DADDI R4 R4 4 at clock cycle 130
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>, <instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-11 17:13 MIPS Helper    DEBUG    I-Cache miss for instruction: 16
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 131
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F4': 1, 'R4': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 256, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F4': 1, 'R4': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    14
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 14: DADDI R4 R4 4 at clock cycle 131
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD348>, <instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 12: ADD.D F6 F1 F4 at clock cycle 131
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 132
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R4': 1, 'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1, 'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1, 'F6': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    14
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 14: DADDI R4 R4 4 at clock cycle 132
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 14, 'inst': 'DADDI R4 R4 4', 'opcode': 'DADDI', 'operand1': 'R4', 'operand2': 'R4', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '128', 'ID': '129', 'IR': '130', 'EX': '131', 'WB': '132', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 12: ADD.D F6 F1 F4 at clock cycle 132
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 15
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 15. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 133
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R4': 1, 'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 544, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R4': 1, 'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 12: ADD.D F6 F1 F4 at clock cycle 133
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Helper    DEBUG    Instruction 15 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 15: DADDI R5 R5 4 at clock cycle 133
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 134
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F6': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 12: ADD.D F6 F1 F4 at clock cycle 134
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 12, 'inst': 'ADD.D F6 F1 F4', 'opcode': 'ADD.D', 'operand1': 'F6', 'operand2': 'F1', 'operand3': 'F4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'ADDER', 'isExecutionDone': True, 'isComplete': False, 'IF': '126', 'ID': '127', 'IR': '131', 'EX': '133', 'WB': '134', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>, <instruction.Instruction object at 0x00000134B2BDD808>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 13. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 15: DADDI R5 R5 4 at clock cycle 134
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 135
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'F6': 1, 'R5': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 288, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'F6': 1, 'R5': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 15: DADDI R5 R5 4 at clock cycle 135
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD548>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 13: S.D F6 0(R8) at clock cycle 135
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 136
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R5': 1, 'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1, 'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1, 'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    15
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 15: DADDI R5 R5 4 at clock cycle 136
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 15, 'inst': 'DADDI R5 R5 4', 'opcode': 'DADDI', 'operand1': 'R5', 'operand2': 'R5', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '129', 'ID': '133', 'IR': '134', 'EX': '135', 'WB': '136', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Helper    DEBUG    D-Cache Before: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[18, 71], [16, 43]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    136
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 352
12-11 17:13 MIPS Helper    DEBUG    ( 0, 22)
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 352
12-11 17:13 MIPS Helper    DEBUG    ( 0, 22)
12-11 17:13 MIPS Helper    DEBUG    Data cache miss for instruction 13S.D F6 0(R8)
12-11 17:13 MIPS Helper    DEBUG    Data cache miss for instruction 13S.D F6 0(R8)
12-11 17:13 MIPS Helper    DEBUG    Data cache status: MM
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-11 17:13 MIPS Helper    DEBUG    12
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-11 17:13 MIPS Helper    DEBUG    136
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-11 17:13 MIPS Helper    DEBUG    148
12-11 17:13 MIPS Helper    DEBUG    D-Cache After: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Pipeline  DEBUG    Cache Miss. Wait till clock cycle: 
12-11 17:13 MIPS Pipeline  DEBUG    148
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle before: 0
12-11 17:13 MIPS Pipeline  DEBUG    dCacheEndClock before: 148
12-11 17:13 MIPS Pipeline  DEBUG    Bus unavailable. Data cache end clock updated to 
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle after: 158
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 137
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R5': 1, 'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R5': 1, 'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 138
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 139
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 140
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 141
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    12
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    130
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 142
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 16: DADDI R8 R8 4 at clock cycle 142
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 143
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    17
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Helper    DEBUG    Instruction 16 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 16: DADDI R8 R8 4 at clock cycle 143
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 17: DSUB R1 R1 R2 at clock cycle 143
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 144
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    18
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDD988>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 16: DADDI R8 R8 4 at clock cycle 144
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    17
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 17
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 17. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    158
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 145
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 352, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    18
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13, 16
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [352, 352]
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 16: DADDI R8 R8 4 at clock cycle 145
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    17
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 17
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 17. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    158
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 146
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    18
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    16
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X'], ['16', 'DADDI R8 R8 4', '142', '143', '144', '145', '146', 'N', 'N', 'N', 'M', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 16: DADDI R8 R8 4 at clock cycle 146
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 16, 'inst': 'DADDI R8 R8 4', 'opcode': 'DADDI', 'operand1': 'R8', 'operand2': 'R8', 'operand3': '4', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '142', 'ID': '143', 'IR': '144', 'EX': '145', 'WB': '146', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'M', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    17
12-11 17:13 MIPS Simulator DEBUG    Unit INTEGER is not available for instruction 17
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 17. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    158
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 147
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R8': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    18
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R8': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    17
12-11 17:13 MIPS Helper    DEBUG    Instruction 17 is occupying unit INTEGER
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 17: DSUB R1 R1 R2 at clock cycle 147
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 18: BNE R1 R3 GG at clock cycle 147
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 148
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    19
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDDB08>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 17: DSUB R1 R1 R2 at clock cycle 148
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    18
12-11 17:13 MIPS Helper    DEBUG    Instruction 18 is occupying unit BRANCH
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 18: BNE R1 R3 GG at clock cycle 148
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 19: HLT at clock cycle 148
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 149
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 3, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    20
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13, 17
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 17: DSUB R1 R1 R2 at clock cycle 149
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDDCC8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 18. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDDCC8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    19
12-11 17:13 MIPS Helper    DEBUG    Instruction 19 is occupying unit HALT
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 19: HLT at clock cycle 149
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 20: HLT at clock cycle 149
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 150
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    21
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    17
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X'], ['16', 'DADDI R8 R8 4', '142', '143', '144', '145', '146', 'N', 'N', 'N', 'M', 'X-X'], ['17', 'DSUB R1 R1 R2', '143', '147', '148', '149', '150', 'N', 'N', 'Y', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 17: DSUB R1 R1 R2 at clock cycle 150
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 17, 'inst': 'DSUB R1 R1 R2', 'opcode': 'DSUB', 'operand1': 'R1', 'operand2': 'R1', 'operand3': 'R2', 'hasLabel': False, 'label': '', 'type': <InstructionType.ALU: 2>, 'unit': 'INTEGER', 'isExecutionDone': True, 'isComplete': False, 'IF': '143', 'ID': '147', 'IR': '148', 'EX': '149', 'WB': '150', 'Struct': 'Y', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDDCC8>, <instruction.Instruction object at 0x00000134B2BDDE88>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    RAW hazard for instruction 18. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 19: HLT at clock cycle 150
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDDCC8>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    20
12-11 17:13 MIPS Helper    DEBUG    Instruction 20 is occupying unit HALT
12-11 17:13 MIPS Pipeline  DEBUG    Issued instruction 20: HLT at clock cycle 150
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 151
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R1': 1}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    21
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {'R1': 1}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13, 19
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 19: HLT at clock cycle 151
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [<instruction.Instruction object at 0x00000134B2BDDCC8>, <instruction.Instruction object at 0x00000134B2BDDF48>]
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Helper    DEBUG    Resolve branch reg 1: 
12-11 17:13 MIPS Helper    DEBUG    2
12-11 17:13 MIPS Helper    DEBUG    Resolve branch reg 2: 
12-11 17:13 MIPS Helper    DEBUG    1
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X'], ['16', 'DADDI R8 R8 4', '142', '143', '144', '145', '146', 'N', 'N', 'N', 'M', 'X-X'], ['17', 'DSUB R1 R1 R2', '143', '147', '148', '149', '150', 'N', 'N', 'Y', 'H', 'X-X'], ['18', 'BNE R1 R3 GG', '147', '148', '151', '0', '0', 'Y', 'N', 'N', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 18: BNE R1 R3 GG at clock cycle 151
12-11 17:13 MIPS Pipeline  DEBUG    Read instruction 20: HLT at clock cycle 151
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    6
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    [6]
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 152
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    19
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X'], ['16', 'DADDI R8 R8 4', '142', '143', '144', '145', '146', 'N', 'N', 'N', 'M', 'X-X'], ['17', 'DSUB R1 R1 R2', '143', '147', '148', '149', '150', 'N', 'N', 'Y', 'H', 'X-X'], ['18', 'BNE R1 R3 GG', '147', '148', '151', '0', '0', 'Y', 'N', 'N', 'H', 'X-X'], ['19', 'HLT', '148', '149', '150', '151', '152', 'N', 'N', 'N', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 19: HLT at clock cycle 152
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 19, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': False, 'isComplete': False, 'IF': '148', 'ID': '149', 'IR': '150', 'EX': '151', 'WB': '152', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': True, 'checkedICache': False}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13, 20
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Helper    DEBUG    D-Cache Before: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[18, 71], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    152
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 356
12-11 17:13 MIPS Helper    DEBUG    ( 0, 22)
12-11 17:13 MIPS Helper    DEBUG    (Set Num, Block Num) for address: 356
12-11 17:13 MIPS Helper    DEBUG    ( 0, 22)
12-11 17:13 MIPS Helper    DEBUG    Data cache status: HH
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Penalty: 
12-11 17:13 MIPS Helper    DEBUG    0
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache Start Clock: 
12-11 17:13 MIPS Helper    DEBUG    152
12-11 17:13 MIPS Helper    DEBUG    Instruction D-Cache End Clock: 
12-11 17:13 MIPS Helper    DEBUG    152
12-11 17:13 MIPS Helper    DEBUG    D-Cache After: 
12-11 17:13 MIPS Helper    DEBUG    {0: [[18, 152], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Pipeline  DEBUG    data cache hit for inst 13
12-11 17:13 MIPS Pipeline  DEBUG    Currently executing instruction 13: S.D F6 0(R8) at clock cycle 152
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 20: HLT at clock cycle 152
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Fetched instruction 6: GG: L.D F1 0(R4) at clock cycle 152
12-11 17:13 MIPS Pipeline  DEBUG    iCachePenalty: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    iCacheMissClockCount: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 153
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 512, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 152], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    20
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X'], ['16', 'DADDI R8 R8 4', '142', '143', '144', '145', '146', 'N', 'N', 'N', 'M', 'X-X'], ['17', 'DSUB R1 R1 R2', '143', '147', '148', '149', '150', 'N', 'N', 'Y', 'H', 'X-X'], ['18', 'BNE R1 R3 GG', '147', '148', '151', '0', '0', 'Y', 'N', 'N', 'H', 'X-X'], ['19', 'HLT', '148', '149', '150', '151', '152', 'N', 'N', 'N', 'H', 'X-X'], ['20', 'HLT', '149', '150', '151', '152', '153', 'N', 'N', 'N', 'H', 'X-X']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 20: HLT at clock cycle 153
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 20, 'inst': 'HLT', 'opcode': 'HLT', 'operand1': '', 'operand2': '', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.SPCL: 4>, 'unit': 'HALT', 'isExecutionDone': True, 'isComplete': False, 'IF': '149', 'ID': '150', 'IR': '151', 'EX': '152', 'WB': '153', 'Struct': 'N', 'WAW': 'N', 'RAW': 'N', 'iCache': 'H', 'dCache': ['X', 'X'], 'dCachePenalty': 0, 'dCacheStartClock': 0, 'dCacheEndClock': 0, 'checkedDCache': False, 'checkICache': False, 'checkedICache': False}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    Addresses are: 
12-11 17:13 MIPS Pipeline  DEBUG    [356, 356]
12-11 17:13 MIPS Pipeline  DEBUG    Latency handled. Now can start executing instruction
12-11 17:13 MIPS Helper    DEBUG    (Base, Offset): 
12-11 17:13 MIPS Helper    DEBUG    (356, 0)
12-11 17:13 MIPS Pipeline  DEBUG    Executed instruction 13: S.D F6 0(R8) at clock cycle 153
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue After: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 154
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 356, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 152], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers After: 
12-11 17:13 MIPS Helper    DEBUG    {}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    13
12-11 17:13 MIPS Pipeline  DEBUG    [['ID', 'Instruction', 'FETCH', 'ISSUE', 'READ', 'EXECUTE', 'WRITE', 'RAW', 'WAW', 'STRUCT', 'I-Cache', 'D-Cache'], ['0', 'LI R4 256', '13', '14', '15', '16', '17', 'N', 'N', 'N', 'M', 'X-X'], ['1', 'LI R5 288', '14', '18', '19', '20', '21', 'N', 'N', 'Y', 'H', 'X-X'], ['2', 'LI R8 352', '18', '22', '23', '24', '25', 'N', 'N', 'Y', 'H', 'X-X'], ['3', 'LI R1 3', '22', '26', '27', '28', '29', 'N', 'N', 'Y', 'H', 'X-X'], ['4', 'LI R2 1', '35', '36', '37', '38', '39', 'N', 'N', 'N', 'M', 'X-X'], ['5', 'LI R3 1', '36', '40', '41', '42', '43', 'N', 'N', 'Y', 'H', 'X-X'], ['6', 'GG: L.D F1 0(R4)', '40', '41', '42', '67', '68', 'N', 'N', 'N', 'H', 'M-M'], ['7', 'L.D F2 0(R5)', '41', '69', '70', '84', '85', 'N', 'N', 'Y', 'H', 'M-M'], ['8', 'ADD.D F6 F1 F2', '69', '70', '86', '88', '89', 'Y', 'N', 'N', 'M', 'X-X'], ['9', 'SUB.D F5 F7 F6', '70', '71', '90', '92', '93', 'Y', 'N', 'N', 'H', 'X-X'], ['10', 'MUL.D F4 F5 F5', '71', '72', '94', '124', '125', 'Y', 'N', 'N', 'H', 'X-X'], ['11', 'ADD.D F4 F1 F7', '72', '126', '127', '129', '130', 'N', 'Y', 'Y', 'H', 'X-X'], ['14', 'DADDI R4 R4 4', '128', '129', '130', '131', '132', 'N', 'N', 'N', 'H', 'X-X'], ['12', 'ADD.D F6 F1 F4', '126', '127', '131', '133', '134', 'Y', 'N', 'N', 'M', 'X-X'], ['15', 'DADDI R5 R5 4', '129', '133', '134', '135', '136', 'N', 'N', 'Y', 'H', 'X-X'], ['16', 'DADDI R8 R8 4', '142', '143', '144', '145', '146', 'N', 'N', 'N', 'M', 'X-X'], ['17', 'DSUB R1 R1 R2', '143', '147', '148', '149', '150', 'N', 'N', 'Y', 'H', 'X-X'], ['18', 'BNE R1 R3 GG', '147', '148', '151', '0', '0', 'Y', 'N', 'N', 'H', 'X-X'], ['19', 'HLT', '148', '149', '150', '151', '152', 'N', 'N', 'N', 'H', 'X-X'], ['20', 'HLT', '149', '150', '151', '152', '153', 'N', 'N', 'N', 'H', 'X-X'], ['13', 'S.D F6 0(R8)', '127', '128', '135', '153', '154', 'Y', 'N', 'N', 'H', 'H-H']]
12-11 17:13 MIPS Pipeline  DEBUG    Write Back completed for instruction 13: S.D F6 0(R8) at clock cycle 154
12-11 17:13 MIPS Pipeline  DEBUG    Completed instruction: 
12-11 17:13 MIPS Pipeline  DEBUG    <class 'instruction.Instruction'>: {'id': 13, 'inst': 'S.D F6 0(R8)', 'opcode': 'S.D', 'operand1': 'F6', 'operand2': '0(R8)', 'operand3': '', 'hasLabel': False, 'label': '', 'type': <InstructionType.MEM: 1>, 'unit': 'MEMORY', 'isExecutionDone': True, 'isComplete': False, 'IF': '127', 'ID': '128', 'IR': '135', 'EX': '153', 'WB': '154', 'Struct': 'N', 'WAW': 'N', 'RAW': 'Y', 'iCache': 'H', 'dCache': ['H', 'H'], 'dCachePenalty': 0, 'dCacheStartClock': 152, 'dCacheEndClock': 0, 'checkedDCache': True, 'checkICache': True, 'checkedICache': False}
12-11 17:13 MIPS Pipeline  DEBUG    Write Queue After
12-11 17:13 MIPS Pipeline  DEBUG    Exec Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    Read Queue Before: 
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    ret: 
12-11 17:13 MIPS Pipeline  DEBUG    -1
12-11 17:13 MIPS Pipeline  DEBUG    Issue Queue Before: 
12-11 17:13 MIPS Simulator DEBUG    6
12-11 17:13 MIPS Simulator DEBUG    Unit MEMORY is not available for instruction 6
12-11 17:13 MIPS Pipeline  DEBUG    Structural Hazard for instruction 6. Pipeline is stalled.
12-11 17:13 MIPS Pipeline  DEBUG    dcacheEndCycle: 
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    []
12-11 17:13 MIPS Pipeline  DEBUG    0
12-11 17:13 MIPS Pipeline  DEBUG    

12-11 17:13 MIPS Simulator DEBUG    Clock Cycle: 155
12-11 17:13 MIPS Simulator DEBUG    Occupied Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {}
12-11 17:13 MIPS Simulator DEBUG    Registers Map: 
12-11 17:13 MIPS Simulator DEBUG    {'R0': 0, 'R1': 2, 'R2': 1, 'R3': 1, 'R4': 260, 'R5': 292, 'R6': 0, 'R7': 0, 'R8': 356, 'R9': 0, 'R10': 0, 'R11': 0, 'R12': 0, 'R13': 0, 'R14': 0, 'R15': 0, 'R16': 0, 'R17': 0, 'R18': 0, 'R19': 0, 'R20': 0, 'R21': 0, 'R22': 0, 'R23': 0, 'R24': 0, 'R25': 0, 'R26': 0, 'R27': 0, 'R28': 0, 'R29': 0, 'R30': 0, 'R31': 0, 'F0': 0, 'F1': 256, 'F2': 288, 'F3': 0, 'F4': 256, 'F5': -544, 'F6': 356, 'F7': 0, 'F8': 0, 'F9': 0, 'F10': 0, 'F11': 0, 'F12': 0, 'F13': 0, 'F14': 0, 'F15': 0, 'F16': 0, 'F17': 0, 'F18': 0, 'F19': 0, 'F20': 0, 'F21': 0, 'F22': 0, 'F23': 0, 'F24': 0, 'F25': 0, 'F26': 0, 'F27': 0, 'F28': 0, 'F29': 0, 'F30': 0, 'F31': 0}
12-11 17:13 MIPS Simulator DEBUG    Program Counter: 
12-11 17:13 MIPS Simulator DEBUG    7
12-11 17:13 MIPS Simulator DEBUG    I-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [16, 4, 8, 12, -1, -1, -1, -1], 1: [17, 5, 9, 13, -1, -1, -1, -1], 2: [18, 6, 10, 14, -1, -1, -1, -1], 3: [19, 7, 11, 15, -1, -1, -1, -1]}
12-11 17:13 MIPS Simulator DEBUG    I-Cache Miss Queue: 
12-11 17:13 MIPS Simulator DEBUG    []
12-11 17:13 MIPS Simulator DEBUG    D-Cache: 
12-11 17:13 MIPS Simulator DEBUG    {0: [[18, 152], [22, 136]], 1: [[-1, -1], [-2, -2]]}
12-11 17:13 MIPS Helper    DEBUG    Occupied Registers Before: 
12-11 17:13 MIPS Helper    DEBUG    {}
