/*
 * Copyright 2024 Hounjoung Rim <hounjoung@tsnlab.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 */

#ifndef ZEPHYR_SOC_TCC_TCC7045_SOC_REG_PHYS_H_
#define ZEPHYR_SOC_TCC_TCC7045_SOC_REG_PHYS_H_

#define MCU_BSP_CAN_FD_BASE    0xA0000000UL
#define MCU_BSP_ADC_0_BASE     0xA0080000UL
#define MCU_BSP_ADC_1_BASE     0xA0090000UL
#define MCU_BSP_GPSB_BASE      0xA0100000UL
#define MCU_BSP_UART_BASE      0xA0200000UL
#define MCU_BSP_UART_CONF_BASE 0xA02F0000UL
#define MCU_BSP_I2C_BASE       0xA0400000UL
#define MCU_BSP_ICTC_BASE      0xA0600000UL
#define MCU_BSP_PWM_BASE       0xA0700000UL
#define MCU_BSP_PWM_CFG_BASE   0xA07F0000UL
#define MCU_BSP_GDMA_BASE      0xA0800000UL
#define MCU_BSP_I2S_BASE       0xA0880000UL
#define MCU_BSP_GMAC_BASE      0xA0900000UL
#define MCU_BSP_HSM_BASE       0xA0980000UL
#define MCU_BSP_CRYPTO_BASE    0xA09B0000UL
#define MCU_BSP_MBOX_BASE      0xA09F0000UL

#define MCU_BSP_SFMC_BASE    0xA0F00000UL
#define MCU_BSP_TIC_BASE     0xA0F10000UL
#define MCU_BSP_SUBSYS_BASE  0xA0F20000UL
#define MCU_BSP_R5_CONF_BASE 0xA0F21000UL
#define MCU_BSP_GPIO_BASE    0xA0F22000UL
#define MCU_BSP_WDT_BASE     0xA0F23000UL
#define CLOCK_BASE_ADDR      0xA0F24000UL
#define MCU_BSP_CMU_BASE     0xA0F25000UL
#define MCU_BSP_SYSSM_BASE   0xA0F26000UL
#define MCU_BSP_DSE_BASE     0xA0F27000UL
#define MCU_BSP_PMU_BASE     0xA0F28000UL
#define MCU_BSP_FMU_BASE     0xA0F28400UL
#define MCU_BSP_PMIO_BASE    0xA0F28800UL
#define MCU_BSP_RTC_BASE     0xA0F28C00UL
#define MCU_BSP_TIMER_BASE   0xA0F2A000UL

#endif /* ZEPHYR_SOC_TCC_TCC7045_SOC_REG_PHYS_H_ */
