|vga_block
n_blank <= vga:inst.n_blank
clk => vga:inst.clk
clk => kbDecoder:inst7.clk50
clk => keyboard:inst8.clk50
clk => lcdDriver:inst1.clk
clk => Audio_Main:inst3.CLOCK_50
ps2clk => keyboard:inst8.ps2Clk
ps2data => keyboard:inst8.ps2Data
toggle => vga:inst.reset
n_sync <= vga:inst.n_sync
h_sync <= vga:inst.h_sync
v_sync <= vga:inst.v_sync
pixel_clk <= vga:inst.clk25
led <= button.DB_MAX_OUTPUT_PORT_TYPE
backlight <= <VCC>
power <= <VCC>
enable <= lcdDriver:inst1.E
RS <= lcdDriver:inst1.RS
RW <= lcdDriver:inst1.RW
AUD_XCK <= Audio_Main:inst3.AUD_XCK
CLOCK_27 => Audio_Main:inst3.CLOCK_27
AUD_ADCDAT => Audio_Main:inst3.AUD_ADCDAT
AUD_BCLK <= Audio_Main:inst3.AUD_BCLK
AUD_ADCLRCK <= Audio_Main:inst3.AUD_ADCLRCK
AUD_DACLRCK <= Audio_Main:inst3.AUD_DACLRCK
I2C_SDAT <= Audio_Main:inst3.I2C_SDAT
KEY[0] => Audio_Main:inst3.KEY[0]
KEY[1] => Audio_Main:inst3.KEY[1]
KEY[2] => Audio_Main:inst3.KEY[2]
KEY[3] => Audio_Main:inst3.KEY[3]
SW[0] => Audio_Main:inst3.SW[0]
SW[1] => Audio_Main:inst3.SW[1]
SW[2] => Audio_Main:inst3.SW[2]
SW[3] => Audio_Main:inst3.SW[3]
SW[4] => Audio_Main:inst3.SW[4]
SW[5] => Audio_Main:inst3.SW[5]
SW[6] => Audio_Main:inst3.SW[6]
SW[7] => Audio_Main:inst3.SW[7]
SW[8] => Audio_Main:inst3.SW[8]
SW[9] => Audio_Main:inst3.SW[9]
SW[10] => Audio_Main:inst3.SW[10]
SW[11] => Audio_Main:inst3.SW[11]
SW[12] => Audio_Main:inst3.SW[12]
SW[13] => Audio_Main:inst3.SW[13]
SW[14] => Audio_Main:inst3.SW[14]
SW[15] => Audio_Main:inst3.SW[15]
SW[16] => Audio_Main:inst3.SW[16]
SW[17] => Audio_Main:inst3.SW[17]
AUD_DACDAT <= Audio_Main:inst3.AUD_DACDAT
I2C_SCLK <= Audio_Main:inst3.I2C_SCLK
b[0] <= vga:inst.b[0]
b[1] <= vga:inst.b[1]
b[2] <= vga:inst.b[2]
b[3] <= vga:inst.b[3]
b[4] <= vga:inst.b[4]
b[5] <= vga:inst.b[5]
b[6] <= vga:inst.b[6]
b[7] <= vga:inst.b[7]
b[8] <= vga:inst.b[8]
b[9] <= vga:inst.b[9]
dOut[0] <= lcdDriver:inst1.dOut[0]
dOut[1] <= lcdDriver:inst1.dOut[1]
dOut[2] <= lcdDriver:inst1.dOut[2]
dOut[3] <= lcdDriver:inst1.dOut[3]
dOut[4] <= lcdDriver:inst1.dOut[4]
dOut[5] <= lcdDriver:inst1.dOut[5]
dOut[6] <= lcdDriver:inst1.dOut[6]
dOut[7] <= lcdDriver:inst1.dOut[7]
g[0] <= vga:inst.g[0]
g[1] <= vga:inst.g[1]
g[2] <= vga:inst.g[2]
g[3] <= vga:inst.g[3]
g[4] <= vga:inst.g[4]
g[5] <= vga:inst.g[5]
g[6] <= vga:inst.g[6]
g[7] <= vga:inst.g[7]
g[8] <= vga:inst.g[8]
g[9] <= vga:inst.g[9]
r[0] <= vga:inst.r[0]
r[1] <= vga:inst.r[1]
r[2] <= vga:inst.r[2]
r[3] <= vga:inst.r[3]
r[4] <= vga:inst.r[4]
r[5] <= vga:inst.r[5]
r[6] <= vga:inst.r[6]
r[7] <= vga:inst.r[7]
r[8] <= vga:inst.r[8]
r[9] <= vga:inst.r[9]


|vga_block|vga:inst
clk => connect4Game:game2.clk50
clk => tttGame:game1.clk50
clk => targetGame:game0.clk50
clk => mainScreen:menu.clk50
clk => gameController:gmControl.clk50
clk => clock_divider:clk_divider.clk
up => buttonController:btnControl.Up
down => buttonController:btnControl.Down
lft => buttonController:btnControl.Lft
rght => buttonController:btnControl.Rght
button => buttonController:btnControl.Button
inReplay => connect4Game:game2.inReplay
inReplay => tttGame:game1.inReplay
inReplay => targetGame:game0.inReplay
inToMenu => connect4Game:game2.inToMenu
inToMenu => tttGame:game1.inToMenu
inToMenu => targetGame:game0.inToMenu
reset => mainScreen:menu.reset
reset => rst~0.IN1
h_sync <= controlGenerator:controls.h_sync
v_sync <= controlGenerator:controls.v_sync
n_blank <= <VCC>
n_sync <= <GND>
clk25 <= clock_divider:clk_divider.clk25
targetNumber1[0] <= targetGame:game0.numberOne[0]
targetNumber1[1] <= targetGame:game0.numberOne[1]
targetNumber1[2] <= targetGame:game0.numberOne[2]
targetNumber1[3] <= targetGame:game0.numberOne[3]
targetNumber2[0] <= targetGame:game0.numberTwo[0]
targetNumber2[1] <= targetGame:game0.numberTwo[1]
targetNumber2[2] <= targetGame:game0.numberTwo[2]
targetNumber2[3] <= targetGame:game0.numberTwo[3]
r[0] <= RGBcontroller:rgb.r[0]
r[1] <= RGBcontroller:rgb.r[1]
r[2] <= RGBcontroller:rgb.r[2]
r[3] <= RGBcontroller:rgb.r[3]
r[4] <= RGBcontroller:rgb.r[4]
r[5] <= RGBcontroller:rgb.r[5]
r[6] <= RGBcontroller:rgb.r[6]
r[7] <= RGBcontroller:rgb.r[7]
r[8] <= RGBcontroller:rgb.r[8]
r[9] <= RGBcontroller:rgb.r[9]
g[0] <= RGBcontroller:rgb.g[0]
g[1] <= RGBcontroller:rgb.g[1]
g[2] <= RGBcontroller:rgb.g[2]
g[3] <= RGBcontroller:rgb.g[3]
g[4] <= RGBcontroller:rgb.g[4]
g[5] <= RGBcontroller:rgb.g[5]
g[6] <= RGBcontroller:rgb.g[6]
g[7] <= RGBcontroller:rgb.g[7]
g[8] <= RGBcontroller:rgb.g[8]
g[9] <= RGBcontroller:rgb.g[9]
b[0] <= RGBcontroller:rgb.b[0]
b[1] <= RGBcontroller:rgb.b[1]
b[2] <= RGBcontroller:rgb.b[2]
b[3] <= RGBcontroller:rgb.b[3]
b[4] <= RGBcontroller:rgb.b[4]
b[5] <= RGBcontroller:rgb.b[5]
b[6] <= RGBcontroller:rgb.b[6]
b[7] <= RGBcontroller:rgb.b[7]
b[8] <= RGBcontroller:rgb.b[8]
b[9] <= RGBcontroller:rgb.b[9]


|vga_block|vga:inst|clock_divider:clk_divider
clk => counter1[31].CLK
clk => counter1[30].CLK
clk => counter1[29].CLK
clk => counter1[28].CLK
clk => counter1[27].CLK
clk => counter1[26].CLK
clk => counter1[25].CLK
clk => counter1[24].CLK
clk => counter1[23].CLK
clk => counter1[22].CLK
clk => counter1[21].CLK
clk => counter1[20].CLK
clk => counter1[19].CLK
clk => counter1[18].CLK
clk => counter1[17].CLK
clk => counter1[16].CLK
clk => counter1[15].CLK
clk => counter1[14].CLK
clk => counter1[13].CLK
clk => counter1[12].CLK
clk => counter1[11].CLK
clk => counter1[10].CLK
clk => counter1[9].CLK
clk => counter1[8].CLK
clk => counter1[7].CLK
clk => counter1[6].CLK
clk => counter1[5].CLK
clk => counter1[4].CLK
clk => counter1[3].CLK
clk => counter1[2].CLK
clk => counter1[1].CLK
clk => counter1[0].CLK
clk => counter2[31].CLK
clk => counter2[30].CLK
clk => counter2[29].CLK
clk => counter2[28].CLK
clk => counter2[27].CLK
clk => counter2[26].CLK
clk => counter2[25].CLK
clk => counter2[24].CLK
clk => counter2[23].CLK
clk => counter2[22].CLK
clk => counter2[21].CLK
clk => counter2[20].CLK
clk => counter2[19].CLK
clk => counter2[18].CLK
clk => counter2[17].CLK
clk => counter2[16].CLK
clk => counter2[15].CLK
clk => counter2[14].CLK
clk => counter2[13].CLK
clk => counter2[12].CLK
clk => counter2[11].CLK
clk => counter2[10].CLK
clk => counter2[9].CLK
clk => counter2[8].CLK
clk => counter2[7].CLK
clk => counter2[6].CLK
clk => counter2[5].CLK
clk => counter2[4].CLK
clk => counter2[3].CLK
clk => counter2[2].CLK
clk => counter2[1].CLK
clk => counter2[0].CLK
clk => counter3[31].CLK
clk => counter3[30].CLK
clk => counter3[29].CLK
clk => counter3[28].CLK
clk => counter3[27].CLK
clk => counter3[26].CLK
clk => counter3[25].CLK
clk => counter3[24].CLK
clk => counter3[23].CLK
clk => counter3[22].CLK
clk => counter3[21].CLK
clk => counter3[20].CLK
clk => counter3[19].CLK
clk => counter3[18].CLK
clk => counter3[17].CLK
clk => counter3[16].CLK
clk => counter3[15].CLK
clk => counter3[14].CLK
clk => counter3[13].CLK
clk => counter3[12].CLK
clk => counter3[11].CLK
clk => counter3[10].CLK
clk => counter3[9].CLK
clk => counter3[8].CLK
clk => counter3[7].CLK
clk => counter3[6].CLK
clk => counter3[5].CLK
clk => counter3[4].CLK
clk => counter3[3].CLK
clk => counter3[2].CLK
clk => counter3[1].CLK
clk => counter3[0].CLK
clk => target_clock0~reg0.CLK
clk => target_clock1~reg0.CLK
clk => target_clock2~reg0.CLK
clk => clk25~reg0.CLK
clk25 <= clk25~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_clock0 <= target_clock0~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_clock1 <= target_clock1~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_clock2 <= target_clock2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|controlGenerator:controls
pixel_clk => Hcount[9].CLK
pixel_clk => Hcount[8].CLK
pixel_clk => Hcount[7].CLK
pixel_clk => Hcount[6].CLK
pixel_clk => Hcount[5].CLK
pixel_clk => Hcount[4].CLK
pixel_clk => Hcount[3].CLK
pixel_clk => Hcount[2].CLK
pixel_clk => Hcount[1].CLK
pixel_clk => Hcount[0].CLK
pixel_clk => h_sync~reg0.CLK
pixel_clk => h_active~reg0.CLK
dena <= dena~0.DB_MAX_OUTPUT_PORT_TYPE
h_active <= h_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_active <= v_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|RGBcontroller:rgb
red0[0] => Mux9.IN12
red0[1] => Mux8.IN12
red0[2] => Mux7.IN12
red0[3] => Mux6.IN12
red0[4] => Mux5.IN12
red0[5] => Mux4.IN12
red0[6] => Mux3.IN12
red0[7] => Mux2.IN12
red0[8] => Mux1.IN12
red0[9] => Mux0.IN12
green0[0] => Mux19.IN12
green0[1] => Mux18.IN12
green0[2] => Mux17.IN12
green0[3] => Mux16.IN12
green0[4] => Mux15.IN12
green0[5] => Mux14.IN12
green0[6] => Mux13.IN12
green0[7] => Mux12.IN12
green0[8] => Mux11.IN12
green0[9] => Mux10.IN12
blue0[0] => Mux29.IN12
blue0[1] => Mux28.IN12
blue0[2] => Mux27.IN12
blue0[3] => Mux26.IN12
blue0[4] => Mux25.IN12
blue0[5] => Mux24.IN12
blue0[6] => Mux23.IN12
blue0[7] => Mux22.IN12
blue0[8] => Mux21.IN12
blue0[9] => Mux20.IN12
red1[0] => Mux9.IN13
red1[1] => Mux8.IN13
red1[2] => Mux7.IN13
red1[3] => Mux6.IN13
red1[4] => Mux5.IN13
red1[5] => Mux4.IN13
red1[6] => Mux3.IN13
red1[7] => Mux2.IN13
red1[8] => Mux1.IN13
red1[9] => Mux0.IN13
green1[0] => Mux19.IN13
green1[1] => Mux18.IN13
green1[2] => Mux17.IN13
green1[3] => Mux16.IN13
green1[4] => Mux15.IN13
green1[5] => Mux14.IN13
green1[6] => Mux13.IN13
green1[7] => Mux12.IN13
green1[8] => Mux11.IN13
green1[9] => Mux10.IN13
blue1[0] => Mux29.IN13
blue1[1] => Mux28.IN13
blue1[2] => Mux27.IN13
blue1[3] => Mux26.IN13
blue1[4] => Mux25.IN13
blue1[5] => Mux24.IN13
blue1[6] => Mux23.IN13
blue1[7] => Mux22.IN13
blue1[8] => Mux21.IN13
blue1[9] => Mux20.IN13
red2[0] => Mux9.IN14
red2[1] => Mux8.IN14
red2[2] => Mux7.IN14
red2[3] => Mux6.IN14
red2[4] => Mux5.IN14
red2[5] => Mux4.IN14
red2[6] => Mux3.IN14
red2[7] => Mux2.IN14
red2[8] => Mux1.IN14
red2[9] => Mux0.IN14
green2[0] => Mux19.IN14
green2[1] => Mux18.IN14
green2[2] => Mux17.IN14
green2[3] => Mux16.IN14
green2[4] => Mux15.IN14
green2[5] => Mux14.IN14
green2[6] => Mux13.IN14
green2[7] => Mux12.IN14
green2[8] => Mux11.IN14
green2[9] => Mux10.IN14
blue2[0] => Mux29.IN14
blue2[1] => Mux28.IN14
blue2[2] => Mux27.IN14
blue2[3] => Mux26.IN14
blue2[4] => Mux25.IN14
blue2[5] => Mux24.IN14
blue2[6] => Mux23.IN14
blue2[7] => Mux22.IN14
blue2[8] => Mux21.IN14
blue2[9] => Mux20.IN14
red3[0] => Mux9.IN15
red3[1] => Mux8.IN15
red3[2] => Mux7.IN15
red3[3] => Mux6.IN15
red3[4] => Mux5.IN15
red3[5] => Mux4.IN15
red3[6] => Mux3.IN15
red3[7] => Mux2.IN15
red3[8] => Mux1.IN15
red3[9] => Mux0.IN15
green3[0] => Mux19.IN15
green3[1] => Mux18.IN15
green3[2] => Mux17.IN15
green3[3] => Mux16.IN15
green3[4] => Mux15.IN15
green3[5] => Mux14.IN15
green3[6] => Mux13.IN15
green3[7] => Mux12.IN15
green3[8] => Mux11.IN15
green3[9] => Mux10.IN15
blue3[0] => Mux29.IN15
blue3[1] => Mux28.IN15
blue3[2] => Mux27.IN15
blue3[3] => Mux26.IN15
blue3[4] => Mux25.IN15
blue3[5] => Mux24.IN15
blue3[6] => Mux23.IN15
blue3[7] => Mux22.IN15
blue3[8] => Mux21.IN15
blue3[9] => Mux20.IN15
tttPlay => Mux29.IN17
tttPlay => Mux28.IN17
tttPlay => Mux27.IN17
tttPlay => Mux26.IN17
tttPlay => Mux25.IN17
tttPlay => Mux24.IN17
tttPlay => Mux23.IN17
tttPlay => Mux22.IN17
tttPlay => Mux21.IN17
tttPlay => Mux20.IN17
tttPlay => Mux19.IN17
tttPlay => Mux18.IN17
tttPlay => Mux17.IN17
tttPlay => Mux16.IN17
tttPlay => Mux15.IN17
tttPlay => Mux14.IN17
tttPlay => Mux13.IN17
tttPlay => Mux12.IN17
tttPlay => Mux11.IN17
tttPlay => Mux10.IN17
tttPlay => Mux9.IN17
tttPlay => Mux8.IN17
tttPlay => Mux7.IN17
tttPlay => Mux6.IN17
tttPlay => Mux5.IN17
tttPlay => Mux4.IN17
tttPlay => Mux3.IN17
tttPlay => Mux2.IN17
tttPlay => Mux1.IN17
tttPlay => Mux0.IN17
targetPlay => Mux29.IN18
targetPlay => Mux28.IN18
targetPlay => Mux27.IN18
targetPlay => Mux26.IN18
targetPlay => Mux25.IN18
targetPlay => Mux24.IN18
targetPlay => Mux23.IN18
targetPlay => Mux22.IN18
targetPlay => Mux21.IN18
targetPlay => Mux20.IN18
targetPlay => Mux19.IN18
targetPlay => Mux18.IN18
targetPlay => Mux17.IN18
targetPlay => Mux16.IN18
targetPlay => Mux15.IN18
targetPlay => Mux14.IN18
targetPlay => Mux13.IN18
targetPlay => Mux12.IN18
targetPlay => Mux11.IN18
targetPlay => Mux10.IN18
targetPlay => Mux9.IN18
targetPlay => Mux8.IN18
targetPlay => Mux7.IN18
targetPlay => Mux6.IN18
targetPlay => Mux5.IN18
targetPlay => Mux4.IN18
targetPlay => Mux3.IN18
targetPlay => Mux2.IN18
targetPlay => Mux1.IN18
targetPlay => Mux0.IN18
menuPlay => Mux29.IN19
menuPlay => Mux28.IN19
menuPlay => Mux27.IN19
menuPlay => Mux26.IN19
menuPlay => Mux25.IN19
menuPlay => Mux24.IN19
menuPlay => Mux23.IN19
menuPlay => Mux22.IN19
menuPlay => Mux21.IN19
menuPlay => Mux20.IN19
menuPlay => Mux19.IN19
menuPlay => Mux18.IN19
menuPlay => Mux17.IN19
menuPlay => Mux16.IN19
menuPlay => Mux15.IN19
menuPlay => Mux14.IN19
menuPlay => Mux13.IN19
menuPlay => Mux12.IN19
menuPlay => Mux11.IN19
menuPlay => Mux10.IN19
menuPlay => Mux9.IN19
menuPlay => Mux8.IN19
menuPlay => Mux7.IN19
menuPlay => Mux6.IN19
menuPlay => Mux5.IN19
menuPlay => Mux4.IN19
menuPlay => Mux3.IN19
menuPlay => Mux2.IN19
menuPlay => Mux1.IN19
menuPlay => Mux0.IN19
connect4Play => Mux29.IN16
connect4Play => Mux28.IN16
connect4Play => Mux27.IN16
connect4Play => Mux26.IN16
connect4Play => Mux25.IN16
connect4Play => Mux24.IN16
connect4Play => Mux23.IN16
connect4Play => Mux22.IN16
connect4Play => Mux21.IN16
connect4Play => Mux20.IN16
connect4Play => Mux19.IN16
connect4Play => Mux18.IN16
connect4Play => Mux17.IN16
connect4Play => Mux16.IN16
connect4Play => Mux15.IN16
connect4Play => Mux14.IN16
connect4Play => Mux13.IN16
connect4Play => Mux12.IN16
connect4Play => Mux11.IN16
connect4Play => Mux10.IN16
connect4Play => Mux9.IN16
connect4Play => Mux8.IN16
connect4Play => Mux7.IN16
connect4Play => Mux6.IN16
connect4Play => Mux5.IN16
connect4Play => Mux4.IN16
connect4Play => Mux3.IN16
connect4Play => Mux2.IN16
connect4Play => Mux1.IN16
connect4Play => Mux0.IN16
r[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
g[9] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|buttonController:btnControl
Up => Mux15.IN15
Up => Mux10.IN15
Up => Mux5.IN15
Up => Mux0.IN15
Down => Mux16.IN15
Down => Mux11.IN15
Down => Mux6.IN15
Down => Mux1.IN15
Lft => Mux17.IN15
Lft => Mux12.IN15
Lft => Mux7.IN15
Lft => Mux2.IN15
Rght => Mux18.IN15
Rght => Mux13.IN15
Rght => Mux8.IN15
Rght => Mux3.IN15
Button => Mux19.IN15
Button => Mux14.IN15
Button => Mux9.IN15
Button => Mux4.IN15
tttPlay => Mux19.IN17
tttPlay => Mux18.IN17
tttPlay => Mux17.IN17
tttPlay => Mux16.IN17
tttPlay => Mux15.IN17
tttPlay => Mux14.IN17
tttPlay => Mux13.IN17
tttPlay => Mux12.IN17
tttPlay => Mux11.IN17
tttPlay => Mux10.IN17
tttPlay => Mux9.IN17
tttPlay => Mux8.IN17
tttPlay => Mux7.IN17
tttPlay => Mux6.IN17
tttPlay => Mux5.IN17
tttPlay => Mux4.IN17
tttPlay => Mux3.IN17
tttPlay => Mux2.IN17
tttPlay => Mux1.IN17
tttPlay => Mux0.IN17
targetPlay => Mux19.IN18
targetPlay => Mux18.IN18
targetPlay => Mux17.IN18
targetPlay => Mux16.IN18
targetPlay => Mux15.IN18
targetPlay => Mux14.IN18
targetPlay => Mux13.IN18
targetPlay => Mux12.IN18
targetPlay => Mux11.IN18
targetPlay => Mux10.IN18
targetPlay => Mux9.IN18
targetPlay => Mux8.IN18
targetPlay => Mux7.IN18
targetPlay => Mux6.IN18
targetPlay => Mux5.IN18
targetPlay => Mux4.IN18
targetPlay => Mux3.IN18
targetPlay => Mux2.IN18
targetPlay => Mux1.IN18
targetPlay => Mux0.IN18
menuPlay => Mux19.IN19
menuPlay => Mux18.IN19
menuPlay => Mux17.IN19
menuPlay => Mux16.IN19
menuPlay => Mux15.IN19
menuPlay => Mux14.IN19
menuPlay => Mux13.IN19
menuPlay => Mux12.IN19
menuPlay => Mux11.IN19
menuPlay => Mux10.IN19
menuPlay => Mux9.IN19
menuPlay => Mux8.IN19
menuPlay => Mux7.IN19
menuPlay => Mux6.IN19
menuPlay => Mux5.IN19
menuPlay => Mux4.IN19
menuPlay => Mux3.IN19
menuPlay => Mux2.IN19
menuPlay => Mux1.IN19
menuPlay => Mux0.IN19
connect4Play => Mux19.IN16
connect4Play => Mux18.IN16
connect4Play => Mux17.IN16
connect4Play => Mux16.IN16
connect4Play => Mux15.IN16
connect4Play => Mux14.IN16
connect4Play => Mux13.IN16
connect4Play => Mux12.IN16
connect4Play => Mux11.IN16
connect4Play => Mux10.IN16
connect4Play => Mux9.IN16
connect4Play => Mux8.IN16
connect4Play => Mux7.IN16
connect4Play => Mux6.IN16
connect4Play => Mux5.IN16
connect4Play => Mux4.IN16
connect4Play => Mux3.IN16
connect4Play => Mux2.IN16
connect4Play => Mux1.IN16
connect4Play => Mux0.IN16
Up0 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Down0 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Lft0 <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Rght0 <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Button0 <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Up1 <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Down1 <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Lft1 <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Rght1 <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Button1 <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Up2 <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Down2 <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Lft2 <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Rght2 <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Button2 <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Up3 <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Down3 <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Lft3 <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Rght3 <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Button3 <= Mux19.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|gameController:gmControl
clk50 => conRefreshTime[25].CLK
clk50 => conRefreshTime[24].CLK
clk50 => conRefreshTime[23].CLK
clk50 => conRefreshTime[22].CLK
clk50 => conRefreshTime[21].CLK
clk50 => conRefreshTime[20].CLK
clk50 => conRefreshTime[19].CLK
clk50 => conRefreshTime[18].CLK
clk50 => conRefreshTime[17].CLK
clk50 => conRefreshTime[16].CLK
clk50 => conRefreshTime[15].CLK
clk50 => conRefreshTime[14].CLK
clk50 => conRefreshTime[13].CLK
clk50 => conRefreshTime[12].CLK
clk50 => conRefreshTime[11].CLK
clk50 => conRefreshTime[10].CLK
clk50 => conRefreshTime[9].CLK
clk50 => conRefreshTime[8].CLK
clk50 => conRefreshTime[7].CLK
clk50 => conRefreshTime[6].CLK
clk50 => conRefreshTime[5].CLK
clk50 => conRefreshTime[4].CLK
clk50 => conRefreshTime[3].CLK
clk50 => conRefreshTime[2].CLK
clk50 => conRefreshTime[1].CLK
clk50 => conRefreshTime[0].CLK
clk50 => conTimer[5].CLK
clk50 => conTimer[4].CLK
clk50 => conTimer[3].CLK
clk50 => conTimer[2].CLK
clk50 => conTimer[1].CLK
clk50 => conTimer[0].CLK
clk50 => conTrigger.CLK
clk50 => prev_gameState~0.IN1
reset => prev_gameState~1.IN1
tttInput => process2~2.IN0
tttInput => process2~0.IN0
tttInput => process2~4.IN0
targetInput => process2~0.IN1
targetInput => process2~2.IN1
targetInput => process2~4.IN1
connect4Input => process2~5.IN1
connect4Input => process2~1.IN0
connect4Input => process2~3.IN0
targetReplay => Selector0.IN2
targetReplay => Selector2.IN3
targetReplay => Selector1.IN2
tttReplay => Selector0.IN3
tttReplay => Selector4.IN3
tttReplay => Selector3.IN3
connect4Replay => Selector0.IN4
connect4Replay => Selector6.IN3
connect4Replay => Selector5.IN3
tttPlay <= prev_gameState.tttgame.DB_MAX_OUTPUT_PORT_TYPE
targetPlay <= prev_gameState.targetgame.DB_MAX_OUTPUT_PORT_TYPE
menuPlay <= prev_gameState.menu.DB_MAX_OUTPUT_PORT_TYPE
connect4Play <= prev_gameState.connect4game.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|mainScreen:menu
clk25 => xPix[9].CLK
clk25 => xPix[8].CLK
clk25 => xPix[7].CLK
clk25 => xPix[6].CLK
clk25 => xPix[5].CLK
clk25 => xPix[4].CLK
clk25 => xPix[3].CLK
clk25 => xPix[2].CLK
clk25 => xPix[1].CLK
clk25 => xPix[0].CLK
clk50 => cursorRefreshTime[25].CLK
clk50 => cursorRefreshTime[24].CLK
clk50 => cursorRefreshTime[23].CLK
clk50 => cursorRefreshTime[22].CLK
clk50 => cursorRefreshTime[21].CLK
clk50 => cursorRefreshTime[20].CLK
clk50 => cursorRefreshTime[19].CLK
clk50 => cursorRefreshTime[18].CLK
clk50 => cursorRefreshTime[17].CLK
clk50 => cursorRefreshTime[16].CLK
clk50 => cursorRefreshTime[15].CLK
clk50 => cursorRefreshTime[14].CLK
clk50 => cursorRefreshTime[13].CLK
clk50 => cursorRefreshTime[12].CLK
clk50 => cursorRefreshTime[11].CLK
clk50 => cursorRefreshTime[10].CLK
clk50 => cursorRefreshTime[9].CLK
clk50 => cursorRefreshTime[8].CLK
clk50 => cursorRefreshTime[7].CLK
clk50 => cursorRefreshTime[6].CLK
clk50 => cursorRefreshTime[5].CLK
clk50 => cursorRefreshTime[4].CLK
clk50 => cursorRefreshTime[3].CLK
clk50 => cursorRefreshTime[2].CLK
clk50 => cursorRefreshTime[1].CLK
clk50 => cursorRefreshTime[0].CLK
clk50 => cursorTimer[5].CLK
clk50 => cursorTimer[4].CLK
clk50 => cursorTimer[3].CLK
clk50 => cursorTimer[2].CLK
clk50 => cursorTimer[1].CLK
clk50 => cursorTimer[0].CLK
clk50 => gameSel[2]~reg0.CLK
clk50 => gameSel[1]~reg0.CLK
clk50 => gameSel[0]~reg0.CLK
clk50 => cursorTrigger.CLK
clk50 => r[9]~reg0.CLK
clk50 => r[8]~reg0.CLK
clk50 => r[7]~reg0.CLK
clk50 => r[6]~reg0.CLK
clk50 => r[5]~reg0.CLK
clk50 => r[4]~reg0.CLK
clk50 => r[3]~reg0.CLK
clk50 => r[2]~reg0.CLK
clk50 => r[1]~reg0.CLK
clk50 => r[0]~reg0.CLK
clk50 => g[9]~reg0.CLK
clk50 => g[8]~reg0.CLK
clk50 => g[7]~reg0.CLK
clk50 => g[6]~reg0.CLK
clk50 => g[5]~reg0.CLK
clk50 => g[4]~reg0.CLK
clk50 => g[3]~reg0.CLK
clk50 => g[2]~reg0.CLK
clk50 => g[1]~reg0.CLK
clk50 => g[0]~reg0.CLK
clk50 => b[9]~reg0.CLK
clk50 => b[8]~reg0.CLK
clk50 => b[7]~reg0.CLK
clk50 => b[6]~reg0.CLK
clk50 => b[5]~reg0.CLK
clk50 => b[4]~reg0.CLK
clk50 => b[3]~reg0.CLK
clk50 => b[2]~reg0.CLK
clk50 => b[1]~reg0.CLK
clk50 => b[0]~reg0.CLK
clk50 => prev_cursorState~3.IN1
hsync => yPix[9].CLK
hsync => yPix[8].CLK
hsync => yPix[7].CLK
hsync => yPix[6].CLK
hsync => yPix[5].CLK
hsync => yPix[4].CLK
hsync => yPix[3].CLK
hsync => yPix[2].CLK
hsync => yPix[1].CLK
hsync => yPix[0].CLK
hactive => number~9.OUTPUTSELECT
hactive => number~8.OUTPUTSELECT
hactive => number~7.OUTPUTSELECT
hactive => number~6.OUTPUTSELECT
hactive => number~5.OUTPUTSELECT
hactive => number~4.OUTPUTSELECT
hactive => number~3.OUTPUTSELECT
hactive => number~2.OUTPUTSELECT
hactive => number~1.OUTPUTSELECT
hactive => number~0.OUTPUTSELECT
vactive => number~19.OUTPUTSELECT
vactive => number~18.OUTPUTSELECT
vactive => number~17.OUTPUTSELECT
vactive => number~16.OUTPUTSELECT
vactive => number~15.OUTPUTSELECT
vactive => number~14.OUTPUTSELECT
vactive => number~13.OUTPUTSELECT
vactive => number~12.OUTPUTSELECT
vactive => number~11.OUTPUTSELECT
vactive => number~10.OUTPUTSELECT
dena => b~103.OUTPUTSELECT
dena => g~103.OUTPUTSELECT
dena => r~103.OUTPUTSELECT
reset => prev_cursorState~2.OUTPUTSELECT
reset => prev_cursorState~1.OUTPUTSELECT
reset => prev_cursorState~0.OUTPUTSELECT
up => process4~0.IN0
up => process4~1.IN0
down => process4~1.IN1
down => process4~0.IN1
lt => ~NO_FANOUT~
rt => ~NO_FANOUT~
sel => gameSel~1.DATAB
sel => gameSel~0.DATAB
sel => gameSel~2.DATAB
gameSel[0] <= gameSel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameSel[1] <= gameSel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameSel[2] <= gameSel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= g[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[9] <= g[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|targetGame:game0
target_clock0 => target_counter0[10].CLK
target_clock0 => target_counter0[9].CLK
target_clock0 => target_counter0[8].CLK
target_clock0 => target_counter0[7].CLK
target_clock0 => target_counter0[6].CLK
target_clock0 => target_counter0[5].CLK
target_clock0 => target_counter0[4].CLK
target_clock0 => target_counter0[3].CLK
target_clock0 => target_counter0[2].CLK
target_clock0 => target_counter0[1].CLK
target_clock0 => target_counter0[0].CLK
target_clock1 => target_counter1[10].CLK
target_clock1 => target_counter1[9].CLK
target_clock1 => target_counter1[8].CLK
target_clock1 => target_counter1[7].CLK
target_clock1 => target_counter1[6].CLK
target_clock1 => target_counter1[5].CLK
target_clock1 => target_counter1[4].CLK
target_clock1 => target_counter1[3].CLK
target_clock1 => target_counter1[2].CLK
target_clock1 => target_counter1[1].CLK
target_clock1 => target_counter1[0].CLK
target_clock2 => target_counter2[10].CLK
target_clock2 => target_counter2[9].CLK
target_clock2 => target_counter2[8].CLK
target_clock2 => target_counter2[7].CLK
target_clock2 => target_counter2[6].CLK
target_clock2 => target_counter2[5].CLK
target_clock2 => target_counter2[4].CLK
target_clock2 => target_counter2[3].CLK
target_clock2 => target_counter2[2].CLK
target_clock2 => target_counter2[1].CLK
target_clock2 => target_counter2[0].CLK
clk25 => xPix[9].CLK
clk25 => xPix[8].CLK
clk25 => xPix[7].CLK
clk25 => xPix[6].CLK
clk25 => xPix[5].CLK
clk25 => xPix[4].CLK
clk25 => xPix[3].CLK
clk25 => xPix[2].CLK
clk25 => xPix[1].CLK
clk25 => xPix[0].CLK
clk50 => detRefreshTime[25].CLK
clk50 => detRefreshTime[24].CLK
clk50 => detRefreshTime[23].CLK
clk50 => detRefreshTime[22].CLK
clk50 => detRefreshTime[21].CLK
clk50 => detRefreshTime[20].CLK
clk50 => detRefreshTime[19].CLK
clk50 => detRefreshTime[18].CLK
clk50 => detRefreshTime[17].CLK
clk50 => detRefreshTime[16].CLK
clk50 => detRefreshTime[15].CLK
clk50 => detRefreshTime[14].CLK
clk50 => detRefreshTime[13].CLK
clk50 => detRefreshTime[12].CLK
clk50 => detRefreshTime[11].CLK
clk50 => detRefreshTime[10].CLK
clk50 => detRefreshTime[9].CLK
clk50 => detRefreshTime[8].CLK
clk50 => detRefreshTime[7].CLK
clk50 => detRefreshTime[6].CLK
clk50 => detRefreshTime[5].CLK
clk50 => detRefreshTime[4].CLK
clk50 => detRefreshTime[3].CLK
clk50 => detRefreshTime[2].CLK
clk50 => detRefreshTime[1].CLK
clk50 => detRefreshTime[0].CLK
clk50 => detTimer[2].CLK
clk50 => detTimer[1].CLK
clk50 => detTimer[0].CLK
clk50 => detTrigger.CLK
clk50 => detector2[17].CLK
clk50 => detector2[16].CLK
clk50 => detector2[15].CLK
clk50 => detector2[14].CLK
clk50 => detector2[13].CLK
clk50 => detector2[12].CLK
clk50 => detector2[11].CLK
clk50 => detector2[10].CLK
clk50 => detector2[9].CLK
clk50 => detector2[8].CLK
clk50 => detector2[7].CLK
clk50 => detector2[6].CLK
clk50 => detector2[5].CLK
clk50 => detector2[4].CLK
clk50 => detector2[3].CLK
clk50 => detector2[2].CLK
clk50 => detector2[1].CLK
clk50 => detector2[0].CLK
clk50 => detector1[17].CLK
clk50 => detector1[16].CLK
clk50 => detector1[15].CLK
clk50 => detector1[14].CLK
clk50 => detector1[13].CLK
clk50 => detector1[12].CLK
clk50 => detector1[11].CLK
clk50 => detector1[10].CLK
clk50 => detector1[9].CLK
clk50 => detector1[8].CLK
clk50 => detector1[7].CLK
clk50 => detector1[6].CLK
clk50 => detector1[5].CLK
clk50 => detector1[4].CLK
clk50 => detector1[3].CLK
clk50 => detector1[2].CLK
clk50 => detector1[1].CLK
clk50 => detector1[0].CLK
clk50 => detector0[17].CLK
clk50 => detector0[16].CLK
clk50 => detector0[15].CLK
clk50 => detector0[14].CLK
clk50 => detector0[13].CLK
clk50 => detector0[12].CLK
clk50 => detector0[11].CLK
clk50 => detector0[10].CLK
clk50 => detector0[9].CLK
clk50 => detector0[8].CLK
clk50 => detector0[7].CLK
clk50 => detector0[6].CLK
clk50 => detector0[5].CLK
clk50 => detector0[4].CLK
clk50 => detector0[3].CLK
clk50 => detector0[2].CLK
clk50 => detector0[1].CLK
clk50 => detector0[0].CLK
clk50 => detFlag.CLK
clk50 => totalScore[9].CLK
clk50 => totalScore[8].CLK
clk50 => totalScore[7].CLK
clk50 => totalScore[6].CLK
clk50 => totalScore[5].CLK
clk50 => totalScore[4].CLK
clk50 => totalScore[3].CLK
clk50 => totalScore[2].CLK
clk50 => totalScore[1].CLK
clk50 => totalScore[0].CLK
clk50 => numberOne[3]~reg0.CLK
clk50 => numberOne[2]~reg0.CLK
clk50 => numberOne[1]~reg0.CLK
clk50 => numberOne[0]~reg0.CLK
clk50 => numberTwo[3]~reg0.CLK
clk50 => numberTwo[2]~reg0.CLK
clk50 => numberTwo[1]~reg0.CLK
clk50 => numberTwo[0]~reg0.CLK
clk50 => xRange[9].CLK
clk50 => xRange[8].CLK
clk50 => xRange[7].CLK
clk50 => xRange[6].CLK
clk50 => xRange[5].CLK
clk50 => xRange[4].CLK
clk50 => xRange[3].CLK
clk50 => xRange[2].CLK
clk50 => xRange[1].CLK
clk50 => xRange[0].CLK
clk50 => yRefreshTime[25].CLK
clk50 => yRefreshTime[24].CLK
clk50 => yRefreshTime[23].CLK
clk50 => yRefreshTime[22].CLK
clk50 => yRefreshTime[21].CLK
clk50 => yRefreshTime[20].CLK
clk50 => yRefreshTime[19].CLK
clk50 => yRefreshTime[18].CLK
clk50 => yRefreshTime[17].CLK
clk50 => yRefreshTime[16].CLK
clk50 => yRefreshTime[15].CLK
clk50 => yRefreshTime[14].CLK
clk50 => yRefreshTime[13].CLK
clk50 => yRefreshTime[12].CLK
clk50 => yRefreshTime[11].CLK
clk50 => yRefreshTime[10].CLK
clk50 => yRefreshTime[9].CLK
clk50 => yRefreshTime[8].CLK
clk50 => yRefreshTime[7].CLK
clk50 => yRefreshTime[6].CLK
clk50 => yRefreshTime[5].CLK
clk50 => yRefreshTime[4].CLK
clk50 => yRefreshTime[3].CLK
clk50 => yRefreshTime[2].CLK
clk50 => yRefreshTime[1].CLK
clk50 => yRefreshTime[0].CLK
clk50 => yTimer[2].CLK
clk50 => yTimer[1].CLK
clk50 => yTimer[0].CLK
clk50 => yTrigger.CLK
clk50 => gameCounter[25].CLK
clk50 => gameCounter[24].CLK
clk50 => gameCounter[23].CLK
clk50 => gameCounter[22].CLK
clk50 => gameCounter[21].CLK
clk50 => gameCounter[20].CLK
clk50 => gameCounter[19].CLK
clk50 => gameCounter[18].CLK
clk50 => gameCounter[17].CLK
clk50 => gameCounter[16].CLK
clk50 => gameCounter[15].CLK
clk50 => gameCounter[14].CLK
clk50 => gameCounter[13].CLK
clk50 => gameCounter[12].CLK
clk50 => gameCounter[11].CLK
clk50 => gameCounter[10].CLK
clk50 => gameCounter[9].CLK
clk50 => gameCounter[8].CLK
clk50 => gameCounter[7].CLK
clk50 => gameCounter[6].CLK
clk50 => gameCounter[5].CLK
clk50 => gameCounter[4].CLK
clk50 => gameCounter[3].CLK
clk50 => gameCounter[2].CLK
clk50 => gameCounter[1].CLK
clk50 => gameCounter[0].CLK
clk50 => gameTime[5].CLK
clk50 => gameTime[4].CLK
clk50 => gameTime[3].CLK
clk50 => gameTime[2].CLK
clk50 => gameTime[1].CLK
clk50 => gameTime[0].CLK
clk50 => BCDin1[3].CLK
clk50 => BCDin1[2].CLK
clk50 => BCDin1[1].CLK
clk50 => BCDin1[0].CLK
clk50 => BCDin2[3].CLK
clk50 => BCDin2[2].CLK
clk50 => BCDin2[1].CLK
clk50 => BCDin2[0].CLK
clk50 => BCDin3[3].CLK
clk50 => BCDin3[2].CLK
clk50 => BCDin3[1].CLK
clk50 => BCDin3[0].CLK
clk50 => cntClk[30].CLK
clk50 => cntClk[29].CLK
clk50 => cntClk[28].CLK
clk50 => cntClk[27].CLK
clk50 => cntClk[26].CLK
clk50 => cntClk[25].CLK
clk50 => cntClk[24].CLK
clk50 => cntClk[23].CLK
clk50 => cntClk[22].CLK
clk50 => cntClk[21].CLK
clk50 => cntClk[20].CLK
clk50 => cntClk[19].CLK
clk50 => cntClk[18].CLK
clk50 => cntClk[17].CLK
clk50 => cntClk[16].CLK
clk50 => cntClk[15].CLK
clk50 => cntClk[14].CLK
clk50 => cntClk[13].CLK
clk50 => cntClk[12].CLK
clk50 => cntClk[11].CLK
clk50 => cntClk[10].CLK
clk50 => cntClk[9].CLK
clk50 => cntClk[8].CLK
clk50 => cntClk[7].CLK
clk50 => cntClk[6].CLK
clk50 => cntClk[5].CLK
clk50 => cntClk[4].CLK
clk50 => cntClk[3].CLK
clk50 => cntClk[2].CLK
clk50 => cntClk[1].CLK
clk50 => cntClk[0].CLK
clk50 => replay~reg0.CLK
clk50 => toMenu~reg0.CLK
clk50 => prev_gameState~3.IN1
clk50 => prev_yState~3.IN1
clk50 => prev_detState~6.IN1
hsync => yPix[9].CLK
hsync => yPix[8].CLK
hsync => yPix[7].CLK
hsync => yPix[6].CLK
hsync => yPix[5].CLK
hsync => yPix[4].CLK
hsync => yPix[3].CLK
hsync => yPix[2].CLK
hsync => yPix[1].CLK
hsync => yPix[0].CLK
hactive => number~75.OUTPUTSELECT
hactive => number~74.OUTPUTSELECT
hactive => number~73.OUTPUTSELECT
hactive => number~72.OUTPUTSELECT
hactive => number~71.OUTPUTSELECT
hactive => number~70.OUTPUTSELECT
hactive => number~69.OUTPUTSELECT
hactive => number~68.OUTPUTSELECT
hactive => number~67.OUTPUTSELECT
hactive => number~66.OUTPUTSELECT
vactive => number~85.OUTPUTSELECT
vactive => number~84.OUTPUTSELECT
vactive => number~83.OUTPUTSELECT
vactive => number~82.OUTPUTSELECT
vactive => number~81.OUTPUTSELECT
vactive => number~80.OUTPUTSELECT
vactive => number~79.OUTPUTSELECT
vactive => number~78.OUTPUTSELECT
vactive => number~77.OUTPUTSELECT
vactive => number~76.OUTPUTSELECT
dena => Selector35.IN2
dena => Selector34.IN2
dena => Selector33.IN2
dena => Selector32.IN2
dena => Selector31.IN2
dena => Selector30.IN2
dena => Selector29.IN2
dena => Selector28.IN2
dena => Selector27.IN2
dena => Selector26.IN2
dena => b~191.OUTPUTSELECT
dena => g~138.OUTPUTSELECT
dena => r~264.OUTPUTSELECT
dena => b~67.OUTPUTSELECT
dena => g~69.OUTPUTSELECT
dena => r~127.OUTPUTSELECT
dena => r~126.OUTPUTSELECT
reset => totalScore[9].ACLR
reset => totalScore[8].ACLR
reset => totalScore[7].ACLR
reset => totalScore[6].ACLR
reset => totalScore[5].ACLR
reset => totalScore[4].ACLR
reset => totalScore[3].ACLR
reset => totalScore[2].ACLR
reset => totalScore[1].ACLR
reset => totalScore[0].ACLR
reset => numberOne[3]~reg0.ACLR
reset => numberOne[2]~reg0.ACLR
reset => numberOne[1]~reg0.ACLR
reset => numberOne[0]~reg0.ACLR
reset => numberTwo[3]~reg0.ACLR
reset => numberTwo[2]~reg0.ACLR
reset => numberTwo[1]~reg0.ACLR
reset => numberTwo[0]~reg0.ACLR
reset => toMenu~4.OUTPUTSELECT
reset => replay~4.OUTPUTSELECT
reset => prev_gameState~2.OUTPUTSELECT
reset => prev_gameState~1.OUTPUTSELECT
reset => prev_gameState~0.OUTPUTSELECT
reset => number~65.OUTPUTSELECT
reset => number~64.OUTPUTSELECT
reset => number~63.OUTPUTSELECT
reset => number~62.OUTPUTSELECT
reset => number~61.OUTPUTSELECT
reset => number~60.OUTPUTSELECT
reset => number~59.OUTPUTSELECT
reset => number~58.OUTPUTSELECT
reset => number~57.OUTPUTSELECT
reset => number~56.OUTPUTSELECT
reset => number~55.OUTPUTSELECT
reset => number~43.OUTPUTSELECT
reset => number~42.OUTPUTSELECT
reset => number~41.OUTPUTSELECT
reset => number~40.OUTPUTSELECT
reset => number~39.OUTPUTSELECT
reset => number~38.OUTPUTSELECT
reset => number~37.OUTPUTSELECT
reset => number~36.OUTPUTSELECT
reset => number~35.OUTPUTSELECT
reset => number~34.OUTPUTSELECT
reset => number~33.OUTPUTSELECT
reset => number~21.OUTPUTSELECT
reset => number~20.OUTPUTSELECT
reset => number~19.OUTPUTSELECT
reset => number~18.OUTPUTSELECT
reset => number~17.OUTPUTSELECT
reset => number~16.OUTPUTSELECT
reset => number~15.OUTPUTSELECT
reset => number~14.OUTPUTSELECT
reset => number~13.OUTPUTSELECT
reset => number~12.OUTPUTSELECT
reset => number~11.OUTPUTSELECT
reset => cntClk~61.OUTPUTSELECT
reset => cntClk~60.OUTPUTSELECT
reset => cntClk~59.OUTPUTSELECT
reset => cntClk~58.OUTPUTSELECT
reset => cntClk~57.OUTPUTSELECT
reset => cntClk~56.OUTPUTSELECT
reset => cntClk~55.OUTPUTSELECT
reset => cntClk~54.OUTPUTSELECT
reset => cntClk~53.OUTPUTSELECT
reset => cntClk~52.OUTPUTSELECT
reset => cntClk~51.OUTPUTSELECT
reset => cntClk~50.OUTPUTSELECT
reset => cntClk~49.OUTPUTSELECT
reset => cntClk~48.OUTPUTSELECT
reset => cntClk~47.OUTPUTSELECT
reset => cntClk~46.OUTPUTSELECT
reset => cntClk~45.OUTPUTSELECT
reset => cntClk~44.OUTPUTSELECT
reset => cntClk~43.OUTPUTSELECT
reset => cntClk~42.OUTPUTSELECT
reset => cntClk~41.OUTPUTSELECT
reset => cntClk~40.OUTPUTSELECT
reset => cntClk~39.OUTPUTSELECT
reset => cntClk~38.OUTPUTSELECT
reset => cntClk~37.OUTPUTSELECT
reset => cntClk~36.OUTPUTSELECT
reset => cntClk~35.OUTPUTSELECT
reset => cntClk~34.OUTPUTSELECT
reset => cntClk~33.OUTPUTSELECT
reset => cntClk~32.OUTPUTSELECT
reset => cntClk~31.OUTPUTSELECT
reset => BCDin3~11.OUTPUTSELECT
reset => BCDin3~10.OUTPUTSELECT
reset => BCDin3~9.OUTPUTSELECT
reset => BCDin3~8.OUTPUTSELECT
reset => BCDin2~15.OUTPUTSELECT
reset => BCDin2~14.OUTPUTSELECT
reset => BCDin2~13.OUTPUTSELECT
reset => BCDin2~12.OUTPUTSELECT
reset => BCDin1~15.OUTPUTSELECT
reset => BCDin1~14.OUTPUTSELECT
reset => BCDin1~13.OUTPUTSELECT
reset => BCDin1~12.OUTPUTSELECT
reset => prev_yState~2.OUTPUTSELECT
reset => prev_yState~1.OUTPUTSELECT
reset => prev_yState~0.OUTPUTSELECT
reset => xRange~44.OUTPUTSELECT
reset => xRange~43.OUTPUTSELECT
reset => xRange~42.OUTPUTSELECT
reset => xRange~41.OUTPUTSELECT
reset => xRange~40.OUTPUTSELECT
reset => xRange~39.OUTPUTSELECT
reset => xRange~38.OUTPUTSELECT
reset => xRange~37.OUTPUTSELECT
reset => xRange~36.OUTPUTSELECT
reset => prev_detState~5.OUTPUTSELECT
reset => prev_detState~4.OUTPUTSELECT
reset => prev_detState~3.OUTPUTSELECT
reset => prev_detState~2.OUTPUTSELECT
reset => prev_detState~1.OUTPUTSELECT
reset => prev_detState~0.OUTPUTSELECT
reset => Selector56.IN2
reset => detFlag.ENA
reset => xRange[0].ENA
up => process9~0.IN1
up => process9~1.IN1
down => process9~1.IN0
down => process9~0.IN0
lt => process6~0.IN0
lt => process6~1.IN0
rt => process6~1.IN1
rt => process6~0.IN1
button => process2~0.IN1
inReplay => process20~0.IN0
inReplay => process20~1.IN0
inReplay => process20~2.IN0
inToMenu => process20~1.IN1
inToMenu => process20~0.IN1
inToMenu => process20~2.IN1
replay <= replay~reg0.DB_MAX_OUTPUT_PORT_TYPE
toMenu <= toMenu~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberOne[0] <= numberOne[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberOne[1] <= numberOne[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberOne[2] <= numberOne[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberOne[3] <= numberOne[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberTwo[0] <= numberTwo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberTwo[1] <= numberTwo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberTwo[2] <= numberTwo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
numberTwo[3] <= numberTwo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
g[9] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|tttGame:game1
clk50 => yRefreshTime[25].CLK
clk50 => yRefreshTime[24].CLK
clk50 => yRefreshTime[23].CLK
clk50 => yRefreshTime[22].CLK
clk50 => yRefreshTime[21].CLK
clk50 => yRefreshTime[20].CLK
clk50 => yRefreshTime[19].CLK
clk50 => yRefreshTime[18].CLK
clk50 => yRefreshTime[17].CLK
clk50 => yRefreshTime[16].CLK
clk50 => yRefreshTime[15].CLK
clk50 => yRefreshTime[14].CLK
clk50 => yRefreshTime[13].CLK
clk50 => yRefreshTime[12].CLK
clk50 => yRefreshTime[11].CLK
clk50 => yRefreshTime[10].CLK
clk50 => yRefreshTime[9].CLK
clk50 => yRefreshTime[8].CLK
clk50 => yRefreshTime[7].CLK
clk50 => yRefreshTime[6].CLK
clk50 => yRefreshTime[5].CLK
clk50 => yRefreshTime[4].CLK
clk50 => yRefreshTime[3].CLK
clk50 => yRefreshTime[2].CLK
clk50 => yRefreshTime[1].CLK
clk50 => yRefreshTime[0].CLK
clk50 => yTimer[5].CLK
clk50 => yTimer[4].CLK
clk50 => yTimer[3].CLK
clk50 => yTimer[2].CLK
clk50 => yTimer[1].CLK
clk50 => yTimer[0].CLK
clk50 => xRefreshTime[25].CLK
clk50 => xRefreshTime[24].CLK
clk50 => xRefreshTime[23].CLK
clk50 => xRefreshTime[22].CLK
clk50 => xRefreshTime[21].CLK
clk50 => xRefreshTime[20].CLK
clk50 => xRefreshTime[19].CLK
clk50 => xRefreshTime[18].CLK
clk50 => xRefreshTime[17].CLK
clk50 => xRefreshTime[16].CLK
clk50 => xRefreshTime[15].CLK
clk50 => xRefreshTime[14].CLK
clk50 => xRefreshTime[13].CLK
clk50 => xRefreshTime[12].CLK
clk50 => xRefreshTime[11].CLK
clk50 => xRefreshTime[10].CLK
clk50 => xRefreshTime[9].CLK
clk50 => xRefreshTime[8].CLK
clk50 => xRefreshTime[7].CLK
clk50 => xRefreshTime[6].CLK
clk50 => xRefreshTime[5].CLK
clk50 => xRefreshTime[4].CLK
clk50 => xRefreshTime[3].CLK
clk50 => xRefreshTime[2].CLK
clk50 => xRefreshTime[1].CLK
clk50 => xRefreshTime[0].CLK
clk50 => xTimer[5].CLK
clk50 => xTimer[4].CLK
clk50 => xTimer[3].CLK
clk50 => xTimer[2].CLK
clk50 => xTimer[1].CLK
clk50 => xTimer[0].CLK
clk50 => yTrigger.CLK
clk50 => xTrigger.CLK
clk50 => drawRefreshTime[25].CLK
clk50 => drawRefreshTime[24].CLK
clk50 => drawRefreshTime[23].CLK
clk50 => drawRefreshTime[22].CLK
clk50 => drawRefreshTime[21].CLK
clk50 => drawRefreshTime[20].CLK
clk50 => drawRefreshTime[19].CLK
clk50 => drawRefreshTime[18].CLK
clk50 => drawRefreshTime[17].CLK
clk50 => drawRefreshTime[16].CLK
clk50 => drawRefreshTime[15].CLK
clk50 => drawRefreshTime[14].CLK
clk50 => drawRefreshTime[13].CLK
clk50 => drawRefreshTime[12].CLK
clk50 => drawRefreshTime[11].CLK
clk50 => drawRefreshTime[10].CLK
clk50 => drawRefreshTime[9].CLK
clk50 => drawRefreshTime[8].CLK
clk50 => drawRefreshTime[7].CLK
clk50 => drawRefreshTime[6].CLK
clk50 => drawRefreshTime[5].CLK
clk50 => drawRefreshTime[4].CLK
clk50 => drawRefreshTime[3].CLK
clk50 => drawRefreshTime[2].CLK
clk50 => drawRefreshTime[1].CLK
clk50 => drawRefreshTime[0].CLK
clk50 => drawTimer[5].CLK
clk50 => drawTimer[4].CLK
clk50 => drawTimer[3].CLK
clk50 => drawTimer[2].CLK
clk50 => drawTimer[1].CLK
clk50 => drawTimer[0].CLK
clk50 => drawTrigger.CLK
clk50 => drawFlag.CLK
clk50 => drawCounter[3].CLK
clk50 => drawCounter[2].CLK
clk50 => drawCounter[1].CLK
clk50 => drawCounter[0].CLK
clk50 => fieldMap[0][0][1].CLK
clk50 => fieldMap[0][0][0].CLK
clk50 => fieldMap[0][1][1].CLK
clk50 => fieldMap[0][1][0].CLK
clk50 => fieldMap[0][2][1].CLK
clk50 => fieldMap[0][2][0].CLK
clk50 => fieldMap[1][0][1].CLK
clk50 => fieldMap[1][0][0].CLK
clk50 => fieldMap[1][1][1].CLK
clk50 => fieldMap[1][1][0].CLK
clk50 => fieldMap[1][2][1].CLK
clk50 => fieldMap[1][2][0].CLK
clk50 => fieldMap[2][0][1].CLK
clk50 => fieldMap[2][0][0].CLK
clk50 => fieldMap[2][1][1].CLK
clk50 => fieldMap[2][1][0].CLK
clk50 => fieldMap[2][2][1].CLK
clk50 => fieldMap[2][2][0].CLK
clk50 => player.CLK
clk50 => gameCounter[25].CLK
clk50 => gameCounter[24].CLK
clk50 => gameCounter[23].CLK
clk50 => gameCounter[22].CLK
clk50 => gameCounter[21].CLK
clk50 => gameCounter[20].CLK
clk50 => gameCounter[19].CLK
clk50 => gameCounter[18].CLK
clk50 => gameCounter[17].CLK
clk50 => gameCounter[16].CLK
clk50 => gameCounter[15].CLK
clk50 => gameCounter[14].CLK
clk50 => gameCounter[13].CLK
clk50 => gameCounter[12].CLK
clk50 => gameCounter[11].CLK
clk50 => gameCounter[10].CLK
clk50 => gameCounter[9].CLK
clk50 => gameCounter[8].CLK
clk50 => gameCounter[7].CLK
clk50 => gameCounter[6].CLK
clk50 => gameCounter[5].CLK
clk50 => gameCounter[4].CLK
clk50 => gameCounter[3].CLK
clk50 => gameCounter[2].CLK
clk50 => gameCounter[1].CLK
clk50 => gameCounter[0].CLK
clk50 => gameTime[5].CLK
clk50 => gameTime[4].CLK
clk50 => gameTime[3].CLK
clk50 => gameTime[2].CLK
clk50 => gameTime[1].CLK
clk50 => gameTime[0].CLK
clk50 => p1.CLK
clk50 => p2.CLK
clk50 => replay~reg0.CLK
clk50 => toMenu~reg0.CLK
clk50 => drawTrig.CLK
clk50 => prev_gameState~0.IN1
clk50 => prev_drawState~4.IN1
clk50 => prev_xState~3.IN1
clk50 => prev_yState~3.IN1
clk25 => xPix[9].CLK
clk25 => xPix[8].CLK
clk25 => xPix[7].CLK
clk25 => xPix[6].CLK
clk25 => xPix[5].CLK
clk25 => xPix[4].CLK
clk25 => xPix[3].CLK
clk25 => xPix[2].CLK
clk25 => xPix[1].CLK
clk25 => xPix[0].CLK
Up => process5~0.IN1
Up => process12~1.IN1
Up => process5~1.IN1
Dn => process5~1.IN0
Dn => process12~1.IN0
Dn => process5~0.IN0
Lt => process8~0.IN0
Lt => process12~2.IN0
Lt => process8~1.IN0
Rt => process8~1.IN1
Rt => process12~3.IN0
Rt => process8~0.IN1
button => process12~4.IN1
inReplay => process18~26.IN0
inReplay => process18~27.IN0
inReplay => process18~28.IN0
inToMenu => process18~27.IN1
inToMenu => process18~26.IN1
inToMenu => process18~28.IN1
reset => drawCounter[3].ACLR
reset => drawCounter[2].ACLR
reset => drawCounter[1].ACLR
reset => drawCounter[0].ACLR
reset => fieldMap[0][0][1].PRESET
reset => fieldMap[0][0][0].PRESET
reset => fieldMap[0][1][1].PRESET
reset => fieldMap[0][1][0].PRESET
reset => fieldMap[0][2][1].PRESET
reset => fieldMap[0][2][0].PRESET
reset => fieldMap[1][0][1].PRESET
reset => fieldMap[1][0][0].PRESET
reset => fieldMap[1][1][1].PRESET
reset => fieldMap[1][1][0].PRESET
reset => fieldMap[1][2][1].PRESET
reset => fieldMap[1][2][0].PRESET
reset => fieldMap[2][0][1].PRESET
reset => fieldMap[2][0][0].PRESET
reset => fieldMap[2][1][1].PRESET
reset => fieldMap[2][1][0].PRESET
reset => fieldMap[2][2][1].PRESET
reset => fieldMap[2][2][0].PRESET
reset => prev_drawState~3.OUTPUTSELECT
reset => prev_drawState~2.OUTPUTSELECT
reset => prev_drawState~1.OUTPUTSELECT
reset => prev_drawState~0.OUTPUTSELECT
reset => prev_xState~2.OUTPUTSELECT
reset => prev_xState~1.OUTPUTSELECT
reset => prev_xState~0.OUTPUTSELECT
reset => prev_yState~2.OUTPUTSELECT
reset => prev_yState~1.OUTPUTSELECT
reset => prev_yState~0.OUTPUTSELECT
reset => startGame.DATAB
reset => drawFlag.ENA
reset => player.ENA
reset => prev_gameState~1.IN1
dena => Selector53.IN4
dena => Selector52.IN4
dena => Selector51.IN4
dena => Selector50.IN4
dena => Selector49.IN4
dena => Selector48.IN4
dena => Selector47.IN4
dena => Selector46.IN4
dena => Selector45.IN4
dena => Selector44.IN4
dena => Selector43.IN4
dena => Selector42.IN4
dena => Selector41.IN4
dena => Selector40.IN4
dena => Selector39.IN4
dena => Selector38.IN4
dena => Selector37.IN4
dena => Selector36.IN4
dena => Selector35.IN4
dena => Selector34.IN4
dena => r~104.OUTPUTSELECT
dena => g~98.OUTPUTSELECT
dena => r~57.OUTPUTSELECT
dena => r~56.OUTPUTSELECT
dena => b~1.OUTPUTSELECT
dena => g~51.OUTPUTSELECT
dena => g~50.OUTPUTSELECT
dena => r~8.OUTPUTSELECT
hsync => yPix[9].CLK
hsync => yPix[8].CLK
hsync => yPix[7].CLK
hsync => yPix[6].CLK
hsync => yPix[5].CLK
hsync => yPix[4].CLK
hsync => yPix[3].CLK
hsync => yPix[2].CLK
hsync => yPix[1].CLK
hsync => yPix[0].CLK
hActive => number~9.OUTPUTSELECT
hActive => number~8.OUTPUTSELECT
hActive => number~7.OUTPUTSELECT
hActive => number~6.OUTPUTSELECT
hActive => number~5.OUTPUTSELECT
hActive => number~4.OUTPUTSELECT
hActive => number~3.OUTPUTSELECT
hActive => number~2.OUTPUTSELECT
hActive => number~1.OUTPUTSELECT
hActive => number~0.OUTPUTSELECT
vActive => number~19.OUTPUTSELECT
vActive => number~18.OUTPUTSELECT
vActive => number~17.OUTPUTSELECT
vActive => number~16.OUTPUTSELECT
vActive => number~15.OUTPUTSELECT
vActive => number~14.OUTPUTSELECT
vActive => number~13.OUTPUTSELECT
vActive => number~12.OUTPUTSELECT
vActive => number~11.OUTPUTSELECT
vActive => number~10.OUTPUTSELECT
replay <= replay~reg0.DB_MAX_OUTPUT_PORT_TYPE
toMenu <= toMenu~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
g[9] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|vga:inst|connect4Game:game2
clk50 => cursorRefreshTime[25].CLK
clk50 => cursorRefreshTime[24].CLK
clk50 => cursorRefreshTime[23].CLK
clk50 => cursorRefreshTime[22].CLK
clk50 => cursorRefreshTime[21].CLK
clk50 => cursorRefreshTime[20].CLK
clk50 => cursorRefreshTime[19].CLK
clk50 => cursorRefreshTime[18].CLK
clk50 => cursorRefreshTime[17].CLK
clk50 => cursorRefreshTime[16].CLK
clk50 => cursorRefreshTime[15].CLK
clk50 => cursorRefreshTime[14].CLK
clk50 => cursorRefreshTime[13].CLK
clk50 => cursorRefreshTime[12].CLK
clk50 => cursorRefreshTime[11].CLK
clk50 => cursorRefreshTime[10].CLK
clk50 => cursorRefreshTime[9].CLK
clk50 => cursorRefreshTime[8].CLK
clk50 => cursorRefreshTime[7].CLK
clk50 => cursorRefreshTime[6].CLK
clk50 => cursorRefreshTime[5].CLK
clk50 => cursorRefreshTime[4].CLK
clk50 => cursorRefreshTime[3].CLK
clk50 => cursorRefreshTime[2].CLK
clk50 => cursorRefreshTime[1].CLK
clk50 => cursorRefreshTime[0].CLK
clk50 => cursorTimer[5].CLK
clk50 => cursorTimer[4].CLK
clk50 => cursorTimer[3].CLK
clk50 => cursorTimer[2].CLK
clk50 => cursorTimer[1].CLK
clk50 => cursorTimer[0].CLK
clk50 => cursorTrigger.CLK
clk50 => drawRefreshTime[25].CLK
clk50 => drawRefreshTime[24].CLK
clk50 => drawRefreshTime[23].CLK
clk50 => drawRefreshTime[22].CLK
clk50 => drawRefreshTime[21].CLK
clk50 => drawRefreshTime[20].CLK
clk50 => drawRefreshTime[19].CLK
clk50 => drawRefreshTime[18].CLK
clk50 => drawRefreshTime[17].CLK
clk50 => drawRefreshTime[16].CLK
clk50 => drawRefreshTime[15].CLK
clk50 => drawRefreshTime[14].CLK
clk50 => drawRefreshTime[13].CLK
clk50 => drawRefreshTime[12].CLK
clk50 => drawRefreshTime[11].CLK
clk50 => drawRefreshTime[10].CLK
clk50 => drawRefreshTime[9].CLK
clk50 => drawRefreshTime[8].CLK
clk50 => drawRefreshTime[7].CLK
clk50 => drawRefreshTime[6].CLK
clk50 => drawRefreshTime[5].CLK
clk50 => drawRefreshTime[4].CLK
clk50 => drawRefreshTime[3].CLK
clk50 => drawRefreshTime[2].CLK
clk50 => drawRefreshTime[1].CLK
clk50 => drawRefreshTime[0].CLK
clk50 => drawTimer[5].CLK
clk50 => drawTimer[4].CLK
clk50 => drawTimer[3].CLK
clk50 => drawTimer[2].CLK
clk50 => drawTimer[1].CLK
clk50 => drawTimer[0].CLK
clk50 => drawTrigger.CLK
clk50 => drawFlag.CLK
clk50 => drawCounter[5].CLK
clk50 => drawCounter[4].CLK
clk50 => drawCounter[3].CLK
clk50 => drawCounter[2].CLK
clk50 => drawCounter[1].CLK
clk50 => drawCounter[0].CLK
clk50 => fieldMap[0][0][1].CLK
clk50 => fieldMap[0][0][0].CLK
clk50 => fieldMap[0][1][1].CLK
clk50 => fieldMap[0][1][0].CLK
clk50 => fieldMap[0][2][1].CLK
clk50 => fieldMap[0][2][0].CLK
clk50 => fieldMap[0][3][1].CLK
clk50 => fieldMap[0][3][0].CLK
clk50 => fieldMap[0][4][1].CLK
clk50 => fieldMap[0][4][0].CLK
clk50 => fieldMap[0][5][1].CLK
clk50 => fieldMap[0][5][0].CLK
clk50 => fieldMap[1][0][1].CLK
clk50 => fieldMap[1][0][0].CLK
clk50 => fieldMap[1][1][1].CLK
clk50 => fieldMap[1][1][0].CLK
clk50 => fieldMap[1][2][1].CLK
clk50 => fieldMap[1][2][0].CLK
clk50 => fieldMap[1][3][1].CLK
clk50 => fieldMap[1][3][0].CLK
clk50 => fieldMap[1][4][1].CLK
clk50 => fieldMap[1][4][0].CLK
clk50 => fieldMap[1][5][1].CLK
clk50 => fieldMap[1][5][0].CLK
clk50 => fieldMap[2][0][1].CLK
clk50 => fieldMap[2][0][0].CLK
clk50 => fieldMap[2][1][1].CLK
clk50 => fieldMap[2][1][0].CLK
clk50 => fieldMap[2][2][1].CLK
clk50 => fieldMap[2][2][0].CLK
clk50 => fieldMap[2][3][1].CLK
clk50 => fieldMap[2][3][0].CLK
clk50 => fieldMap[2][4][1].CLK
clk50 => fieldMap[2][4][0].CLK
clk50 => fieldMap[2][5][1].CLK
clk50 => fieldMap[2][5][0].CLK
clk50 => fieldMap[3][0][1].CLK
clk50 => fieldMap[3][0][0].CLK
clk50 => fieldMap[3][1][1].CLK
clk50 => fieldMap[3][1][0].CLK
clk50 => fieldMap[3][2][1].CLK
clk50 => fieldMap[3][2][0].CLK
clk50 => fieldMap[3][3][1].CLK
clk50 => fieldMap[3][3][0].CLK
clk50 => fieldMap[3][4][1].CLK
clk50 => fieldMap[3][4][0].CLK
clk50 => fieldMap[3][5][1].CLK
clk50 => fieldMap[3][5][0].CLK
clk50 => fieldMap[4][0][1].CLK
clk50 => fieldMap[4][0][0].CLK
clk50 => fieldMap[4][1][1].CLK
clk50 => fieldMap[4][1][0].CLK
clk50 => fieldMap[4][2][1].CLK
clk50 => fieldMap[4][2][0].CLK
clk50 => fieldMap[4][3][1].CLK
clk50 => fieldMap[4][3][0].CLK
clk50 => fieldMap[4][4][1].CLK
clk50 => fieldMap[4][4][0].CLK
clk50 => fieldMap[4][5][1].CLK
clk50 => fieldMap[4][5][0].CLK
clk50 => fieldMap[5][0][1].CLK
clk50 => fieldMap[5][0][0].CLK
clk50 => fieldMap[5][1][1].CLK
clk50 => fieldMap[5][1][0].CLK
clk50 => fieldMap[5][2][1].CLK
clk50 => fieldMap[5][2][0].CLK
clk50 => fieldMap[5][3][1].CLK
clk50 => fieldMap[5][3][0].CLK
clk50 => fieldMap[5][4][1].CLK
clk50 => fieldMap[5][4][0].CLK
clk50 => fieldMap[5][5][1].CLK
clk50 => fieldMap[5][5][0].CLK
clk50 => fieldMap[6][0][1].CLK
clk50 => fieldMap[6][0][0].CLK
clk50 => fieldMap[6][1][1].CLK
clk50 => fieldMap[6][1][0].CLK
clk50 => fieldMap[6][2][1].CLK
clk50 => fieldMap[6][2][0].CLK
clk50 => fieldMap[6][3][1].CLK
clk50 => fieldMap[6][3][0].CLK
clk50 => fieldMap[6][4][1].CLK
clk50 => fieldMap[6][4][0].CLK
clk50 => fieldMap[6][5][1].CLK
clk50 => fieldMap[6][5][0].CLK
clk50 => index[0][2].CLK
clk50 => index[0][1].CLK
clk50 => index[0][0].CLK
clk50 => index[1][2].CLK
clk50 => index[1][1].CLK
clk50 => index[1][0].CLK
clk50 => index[2][2].CLK
clk50 => index[2][1].CLK
clk50 => index[2][0].CLK
clk50 => index[3][2].CLK
clk50 => index[3][1].CLK
clk50 => index[3][0].CLK
clk50 => index[4][2].CLK
clk50 => index[4][1].CLK
clk50 => index[4][0].CLK
clk50 => index[5][2].CLK
clk50 => index[5][1].CLK
clk50 => index[5][0].CLK
clk50 => index[6][2].CLK
clk50 => index[6][1].CLK
clk50 => index[6][0].CLK
clk50 => player.CLK
clk50 => gameCounter[25].CLK
clk50 => gameCounter[24].CLK
clk50 => gameCounter[23].CLK
clk50 => gameCounter[22].CLK
clk50 => gameCounter[21].CLK
clk50 => gameCounter[20].CLK
clk50 => gameCounter[19].CLK
clk50 => gameCounter[18].CLK
clk50 => gameCounter[17].CLK
clk50 => gameCounter[16].CLK
clk50 => gameCounter[15].CLK
clk50 => gameCounter[14].CLK
clk50 => gameCounter[13].CLK
clk50 => gameCounter[12].CLK
clk50 => gameCounter[11].CLK
clk50 => gameCounter[10].CLK
clk50 => gameCounter[9].CLK
clk50 => gameCounter[8].CLK
clk50 => gameCounter[7].CLK
clk50 => gameCounter[6].CLK
clk50 => gameCounter[5].CLK
clk50 => gameCounter[4].CLK
clk50 => gameCounter[3].CLK
clk50 => gameCounter[2].CLK
clk50 => gameCounter[1].CLK
clk50 => gameCounter[0].CLK
clk50 => gameTime[5].CLK
clk50 => gameTime[4].CLK
clk50 => gameTime[3].CLK
clk50 => gameTime[2].CLK
clk50 => gameTime[1].CLK
clk50 => gameTime[0].CLK
clk50 => win[7].CLK
clk50 => win[6].CLK
clk50 => win[5].CLK
clk50 => win[4].CLK
clk50 => win[3].CLK
clk50 => win[2].CLK
clk50 => win[1].CLK
clk50 => win[0].CLK
clk50 => p1[3].CLK
clk50 => p1[2].CLK
clk50 => p1[1].CLK
clk50 => p1[0].CLK
clk50 => p2[3].CLK
clk50 => p2[2].CLK
clk50 => p2[1].CLK
clk50 => p2[0].CLK
clk50 => replay~reg0.CLK
clk50 => toMenu~reg0.CLK
clk50 => prev_gameState~0.IN1
clk50 => prev_drawState~4.IN1
clk50 => prev_cursorState~7.IN1
clk25 => xPix[9].CLK
clk25 => xPix[8].CLK
clk25 => xPix[7].CLK
clk25 => xPix[6].CLK
clk25 => xPix[5].CLK
clk25 => xPix[4].CLK
clk25 => xPix[3].CLK
clk25 => xPix[2].CLK
clk25 => xPix[1].CLK
clk25 => xPix[0].CLK
chipClk => chipCounters[0][0][8].CLK
chipClk => chipCounters[0][0][7].CLK
chipClk => chipCounters[0][0][6].CLK
chipClk => chipCounters[0][0][5].CLK
chipClk => chipCounters[0][0][4].CLK
chipClk => chipCounters[0][0][3].CLK
chipClk => chipCounters[0][0][2].CLK
chipClk => chipCounters[0][0][1].CLK
chipClk => chipCounters[0][0][0].CLK
chipClk => chipCounters[0][1][8].CLK
chipClk => chipCounters[0][1][7].CLK
chipClk => chipCounters[0][1][6].CLK
chipClk => chipCounters[0][1][5].CLK
chipClk => chipCounters[0][1][4].CLK
chipClk => chipCounters[0][1][3].CLK
chipClk => chipCounters[0][1][2].CLK
chipClk => chipCounters[0][1][1].CLK
chipClk => chipCounters[0][1][0].CLK
chipClk => chipCounters[0][2][8].CLK
chipClk => chipCounters[0][2][7].CLK
chipClk => chipCounters[0][2][6].CLK
chipClk => chipCounters[0][2][5].CLK
chipClk => chipCounters[0][2][4].CLK
chipClk => chipCounters[0][2][3].CLK
chipClk => chipCounters[0][2][2].CLK
chipClk => chipCounters[0][2][1].CLK
chipClk => chipCounters[0][2][0].CLK
chipClk => chipCounters[0][3][8].CLK
chipClk => chipCounters[0][3][7].CLK
chipClk => chipCounters[0][3][6].CLK
chipClk => chipCounters[0][3][5].CLK
chipClk => chipCounters[0][3][4].CLK
chipClk => chipCounters[0][3][3].CLK
chipClk => chipCounters[0][3][2].CLK
chipClk => chipCounters[0][3][1].CLK
chipClk => chipCounters[0][3][0].CLK
chipClk => chipCounters[0][4][8].CLK
chipClk => chipCounters[0][4][7].CLK
chipClk => chipCounters[0][4][6].CLK
chipClk => chipCounters[0][4][5].CLK
chipClk => chipCounters[0][4][4].CLK
chipClk => chipCounters[0][4][3].CLK
chipClk => chipCounters[0][4][2].CLK
chipClk => chipCounters[0][4][1].CLK
chipClk => chipCounters[0][4][0].CLK
chipClk => chipCounters[0][5][8].CLK
chipClk => chipCounters[0][5][7].CLK
chipClk => chipCounters[0][5][6].CLK
chipClk => chipCounters[0][5][5].CLK
chipClk => chipCounters[0][5][4].CLK
chipClk => chipCounters[0][5][3].CLK
chipClk => chipCounters[0][5][2].CLK
chipClk => chipCounters[0][5][1].CLK
chipClk => chipCounters[0][5][0].CLK
chipClk => chipCounters[1][0][8].CLK
chipClk => chipCounters[1][0][7].CLK
chipClk => chipCounters[1][0][6].CLK
chipClk => chipCounters[1][0][5].CLK
chipClk => chipCounters[1][0][4].CLK
chipClk => chipCounters[1][0][3].CLK
chipClk => chipCounters[1][0][2].CLK
chipClk => chipCounters[1][0][1].CLK
chipClk => chipCounters[1][0][0].CLK
chipClk => chipCounters[1][1][8].CLK
chipClk => chipCounters[1][1][7].CLK
chipClk => chipCounters[1][1][6].CLK
chipClk => chipCounters[1][1][5].CLK
chipClk => chipCounters[1][1][4].CLK
chipClk => chipCounters[1][1][3].CLK
chipClk => chipCounters[1][1][2].CLK
chipClk => chipCounters[1][1][1].CLK
chipClk => chipCounters[1][1][0].CLK
chipClk => chipCounters[1][2][8].CLK
chipClk => chipCounters[1][2][7].CLK
chipClk => chipCounters[1][2][6].CLK
chipClk => chipCounters[1][2][5].CLK
chipClk => chipCounters[1][2][4].CLK
chipClk => chipCounters[1][2][3].CLK
chipClk => chipCounters[1][2][2].CLK
chipClk => chipCounters[1][2][1].CLK
chipClk => chipCounters[1][2][0].CLK
chipClk => chipCounters[1][3][8].CLK
chipClk => chipCounters[1][3][7].CLK
chipClk => chipCounters[1][3][6].CLK
chipClk => chipCounters[1][3][5].CLK
chipClk => chipCounters[1][3][4].CLK
chipClk => chipCounters[1][3][3].CLK
chipClk => chipCounters[1][3][2].CLK
chipClk => chipCounters[1][3][1].CLK
chipClk => chipCounters[1][3][0].CLK
chipClk => chipCounters[1][4][8].CLK
chipClk => chipCounters[1][4][7].CLK
chipClk => chipCounters[1][4][6].CLK
chipClk => chipCounters[1][4][5].CLK
chipClk => chipCounters[1][4][4].CLK
chipClk => chipCounters[1][4][3].CLK
chipClk => chipCounters[1][4][2].CLK
chipClk => chipCounters[1][4][1].CLK
chipClk => chipCounters[1][4][0].CLK
chipClk => chipCounters[1][5][8].CLK
chipClk => chipCounters[1][5][7].CLK
chipClk => chipCounters[1][5][6].CLK
chipClk => chipCounters[1][5][5].CLK
chipClk => chipCounters[1][5][4].CLK
chipClk => chipCounters[1][5][3].CLK
chipClk => chipCounters[1][5][2].CLK
chipClk => chipCounters[1][5][1].CLK
chipClk => chipCounters[1][5][0].CLK
chipClk => chipCounters[2][0][8].CLK
chipClk => chipCounters[2][0][7].CLK
chipClk => chipCounters[2][0][6].CLK
chipClk => chipCounters[2][0][5].CLK
chipClk => chipCounters[2][0][4].CLK
chipClk => chipCounters[2][0][3].CLK
chipClk => chipCounters[2][0][2].CLK
chipClk => chipCounters[2][0][1].CLK
chipClk => chipCounters[2][0][0].CLK
chipClk => chipCounters[2][1][8].CLK
chipClk => chipCounters[2][1][7].CLK
chipClk => chipCounters[2][1][6].CLK
chipClk => chipCounters[2][1][5].CLK
chipClk => chipCounters[2][1][4].CLK
chipClk => chipCounters[2][1][3].CLK
chipClk => chipCounters[2][1][2].CLK
chipClk => chipCounters[2][1][1].CLK
chipClk => chipCounters[2][1][0].CLK
chipClk => chipCounters[2][2][8].CLK
chipClk => chipCounters[2][2][7].CLK
chipClk => chipCounters[2][2][6].CLK
chipClk => chipCounters[2][2][5].CLK
chipClk => chipCounters[2][2][4].CLK
chipClk => chipCounters[2][2][3].CLK
chipClk => chipCounters[2][2][2].CLK
chipClk => chipCounters[2][2][1].CLK
chipClk => chipCounters[2][2][0].CLK
chipClk => chipCounters[2][3][8].CLK
chipClk => chipCounters[2][3][7].CLK
chipClk => chipCounters[2][3][6].CLK
chipClk => chipCounters[2][3][5].CLK
chipClk => chipCounters[2][3][4].CLK
chipClk => chipCounters[2][3][3].CLK
chipClk => chipCounters[2][3][2].CLK
chipClk => chipCounters[2][3][1].CLK
chipClk => chipCounters[2][3][0].CLK
chipClk => chipCounters[2][4][8].CLK
chipClk => chipCounters[2][4][7].CLK
chipClk => chipCounters[2][4][6].CLK
chipClk => chipCounters[2][4][5].CLK
chipClk => chipCounters[2][4][4].CLK
chipClk => chipCounters[2][4][3].CLK
chipClk => chipCounters[2][4][2].CLK
chipClk => chipCounters[2][4][1].CLK
chipClk => chipCounters[2][4][0].CLK
chipClk => chipCounters[2][5][8].CLK
chipClk => chipCounters[2][5][7].CLK
chipClk => chipCounters[2][5][6].CLK
chipClk => chipCounters[2][5][5].CLK
chipClk => chipCounters[2][5][4].CLK
chipClk => chipCounters[2][5][3].CLK
chipClk => chipCounters[2][5][2].CLK
chipClk => chipCounters[2][5][1].CLK
chipClk => chipCounters[2][5][0].CLK
chipClk => chipCounters[3][0][8].CLK
chipClk => chipCounters[3][0][7].CLK
chipClk => chipCounters[3][0][6].CLK
chipClk => chipCounters[3][0][5].CLK
chipClk => chipCounters[3][0][4].CLK
chipClk => chipCounters[3][0][3].CLK
chipClk => chipCounters[3][0][2].CLK
chipClk => chipCounters[3][0][1].CLK
chipClk => chipCounters[3][0][0].CLK
chipClk => chipCounters[3][1][8].CLK
chipClk => chipCounters[3][1][7].CLK
chipClk => chipCounters[3][1][6].CLK
chipClk => chipCounters[3][1][5].CLK
chipClk => chipCounters[3][1][4].CLK
chipClk => chipCounters[3][1][3].CLK
chipClk => chipCounters[3][1][2].CLK
chipClk => chipCounters[3][1][1].CLK
chipClk => chipCounters[3][1][0].CLK
chipClk => chipCounters[3][2][8].CLK
chipClk => chipCounters[3][2][7].CLK
chipClk => chipCounters[3][2][6].CLK
chipClk => chipCounters[3][2][5].CLK
chipClk => chipCounters[3][2][4].CLK
chipClk => chipCounters[3][2][3].CLK
chipClk => chipCounters[3][2][2].CLK
chipClk => chipCounters[3][2][1].CLK
chipClk => chipCounters[3][2][0].CLK
chipClk => chipCounters[3][3][8].CLK
chipClk => chipCounters[3][3][7].CLK
chipClk => chipCounters[3][3][6].CLK
chipClk => chipCounters[3][3][5].CLK
chipClk => chipCounters[3][3][4].CLK
chipClk => chipCounters[3][3][3].CLK
chipClk => chipCounters[3][3][2].CLK
chipClk => chipCounters[3][3][1].CLK
chipClk => chipCounters[3][3][0].CLK
chipClk => chipCounters[3][4][8].CLK
chipClk => chipCounters[3][4][7].CLK
chipClk => chipCounters[3][4][6].CLK
chipClk => chipCounters[3][4][5].CLK
chipClk => chipCounters[3][4][4].CLK
chipClk => chipCounters[3][4][3].CLK
chipClk => chipCounters[3][4][2].CLK
chipClk => chipCounters[3][4][1].CLK
chipClk => chipCounters[3][4][0].CLK
chipClk => chipCounters[3][5][8].CLK
chipClk => chipCounters[3][5][7].CLK
chipClk => chipCounters[3][5][6].CLK
chipClk => chipCounters[3][5][5].CLK
chipClk => chipCounters[3][5][4].CLK
chipClk => chipCounters[3][5][3].CLK
chipClk => chipCounters[3][5][2].CLK
chipClk => chipCounters[3][5][1].CLK
chipClk => chipCounters[3][5][0].CLK
chipClk => chipCounters[4][0][8].CLK
chipClk => chipCounters[4][0][7].CLK
chipClk => chipCounters[4][0][6].CLK
chipClk => chipCounters[4][0][5].CLK
chipClk => chipCounters[4][0][4].CLK
chipClk => chipCounters[4][0][3].CLK
chipClk => chipCounters[4][0][2].CLK
chipClk => chipCounters[4][0][1].CLK
chipClk => chipCounters[4][0][0].CLK
chipClk => chipCounters[4][1][8].CLK
chipClk => chipCounters[4][1][7].CLK
chipClk => chipCounters[4][1][6].CLK
chipClk => chipCounters[4][1][5].CLK
chipClk => chipCounters[4][1][4].CLK
chipClk => chipCounters[4][1][3].CLK
chipClk => chipCounters[4][1][2].CLK
chipClk => chipCounters[4][1][1].CLK
chipClk => chipCounters[4][1][0].CLK
chipClk => chipCounters[4][2][8].CLK
chipClk => chipCounters[4][2][7].CLK
chipClk => chipCounters[4][2][6].CLK
chipClk => chipCounters[4][2][5].CLK
chipClk => chipCounters[4][2][4].CLK
chipClk => chipCounters[4][2][3].CLK
chipClk => chipCounters[4][2][2].CLK
chipClk => chipCounters[4][2][1].CLK
chipClk => chipCounters[4][2][0].CLK
chipClk => chipCounters[4][3][8].CLK
chipClk => chipCounters[4][3][7].CLK
chipClk => chipCounters[4][3][6].CLK
chipClk => chipCounters[4][3][5].CLK
chipClk => chipCounters[4][3][4].CLK
chipClk => chipCounters[4][3][3].CLK
chipClk => chipCounters[4][3][2].CLK
chipClk => chipCounters[4][3][1].CLK
chipClk => chipCounters[4][3][0].CLK
chipClk => chipCounters[4][4][8].CLK
chipClk => chipCounters[4][4][7].CLK
chipClk => chipCounters[4][4][6].CLK
chipClk => chipCounters[4][4][5].CLK
chipClk => chipCounters[4][4][4].CLK
chipClk => chipCounters[4][4][3].CLK
chipClk => chipCounters[4][4][2].CLK
chipClk => chipCounters[4][4][1].CLK
chipClk => chipCounters[4][4][0].CLK
chipClk => chipCounters[4][5][8].CLK
chipClk => chipCounters[4][5][7].CLK
chipClk => chipCounters[4][5][6].CLK
chipClk => chipCounters[4][5][5].CLK
chipClk => chipCounters[4][5][4].CLK
chipClk => chipCounters[4][5][3].CLK
chipClk => chipCounters[4][5][2].CLK
chipClk => chipCounters[4][5][1].CLK
chipClk => chipCounters[4][5][0].CLK
chipClk => chipCounters[5][0][8].CLK
chipClk => chipCounters[5][0][7].CLK
chipClk => chipCounters[5][0][6].CLK
chipClk => chipCounters[5][0][5].CLK
chipClk => chipCounters[5][0][4].CLK
chipClk => chipCounters[5][0][3].CLK
chipClk => chipCounters[5][0][2].CLK
chipClk => chipCounters[5][0][1].CLK
chipClk => chipCounters[5][0][0].CLK
chipClk => chipCounters[5][1][8].CLK
chipClk => chipCounters[5][1][7].CLK
chipClk => chipCounters[5][1][6].CLK
chipClk => chipCounters[5][1][5].CLK
chipClk => chipCounters[5][1][4].CLK
chipClk => chipCounters[5][1][3].CLK
chipClk => chipCounters[5][1][2].CLK
chipClk => chipCounters[5][1][1].CLK
chipClk => chipCounters[5][1][0].CLK
chipClk => chipCounters[5][2][8].CLK
chipClk => chipCounters[5][2][7].CLK
chipClk => chipCounters[5][2][6].CLK
chipClk => chipCounters[5][2][5].CLK
chipClk => chipCounters[5][2][4].CLK
chipClk => chipCounters[5][2][3].CLK
chipClk => chipCounters[5][2][2].CLK
chipClk => chipCounters[5][2][1].CLK
chipClk => chipCounters[5][2][0].CLK
chipClk => chipCounters[5][3][8].CLK
chipClk => chipCounters[5][3][7].CLK
chipClk => chipCounters[5][3][6].CLK
chipClk => chipCounters[5][3][5].CLK
chipClk => chipCounters[5][3][4].CLK
chipClk => chipCounters[5][3][3].CLK
chipClk => chipCounters[5][3][2].CLK
chipClk => chipCounters[5][3][1].CLK
chipClk => chipCounters[5][3][0].CLK
chipClk => chipCounters[5][4][8].CLK
chipClk => chipCounters[5][4][7].CLK
chipClk => chipCounters[5][4][6].CLK
chipClk => chipCounters[5][4][5].CLK
chipClk => chipCounters[5][4][4].CLK
chipClk => chipCounters[5][4][3].CLK
chipClk => chipCounters[5][4][2].CLK
chipClk => chipCounters[5][4][1].CLK
chipClk => chipCounters[5][4][0].CLK
chipClk => chipCounters[5][5][8].CLK
chipClk => chipCounters[5][5][7].CLK
chipClk => chipCounters[5][5][6].CLK
chipClk => chipCounters[5][5][5].CLK
chipClk => chipCounters[5][5][4].CLK
chipClk => chipCounters[5][5][3].CLK
chipClk => chipCounters[5][5][2].CLK
chipClk => chipCounters[5][5][1].CLK
chipClk => chipCounters[5][5][0].CLK
chipClk => chipCounters[6][0][8].CLK
chipClk => chipCounters[6][0][7].CLK
chipClk => chipCounters[6][0][6].CLK
chipClk => chipCounters[6][0][5].CLK
chipClk => chipCounters[6][0][4].CLK
chipClk => chipCounters[6][0][3].CLK
chipClk => chipCounters[6][0][2].CLK
chipClk => chipCounters[6][0][1].CLK
chipClk => chipCounters[6][0][0].CLK
chipClk => chipCounters[6][1][8].CLK
chipClk => chipCounters[6][1][7].CLK
chipClk => chipCounters[6][1][6].CLK
chipClk => chipCounters[6][1][5].CLK
chipClk => chipCounters[6][1][4].CLK
chipClk => chipCounters[6][1][3].CLK
chipClk => chipCounters[6][1][2].CLK
chipClk => chipCounters[6][1][1].CLK
chipClk => chipCounters[6][1][0].CLK
chipClk => chipCounters[6][2][8].CLK
chipClk => chipCounters[6][2][7].CLK
chipClk => chipCounters[6][2][6].CLK
chipClk => chipCounters[6][2][5].CLK
chipClk => chipCounters[6][2][4].CLK
chipClk => chipCounters[6][2][3].CLK
chipClk => chipCounters[6][2][2].CLK
chipClk => chipCounters[6][2][1].CLK
chipClk => chipCounters[6][2][0].CLK
chipClk => chipCounters[6][3][8].CLK
chipClk => chipCounters[6][3][7].CLK
chipClk => chipCounters[6][3][6].CLK
chipClk => chipCounters[6][3][5].CLK
chipClk => chipCounters[6][3][4].CLK
chipClk => chipCounters[6][3][3].CLK
chipClk => chipCounters[6][3][2].CLK
chipClk => chipCounters[6][3][1].CLK
chipClk => chipCounters[6][3][0].CLK
chipClk => chipCounters[6][4][8].CLK
chipClk => chipCounters[6][4][7].CLK
chipClk => chipCounters[6][4][6].CLK
chipClk => chipCounters[6][4][5].CLK
chipClk => chipCounters[6][4][4].CLK
chipClk => chipCounters[6][4][3].CLK
chipClk => chipCounters[6][4][2].CLK
chipClk => chipCounters[6][4][1].CLK
chipClk => chipCounters[6][4][0].CLK
chipClk => chipCounters[6][5][8].CLK
chipClk => chipCounters[6][5][7].CLK
chipClk => chipCounters[6][5][6].CLK
chipClk => chipCounters[6][5][5].CLK
chipClk => chipCounters[6][5][4].CLK
chipClk => chipCounters[6][5][3].CLK
chipClk => chipCounters[6][5][2].CLK
chipClk => chipCounters[6][5][1].CLK
chipClk => chipCounters[6][5][0].CLK
Lt => process4~0.IN0
Lt => process8~1.IN0
Lt => process4~2.IN0
Rt => process4~2.IN1
Rt => process8~1.IN1
Rt => process4~0.IN1
button => process8~2.IN0
button => process4~1.IN0
button => process4~3.IN1
inReplay => process15~278.IN0
inReplay => process15~279.IN0
inReplay => process15~280.IN0
inToMenu => process15~279.IN1
inToMenu => process15~278.IN1
inToMenu => process15~280.IN1
reset => drawCounter[5].ACLR
reset => drawCounter[4].ACLR
reset => drawCounter[3].ACLR
reset => drawCounter[2].ACLR
reset => drawCounter[1].ACLR
reset => drawCounter[0].ACLR
reset => fieldMap[0][0][1].PRESET
reset => fieldMap[0][0][0].PRESET
reset => fieldMap[0][1][1].PRESET
reset => fieldMap[0][1][0].PRESET
reset => fieldMap[0][2][1].PRESET
reset => fieldMap[0][2][0].PRESET
reset => fieldMap[0][3][1].PRESET
reset => fieldMap[0][3][0].PRESET
reset => fieldMap[0][4][1].PRESET
reset => fieldMap[0][4][0].PRESET
reset => fieldMap[0][5][1].PRESET
reset => fieldMap[0][5][0].PRESET
reset => fieldMap[1][0][1].PRESET
reset => fieldMap[1][0][0].PRESET
reset => fieldMap[1][1][1].PRESET
reset => fieldMap[1][1][0].PRESET
reset => fieldMap[1][2][1].PRESET
reset => fieldMap[1][2][0].PRESET
reset => fieldMap[1][3][1].PRESET
reset => fieldMap[1][3][0].PRESET
reset => fieldMap[1][4][1].PRESET
reset => fieldMap[1][4][0].PRESET
reset => fieldMap[1][5][1].PRESET
reset => fieldMap[1][5][0].PRESET
reset => fieldMap[2][0][1].PRESET
reset => fieldMap[2][0][0].PRESET
reset => fieldMap[2][1][1].PRESET
reset => fieldMap[2][1][0].PRESET
reset => fieldMap[2][2][1].PRESET
reset => fieldMap[2][2][0].PRESET
reset => fieldMap[2][3][1].PRESET
reset => fieldMap[2][3][0].PRESET
reset => fieldMap[2][4][1].PRESET
reset => fieldMap[2][4][0].PRESET
reset => fieldMap[2][5][1].PRESET
reset => fieldMap[2][5][0].PRESET
reset => fieldMap[3][0][1].PRESET
reset => fieldMap[3][0][0].PRESET
reset => fieldMap[3][1][1].PRESET
reset => fieldMap[3][1][0].PRESET
reset => fieldMap[3][2][1].PRESET
reset => fieldMap[3][2][0].PRESET
reset => fieldMap[3][3][1].PRESET
reset => fieldMap[3][3][0].PRESET
reset => fieldMap[3][4][1].PRESET
reset => fieldMap[3][4][0].PRESET
reset => fieldMap[3][5][1].PRESET
reset => fieldMap[3][5][0].PRESET
reset => fieldMap[4][0][1].PRESET
reset => fieldMap[4][0][0].PRESET
reset => fieldMap[4][1][1].PRESET
reset => fieldMap[4][1][0].PRESET
reset => fieldMap[4][2][1].PRESET
reset => fieldMap[4][2][0].PRESET
reset => fieldMap[4][3][1].PRESET
reset => fieldMap[4][3][0].PRESET
reset => fieldMap[4][4][1].PRESET
reset => fieldMap[4][4][0].PRESET
reset => fieldMap[4][5][1].PRESET
reset => fieldMap[4][5][0].PRESET
reset => fieldMap[5][0][1].PRESET
reset => fieldMap[5][0][0].PRESET
reset => fieldMap[5][1][1].PRESET
reset => fieldMap[5][1][0].PRESET
reset => fieldMap[5][2][1].PRESET
reset => fieldMap[5][2][0].PRESET
reset => fieldMap[5][3][1].PRESET
reset => fieldMap[5][3][0].PRESET
reset => fieldMap[5][4][1].PRESET
reset => fieldMap[5][4][0].PRESET
reset => fieldMap[5][5][1].PRESET
reset => fieldMap[5][5][0].PRESET
reset => fieldMap[6][0][1].PRESET
reset => fieldMap[6][0][0].PRESET
reset => fieldMap[6][1][1].PRESET
reset => fieldMap[6][1][0].PRESET
reset => fieldMap[6][2][1].PRESET
reset => fieldMap[6][2][0].PRESET
reset => fieldMap[6][3][1].PRESET
reset => fieldMap[6][3][0].PRESET
reset => fieldMap[6][4][1].PRESET
reset => fieldMap[6][4][0].PRESET
reset => fieldMap[6][5][1].PRESET
reset => fieldMap[6][5][0].PRESET
reset => index[0][2].ACLR
reset => index[0][1].ACLR
reset => index[0][0].ACLR
reset => index[1][2].ACLR
reset => index[1][1].ACLR
reset => index[1][0].ACLR
reset => index[2][2].ACLR
reset => index[2][1].ACLR
reset => index[2][0].ACLR
reset => index[3][2].ACLR
reset => index[3][1].ACLR
reset => index[3][0].ACLR
reset => index[4][2].ACLR
reset => index[4][1].ACLR
reset => index[4][0].ACLR
reset => index[5][2].ACLR
reset => index[5][1].ACLR
reset => index[5][0].ACLR
reset => index[6][2].ACLR
reset => index[6][1].ACLR
reset => index[6][0].ACLR
reset => chipCounters[0][0][8].ACLR
reset => chipCounters[0][0][7].ACLR
reset => chipCounters[0][0][6].PRESET
reset => chipCounters[0][0][5].ACLR
reset => chipCounters[0][0][4].ACLR
reset => chipCounters[0][0][3].PRESET
reset => chipCounters[0][0][2].PRESET
reset => chipCounters[0][0][1].PRESET
reset => chipCounters[0][0][0].PRESET
reset => chipCounters[0][1][8].ACLR
reset => chipCounters[0][1][7].ACLR
reset => chipCounters[0][1][6].PRESET
reset => chipCounters[0][1][5].ACLR
reset => chipCounters[0][1][4].ACLR
reset => chipCounters[0][1][3].PRESET
reset => chipCounters[0][1][2].PRESET
reset => chipCounters[0][1][1].PRESET
reset => chipCounters[0][1][0].PRESET
reset => chipCounters[0][2][8].ACLR
reset => chipCounters[0][2][7].ACLR
reset => chipCounters[0][2][6].PRESET
reset => chipCounters[0][2][5].ACLR
reset => chipCounters[0][2][4].ACLR
reset => chipCounters[0][2][3].PRESET
reset => chipCounters[0][2][2].PRESET
reset => chipCounters[0][2][1].PRESET
reset => chipCounters[0][2][0].PRESET
reset => chipCounters[0][3][8].ACLR
reset => chipCounters[0][3][7].ACLR
reset => chipCounters[0][3][6].PRESET
reset => chipCounters[0][3][5].ACLR
reset => chipCounters[0][3][4].ACLR
reset => chipCounters[0][3][3].PRESET
reset => chipCounters[0][3][2].PRESET
reset => chipCounters[0][3][1].PRESET
reset => chipCounters[0][3][0].PRESET
reset => chipCounters[0][4][8].ACLR
reset => chipCounters[0][4][7].ACLR
reset => chipCounters[0][4][6].PRESET
reset => chipCounters[0][4][5].ACLR
reset => chipCounters[0][4][4].ACLR
reset => chipCounters[0][4][3].PRESET
reset => chipCounters[0][4][2].PRESET
reset => chipCounters[0][4][1].PRESET
reset => chipCounters[0][4][0].PRESET
reset => chipCounters[0][5][8].ACLR
reset => chipCounters[0][5][7].ACLR
reset => chipCounters[0][5][6].PRESET
reset => chipCounters[0][5][5].ACLR
reset => chipCounters[0][5][4].ACLR
reset => chipCounters[0][5][3].PRESET
reset => chipCounters[0][5][2].PRESET
reset => chipCounters[0][5][1].PRESET
reset => chipCounters[0][5][0].PRESET
reset => chipCounters[1][0][8].ACLR
reset => chipCounters[1][0][7].ACLR
reset => chipCounters[1][0][6].PRESET
reset => chipCounters[1][0][5].ACLR
reset => chipCounters[1][0][4].ACLR
reset => chipCounters[1][0][3].PRESET
reset => chipCounters[1][0][2].PRESET
reset => chipCounters[1][0][1].PRESET
reset => chipCounters[1][0][0].PRESET
reset => chipCounters[1][1][8].ACLR
reset => chipCounters[1][1][7].ACLR
reset => chipCounters[1][1][6].PRESET
reset => chipCounters[1][1][5].ACLR
reset => chipCounters[1][1][4].ACLR
reset => chipCounters[1][1][3].PRESET
reset => chipCounters[1][1][2].PRESET
reset => chipCounters[1][1][1].PRESET
reset => chipCounters[1][1][0].PRESET
reset => chipCounters[1][2][8].ACLR
reset => chipCounters[1][2][7].ACLR
reset => chipCounters[1][2][6].PRESET
reset => chipCounters[1][2][5].ACLR
reset => chipCounters[1][2][4].ACLR
reset => chipCounters[1][2][3].PRESET
reset => chipCounters[1][2][2].PRESET
reset => chipCounters[1][2][1].PRESET
reset => chipCounters[1][2][0].PRESET
reset => chipCounters[1][3][8].ACLR
reset => chipCounters[1][3][7].ACLR
reset => chipCounters[1][3][6].PRESET
reset => chipCounters[1][3][5].ACLR
reset => chipCounters[1][3][4].ACLR
reset => chipCounters[1][3][3].PRESET
reset => chipCounters[1][3][2].PRESET
reset => chipCounters[1][3][1].PRESET
reset => chipCounters[1][3][0].PRESET
reset => chipCounters[1][4][8].ACLR
reset => chipCounters[1][4][7].ACLR
reset => chipCounters[1][4][6].PRESET
reset => chipCounters[1][4][5].ACLR
reset => chipCounters[1][4][4].ACLR
reset => chipCounters[1][4][3].PRESET
reset => chipCounters[1][4][2].PRESET
reset => chipCounters[1][4][1].PRESET
reset => chipCounters[1][4][0].PRESET
reset => chipCounters[1][5][8].ACLR
reset => chipCounters[1][5][7].ACLR
reset => chipCounters[1][5][6].PRESET
reset => chipCounters[1][5][5].ACLR
reset => chipCounters[1][5][4].ACLR
reset => chipCounters[1][5][3].PRESET
reset => chipCounters[1][5][2].PRESET
reset => chipCounters[1][5][1].PRESET
reset => chipCounters[1][5][0].PRESET
reset => chipCounters[2][0][8].ACLR
reset => chipCounters[2][0][7].ACLR
reset => chipCounters[2][0][6].PRESET
reset => chipCounters[2][0][5].ACLR
reset => chipCounters[2][0][4].ACLR
reset => chipCounters[2][0][3].PRESET
reset => chipCounters[2][0][2].PRESET
reset => chipCounters[2][0][1].PRESET
reset => chipCounters[2][0][0].PRESET
reset => chipCounters[2][1][8].ACLR
reset => chipCounters[2][1][7].ACLR
reset => chipCounters[2][1][6].PRESET
reset => chipCounters[2][1][5].ACLR
reset => chipCounters[2][1][4].ACLR
reset => chipCounters[2][1][3].PRESET
reset => chipCounters[2][1][2].PRESET
reset => chipCounters[2][1][1].PRESET
reset => chipCounters[2][1][0].PRESET
reset => chipCounters[2][2][8].ACLR
reset => chipCounters[2][2][7].ACLR
reset => chipCounters[2][2][6].PRESET
reset => chipCounters[2][2][5].ACLR
reset => chipCounters[2][2][4].ACLR
reset => chipCounters[2][2][3].PRESET
reset => chipCounters[2][2][2].PRESET
reset => chipCounters[2][2][1].PRESET
reset => chipCounters[2][2][0].PRESET
reset => chipCounters[2][3][8].ACLR
reset => chipCounters[2][3][7].ACLR
reset => chipCounters[2][3][6].PRESET
reset => chipCounters[2][3][5].ACLR
reset => chipCounters[2][3][4].ACLR
reset => chipCounters[2][3][3].PRESET
reset => chipCounters[2][3][2].PRESET
reset => chipCounters[2][3][1].PRESET
reset => chipCounters[2][3][0].PRESET
reset => chipCounters[2][4][8].ACLR
reset => chipCounters[2][4][7].ACLR
reset => chipCounters[2][4][6].PRESET
reset => chipCounters[2][4][5].ACLR
reset => chipCounters[2][4][4].ACLR
reset => chipCounters[2][4][3].PRESET
reset => chipCounters[2][4][2].PRESET
reset => chipCounters[2][4][1].PRESET
reset => chipCounters[2][4][0].PRESET
reset => chipCounters[2][5][8].ACLR
reset => chipCounters[2][5][7].ACLR
reset => chipCounters[2][5][6].PRESET
reset => chipCounters[2][5][5].ACLR
reset => chipCounters[2][5][4].ACLR
reset => chipCounters[2][5][3].PRESET
reset => chipCounters[2][5][2].PRESET
reset => chipCounters[2][5][1].PRESET
reset => chipCounters[2][5][0].PRESET
reset => chipCounters[3][0][8].ACLR
reset => chipCounters[3][0][7].ACLR
reset => chipCounters[3][0][6].PRESET
reset => chipCounters[3][0][5].ACLR
reset => chipCounters[3][0][4].ACLR
reset => chipCounters[3][0][3].PRESET
reset => chipCounters[3][0][2].PRESET
reset => chipCounters[3][0][1].PRESET
reset => chipCounters[3][0][0].PRESET
reset => chipCounters[3][1][8].ACLR
reset => chipCounters[3][1][7].ACLR
reset => chipCounters[3][1][6].PRESET
reset => chipCounters[3][1][5].ACLR
reset => chipCounters[3][1][4].ACLR
reset => chipCounters[3][1][3].PRESET
reset => chipCounters[3][1][2].PRESET
reset => chipCounters[3][1][1].PRESET
reset => chipCounters[3][1][0].PRESET
reset => chipCounters[3][2][8].ACLR
reset => chipCounters[3][2][7].ACLR
reset => chipCounters[3][2][6].PRESET
reset => chipCounters[3][2][5].ACLR
reset => chipCounters[3][2][4].ACLR
reset => chipCounters[3][2][3].PRESET
reset => chipCounters[3][2][2].PRESET
reset => chipCounters[3][2][1].PRESET
reset => chipCounters[3][2][0].PRESET
reset => chipCounters[3][3][8].ACLR
reset => chipCounters[3][3][7].ACLR
reset => chipCounters[3][3][6].PRESET
reset => chipCounters[3][3][5].ACLR
reset => chipCounters[3][3][4].ACLR
reset => chipCounters[3][3][3].PRESET
reset => chipCounters[3][3][2].PRESET
reset => chipCounters[3][3][1].PRESET
reset => chipCounters[3][3][0].PRESET
reset => chipCounters[3][4][8].ACLR
reset => chipCounters[3][4][7].ACLR
reset => chipCounters[3][4][6].PRESET
reset => chipCounters[3][4][5].ACLR
reset => chipCounters[3][4][4].ACLR
reset => chipCounters[3][4][3].PRESET
reset => chipCounters[3][4][2].PRESET
reset => chipCounters[3][4][1].PRESET
reset => chipCounters[3][4][0].PRESET
reset => chipCounters[3][5][8].ACLR
reset => chipCounters[3][5][7].ACLR
reset => chipCounters[3][5][6].PRESET
reset => chipCounters[3][5][5].ACLR
reset => chipCounters[3][5][4].ACLR
reset => chipCounters[3][5][3].PRESET
reset => chipCounters[3][5][2].PRESET
reset => chipCounters[3][5][1].PRESET
reset => chipCounters[3][5][0].PRESET
reset => chipCounters[4][0][8].ACLR
reset => chipCounters[4][0][7].ACLR
reset => chipCounters[4][0][6].PRESET
reset => chipCounters[4][0][5].ACLR
reset => chipCounters[4][0][4].ACLR
reset => chipCounters[4][0][3].PRESET
reset => chipCounters[4][0][2].PRESET
reset => chipCounters[4][0][1].PRESET
reset => chipCounters[4][0][0].PRESET
reset => chipCounters[4][1][8].ACLR
reset => chipCounters[4][1][7].ACLR
reset => chipCounters[4][1][6].PRESET
reset => chipCounters[4][1][5].ACLR
reset => chipCounters[4][1][4].ACLR
reset => chipCounters[4][1][3].PRESET
reset => chipCounters[4][1][2].PRESET
reset => chipCounters[4][1][1].PRESET
reset => chipCounters[4][1][0].PRESET
reset => chipCounters[4][2][8].ACLR
reset => chipCounters[4][2][7].ACLR
reset => chipCounters[4][2][6].PRESET
reset => chipCounters[4][2][5].ACLR
reset => chipCounters[4][2][4].ACLR
reset => chipCounters[4][2][3].PRESET
reset => chipCounters[4][2][2].PRESET
reset => chipCounters[4][2][1].PRESET
reset => chipCounters[4][2][0].PRESET
reset => chipCounters[4][3][8].ACLR
reset => chipCounters[4][3][7].ACLR
reset => chipCounters[4][3][6].PRESET
reset => chipCounters[4][3][5].ACLR
reset => chipCounters[4][3][4].ACLR
reset => chipCounters[4][3][3].PRESET
reset => chipCounters[4][3][2].PRESET
reset => chipCounters[4][3][1].PRESET
reset => chipCounters[4][3][0].PRESET
reset => chipCounters[4][4][8].ACLR
reset => chipCounters[4][4][7].ACLR
reset => chipCounters[4][4][6].PRESET
reset => chipCounters[4][4][5].ACLR
reset => chipCounters[4][4][4].ACLR
reset => chipCounters[4][4][3].PRESET
reset => chipCounters[4][4][2].PRESET
reset => chipCounters[4][4][1].PRESET
reset => chipCounters[4][4][0].PRESET
reset => chipCounters[4][5][8].ACLR
reset => chipCounters[4][5][7].ACLR
reset => chipCounters[4][5][6].PRESET
reset => chipCounters[4][5][5].ACLR
reset => chipCounters[4][5][4].ACLR
reset => chipCounters[4][5][3].PRESET
reset => chipCounters[4][5][2].PRESET
reset => chipCounters[4][5][1].PRESET
reset => chipCounters[4][5][0].PRESET
reset => chipCounters[5][0][8].ACLR
reset => chipCounters[5][0][7].ACLR
reset => chipCounters[5][0][6].PRESET
reset => chipCounters[5][0][5].ACLR
reset => chipCounters[5][0][4].ACLR
reset => chipCounters[5][0][3].PRESET
reset => chipCounters[5][0][2].PRESET
reset => chipCounters[5][0][1].PRESET
reset => chipCounters[5][0][0].PRESET
reset => chipCounters[5][1][8].ACLR
reset => chipCounters[5][1][7].ACLR
reset => chipCounters[5][1][6].PRESET
reset => chipCounters[5][1][5].ACLR
reset => chipCounters[5][1][4].ACLR
reset => chipCounters[5][1][3].PRESET
reset => chipCounters[5][1][2].PRESET
reset => chipCounters[5][1][1].PRESET
reset => chipCounters[5][1][0].PRESET
reset => chipCounters[5][2][8].ACLR
reset => chipCounters[5][2][7].ACLR
reset => chipCounters[5][2][6].PRESET
reset => chipCounters[5][2][5].ACLR
reset => chipCounters[5][2][4].ACLR
reset => chipCounters[5][2][3].PRESET
reset => chipCounters[5][2][2].PRESET
reset => chipCounters[5][2][1].PRESET
reset => chipCounters[5][2][0].PRESET
reset => chipCounters[5][3][8].ACLR
reset => chipCounters[5][3][7].ACLR
reset => chipCounters[5][3][6].PRESET
reset => chipCounters[5][3][5].ACLR
reset => chipCounters[5][3][4].ACLR
reset => chipCounters[5][3][3].PRESET
reset => chipCounters[5][3][2].PRESET
reset => chipCounters[5][3][1].PRESET
reset => chipCounters[5][3][0].PRESET
reset => chipCounters[5][4][8].ACLR
reset => chipCounters[5][4][7].ACLR
reset => chipCounters[5][4][6].PRESET
reset => chipCounters[5][4][5].ACLR
reset => chipCounters[5][4][4].ACLR
reset => chipCounters[5][4][3].PRESET
reset => chipCounters[5][4][2].PRESET
reset => chipCounters[5][4][1].PRESET
reset => chipCounters[5][4][0].PRESET
reset => chipCounters[5][5][8].ACLR
reset => chipCounters[5][5][7].ACLR
reset => chipCounters[5][5][6].PRESET
reset => chipCounters[5][5][5].ACLR
reset => chipCounters[5][5][4].ACLR
reset => chipCounters[5][5][3].PRESET
reset => chipCounters[5][5][2].PRESET
reset => chipCounters[5][5][1].PRESET
reset => chipCounters[5][5][0].PRESET
reset => chipCounters[6][0][8].ACLR
reset => chipCounters[6][0][7].ACLR
reset => chipCounters[6][0][6].PRESET
reset => chipCounters[6][0][5].ACLR
reset => chipCounters[6][0][4].ACLR
reset => chipCounters[6][0][3].PRESET
reset => chipCounters[6][0][2].PRESET
reset => chipCounters[6][0][1].PRESET
reset => chipCounters[6][0][0].PRESET
reset => chipCounters[6][1][8].ACLR
reset => chipCounters[6][1][7].ACLR
reset => chipCounters[6][1][6].PRESET
reset => chipCounters[6][1][5].ACLR
reset => chipCounters[6][1][4].ACLR
reset => chipCounters[6][1][3].PRESET
reset => chipCounters[6][1][2].PRESET
reset => chipCounters[6][1][1].PRESET
reset => chipCounters[6][1][0].PRESET
reset => chipCounters[6][2][8].ACLR
reset => chipCounters[6][2][7].ACLR
reset => chipCounters[6][2][6].PRESET
reset => chipCounters[6][2][5].ACLR
reset => chipCounters[6][2][4].ACLR
reset => chipCounters[6][2][3].PRESET
reset => chipCounters[6][2][2].PRESET
reset => chipCounters[6][2][1].PRESET
reset => chipCounters[6][2][0].PRESET
reset => chipCounters[6][3][8].ACLR
reset => chipCounters[6][3][7].ACLR
reset => chipCounters[6][3][6].PRESET
reset => chipCounters[6][3][5].ACLR
reset => chipCounters[6][3][4].ACLR
reset => chipCounters[6][3][3].PRESET
reset => chipCounters[6][3][2].PRESET
reset => chipCounters[6][3][1].PRESET
reset => chipCounters[6][3][0].PRESET
reset => chipCounters[6][4][8].ACLR
reset => chipCounters[6][4][7].ACLR
reset => chipCounters[6][4][6].PRESET
reset => chipCounters[6][4][5].ACLR
reset => chipCounters[6][4][4].ACLR
reset => chipCounters[6][4][3].PRESET
reset => chipCounters[6][4][2].PRESET
reset => chipCounters[6][4][1].PRESET
reset => chipCounters[6][4][0].PRESET
reset => chipCounters[6][5][8].ACLR
reset => chipCounters[6][5][7].ACLR
reset => chipCounters[6][5][6].PRESET
reset => chipCounters[6][5][5].ACLR
reset => chipCounters[6][5][4].ACLR
reset => chipCounters[6][5][3].PRESET
reset => chipCounters[6][5][2].PRESET
reset => chipCounters[6][5][1].PRESET
reset => chipCounters[6][5][0].PRESET
reset => prev_drawState~3.OUTPUTSELECT
reset => prev_drawState~2.OUTPUTSELECT
reset => prev_drawState~1.OUTPUTSELECT
reset => prev_drawState~0.OUTPUTSELECT
reset => prev_cursorState~6.OUTPUTSELECT
reset => prev_cursorState~5.OUTPUTSELECT
reset => prev_cursorState~4.OUTPUTSELECT
reset => prev_cursorState~3.OUTPUTSELECT
reset => prev_cursorState~2.OUTPUTSELECT
reset => prev_cursorState~1.OUTPUTSELECT
reset => prev_cursorState~0.OUTPUTSELECT
reset => startGame.DATAB
reset => drawFlag.ENA
reset => player.ENA
reset => prev_gameState~1.IN1
dena => Selector127.IN4
dena => Selector128.IN4
dena => r[9]~326.OUTPUTSELECT
dena => g[9]~140.OUTPUTSELECT
dena => b[9]~184.OUTPUTSELECT
dena => b~366.OUTPUTSELECT
dena => g~141.OUTPUTSELECT
dena => r~509.OUTPUTSELECT
dena => b~365.OUTPUTSELECT
dena => r~328.OUTPUTSELECT
dena => r[9]~327.IN0
hsync => yPix[9].CLK
hsync => yPix[8].CLK
hsync => yPix[7].CLK
hsync => yPix[6].CLK
hsync => yPix[5].CLK
hsync => yPix[4].CLK
hsync => yPix[3].CLK
hsync => yPix[2].CLK
hsync => yPix[1].CLK
hsync => yPix[0].CLK
hActive => number~9.OUTPUTSELECT
hActive => number~8.OUTPUTSELECT
hActive => number~7.OUTPUTSELECT
hActive => number~6.OUTPUTSELECT
hActive => number~5.OUTPUTSELECT
hActive => number~4.OUTPUTSELECT
hActive => number~3.OUTPUTSELECT
hActive => number~2.OUTPUTSELECT
hActive => number~1.OUTPUTSELECT
hActive => number~0.OUTPUTSELECT
vActive => number~19.OUTPUTSELECT
vActive => number~18.OUTPUTSELECT
vActive => number~17.OUTPUTSELECT
vActive => number~16.OUTPUTSELECT
vActive => number~15.OUTPUTSELECT
vActive => number~14.OUTPUTSELECT
vActive => number~13.OUTPUTSELECT
vActive => number~12.OUTPUTSELECT
vActive => number~11.OUTPUTSELECT
vActive => number~10.OUTPUTSELECT
replay <= replay~reg0.DB_MAX_OUTPUT_PORT_TYPE
toMenu <= toMenu~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[8] <= g[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
g[9] <= g[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= b[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= b[9]$latch.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|kbDecoder:inst7
clk50 => prev_ps2Flag.CLK
clk50 => Up~reg0.CLK
clk50 => Down~reg0.CLK
clk50 => Rght~reg0.CLK
clk50 => Lft~reg0.CLK
clk50 => SB~reg0.CLK
clk50 => Replay~reg0.CLK
clk50 => toMenu~reg0.CLK
word[0] => Mux6.IN9
word[0] => Mux5.IN9
word[0] => Mux4.IN9
word[0] => Mux3.IN9
word[0] => Mux2.IN9
word[0] => Mux1.IN9
word[0] => Mux0.IN9
word[1] => Mux6.IN8
word[1] => Mux5.IN8
word[1] => Mux4.IN8
word[1] => Mux3.IN8
word[1] => Mux2.IN8
word[1] => Mux1.IN8
word[1] => Mux0.IN8
word[2] => Mux6.IN7
word[2] => Mux5.IN7
word[2] => Mux4.IN7
word[2] => Mux3.IN7
word[2] => Mux2.IN7
word[2] => Mux1.IN7
word[2] => Mux0.IN7
word[3] => Mux6.IN6
word[3] => Mux5.IN6
word[3] => Mux4.IN6
word[3] => Mux3.IN6
word[3] => Mux2.IN6
word[3] => Mux1.IN6
word[3] => Mux0.IN6
word[4] => Mux6.IN5
word[4] => Mux5.IN5
word[4] => Mux4.IN5
word[4] => Mux3.IN5
word[4] => Mux2.IN5
word[4] => Mux1.IN5
word[4] => Mux0.IN5
word[5] => Mux6.IN4
word[5] => Mux5.IN4
word[5] => Mux4.IN4
word[5] => Mux3.IN4
word[5] => Mux2.IN4
word[5] => Mux1.IN4
word[5] => Mux0.IN4
word[6] => Mux6.IN3
word[6] => Mux5.IN3
word[6] => Mux4.IN3
word[6] => Mux3.IN3
word[6] => Mux2.IN3
word[6] => Mux1.IN3
word[6] => Mux0.IN3
word[7] => Mux6.IN2
word[7] => Mux5.IN2
word[7] => Mux4.IN2
word[7] => Mux3.IN2
word[7] => Mux2.IN2
word[7] => Mux1.IN2
word[7] => Mux0.IN2
ps2flag => prev_ps2Flag.DATAIN
ps2flag => process1~0.IN1
Up <= Up~reg0.DB_MAX_OUTPUT_PORT_TYPE
Down <= Down~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lft <= Lft~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rght <= Rght~reg0.DB_MAX_OUTPUT_PORT_TYPE
Replay <= Replay~reg0.DB_MAX_OUTPUT_PORT_TYPE
toMenu <= toMenu~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB <= SB~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|keyboard:inst8
clk50 => debounce:deb1.clk50
clk50 => counter[11].CLK
clk50 => counter[10].CLK
clk50 => counter[9].CLK
clk50 => counter[8].CLK
clk50 => counter[7].CLK
clk50 => counter[6].CLK
clk50 => counter[5].CLK
clk50 => counter[4].CLK
clk50 => counter[3].CLK
clk50 => counter[2].CLK
clk50 => counter[1].CLK
clk50 => counter[0].CLK
clk50 => ps2Flag~reg0.CLK
clk50 => ps2Out[7]~reg0.CLK
clk50 => ps2Out[6]~reg0.CLK
clk50 => ps2Out[5]~reg0.CLK
clk50 => ps2Out[4]~reg0.CLK
clk50 => ps2Out[3]~reg0.CLK
clk50 => ps2Out[2]~reg0.CLK
clk50 => ps2Out[1]~reg0.CLK
clk50 => ps2Out[0]~reg0.CLK
clk50 => debounce:deb0.clk50
ps2Clk => debounce:deb0.debIn
ps2Data => debounce:deb1.debIn
ps2Out[0] <= ps2Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[1] <= ps2Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[2] <= ps2Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[3] <= ps2Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[4] <= ps2Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[5] <= ps2Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[6] <= ps2Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Out[7] <= ps2Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2Flag <= ps2Flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|keyboard:inst8|debounce:deb0
clk50 => FF[1].CLK
clk50 => FF[0].CLK
clk50 => counter[8].CLK
clk50 => counter[7].CLK
clk50 => counter[6].CLK
clk50 => counter[5].CLK
clk50 => counter[4].CLK
clk50 => counter[3].CLK
clk50 => counter[2].CLK
clk50 => counter[1].CLK
clk50 => counter[0].CLK
clk50 => debOut~reg0.CLK
debIn => FF[0].DATAIN
debOut <= debOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|keyboard:inst8|debounce:deb1
clk50 => FF[1].CLK
clk50 => FF[0].CLK
clk50 => counter[8].CLK
clk50 => counter[7].CLK
clk50 => counter[6].CLK
clk50 => counter[5].CLK
clk50 => counter[4].CLK
clk50 => counter[3].CLK
clk50 => counter[2].CLK
clk50 => counter[1].CLK
clk50 => counter[0].CLK
clk50 => debOut~reg0.CLK
debIn => FF[0].DATAIN
debOut <= debOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|lcdDriver:inst1
clk => counter[30].CLK
clk => counter[29].CLK
clk => counter[28].CLK
clk => counter[27].CLK
clk => counter[26].CLK
clk => counter[25].CLK
clk => counter[24].CLK
clk => counter[23].CLK
clk => counter[22].CLK
clk => counter[21].CLK
clk => counter[20].CLK
clk => counter[19].CLK
clk => counter[18].CLK
clk => counter[17].CLK
clk => counter[16].CLK
clk => counter[15].CLK
clk => counter[14].CLK
clk => counter[13].CLK
clk => counter[12].CLK
clk => counter[11].CLK
clk => counter[10].CLK
clk => counter[9].CLK
clk => counter[8].CLK
clk => counter[7].CLK
clk => counter[6].CLK
clk => counter[5].CLK
clk => counter[4].CLK
clk => counter[3].CLK
clk => counter[2].CLK
clk => counter[1].CLK
clk => counter[0].CLK
clk => E~reg0.CLK
reset => prevState~9.OUTPUTSELECT
reset => prevState~8.OUTPUTSELECT
reset => prevState~7.OUTPUTSELECT
reset => prevState~6.OUTPUTSELECT
reset => prevState~5.OUTPUTSELECT
reset => prevState~4.OUTPUTSELECT
reset => prevState~3.OUTPUTSELECT
reset => prevState~2.OUTPUTSELECT
reset => prevState~1.OUTPUTSELECT
reset => prevState~0.OUTPUTSELECT
input1[0] => Mux4.IN19
input1[1] => Mux4.IN18
input1[1] => Mux3.IN10
input1[1] => Mux2.IN10
input1[1] => Mux1.IN10
input1[1] => Mux0.IN10
input1[2] => Mux4.IN17
input1[2] => Mux3.IN9
input1[2] => Mux2.IN9
input1[2] => Mux1.IN9
input1[2] => Mux0.IN9
input1[3] => Mux4.IN16
input1[3] => Mux3.IN8
input1[3] => Mux2.IN8
input1[3] => Mux1.IN8
input1[3] => Mux0.IN8
input1[3] => Selector4.IN6
input2[0] => Mux9.IN19
input2[1] => Mux9.IN18
input2[1] => Mux8.IN10
input2[1] => Mux7.IN10
input2[1] => Mux6.IN10
input2[1] => Mux5.IN10
input2[2] => Mux9.IN17
input2[2] => Mux8.IN9
input2[2] => Mux7.IN9
input2[2] => Mux6.IN9
input2[2] => Mux5.IN9
input2[3] => Mux9.IN16
input2[3] => Mux8.IN8
input2[3] => Mux7.IN8
input2[3] => Mux6.IN8
input2[3] => Mux5.IN8
input2[3] => Selector4.IN7
E <= E~reg0.DB_MAX_OUTPUT_PORT_TYPE
RS <= RS~0.DB_MAX_OUTPUT_PORT_TYPE
RW <= <GND>
dOut[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dOut[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dOut[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dOut[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dOut[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dOut[5] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dOut[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
dOut[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|Audio_Main:inst3
CLOCK_50 => CLOCK_50~0.IN2
CLOCK_27 => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
AUD_ADCDAT => AUD_ADCDAT~0.IN1
AUD_BCLK <= Audio_Controller:Audio_Controller.AUD_BCLK
AUD_ADCLRCK <= Audio_Controller:Audio_Controller.AUD_ADCLRCK
AUD_DACLRCK <= Audio_Controller:Audio_Controller.AUD_DACLRCK
I2C_SDAT <= avconf:avc.I2C_SDAT
AUD_XCK <= Audio_Controller:Audio_Controller.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller.AUD_DACDAT
I2C_SCLK <= avconf:avc.I2C_SCLK
SW[0] => Equal1.IN31
SW[1] => Equal1.IN30
SW[2] => Equal1.IN29
SW[3] => Equal1.IN28
SW[4] => Equal1.IN27
SW[5] => Equal1.IN26
SW[6] => Equal1.IN25
SW[7] => Equal1.IN24
SW[8] => Equal1.IN23
SW[9] => Equal1.IN22
SW[10] => Equal1.IN21
SW[11] => Equal1.IN20
SW[12] => Equal1.IN19
SW[13] => Equal1.IN18
SW[14] => Equal1.IN17
SW[15] => Equal1.IN16
SW[16] => Equal1.IN15
SW[17] => Equal1.IN14


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller
CLOCK_50 => CLOCK_50~0.IN6
reset => reset~0.IN3
clear_audio_in_memory => comb~0.IN1
read_audio_in => comb~2.IN1
read_audio_in => comb~1.IN1
clear_audio_out_memory => comb~3.IN1
left_channel_audio_out[1] => left_channel_audio_out[1]~31.IN1
left_channel_audio_out[2] => left_channel_audio_out[2]~30.IN1
left_channel_audio_out[3] => left_channel_audio_out[3]~29.IN1
left_channel_audio_out[4] => left_channel_audio_out[4]~28.IN1
left_channel_audio_out[5] => left_channel_audio_out[5]~27.IN1
left_channel_audio_out[6] => left_channel_audio_out[6]~26.IN1
left_channel_audio_out[7] => left_channel_audio_out[7]~25.IN1
left_channel_audio_out[8] => left_channel_audio_out[8]~24.IN1
left_channel_audio_out[9] => left_channel_audio_out[9]~23.IN1
left_channel_audio_out[10] => left_channel_audio_out[10]~22.IN1
left_channel_audio_out[11] => left_channel_audio_out[11]~21.IN1
left_channel_audio_out[12] => left_channel_audio_out[12]~20.IN1
left_channel_audio_out[13] => left_channel_audio_out[13]~19.IN1
left_channel_audio_out[14] => left_channel_audio_out[14]~18.IN1
left_channel_audio_out[15] => left_channel_audio_out[15]~17.IN1
left_channel_audio_out[16] => left_channel_audio_out[16]~16.IN1
left_channel_audio_out[17] => left_channel_audio_out[17]~15.IN1
left_channel_audio_out[18] => left_channel_audio_out[18]~14.IN1
left_channel_audio_out[19] => left_channel_audio_out[19]~13.IN1
left_channel_audio_out[20] => left_channel_audio_out[20]~12.IN1
left_channel_audio_out[21] => left_channel_audio_out[21]~11.IN1
left_channel_audio_out[22] => left_channel_audio_out[22]~10.IN1
left_channel_audio_out[23] => left_channel_audio_out[23]~9.IN1
left_channel_audio_out[24] => left_channel_audio_out[24]~8.IN1
left_channel_audio_out[25] => left_channel_audio_out[25]~7.IN1
left_channel_audio_out[26] => left_channel_audio_out[26]~6.IN1
left_channel_audio_out[27] => left_channel_audio_out[27]~5.IN1
left_channel_audio_out[28] => left_channel_audio_out[28]~4.IN1
left_channel_audio_out[29] => left_channel_audio_out[29]~3.IN1
left_channel_audio_out[30] => left_channel_audio_out[30]~2.IN1
left_channel_audio_out[31] => left_channel_audio_out[31]~1.IN1
left_channel_audio_out[32] => left_channel_audio_out[32]~0.IN1
right_channel_audio_out[1] => right_channel_audio_out[1]~31.IN1
right_channel_audio_out[2] => right_channel_audio_out[2]~30.IN1
right_channel_audio_out[3] => right_channel_audio_out[3]~29.IN1
right_channel_audio_out[4] => right_channel_audio_out[4]~28.IN1
right_channel_audio_out[5] => right_channel_audio_out[5]~27.IN1
right_channel_audio_out[6] => right_channel_audio_out[6]~26.IN1
right_channel_audio_out[7] => right_channel_audio_out[7]~25.IN1
right_channel_audio_out[8] => right_channel_audio_out[8]~24.IN1
right_channel_audio_out[9] => right_channel_audio_out[9]~23.IN1
right_channel_audio_out[10] => right_channel_audio_out[10]~22.IN1
right_channel_audio_out[11] => right_channel_audio_out[11]~21.IN1
right_channel_audio_out[12] => right_channel_audio_out[12]~20.IN1
right_channel_audio_out[13] => right_channel_audio_out[13]~19.IN1
right_channel_audio_out[14] => right_channel_audio_out[14]~18.IN1
right_channel_audio_out[15] => right_channel_audio_out[15]~17.IN1
right_channel_audio_out[16] => right_channel_audio_out[16]~16.IN1
right_channel_audio_out[17] => right_channel_audio_out[17]~15.IN1
right_channel_audio_out[18] => right_channel_audio_out[18]~14.IN1
right_channel_audio_out[19] => right_channel_audio_out[19]~13.IN1
right_channel_audio_out[20] => right_channel_audio_out[20]~12.IN1
right_channel_audio_out[21] => right_channel_audio_out[21]~11.IN1
right_channel_audio_out[22] => right_channel_audio_out[22]~10.IN1
right_channel_audio_out[23] => right_channel_audio_out[23]~9.IN1
right_channel_audio_out[24] => right_channel_audio_out[24]~8.IN1
right_channel_audio_out[25] => right_channel_audio_out[25]~7.IN1
right_channel_audio_out[26] => right_channel_audio_out[26]~6.IN1
right_channel_audio_out[27] => right_channel_audio_out[27]~5.IN1
right_channel_audio_out[28] => right_channel_audio_out[28]~4.IN1
right_channel_audio_out[29] => right_channel_audio_out[29]~3.IN1
right_channel_audio_out[30] => right_channel_audio_out[30]~2.IN1
right_channel_audio_out[31] => right_channel_audio_out[31]~1.IN1
right_channel_audio_out[32] => right_channel_audio_out[32]~0.IN1
write_audio_out => comb~7.IN1
write_audio_out => comb~6.IN1
AUD_ADCDAT => AUD_ADCDAT~0.IN1
AUD_BCLK <= AUD_BCLK~0
AUD_BCLK <= Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_ADCLRCK <= AUD_ADCLRCK~0
AUD_ADCLRCK <= Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <= AUD_DACLRCK~0
AUD_DACLRCK <= Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[32] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => cur_test_clk.CLK
clk => last_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge~0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => cur_test_clk.CLK
clk => last_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge~0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => cur_test_clk.CLK
clk => last_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge~0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk~0.IN3
reset => reset~0.IN3
bit_clk_rising_edge => bit_clk_rising_edge~0.IN1
bit_clk_falling_edge => bit_clk_falling_edge~0.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge~0.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge~0.IN1
done_channel_sync => comb~4.IN0
done_channel_sync => comb~1.IN1
serial_audio_in_data => data_in_shift_reg~63.DATAB
read_left_audio_data_en => comb~2.IN1
read_right_audio_data_en => comb~5.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => bit_counter[4].CLK
clk => bit_counter[3].CLK
clk => bit_counter[2].CLK
clk => bit_counter[1].CLK
clk => bit_counter[0].CLK
clk => counting~reg0.CLK
reset => counting~2.OUTPUTSELECT
reset => bit_counter~14.OUTPUTSELECT
reset => bit_counter~13.OUTPUTSELECT
reset => bit_counter~12.OUTPUTSELECT
reset => bit_counter~11.OUTPUTSELECT
reset => bit_counter~10.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always1~0.IN1
bit_clk_falling_edge => always0~0.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk~0.IN1
reset => reset~0.IN1
write_en => write_en~0.IN1
write_data[1] => write_data[1]~31.IN1
write_data[2] => write_data[2]~30.IN1
write_data[3] => write_data[3]~29.IN1
write_data[4] => write_data[4]~28.IN1
write_data[5] => write_data[5]~27.IN1
write_data[6] => write_data[6]~26.IN1
write_data[7] => write_data[7]~25.IN1
write_data[8] => write_data[8]~24.IN1
write_data[9] => write_data[9]~23.IN1
write_data[10] => write_data[10]~22.IN1
write_data[11] => write_data[11]~21.IN1
write_data[12] => write_data[12]~20.IN1
write_data[13] => write_data[13]~19.IN1
write_data[14] => write_data[14]~18.IN1
write_data[15] => write_data[15]~17.IN1
write_data[16] => write_data[16]~16.IN1
write_data[17] => write_data[17]~15.IN1
write_data[18] => write_data[18]~14.IN1
write_data[19] => write_data[19]~13.IN1
write_data[20] => write_data[20]~12.IN1
write_data[21] => write_data[21]~11.IN1
write_data[22] => write_data[22]~10.IN1
write_data[23] => write_data[23]~9.IN1
write_data[24] => write_data[24]~8.IN1
write_data[25] => write_data[25]~7.IN1
write_data[26] => write_data[26]~6.IN1
write_data[27] => write_data[27]~5.IN1
write_data[28] => write_data[28]~4.IN1
write_data[29] => write_data[29]~3.IN1
write_data[30] => write_data[30]~2.IN1
write_data[31] => write_data[31]~1.IN1
write_data[32] => write_data[32]~0.IN1
read_en => read_en~0.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => wait_state.IN1


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk~0.IN1
reset => reset~0.IN1
write_en => write_en~0.IN1
write_data[1] => write_data[1]~31.IN1
write_data[2] => write_data[2]~30.IN1
write_data[3] => write_data[3]~29.IN1
write_data[4] => write_data[4]~28.IN1
write_data[5] => write_data[5]~27.IN1
write_data[6] => write_data[6]~26.IN1
write_data[7] => write_data[7]~25.IN1
write_data[8] => write_data[8]~24.IN1
write_data[9] => write_data[9]~23.IN1
write_data[10] => write_data[10]~22.IN1
write_data[11] => write_data[11]~21.IN1
write_data[12] => write_data[12]~20.IN1
write_data[13] => write_data[13]~19.IN1
write_data[14] => write_data[14]~18.IN1
write_data[15] => write_data[15]~17.IN1
write_data[16] => write_data[16]~16.IN1
write_data[17] => write_data[17]~15.IN1
write_data[18] => write_data[18]~14.IN1
write_data[19] => write_data[19]~13.IN1
write_data[20] => write_data[20]~12.IN1
write_data[21] => write_data[21]~11.IN1
write_data[22] => write_data[22]~10.IN1
write_data[23] => write_data[23]~9.IN1
write_data[24] => write_data[24]~8.IN1
write_data[25] => write_data[25]~7.IN1
write_data[26] => write_data[26]~6.IN1
write_data[27] => write_data[27]~5.IN1
write_data[28] => write_data[28]~4.IN1
write_data[29] => write_data[29]~3.IN1
write_data[30] => write_data[30]~2.IN1
write_data[31] => write_data[31]~1.IN1
write_data[32] => write_data[32]~0.IN1
read_en => read_en~0.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => wait_state.IN1


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk~0.IN2
reset => reset~0.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg~31.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~30.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~29.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~28.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~27.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~26.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~25.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~24.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~23.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~22.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~21.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~20.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~19.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~18.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~17.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~16.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~15.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~14.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~13.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~12.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~11.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~10.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~9.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~8.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~7.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~6.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~5.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~4.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~3.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~2.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~1.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg~0.OUTPUTSELECT
left_right_clk_rising_edge => read_left_channel~0.IN1
left_right_clk_rising_edge => always4~0.IN0
left_right_clk_falling_edge => read_right_channel~0.IN1
left_right_clk_falling_edge => always4~0.IN1
left_channel_data[1] => left_channel_data[1]~31.IN1
left_channel_data[2] => left_channel_data[2]~30.IN1
left_channel_data[3] => left_channel_data[3]~29.IN1
left_channel_data[4] => left_channel_data[4]~28.IN1
left_channel_data[5] => left_channel_data[5]~27.IN1
left_channel_data[6] => left_channel_data[6]~26.IN1
left_channel_data[7] => left_channel_data[7]~25.IN1
left_channel_data[8] => left_channel_data[8]~24.IN1
left_channel_data[9] => left_channel_data[9]~23.IN1
left_channel_data[10] => left_channel_data[10]~22.IN1
left_channel_data[11] => left_channel_data[11]~21.IN1
left_channel_data[12] => left_channel_data[12]~20.IN1
left_channel_data[13] => left_channel_data[13]~19.IN1
left_channel_data[14] => left_channel_data[14]~18.IN1
left_channel_data[15] => left_channel_data[15]~17.IN1
left_channel_data[16] => left_channel_data[16]~16.IN1
left_channel_data[17] => left_channel_data[17]~15.IN1
left_channel_data[18] => left_channel_data[18]~14.IN1
left_channel_data[19] => left_channel_data[19]~13.IN1
left_channel_data[20] => left_channel_data[20]~12.IN1
left_channel_data[21] => left_channel_data[21]~11.IN1
left_channel_data[22] => left_channel_data[22]~10.IN1
left_channel_data[23] => left_channel_data[23]~9.IN1
left_channel_data[24] => left_channel_data[24]~8.IN1
left_channel_data[25] => left_channel_data[25]~7.IN1
left_channel_data[26] => left_channel_data[26]~6.IN1
left_channel_data[27] => left_channel_data[27]~5.IN1
left_channel_data[28] => left_channel_data[28]~4.IN1
left_channel_data[29] => left_channel_data[29]~3.IN1
left_channel_data[30] => left_channel_data[30]~2.IN1
left_channel_data[31] => left_channel_data[31]~1.IN1
left_channel_data[32] => left_channel_data[32]~0.IN1
left_channel_data_en => comb~0.IN1
right_channel_data[1] => right_channel_data[1]~31.IN1
right_channel_data[2] => right_channel_data[2]~30.IN1
right_channel_data[3] => right_channel_data[3]~29.IN1
right_channel_data[4] => right_channel_data[4]~28.IN1
right_channel_data[5] => right_channel_data[5]~27.IN1
right_channel_data[6] => right_channel_data[6]~26.IN1
right_channel_data[7] => right_channel_data[7]~25.IN1
right_channel_data[8] => right_channel_data[8]~24.IN1
right_channel_data[9] => right_channel_data[9]~23.IN1
right_channel_data[10] => right_channel_data[10]~22.IN1
right_channel_data[11] => right_channel_data[11]~21.IN1
right_channel_data[12] => right_channel_data[12]~20.IN1
right_channel_data[13] => right_channel_data[13]~19.IN1
right_channel_data[14] => right_channel_data[14]~18.IN1
right_channel_data[15] => right_channel_data[15]~17.IN1
right_channel_data[16] => right_channel_data[16]~16.IN1
right_channel_data[17] => right_channel_data[17]~15.IN1
right_channel_data[18] => right_channel_data[18]~14.IN1
right_channel_data[19] => right_channel_data[19]~13.IN1
right_channel_data[20] => right_channel_data[20]~12.IN1
right_channel_data[21] => right_channel_data[21]~11.IN1
right_channel_data[22] => right_channel_data[22]~10.IN1
right_channel_data[23] => right_channel_data[23]~9.IN1
right_channel_data[24] => right_channel_data[24]~8.IN1
right_channel_data[25] => right_channel_data[25]~7.IN1
right_channel_data[26] => right_channel_data[26]~6.IN1
right_channel_data[27] => right_channel_data[27]~5.IN1
right_channel_data[28] => right_channel_data[28]~4.IN1
right_channel_data[29] => right_channel_data[29]~3.IN1
right_channel_data[30] => right_channel_data[30]~2.IN1
right_channel_data[31] => right_channel_data[31]~1.IN1
right_channel_data[32] => right_channel_data[32]~0.IN1
right_channel_data_en => comb~1.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk~0.IN1
reset => reset~0.IN1
write_en => write_en~0.IN1
write_data[1] => write_data[1]~31.IN1
write_data[2] => write_data[2]~30.IN1
write_data[3] => write_data[3]~29.IN1
write_data[4] => write_data[4]~28.IN1
write_data[5] => write_data[5]~27.IN1
write_data[6] => write_data[6]~26.IN1
write_data[7] => write_data[7]~25.IN1
write_data[8] => write_data[8]~24.IN1
write_data[9] => write_data[9]~23.IN1
write_data[10] => write_data[10]~22.IN1
write_data[11] => write_data[11]~21.IN1
write_data[12] => write_data[12]~20.IN1
write_data[13] => write_data[13]~19.IN1
write_data[14] => write_data[14]~18.IN1
write_data[15] => write_data[15]~17.IN1
write_data[16] => write_data[16]~16.IN1
write_data[17] => write_data[17]~15.IN1
write_data[18] => write_data[18]~14.IN1
write_data[19] => write_data[19]~13.IN1
write_data[20] => write_data[20]~12.IN1
write_data[21] => write_data[21]~11.IN1
write_data[22] => write_data[22]~10.IN1
write_data[23] => write_data[23]~9.IN1
write_data[24] => write_data[24]~8.IN1
write_data[25] => write_data[25]~7.IN1
write_data[26] => write_data[26]~6.IN1
write_data[27] => write_data[27]~5.IN1
write_data[28] => write_data[28]~4.IN1
write_data[29] => write_data[29]~3.IN1
write_data[30] => write_data[30]~2.IN1
write_data[31] => write_data[31]~1.IN1
write_data[32] => write_data[32]~0.IN1
read_en => read_en~0.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => wait_state.IN1


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk~0.IN1
reset => reset~0.IN1
write_en => write_en~0.IN1
write_data[1] => write_data[1]~31.IN1
write_data[2] => write_data[2]~30.IN1
write_data[3] => write_data[3]~29.IN1
write_data[4] => write_data[4]~28.IN1
write_data[5] => write_data[5]~27.IN1
write_data[6] => write_data[6]~26.IN1
write_data[7] => write_data[7]~25.IN1
write_data[8] => write_data[8]~24.IN1
write_data[9] => write_data[9]~23.IN1
write_data[10] => write_data[10]~22.IN1
write_data[11] => write_data[11]~21.IN1
write_data[12] => write_data[12]~20.IN1
write_data[13] => write_data[13]~19.IN1
write_data[14] => write_data[14]~18.IN1
write_data[15] => write_data[15]~17.IN1
write_data[16] => write_data[16]~16.IN1
write_data[17] => write_data[17]~15.IN1
write_data[18] => write_data[18]~14.IN1
write_data[19] => write_data[19]~13.IN1
write_data[20] => write_data[20]~12.IN1
write_data[21] => write_data[21]~11.IN1
write_data[22] => write_data[22]~10.IN1
write_data[23] => write_data[23]~9.IN1
write_data[24] => write_data[24]~8.IN1
write_data[25] => write_data[25]~7.IN1
write_data[26] => write_data[26]~6.IN1
write_data[27] => write_data[27]~5.IN1
write_data[28] => write_data[28]~4.IN1
write_data[29] => write_data[29]~3.IN1
write_data[30] => write_data[30]~2.IN1
write_data[31] => write_data[31]~1.IN1
write_data[32] => write_data[32]~0.IN1
read_en => read_en~0.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => wait_state.IN1


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock
areset => areset~0.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|vga_block|Audio_Main:inst3|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|vga_block|Audio_Main:inst3|avconf:avc
CLOCK_50 => mI2C_CTRL_CLK.CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[0].CLK
reset => mI2C_DATA[0]~0.OUTPUTSELECT
reset => mI2C_DATA[1]~1.OUTPUTSELECT
reset => mI2C_DATA[2]~2.OUTPUTSELECT
reset => mI2C_DATA[3]~3.OUTPUTSELECT
reset => mI2C_DATA[4]~4.OUTPUTSELECT
reset => mI2C_DATA[5]~5.OUTPUTSELECT
reset => mI2C_DATA[6]~6.OUTPUTSELECT
reset => mI2C_DATA[7]~7.OUTPUTSELECT
reset => mI2C_DATA[8]~8.OUTPUTSELECT
reset => mI2C_DATA[9]~9.OUTPUTSELECT
reset => mI2C_DATA[10]~10.OUTPUTSELECT
reset => mI2C_DATA[11]~11.OUTPUTSELECT
reset => mI2C_DATA[12]~12.OUTPUTSELECT
reset => mI2C_DATA[13]~13.OUTPUTSELECT
reset => mI2C_DATA[14]~14.OUTPUTSELECT
reset => mI2C_DATA[15]~15.OUTPUTSELECT
reset => mI2C_DATA[16]~16.OUTPUTSELECT
reset => mI2C_DATA[17]~17.OUTPUTSELECT
reset => mI2C_DATA[18]~18.OUTPUTSELECT
reset => mI2C_DATA[19]~19.OUTPUTSELECT
reset => mI2C_DATA[20]~20.OUTPUTSELECT
reset => mI2C_DATA[21]~21.OUTPUTSELECT
reset => mI2C_DATA[22]~22.OUTPUTSELECT
reset => mI2C_DATA[23]~23.OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => iRST_N.IN1
reset => mSetup_ST~8.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <= I2C_Controller:u0.I2C_SDAT


|vga_block|Audio_Main:inst3|avconf:avc|I2C_Controller:u0
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SDO~reg0.CLK
CLOCK => ACK1.CLK
CLOCK => ACK2.CLK
CLOCK => ACK3.CLK
CLOCK => END~reg0.CLK
CLOCK => SD[23].CLK
CLOCK => SD[22].CLK
CLOCK => SD[21].CLK
CLOCK => SD[20].CLK
CLOCK => SD[19].CLK
CLOCK => SD[18].CLK
CLOCK => SD[17].CLK
CLOCK => SD[16].CLK
CLOCK => SD[15].CLK
CLOCK => SD[14].CLK
CLOCK => SD[13].CLK
CLOCK => SD[12].CLK
CLOCK => SD[11].CLK
CLOCK => SD[10].CLK
CLOCK => SD[9].CLK
CLOCK => SD[8].CLK
CLOCK => SD[7].CLK
CLOCK => SD[6].CLK
CLOCK => SD[5].CLK
CLOCK => SD[4].CLK
CLOCK => SD[3].CLK
CLOCK => SD[2].CLK
CLOCK => SD[1].CLK
CLOCK => SD[0].CLK
CLOCK => comb~1.DATAB
I2C_SCLK <= comb~2.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT~0
I2C_DATA[0] => SD~23.DATAB
I2C_DATA[1] => SD~22.DATAB
I2C_DATA[2] => SD~21.DATAB
I2C_DATA[3] => SD~20.DATAB
I2C_DATA[4] => SD~19.DATAB
I2C_DATA[5] => SD~18.DATAB
I2C_DATA[6] => SD~17.DATAB
I2C_DATA[7] => SD~16.DATAB
I2C_DATA[8] => SD~15.DATAB
I2C_DATA[9] => SD~14.DATAB
I2C_DATA[10] => SD~13.DATAB
I2C_DATA[11] => SD~12.DATAB
I2C_DATA[12] => SD~11.DATAB
I2C_DATA[13] => SD~10.DATAB
I2C_DATA[14] => SD~9.DATAB
I2C_DATA[15] => SD~8.DATAB
I2C_DATA[16] => SD~7.DATAB
I2C_DATA[17] => SD~6.DATAB
I2C_DATA[18] => SD~5.DATAB
I2C_DATA[19] => SD~4.DATAB
I2C_DATA[20] => SD~3.DATAB
I2C_DATA[21] => SD~2.DATAB
I2C_DATA[22] => SD~1.DATAB
I2C_DATA[23] => SD~0.DATAB
GO => SD_COUNTER~11.OUTPUTSELECT
GO => SD_COUNTER~10.OUTPUTSELECT
GO => SD_COUNTER~9.OUTPUTSELECT
GO => SD_COUNTER~8.OUTPUTSELECT
GO => SD_COUNTER~7.OUTPUTSELECT
GO => SD_COUNTER~6.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb~4.DB_MAX_OUTPUT_PORT_TYPE
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SCLK.PRESET
RESET => SDO~reg0.PRESET
RESET => ACK1.ACLR
RESET => ACK2.ACLR
RESET => ACK3.ACLR
RESET => END~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


