define i32 @get_attr_pent_prefix(%struct.rtx_def* %insn) #0 {
entry:
  tail call void @llvm.dbg.value(metadata !{%struct.rtx_def* %insn}, i64 0, metadata !613), !dbg !5188
  %arrayidx = getelementptr inbounds %struct.rtx_def* %insn, i64 0, i32 1, i64 4, !dbg !5189
  %rtint = bitcast %union.rtunion_def* %arrayidx to i32*, !dbg !5189
  %0 = load i32* %rtint, align 4, !dbg !5189, !tbaa !822
  %cmp = icmp sgt i32 %0, -1, !dbg !5189
  br i1 %cmp, label %cond.end, label %cond.false, !dbg !5189

cond.false:                                       ; preds = %entry
  %call = tail call i32 @recog_memoized_1(%struct.rtx_def* %insn) #4, !dbg !5189
  br label %cond.end, !dbg !5189

cond.end:                                         ; preds = %entry, %cond.false
  %cond = phi i32 [ %call, %cond.false ], [ %0, %entry ], !dbg !5189
  switch i32 %cond, label %sw.default [
    i32 673, label %sw.bb
    i32 620, label %sw.bb13
    i32 618, label %sw.bb13
    i32 539, label %sw.bb19
    i32 534, label %sw.bb19
    i32 529, label %sw.bb23
    i32 526, label %sw.bb23
    i32 491, label %sw.bb27
    i32 490, label %sw.bb27
    i32 290, label %sw.bb32
    i32 215, label %sw.bb40
    i32 140, label %sw.bb46
    i32 292, label %sw.bb56
    i32 251, label %sw.bb56
    i32 250, label %sw.bb56
    i32 249, label %sw.bb56
    i32 177, label %sw.bb56
    i32 174, label %sw.bb56
    i32 171, label %sw.bb56
    i32 168, label %sw.bb56
    i32 133, label %sw.bb56
    i32 124, label %sw.bb62
    i32 123, label %sw.bb62
    i32 412, label %sw.bb68
    i32 141, label %sw.bb68
    i32 116, label %sw.bb68
    i32 113, label %sw.bb68
    i32 95, label %sw.bb72
    i32 94, label %sw.bb72
    i32 90, label %sw.bb88
    i32 84, label %sw.bb116
    i32 83, label %sw.bb130
    i32 72, label %sw.bb150
    i32 71, label %sw.bb156
    i32 67, label %sw.bb156
    i32 66, label %sw.bb156
    i32 60, label %sw.bb161
    i32 51, label %sw.bb183
    i32 45, label %sw.bb221
    i32 562, label %sw.bb241
    i32 559, label %sw.bb241
    i32 36, label %sw.bb241
    i32 33, label %sw.bb241
    i32 833, label %return
    i32 832, label %return
    i32 831, label %return
    i32 830, label %return
    i32 829, label %return
    i32 828, label %return
    i32 827, label %return
    i32 826, label %return
    i32 825, label %return
    i32 824, label %return
    i32 823, label %return
    i32 822, label %return
    i32 821, label %return
    i32 820, label %return
    i32 819, label %return
    i32 818, label %return
    i32 817, label %return
    i32 816, label %return
    i32 815, label %return
    i32 814, label %return
    i32 813, label %return
    i32 812, label %return
    i32 811, label %return
    i32 810, label %return
    i32 809, label %return
    i32 808, label %return
    i32 807, label %return
    i32 806, label %return
    i32 804, label %return
    i32 803, label %return
    i32 802, label %return
    i32 801, label %return
    i32 800, label %return
    i32 799, label %return
    i32 798, label %return
    i32 797, label %return
    i32 796, label %return
    i32 795, label %return
    i32 794, label %return
    i32 793, label %return
    i32 792, label %return
    i32 791, label %return
    i32 790, label %return
    i32 789, label %return
    i32 788, label %return
    i32 787, label %return
    i32 786, label %return
    i32 785, label %return
    i32 784, label %return
    i32 783, label %return
    i32 782, label %return
    i32 781, label %return
    i32 780, label %return
    i32 779, label %return
    i32 778, label %return
    i32 777, label %return
    i32 776, label %return
    i32 775, label %return
    i32 774, label %return
    i32 773, label %return
    i32 772, label %return
    i32 771, label %return
    i32 770, label %return
    i32 769, label %return
    i32 768, label %return
    i32 767, label %return
    i32 766, label %return
    i32 765, label %return
    i32 764, label %return
    i32 763, label %return
    i32 762, label %return
    i32 761, label %return
    i32 760, label %return
    i32 759, label %return
    i32 758, label %return
    i32 757, label %return
    i32 756, label %return
    i32 755, label %return
    i32 754, label %return
    i32 753, label %return
    i32 752, label %return
    i32 751, label %return
    i32 750, label %return
    i32 749, label %return
    i32 748, label %return
    i32 747, label %return
    i32 746, label %return
    i32 745, label %return
    i32 744, label %return
    i32 743, label %return
    i32 742, label %return
    i32 741, label %return
    i32 740, label %return
    i32 739, label %return
    i32 738, label %return
    i32 737, label %return
    i32 736, label %return
    i32 735, label %return
    i32 734, label %return
    i32 733, label %return
    i32 732, label %return
    i32 731, label %return
    i32 730, label %return
    i32 729, label %return
    i32 728, label %return
    i32 727, label %return
    i32 726, label %return
    i32 725, label %return
    i32 724, label %return
    i32 723, label %return
    i32 722, label %return
    i32 721, label %return
    i32 720, label %return
    i32 719, label %return
    i32 718, label %return
    i32 717, label %return
    i32 716, label %return
    i32 715, label %return
    i32 714, label %return
    i32 713, label %return
    i32 712, label %return
    i32 711, label %return
    i32 710, label %return
    i32 709, label %return
    i32 708, label %return
    i32 707, label %return
    i32 706, label %return
    i32 705, label %return
    i32 704, label %return
    i32 703, label %return
    i32 702, label %return
    i32 701, label %return
    i32 700, label %return
    i32 699, label %return
    i32 698, label %return
    i32 697, label %return
    i32 696, label %return
    i32 695, label %return
    i32 694, label %return
    i32 693, label %return
    i32 692, label %return
    i32 691, label %return
    i32 690, label %return
    i32 689, label %return
    i32 688, label %return
    i32 687, label %return
    i32 686, label %return
    i32 685, label %return
    i32 684, label %return
    i32 683, label %return
    i32 682, label %return
    i32 681, label %return
    i32 680, label %return
    i32 679, label %return
    i32 678, label %return
    i32 677, label %return
    i32 676, label %return
    i32 675, label %return
    i32 674, label %return
    i32 672, label %return
    i32 671, label %return
    i32 670, label %return
    i32 669, label %return
    i32 668, label %return
    i32 667, label %return
    i32 666, label %return
    i32 665, label %return
    i32 664, label %return
    i32 663, label %return
    i32 662, label %return
    i32 661, label %return
    i32 660, label %return
    i32 659, label %return
    i32 634, label %return
    i32 631, label %return
    i32 628, label %return
    i32 625, label %return
    i32 617, label %return
    i32 616, label %return
    i32 614, label %return
    i32 612, label %return
    i32 611, label %return
    i32 610, label %return
    i32 609, label %return
    i32 608, label %return
    i32 607, label %return
    i32 606, label %return
    i32 605, label %return
    i32 604, label %return
    i32 603, label %return
    i32 602, label %return
    i32 599, label %return
    i32 598, label %return
    i32 594, label %return
    i32 593, label %return
    i32 592, label %return
    i32 591, label %return
    i32 590, label %return
    i32 587, label %return
    i32 586, label %return
    i32 563, label %return
    i32 560, label %return
    i32 540, label %return
    i32 535, label %return
    i32 530, label %return
    i32 527, label %return
    i32 524, label %return
    i32 489, label %return
    i32 488, label %return
    i32 487, label %return
    i32 486, label %return
    i32 483, label %return
    i32 473, label %return
    i32 461, label %return
    i32 459, label %return
    i32 439, label %return
    i32 437, label %return
    i32 425, label %return
    i32 414, label %return
    i32 413, label %return
    i32 407, label %return
    i32 400, label %return
    i32 399, label %return
    i32 352, label %return
    i32 351, label %return
    i32 337, label %return
    i32 336, label %return
    i32 335, label %return
    i32 319, label %return
    i32 318, label %return
    i32 317, label %return
    i32 297, label %return
    i32 296, label %return
    i32 282, label %return
    i32 279, label %return
    i32 252, label %return
    i32 245, label %return
    i32 244, label %return
    i32 243, label %return
    i32 220, label %return
    i32 218, label %return
    i32 217, label %return
    i32 216, label %return
    i32 178, label %return
    i32 175, label %return
    i32 172, label %return
    i32 169, label %return
    i32 166, label %return
    i32 165, label %return
    i32 161, label %return
    i32 160, label %return
    i32 156, label %return
    i32 155, label %return
    i32 143, label %return
    i32 134, label %return
    i32 127, label %return
    i32 126, label %return
    i32 125, label %return
    i32 122, label %return
    i32 121, label %return
    i32 118, label %return
    i32 117, label %return
    i32 114, label %return
    i32 111, label %return
    i32 110, label %return
    i32 109, label %return
    i32 108, label %return
    i32 70, label %return
    i32 65, label %return
    i32 64, label %return
    i32 58, label %return
    i32 57, label %return
    i32 56, label %return
    i32 54, label %return
    i32 53, label %return
    i32 52, label %return
    i32 49, label %return
    i32 37, label %return
    i32 34, label %return
    i32 8, label %return
    i32 7, label %return
    i32 6, label %return
    i32 -1, label %sw.bb246
  ], !dbg !5189

sw.bb:                                            ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5190
  %1 = load i32* @which_alternative, align 4, !dbg !5192, !tbaa !822
  %2 = icmp ugt i32 %1, 1, !dbg !5192
  br i1 %2, label %land.lhs.true6, label %if.else, !dbg !5192

land.lhs.true6:                                   ; preds = %sw.bb
  %3 = and i32 %1, -2, !dbg !5192
  %4 = icmp eq i32 %3, 2, !dbg !5192
  %.off389 = add i32 %1, -2, !dbg !5192
  %5 = icmp ugt i32 %.off389, 1, !dbg !5192
  %or.cond = or i1 %4, %5, !dbg !5192
  br i1 %or.cond, label %return, label %if.else, !dbg !5192

if.else:                                          ; preds = %land.lhs.true6, %sw.bb
  br label %return, !dbg !5193

sw.bb13:                                          ; preds = %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5195
  %6 = load i32* @which_alternative, align 4, !dbg !5196, !tbaa !822
  %7 = and i32 %6, -2, !dbg !5196
  %8 = icmp eq i32 %7, 2, !dbg !5196
  %. = zext i1 %8 to i32, !dbg !5197
  br label %return, !dbg !5197

sw.bb19:                                          ; preds = %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5199
  %9 = load i32* @which_alternative, align 4, !dbg !5200, !tbaa !822
  %cmp20 = icmp eq i32 %9, 2, !dbg !5200
  %.391 = zext i1 %cmp20 to i32, !dbg !5201
  br label %return, !dbg !5201

sw.bb23:                                          ; preds = %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5203
  %10 = load i32* @which_alternative, align 4, !dbg !5204, !tbaa !822
  %cmp24 = icmp eq i32 %10, 1, !dbg !5204
  %.392 = zext i1 %cmp24 to i32, !dbg !5205
  br label %return, !dbg !5205

sw.bb27:                                          ; preds = %cond.end, %cond.end
  %call28 = tail call i32 @get_attr_prefix_0f(%struct.rtx_def* %insn) #6, !dbg !5207
  %cmp29 = icmp eq i32 %call28, 1, !dbg !5207
  %.393 = zext i1 %cmp29 to i32, !dbg !5208
  br label %return, !dbg !5208

sw.bb32:                                          ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5210
  %11 = load i32* @which_alternative, align 4, !dbg !5211, !tbaa !822
  %12 = icmp ugt i32 %11, 2, !dbg !5211
  %.394 = zext i1 %12 to i32, !dbg !5212
  br label %return, !dbg !5212

sw.bb40:                                          ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5214
  %13 = load i32* @which_alternative, align 4, !dbg !5215, !tbaa !822
  %14 = icmp ult i32 %13, 2, !dbg !5215
  %.395 = zext i1 %14 to i32, !dbg !5216
  br label %return, !dbg !5216

sw.bb46:                                          ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5218
  %15 = load i32* @which_alternative, align 4, !dbg !5219, !tbaa !822
  %16 = icmp ugt i32 %15, 3, !dbg !5219
  %.396 = zext i1 %16 to i32, !dbg !5220
  br label %return, !dbg !5220

sw.bb56:                                          ; preds = %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5222
  %17 = load i32* @which_alternative, align 4, !dbg !5223, !tbaa !822
  %18 = icmp ugt i32 %17, 1, !dbg !5223
  %.397 = zext i1 %18 to i32, !dbg !5224
  br label %return, !dbg !5224

sw.bb62:                                          ; preds = %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5226
  %19 = load i32* @ix86_cpu, align 4, !dbg !5227, !tbaa !959
  %cmp63 = icmp eq i32 %19, 4, !dbg !5227
  %20 = load i32* @which_alternative, align 4, !dbg !5227, !tbaa !822
  %cmp65 = icmp ne i32 %20, 0, !dbg !5227
  %or.cond267 = or i1 %cmp63, %cmp65, !dbg !5227
  %.398 = zext i1 %or.cond267 to i32, !dbg !5228
  br label %return, !dbg !5228

sw.bb68:                                          ; preds = %cond.end, %cond.end, %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5230
  %21 = load i32* @which_alternative, align 4, !dbg !5231, !tbaa !822
  %cmp69 = icmp eq i32 %21, 0, !dbg !5231
  %.399 = zext i1 %cmp69 to i32, !dbg !5232
  br label %return, !dbg !5232

sw.bb72:                                          ; preds = %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5234
  %22 = load i32* @which_alternative, align 4, !dbg !5235, !tbaa !822
  %23 = icmp ugt i32 %22, 2, !dbg !5235
  %.off384 = add i32 %22, -5, !dbg !5235
  %24 = icmp ult i32 %.off384, 4, !dbg !5235
  %or.cond411 = and i1 %23, %24, !dbg !5235
  %.414 = zext i1 %or.cond411 to i32, !dbg !5235
  ret i32 %.414, !dbg !5235

sw.bb88:                                          ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5236
  %25 = load i32* @which_alternative, align 4, !dbg !5237, !tbaa !822
  %26 = icmp ugt i32 %25, 2, !dbg !5237
  %.off382 = add i32 %25, -5, !dbg !5237
  %27 = icmp ult i32 %.off382, 4, !dbg !5237
  %or.cond401 = and i1 %26, %27, !dbg !5237
  br i1 %or.cond401, label %return, label %lor.lhs.false102, !dbg !5237

lor.lhs.false102:                                 ; preds = %sw.bb88
  %.off381 = add i32 %25, -9, !dbg !5237
  %28 = icmp ult i32 %.off381, 3, !dbg !5237
  %or.cond413 = and i1 %26, %28, !dbg !5237
  %.415 = zext i1 %or.cond413 to i32, !dbg !5237
  br label %return, !dbg !5237

sw.bb116:                                         ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5238
  %29 = load i32* @which_alternative, align 4, !dbg !5239, !tbaa !822
  %.off376 = add i32 %29, -5, !dbg !5239
  %30 = icmp ugt i32 %.off376, 1, !dbg !5239
  br i1 %30, label %land.lhs.true120, label %return, !dbg !5239

land.lhs.true120:                                 ; preds = %sw.bb116
  %.off378 = add i32 %29, -7, !dbg !5239
  %31 = icmp ult i32 %.off378, 2, !dbg !5239
  %cmp125 = icmp eq i32 %29, 5, !dbg !5239
  %or.cond296 = or i1 %31, %cmp125, !dbg !5239
  %cmp127 = icmp eq i32 %29, 6, !dbg !5239
  %or.cond298 = or i1 %or.cond296, %cmp127, !dbg !5239
  %.409 = zext i1 %or.cond298 to i32, !dbg !5239
  ret i32 %.409, !dbg !5239

sw.bb130:                                         ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5240
  %32 = load i32* @which_alternative, align 4, !dbg !5241, !tbaa !822
  %33 = icmp ugt i32 %32, 1, !dbg !5241
  %34 = and i32 %32, -2, !dbg !5241
  br i1 %33, label %land.lhs.true134, label %lor.lhs.false140, !dbg !5241

land.lhs.true134:                                 ; preds = %sw.bb130
  %35 = icmp eq i32 %34, 4, !dbg !5241
  %cmp139 = icmp eq i32 %32, 6, !dbg !5241
  %or.cond306 = or i1 %35, %cmp139, !dbg !5241
  br i1 %or.cond306, label %return, label %lor.lhs.false140, !dbg !5241

lor.lhs.false140:                                 ; preds = %sw.bb130, %land.lhs.true134
  %36 = icmp eq i32 %34, 2, !dbg !5241
  %or.cond403 = and i1 %33, %36, !dbg !5241
  %.406 = zext i1 %or.cond403 to i32, !dbg !5241
  ret i32 %.406, !dbg !5241

sw.bb150:                                         ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5242
  %37 = load %struct.rtx_def** getelementptr inbounds (%struct.recog_data* @recog_data, i64 0, i32 0, i64 0), align 8, !dbg !5243, !tbaa !827
  %call151 = tail call i32 @q_regs_operand(%struct.rtx_def* %37, i32 2) #4, !dbg !5243
  %tobool = icmp eq i32 %call151, 0, !dbg !5243
  br i1 %tobool, label %return, label %lor.lhs.false152, !dbg !5243

lor.lhs.false152:                                 ; preds = %sw.bb150
  %38 = load i32* @x86_movx, align 4, !dbg !5243, !tbaa !822
  %39 = load i32* @ix86_cpu, align 4, !dbg !5243, !tbaa !959
  %shl = shl i32 1, %39, !dbg !5243
  %and = and i32 %shl, %38, !dbg !5243
  %not.cmp153 = icmp ne i32 %and, 0, !dbg !5243
  %.407 = zext i1 %not.cmp153 to i32, !dbg !5243
  br label %return, !dbg !5243

sw.bb156:                                         ; preds = %cond.end, %cond.end, %cond.end
  %call157 = tail call i32 @get_attr_type(%struct.rtx_def* %insn) #6, !dbg !5244
  %cmp158 = icmp eq i32 %call157, 8, !dbg !5244
  %.404 = zext i1 %cmp158 to i32, !dbg !5245
  br label %return, !dbg !5245

sw.bb161:                                         ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5247
  %40 = load i32* @which_alternative, align 4, !dbg !5248, !tbaa !822
  switch i32 %40, label %lor.lhs.false175 [
    i32 3, label %lor.lhs.false163
    i32 5, label %return
  ], !dbg !5248

lor.lhs.false163:                                 ; preds = %sw.bb161
  %41 = load i32* @x86_partial_reg_stall, align 4, !dbg !5248, !tbaa !822
  %42 = load i32* @ix86_cpu, align 4, !dbg !5248, !tbaa !959
  %shl164 = shl i32 1, %42, !dbg !5248
  %and165 = and i32 %shl164, %41, !dbg !5248
  %cmp166 = icmp eq i32 %and165, 0, !dbg !5248
  br i1 %cmp166, label %if.else182, label %land.lhs.true167, !dbg !5248

land.lhs.true167:                                 ; preds = %lor.lhs.false163
  %43 = load i32* @x86_qimode_math, align 4, !dbg !5248, !tbaa !822
  %and169 = and i32 %43, %shl164, !dbg !5248
  %cmp170 = icmp eq i32 %and169, 0, !dbg !5248
  br i1 %cmp170, label %if.else182, label %land.lhs.true171, !dbg !5248

land.lhs.true171:                                 ; preds = %land.lhs.true167
  switch i32 %40, label %lor.lhs.false175 [
    i32 5, label %return
    i32 3, label %return
  ], !dbg !5248

lor.lhs.false175:                                 ; preds = %sw.bb161, %land.lhs.true171
  %44 = load i32* @x86_movx, align 4, !dbg !5248, !tbaa !822
  %45 = load i32* @ix86_cpu, align 4, !dbg !5248, !tbaa !959
  %shl176 = shl i32 1, %45, !dbg !5248
  %and177 = and i32 %shl176, %44, !dbg !5248
  %cmp178 = icmp ne i32 %and177, 0, !dbg !5248
  %cmp180 = icmp eq i32 %40, 2, !dbg !5248
  %or.cond314 = and i1 %cmp178, %cmp180, !dbg !5248
  br i1 %or.cond314, label %return, label %if.else182, !dbg !5248

if.else182:                                       ; preds = %lor.lhs.false175, %land.lhs.true167, %lor.lhs.false163
  br label %return, !dbg !5249

sw.bb183:                                         ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5251
  %46 = load i32* @which_alternative, align 4, !dbg !5252, !tbaa !822
  %47 = icmp ugt i32 %46, 1, !dbg !5252
  br i1 %47, label %land.lhs.true195, label %lor.lhs.false187, !dbg !5252

lor.lhs.false187:                                 ; preds = %sw.bb183
  %48 = load i32* @x86_partial_reg_stall, align 4, !dbg !5252, !tbaa !822
  %49 = load i32* @ix86_cpu, align 4, !dbg !5252, !tbaa !959
  %shl188 = shl i32 1, %49, !dbg !5252
  %and189 = and i32 %shl188, %48, !dbg !5252
  %cmp190 = icmp eq i32 %and189, 0, !dbg !5252
  br i1 %cmp190, label %lor.lhs.false216, label %land.lhs.true191, !dbg !5252

land.lhs.true191:                                 ; preds = %lor.lhs.false187
  %50 = load i32* @x86_himode_math, align 4, !dbg !5252, !tbaa !822
  %and193 = and i32 %50, %shl188, !dbg !5252
  %cmp194 = icmp eq i32 %and193, 0, !dbg !5252
  br i1 %cmp194, label %lor.lhs.false216, label %land.lhs.true195, !dbg !5252

land.lhs.true195:                                 ; preds = %sw.bb183, %land.lhs.true191
  %.off373 = add i32 %46, -2, !dbg !5252
  %51 = icmp ugt i32 %.off373, 1, !dbg !5252
  %cmp200 = icmp ne i32 %46, 4, !dbg !5252
  %or.cond320 = and i1 %51, %cmp200, !dbg !5252
  br i1 %or.cond320, label %land.lhs.true204, label %lor.lhs.false201, !dbg !5252

lor.lhs.false201:                                 ; preds = %land.lhs.true195
  %52 = load %struct.rtx_def** getelementptr inbounds (%struct.recog_data* @recog_data, i64 0, i32 0, i64 1), align 8, !dbg !5252, !tbaa !827
  %call202 = tail call i32 @aligned_operand(%struct.rtx_def* %52, i32 3) #4, !dbg !5252
  %tobool203 = icmp eq i32 %call202, 0, !dbg !5252
  br i1 %tobool203, label %land.lhs.true204, label %lor.lhs.false216, !dbg !5252

land.lhs.true204:                                 ; preds = %lor.lhs.false201, %land.lhs.true195
  %53 = load i32* @x86_movx, align 4, !dbg !5252, !tbaa !822
  %54 = load i32* @ix86_cpu, align 4, !dbg !5252, !tbaa !959
  %shl205 = shl i32 1, %54, !dbg !5252
  %and206 = and i32 %shl205, %53, !dbg !5252
  %cmp207 = icmp eq i32 %and206, 0, !dbg !5252
  br i1 %cmp207, label %lor.lhs.false216, label %land.lhs.true208, !dbg !5252

land.lhs.true208:                                 ; preds = %land.lhs.true204
  %55 = load i32* @which_alternative, align 4, !dbg !5252, !tbaa !822
  switch i32 %55, label %lor.lhs.false216 [
    i32 4, label %return
    i32 3, label %return
    i32 1, label %return
    i32 0, label %return
  ], !dbg !5252

lor.lhs.false216:                                 ; preds = %land.lhs.true208, %land.lhs.true204, %lor.lhs.false201, %land.lhs.true191, %lor.lhs.false187
  %call217 = tail call i32 @get_attr_mode(%struct.rtx_def* %insn) #6, !dbg !5252
  %cmp218 = icmp eq i32 %call217, 3, !dbg !5252
  %.408 = zext i1 %cmp218 to i32, !dbg !5252
  br label %return, !dbg !5252

sw.bb221:                                         ; preds = %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5253
  %56 = load i32* @which_alternative, align 4, !dbg !5254, !tbaa !822
  %.off = add i32 %56, -4, !dbg !5254
  %57 = icmp ugt i32 %.off, 1, !dbg !5254
  %cmp226 = icmp ne i32 %56, 6, !dbg !5254
  %or.cond330 = and i1 %57, %cmp226, !dbg !5254
  br i1 %or.cond330, label %land.lhs.true227, label %lor.lhs.false233, !dbg !5254

land.lhs.true227:                                 ; preds = %sw.bb221
  %.off371 = add i32 %56, -7, !dbg !5254
  %58 = icmp ult i32 %.off371, 3, !dbg !5254
  %cmp234 = icmp eq i32 %56, 4, !dbg !5254
  %or.cond336 = or i1 %58, %cmp234, !dbg !5254
  %cmp236 = icmp eq i32 %56, 5, !dbg !5254
  %or.cond338 = or i1 %or.cond336, %cmp236, !dbg !5254
  br i1 %or.cond338, label %return, label %if.else240, !dbg !5254

lor.lhs.false233:                                 ; preds = %sw.bb221
  %59 = and i32 %56, -2, !dbg !5254
  %60 = icmp eq i32 %59, 4, !dbg !5254
  %cmp238 = icmp eq i32 %56, 6, !dbg !5254
  %or.cond342 = or i1 %60, %cmp238, !dbg !5254
  br i1 %or.cond342, label %return, label %if.else240, !dbg !5254

if.else240:                                       ; preds = %land.lhs.true227, %lor.lhs.false233
  br label %return, !dbg !5255

sw.bb241:                                         ; preds = %cond.end, %cond.end, %cond.end, %cond.end
  tail call void @extract_constrain_insn_cached(%struct.rtx_def* %insn) #4, !dbg !5257
  %61 = load i32* @which_alternative, align 4, !dbg !5258, !tbaa !822
  %not.cmp242 = icmp ne i32 %61, 0, !dbg !5259
  %.405 = zext i1 %not.cmp242 to i32, !dbg !5259
  br label %return, !dbg !5259

sw.bb246:                                         ; preds = %cond.end
  %arrayidx248 = getelementptr inbounds %struct.rtx_def* %insn, i64 0, i32 1, i64 3, !dbg !5261
  %rtx = bitcast %union.rtunion_def* %arrayidx248 to %struct.rtx_def**, !dbg !5261
  %62 = load %struct.rtx_def** %rtx, align 8, !dbg !5261, !tbaa !827
  %63 = bitcast %struct.rtx_def* %62 to i32*, !dbg !5261
  %bf.load = load i32* %63, align 8, !dbg !5261
  %bf.clear = and i32 %bf.load, 65535, !dbg !5261
  %cmp249 = icmp eq i32 %bf.clear, 40, !dbg !5261
  br i1 %cmp249, label %sw.default, label %land.lhs.true250, !dbg !5261

land.lhs.true250:                                 ; preds = %sw.bb246
  %call254 = tail call i32 @asm_noperands(%struct.rtx_def* %62) #4, !dbg !5262
  %cmp255 = icmp slt i32 %call254, 0, !dbg !5262
  br i1 %cmp255, label %if.then256, label %sw.default, !dbg !5262

if.then256:                                       ; preds = %land.lhs.true250
  tail call void @_fatal_insn_not_found(%struct.rtx_def* %insn, i8* getelementptr inbounds ([56 x i8]* @.str, i64 0, i64 0), i32 19810, i8* getelementptr inbounds ([21 x i8]* @__FUNCTION__.get_attr_pent_prefix, i64 0, i64 0)) #5, !dbg !5263
  unreachable, !dbg !5263

sw.default:                                       ; preds = %sw.bb246, %land.lhs.true250, %cond.end
  br label %return, !dbg !5264

return:                                           ; preds = %sw.bb161, %lor.lhs.false102, %sw.bb116, %lor.lhs.false216, %lor.lhs.false152, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %cond.end, %sw.bb241, %land.lhs.true227, %lor.lhs.false233, %land.lhs.true208, %land.lhs.true208, %land.lhs.true208, %land.lhs.true208, %lor.lhs.false175, %land.lhs.true171, %land.lhs.true171, %sw.bb156, %sw.bb150, %land.lhs.true134, %sw.bb88, %sw.bb68, %sw.bb62, %sw.bb56, %sw.bb46, %sw.bb40, %sw.bb32, %sw.bb27, %sw.bb23, %sw.bb19, %sw.bb13, %land.lhs.true6, %sw.default, %if.else240, %if.else182, %if.else
  %retval.0 = phi i32 [ 0, %sw.default ], [ 0, %if.else240 ], [ 0, %if.else182 ], [ 0, %if.else ], [ 1, %land.lhs.true6 ], [ %., %sw.bb13 ], [ %.391, %sw.bb19 ], [ %.392, %sw.bb23 ], [ %.393, %sw.bb27 ], [ %.394, %sw.bb32 ], [ %.395, %sw.bb40 ], [ %.396, %sw.bb46 ], [ %.397, %sw.bb56 ], [ %.398, %sw.bb62 ], [ %.399, %sw.bb68 ], [ 1, %sw.bb88 ], [ 1, %land.lhs.true134 ], [ 1, %sw.bb150 ], [ %.404, %sw.bb156 ], [ 1, %land.lhs.true171 ], [ 1, %land.lhs.true171 ], [ 1, %lor.lhs.false175 ], [ 1, %land.lhs.true208 ], [ 1, %land.lhs.true208 ], [ 1, %land.lhs.true208 ], [ 1, %land.lhs.true208 ], [ 1, %lor.lhs.false233 ], [ 1, %land.lhs.true227 ], [ %.405, %sw.bb241 ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ 1, %cond.end ], [ %.407, %lor.lhs.false152 ], [ %.408, %lor.lhs.false216 ], [ 1, %sw.bb116 ], [ %.415, %lor.lhs.false102 ], [ 1, %sw.bb161 ]
  ret i32 %retval.0, !dbg !5265
}
