#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Aug 28 11:08:37 2013
# Process ID: 6400
# Log file: D:/Projects_SisDigAva/P06_Mux_4to1/planAhead_run_1/planAhead.log
# Journal file: D:/Projects_SisDigAva/P06_Mux_4to1/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Projects_SisDigAva/P06_Mux_4to1/pa.fromNetlist.tcl
# create_project -name P06_Mux_4to1 -dir "D:/Projects_SisDigAva/P06_Mux_4to1/planAhead_run_1" -part xc3s200ft256-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Projects_SisDigAva/P06_Mux_4to1/Mux_4to1.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Projects_SisDigAva/P06_Mux_4to1} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Mux_4to1.ucf" [current_fileset -constrset]
Adding file 'D:/Projects_SisDigAva/P06_Mux_4to1/Mux_4to1.ucf' to fileset 'constrs_1'
# add_files [list {Mux_4to1.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200ft256-5
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Mux_4to1.ngc ...
WARNING:NetListWriters:298 - No output is written to Mux_4to1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Mux_4to1.edif ...
ngc2edif: Total memory usage is 78776 kilobytes

Parsing EDIF File [./planAhead_run_1/P06_Mux_4to1.data/cache/Mux_4to1_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/P06_Mux_4to1.data/cache/Mux_4to1_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [D:/Projects_SisDigAva/P06_Mux_4to1/Mux_4to1.ucf]
Finished Parsing UCF File [D:/Projects_SisDigAva/P06_Mux_4to1/Mux_4to1.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 40ca317b
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 533.352 ; gain = 123.445
