
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.096521                       # Number of seconds simulated
sim_ticks                                 96521119500                       # Number of ticks simulated
final_tick                               8931635180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75221                       # Simulator instruction rate (inst/s)
host_op_rate                                    99945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72603855                       # Simulator tick rate (ticks/s)
host_mem_usage                                2220048                       # Number of bytes of host memory used
host_seconds                                  1329.42                       # Real time elapsed on the host
sim_insts                                   100000002                       # Number of instructions simulated
sim_ops                                     132869133                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              9024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1188352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1197376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         9024                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9024                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203328                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203328                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                141                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18568                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18709                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3177                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3177                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                93492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             12311834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                12405326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           93492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              93492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2106565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2106565                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2106565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               93492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            12311834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               14511891                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14610                       # number of replacements
system.l2.tagsinuse                       3963.662961                       # Cycle average of tags in use
system.l2.total_refs                          2103962                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18702                       # Sample count of references to valid blocks.
system.l2.avg_refs                         112.499305                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8859434235000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           116.733913                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              15.806615                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3831.122433                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028499                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003859                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.935333                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.967691                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data              1798077                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1798077                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           326985                       # number of Writeback hits
system.l2.Writeback_hits::total                326985                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              45420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45420                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data               1843497                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1843497                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1843497                       # number of overall hits
system.l2.overall_hits::total                 1843497                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18086                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18227                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 482                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18568                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18709                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                141                       # number of overall misses
system.l2.overall_misses::cpu.data              18568                       # number of overall misses
system.l2.overall_misses::total                 18709                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      7481000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    944096000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       951577000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25152000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25152000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       7481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     969248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        976729000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      7481000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    969248000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       976729000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1816163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1816304                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       326985                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            326985                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          45902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45902                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1862065                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1862206                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1862065                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1862206                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.009958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.010035                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.010501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010501                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010047                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010047                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53056.737589                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52200.375981                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52207.000604                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52182.572614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52182.572614                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53056.737589                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52199.913830                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52206.371265                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53056.737589                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52199.913830                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52206.371265                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3177                       # number of writebacks
system.l2.writebacks::total                      3177                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18086                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18227                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            482                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18709                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5755000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    724847000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    730602000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19331000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19331000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    744178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    749933000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    744178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    749933000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.009958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.010035                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.010501                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010501                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.009972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.009972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010047                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40815.602837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40077.794980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40083.502496                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40105.809129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40105.809129                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40815.602837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40078.522189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40084.077182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40815.602837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40078.522189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40084.077182                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5805148                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5805148                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            189664                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4442647                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4423307                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.564674                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        193042239                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9030924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100884288                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5805148                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4423307                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38518952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  381272                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              140330080                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8879499                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7056                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          188071466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.713928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.479558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                150724746     80.14%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1723803      0.92%     81.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2747930      1.46%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4450091      2.37%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 28424896     15.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            188071466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.030072                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.522602                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30214898                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             120395794                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  24861794                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12407468                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 191510                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              133984022                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 191510                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 38800349                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                69582290                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  21765213                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57732103                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133498159                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               48791489                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  3819                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           154489391                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             350731298                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        122758934                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         227972364                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629900                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   859478                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  81487160                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22224943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4613760                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33316                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  133029840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 133013368                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1590                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           89533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       140872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     188071466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.707249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.746372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            84446545     44.90%     44.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            77438931     41.18%     86.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23307344     12.39%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2554835      1.36%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              323811      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       188071466                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1314      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              14875678     99.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14900      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44290898     33.30%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61868890     46.51%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22224938     16.71%     96.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4613742      3.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              133013368                       # Type of FU issued
system.cpu.iq.rate                           0.689038                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14876992                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.111846                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          289665592                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50870052                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50749007                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           179311192                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82249407                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82150011                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               50782820                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                97092640                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           596024                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        33891                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8488                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 191510                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10594088                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2700743                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           133029842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            229936                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22224943                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4613760                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2017846                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         106314                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        83350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               189664                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132903573                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22196705                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            109795                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     26809533                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5672851                       # Number of branches executed
system.cpu.iew.exec_stores                    4612828                       # Number of stores executed
system.cpu.iew.exec_rate                     0.688469                       # Inst execution rate
system.cpu.iew.wb_sent                      132899018                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132899018                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  46771520                       # num instructions producing a value
system.cpu.iew.wb_consumers                  68663165                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.688445                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681173                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          160705                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            189664                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    187879956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.707202                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.920858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     96678959     51.46%     51.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     63748220     33.93%     85.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17561119      9.35%     94.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5567957      2.96%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4323701      2.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    187879956                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000002                       # Number of instructions committed
system.cpu.commit.committedOps              132869133                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142748                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               4323701                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    316586093                       # The number of ROB reads
system.cpu.rob.rob_writes                   266251194                       # The number of ROB writes
system.cpu.timesIdled                          542092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4970773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000002                       # Number of Instructions Simulated
system.cpu.committedOps                     132869133                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000002                       # Number of Instructions Simulated
system.cpu.cpi                               1.930422                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.930422                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.518021                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.518021                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                148586301                       # number of integer regfile reads
system.cpu.int_regfile_writes                77392859                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 161956243                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76265976                       # number of floating regfile writes
system.cpu.misc_regfile_reads                38762581                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.tagsinuse                115.530561                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8879350                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    141                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               62974.113475                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     115.530561                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.451291                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.451291                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8879350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8879350                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8879350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8879350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8879350                       # number of overall hits
system.cpu.icache.overall_hits::total         8879350                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           149                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          149                       # number of overall misses
system.cpu.icache.overall_misses::total           149                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      8282500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8282500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      8282500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8282500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      8282500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8282500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8879499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8879499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8879499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8879499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8879499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8879499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55587.248322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55587.248322                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55587.248322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55587.248322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55587.248322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55587.248322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          141                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          141                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          141                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          141                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7622500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7622500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7622500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54060.283688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54060.283688                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54060.283688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54060.283688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54060.283688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54060.283688                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1861809                       # number of replacements
system.cpu.dcache.tagsinuse                255.975049                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 22698617                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1862065                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  12.190024                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835133489000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.975049                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999903                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     18139257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18139257                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4559360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4559360                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      22698617                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22698617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22698617                       # number of overall hits
system.cpu.dcache.overall_hits::total        22698617                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3461410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3461410                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        45912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45912                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3507322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3507322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3507322                       # number of overall misses
system.cpu.dcache.overall_misses::total       3507322                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  43998437000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43998437000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    619957500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    619957500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  44618394500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44618394500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  44618394500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44618394500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21600667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21600667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26205939                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26205939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26205939                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26205939                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.160246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.160246                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009969                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133837                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12711.131302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12711.131302                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13503.169106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13503.169106                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12721.499338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12721.499338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12721.499338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12721.499338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       326985                       # number of writebacks
system.cpu.dcache.writebacks::total            326985                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1645241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1645241                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1645257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1645257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1645257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1645257                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1816169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1816169                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        45896                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45896                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1862065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1862065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1862065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1862065                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  20745284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20745284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    527977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    527977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  21273261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21273261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  21273261500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21273261500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.084079                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084079                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071055                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071055                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071055                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071055                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11422.551811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11422.551811                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11503.769392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11503.769392                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11424.553654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11424.553654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11424.553654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11424.553654                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
