# A wild processor appeared
### Level 5 processor
##### Type: Electric
##### Special Attack: [MIPS](http://en.wikipedia.org/wiki/MIPS_instruction_set)
****
**Evoulution** - register ➔ singlecycle ➔ pipelined ➔ caches ➔ multicore
****
**Masters** - [Sam Abeysiriwardane](https://github.com/sransara), Cole Reinhold
