Source Block: oh/elink/hdl/emaxi.v@485:495@HdlIdDef

   wire [1:0] 	 txrr_datamode_fifo;
   wire [3:0] 	 txrr_ctrlmode_fifo;
   wire [31:0] 	 txrr_dstaddr_fifo;
   wire [2:0] 	 txrr_srcaddr_fifo;
   reg [1:0] 	 txrr_datamode;
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];
   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];

Diff Content:
- 490    reg [1:0] 	 txrr_datamode;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/emaxi.v@489:499
   wire [2:0] 	 txrr_srcaddr_fifo;
   reg [1:0] 	 txrr_datamode;
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];
   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];
   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];
   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];

   //Pipeline axi transaction to account for FIFO read latency   

Clone Blocks 2:
oh/elink/hdl/emaxi.v@487:497
   wire [3:0] 	 txrr_ctrlmode_fifo;
   wire [31:0] 	 txrr_dstaddr_fifo;
   wire [2:0] 	 txrr_srcaddr_fifo;
   reg [1:0] 	 txrr_datamode;
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];
   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];
   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];
   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];

Clone Blocks 3:
oh/elink/hdl/emaxi.v@486:496
   wire [1:0] 	 txrr_datamode_fifo;
   wire [3:0] 	 txrr_ctrlmode_fifo;
   wire [31:0] 	 txrr_dstaddr_fifo;
   wire [2:0] 	 txrr_srcaddr_fifo;
   reg [1:0] 	 txrr_datamode;
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];
   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];
   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];

Clone Blocks 4:
oh/elink/hdl/emaxi.v@490:500
   reg [1:0] 	 txrr_datamode;
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];
   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];
   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];
   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];

   //Pipeline axi transaction to account for FIFO read latency   
   reg [63:0] 	 m_axi_rdata_fifo;

Clone Blocks 5:
oh/elink/hdl/emaxi.v@491:501
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];
   assign  txrr_ctrlmode_fifo[3:0] = readinfo_out[5:2];
   assign  txrr_srcaddr_fifo[2:0]  = readinfo_out[8:6];
   assign  txrr_dstaddr_fifo[31:0] = readinfo_out[40:9];

   //Pipeline axi transaction to account for FIFO read latency   
   reg [63:0] 	 m_axi_rdata_fifo;
   reg 		 txrr_access_fifo;   

Clone Blocks 6:
oh/elink/hdl/emaxi.v@484:494
   assign    m_axi_rready         = ~txrr_wait; //BUG!: 1'b1

   wire [1:0] 	 txrr_datamode_fifo;
   wire [3:0] 	 txrr_ctrlmode_fifo;
   wire [31:0] 	 txrr_dstaddr_fifo;
   wire [2:0] 	 txrr_srcaddr_fifo;
   reg [1:0] 	 txrr_datamode;
   reg [3:0] 	 txrr_ctrlmode;
   reg [31:0] 	 txrr_dstaddr;
   
   assign  txrr_datamode_fifo[1:0] = readinfo_out[1:0];

