

================================================================
== Vitis HLS Report for 'PE_8_4_pack_508'
================================================================
* Date:           Thu Sep  7 08:59:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3077|     3077|  30.770 us|  30.770 us|  3077|  3077|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3075|     3075|         5|          1|          1|  3072|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     183|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     183|    218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+-----------------------+-----------+
    |           Instance          |         Module        | Expression|
    +-----------------------------+-----------------------+-----------+
    |mul_mul_17s_8s_25_4_1_U8473  |mul_mul_17s_8s_25_4_1  |    i0 * i1|
    +-----------------------------+-----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_184_p2               |         +|   0|  0|  55|          48|          48|
    |k_216_fu_110_p2                   |         +|   0|  0|  12|          12|           1|
    |ap_condition_146                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln7_fu_104_p2                |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  87|          76|          66|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |A_fifo_3_6_blk_n                       |   9|          2|    1|          2|
    |A_fifo_3_7_blk_n                       |   9|          2|    1|          2|
    |B_fifo_6_3_blk_n                       |   9|          2|    1|          2|
    |B_fifo_6_4_blk_n                       |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_return                              |   9|          2|   48|         96|
    |ap_sig_allocacmp_C_out_out_0_load_187  |   9|          2|   48|         96|
    |ap_sig_allocacmp_k                     |   9|          2|   12|         24|
    |k_02_fu_60                             |   9|          2|   12|         24|
    |real_start                             |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|  127|        254|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_out_out_0_fu_64                 |  48|   0|   48|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_return_preg                    |  48|   0|   48|          0|
    |icmp_ln7_reg_220                  |   1|   0|    1|          0|
    |k_02_fu_60                        |  12|   0|   12|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln7_reg_220                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|  32|  120|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|ap_return                  |  out|   48|  ap_ctrl_hs|  PE_8_4_pack.508|  return value|
|A_fifo_3_6_dout            |   in|    8|     ap_fifo|       A_fifo_3_6|       pointer|
|A_fifo_3_6_num_data_valid  |   in|    2|     ap_fifo|       A_fifo_3_6|       pointer|
|A_fifo_3_6_fifo_cap        |   in|    2|     ap_fifo|       A_fifo_3_6|       pointer|
|A_fifo_3_6_empty_n         |   in|    1|     ap_fifo|       A_fifo_3_6|       pointer|
|A_fifo_3_6_read            |  out|    1|     ap_fifo|       A_fifo_3_6|       pointer|
|B_fifo_6_3_dout            |   in|    8|     ap_fifo|       B_fifo_6_3|       pointer|
|B_fifo_6_3_num_data_valid  |   in|    2|     ap_fifo|       B_fifo_6_3|       pointer|
|B_fifo_6_3_fifo_cap        |   in|    2|     ap_fifo|       B_fifo_6_3|       pointer|
|B_fifo_6_3_empty_n         |   in|    1|     ap_fifo|       B_fifo_6_3|       pointer|
|B_fifo_6_3_read            |  out|    1|     ap_fifo|       B_fifo_6_3|       pointer|
|A_fifo_3_7_din             |  out|    8|     ap_fifo|       A_fifo_3_7|       pointer|
|A_fifo_3_7_num_data_valid  |   in|    2|     ap_fifo|       A_fifo_3_7|       pointer|
|A_fifo_3_7_fifo_cap        |   in|    2|     ap_fifo|       A_fifo_3_7|       pointer|
|A_fifo_3_7_full_n          |   in|    1|     ap_fifo|       A_fifo_3_7|       pointer|
|A_fifo_3_7_write           |  out|    1|     ap_fifo|       A_fifo_3_7|       pointer|
|B_fifo_6_4_din             |  out|    8|     ap_fifo|       B_fifo_6_4|       pointer|
|B_fifo_6_4_num_data_valid  |   in|    2|     ap_fifo|       B_fifo_6_4|       pointer|
|B_fifo_6_4_fifo_cap        |   in|    2|     ap_fifo|       B_fifo_6_4|       pointer|
|B_fifo_6_4_full_n          |   in|    1|     ap_fifo|       B_fifo_6_4|       pointer|
|B_fifo_6_4_write           |  out|    1|     ap_fifo|       B_fifo_6_4|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 8 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%C_out_out_0 = alloca i32 1"   --->   Operation 9 'alloca' 'C_out_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_6_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_6_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_7, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_6, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln7 = store i12 0, i12 %k_02" [systolic_array.cpp:7]   --->   Operation 14 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [systolic_array.cpp:7]   --->   Operation 15 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = load i12 %k_02" [systolic_array.cpp:7]   --->   Operation 16 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.99ns)   --->   "%icmp_ln7 = icmp_eq  i12 %k, i12 3072" [systolic_array.cpp:7]   --->   Operation 17 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%k_216 = add i12 %k, i12 1" [systolic_array.cpp:7]   --->   Operation 19 'add' 'k_216' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.body.split, void %for.end.loopexit" [systolic_array.cpp:7]   --->   Operation 20 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln7 = store i12 %k_216, i12 %k_02" [systolic_array.cpp:7]   --->   Operation 21 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %A_fifo_3_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_314 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %B_fifo_6_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'tmp_314' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %tmp_314, i32 4, i32 7"   --->   Operation 24 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i8 %tmp_314"   --->   Operation 25 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pack_b = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i4.i9.i4, i4 %tmp3, i9 0, i4 %trunc_ln674"   --->   Operation 26 'bitconcatenate' 'pack_b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %tmp"   --->   Operation 27 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln232_187 = sext i17 %pack_b"   --->   Operation 28 'sext' 'sext_ln232_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_187, i25 %sext_ln232"   --->   Operation 29 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_3_7, i8 %tmp" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_6_4, i8 %tmp_314" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 32 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_187, i25 %sext_ln232"   --->   Operation 32 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 33 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_187, i25 %sext_ln232"   --->   Operation 33 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%C_out_out_0_load_187 = load i48 %C_out_out_0" [systolic_array.cpp:17]   --->   Operation 45 'load' 'C_out_out_0_load_187' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln17 = ret i48 %C_out_out_0_load_187" [systolic_array.cpp:17]   --->   Operation 46 'ret' 'ret_ln17' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%C_out_out_0_load = load i48 %C_out_out_0"   --->   Operation 34 'load' 'C_out_out_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [systolic_array.cpp:8]   --->   Operation 35 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [systolic_array.cpp:7]   --->   Operation 36 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_187, i25 %sext_ln232"   --->   Operation 37 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i25.i32.i32, i25 %ret_V, i32 13, i32 24"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln674_155 = trunc i25 %ret_V"   --->   Operation 39 'trunc' 'trunc_ln674_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_168 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i1.i12.i12.i12, i1 0, i12 %tmp_s, i12 0, i12 %trunc_ln674_155"   --->   Operation 40 'bitconcatenate' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i37 %tmp_168"   --->   Operation 41 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (3.10ns)   --->   "%add_ln886 = add i48 %C_out_out_0_load, i48 %zext_ln886"   --->   Operation 42 'add' 'add_ln886' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln7 = store i48 %add_ln886, i48 %C_out_out_0" [systolic_array.cpp:7]   --->   Operation 43 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [systolic_array.cpp:7]   --->   Operation 44 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_3_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_02                 (alloca           ) [ 010000]
C_out_out_0          (alloca           ) [ 011111]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
store_ln7            (store            ) [ 000000]
br_ln7               (br               ) [ 000000]
k                    (load             ) [ 000000]
icmp_ln7             (icmp             ) [ 011110]
empty                (speclooptripcount) [ 000000]
k_216                (add              ) [ 000000]
br_ln7               (br               ) [ 000000]
store_ln7            (store            ) [ 000000]
tmp                  (read             ) [ 000000]
tmp_314              (read             ) [ 000000]
tmp3                 (partselect       ) [ 000000]
trunc_ln674          (trunc            ) [ 000000]
pack_b               (bitconcatenate   ) [ 000000]
sext_ln232           (sext             ) [ 010111]
sext_ln232_187       (sext             ) [ 010111]
write_ln174          (write            ) [ 000000]
write_ln174          (write            ) [ 000000]
C_out_out_0_load     (load             ) [ 000000]
specpipeline_ln8     (specpipeline     ) [ 000000]
specloopname_ln7     (specloopname     ) [ 000000]
ret_V                (mul              ) [ 000000]
tmp_s                (partselect       ) [ 000000]
trunc_ln674_155      (trunc            ) [ 000000]
tmp_168              (bitconcatenate   ) [ 000000]
zext_ln886           (zext             ) [ 000000]
add_ln886            (add              ) [ 000000]
store_ln7            (store            ) [ 000000]
br_ln7               (br               ) [ 000000]
C_out_out_0_load_187 (load             ) [ 000000]
ret_ln17             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_3_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_3_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_6_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_6_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i4.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i1.i12.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="k_02_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="C_out_out_0_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_out_out_0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_314_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_314/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln174_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln174_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln7_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="12" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="k_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln7_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_216_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_216/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln7_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="4" slack="0"/>
<pin id="126" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln674_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="pack_b_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="0" index="3" bw="4" slack="0"/>
<pin id="140" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pack_b/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sext_ln232_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sext_ln232_187_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="17" slack="0"/>
<pin id="151" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_187/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="C_out_out_0_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="48" slack="4"/>
<pin id="155" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="25" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln674_155_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="25" slack="0"/>
<pin id="167" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_155/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_168_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="37" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="0" index="4" bw="12" slack="0"/>
<pin id="174" dir="1" index="5" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_168/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln886_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="37" slack="0"/>
<pin id="182" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln886_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="48" slack="0"/>
<pin id="186" dir="0" index="1" bw="37" slack="0"/>
<pin id="187" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln7_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="48" slack="0"/>
<pin id="192" dir="0" index="1" bw="48" slack="4"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="C_out_out_0_load_187_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="48" slack="3"/>
<pin id="197" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load_187/4 "/>
</bind>
</comp>

<comp id="198" class="1007" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="k_02_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="213" class="1005" name="C_out_out_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="48" slack="3"/>
<pin id="215" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opset="C_out_out_0 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln7_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="3"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sext_ln232_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="1"/>
<pin id="226" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="229" class="1005" name="sext_ln232_187_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="25" slack="1"/>
<pin id="231" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232_187 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="68" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="74" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="74" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="134"><net_src comp="74" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="121" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="135" pin=3"/></net>

<net id="148"><net_src comp="68" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="135" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="156" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="179"><net_src comp="165" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="183"><net_src comp="168" pin="5"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="153" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="149" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="145" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="205"><net_src comp="198" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="209"><net_src comp="60" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="216"><net_src comp="64" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="223"><net_src comp="104" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="145" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="232"><net_src comp="149" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_3_7 | {2 }
	Port: B_fifo_6_4 | {2 }
 - Input state : 
	Port: PE_8_4_pack.508 : A_fifo_3_6 | {2 }
	Port: PE_8_4_pack.508 : B_fifo_6_3 | {2 }
  - Chain level:
	State 1
		store_ln7 : 1
		k : 1
		icmp_ln7 : 2
		k_216 : 2
		br_ln7 : 3
		store_ln7 : 3
	State 2
		pack_b : 1
		sext_ln232_187 : 2
		ret_V : 3
	State 3
	State 4
		ret_ln17 : 1
	State 5
		tmp_s : 1
		trunc_ln674_155 : 1
		tmp_168 : 2
		zext_ln886 : 3
		add_ln886 : 4
		store_ln7 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |       k_216_fu_110      |    0    |    0    |    12   |
|          |     add_ln886_fu_184    |    0    |    0    |    55   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln7_fu_104     |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_198       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_68     |    0    |    0    |    0    |
|          |    tmp_314_read_fu_74   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_80 |    0    |    0    |    0    |
|          | write_ln174_write_fu_88 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       tmp3_fu_121       |    0    |    0    |    0    |
|          |       tmp_s_fu_156      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln674_fu_131   |    0    |    0    |    0    |
|          |  trunc_ln674_155_fu_165 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      pack_b_fu_135      |    0    |    0    |    0    |
|          |      tmp_168_fu_168     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln232_fu_145    |    0    |    0    |    0    |
|          |  sext_ln232_187_fu_149  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln886_fu_180    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    79   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  C_out_out_0_reg_213 |   48   |
|   icmp_ln7_reg_220   |    1   |
|     k_02_reg_206     |   12   |
|sext_ln232_187_reg_229|   25   |
|  sext_ln232_reg_224  |   25   |
+----------------------+--------+
|         Total        |   111  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_198 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   50   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   79   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   111  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   111  |   97   |
+-----------+--------+--------+--------+--------+
