Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb  4 13:59:31 2026
| Host         : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command      : report_utilization -file AM_Radio_730_KHz_TopLevel_utilization_placed.rpt -pb AM_Radio_730_KHz_TopLevel_utilization_placed.pb
| Design       : AM_Radio_730_KHz_TopLevel
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   |  339 |     0 |    274080 |  0.12 |
|   LUT as Logic             |  200 |     0 |    274080 |  0.07 |
|   LUT as Memory            |  139 |     0 |    144000 |  0.10 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  139 |     0 |           |       |
| CLB Registers              |  484 |     0 |    548160 |  0.09 |
|   Register as Flip Flop    |  484 |     0 |    548160 |  0.09 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |   25 |     0 |     34260 |  0.07 |
| F7 Muxes                   |   48 |     0 |    137040 |  0.04 |
| F8 Muxes                   |    0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 3     |          Yes |           - |          Set |
| 88    |          Yes |           - |        Reset |
| 3     |          Yes |         Set |            - |
| 390   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |   82 |     0 |     34260 |  0.24 |
|   CLBL                                     |   33 |     0 |           |       |
|   CLBM                                     |   49 |     0 |           |       |
| LUT as Logic                               |  200 |     0 |    274080 |  0.07 |
|   using O5 output only                     |    5 |       |           |       |
|   using O6 output only                     |  113 |       |           |       |
|   using O5 and O6                          |   82 |       |           |       |
| LUT as Memory                              |  139 |     0 |    144000 |  0.10 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |  139 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  123 |       |           |       |
|     using O5 and O6                        |   16 |       |           |       |
| CLB Registers                              |  484 |     0 |    548160 |  0.09 |
|   Register driven from within the CLB      |  323 |       |           |       |
|   Register driven from outside the CLB     |  161 |       |           |       |
|     LUT in front of the register is unused |  135 |       |           |       |
|     LUT in front of the register is used   |   26 |       |           |       |
| Unique Control Sets                        |   20 |       |     68520 |  0.03 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |       912 |  0.05 |
|   RAMB36/FIFO*    |    0 |     0 |       912 |  0.00 |
|   RAMB18          |    1 |     0 |      1824 |  0.05 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      2520 |  0.04 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   26 |    26 |       328 |  7.93 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |   13 |    13 |        60 | 21.67 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    9 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   13 |    13 |        60 | 21.67 |
|   INPUT          |    7 |       |           |       |
|   OUTPUT         |    6 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |        60 |  1.67 |
|   DIFFINBUF      |    1 |     1 |           |       |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       404 |  0.74 |
|   BUFGCE             |    3 |     0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  390 |            Register |
| LUT2       |  143 |                 CLB |
| SRLC32E    |   96 |                 CLB |
| FDCE       |   88 |            Register |
| LUT4       |   69 |                 CLB |
| SRL16E     |   59 |                 CLB |
| MUXF7      |   48 |                 CLB |
| LUT6       |   28 |                 CLB |
| CARRY8     |   25 |                 CLB |
| LUT3       |   18 |                 CLB |
| LUT1       |   18 |                 CLB |
| OBUF       |   15 |                 I/O |
| IBUFCTRL   |   10 |              Others |
| INBUF      |    9 |                 I/O |
| LUT5       |    6 |                 CLB |
| FDSE       |    3 |            Register |
| FDPE       |    3 |            Register |
| BUFGCE     |    3 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| MMCME4_ADV |    1 |               Clock |
| DSP48E2    |    1 |          Arithmetic |
| DIFFINBUF  |    1 |                 I/O |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------+------+
|    Ref Name    | Used |
+----------------+------+
| mult_gen_0     |    1 |
| fir_compiler_0 |    1 |
| dds_compiler_0 |    1 |
| clk_wiz_0      |    1 |
+----------------+------+


