#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Feb 23 09:07:51 2023
# Process ID: 17076
# Current directory: C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13060 C:\Users\Oliver\Desktop\Digitale systemer\digital_systems\PWA\PWA.xpr
# Log file: C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/vivado.log
# Journal file: C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.xpr}
INFO: [Project 1-313] Project file moved from '/zhome/66/2/168935/uni/digital_systems/PWA' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.ip_user_files', nor could it be found using path 'C:/zhome/66/2/168935/uni/digital_systems/PWA/PWA.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 801.668 ; gain = 119.852
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MUX4x1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 896.039 ; gain = 86.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX4x1' [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:43]
INFO: [Synth 8-637] synthesizing blackbox instance 'U1' of component 'MUX2x1' [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'U2' of component 'MUX2x1' [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'U3' of component 'MUX2x1' [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'MUX4x1' (1#1) [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 937.262 ; gain = 127.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 937.262 ; gain = 127.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 937.262 ; gain = 127.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'RESET'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:92]
Finished Parsing XDC File [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MUX4x1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Oliver/Desktop/Digitale systemer/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MUX4x1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MUX4x1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.305 ; gain = 502.441
10 Infos, 41 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.305 ; gain = 502.441
