# verilog_overcurrentbreaker_ST

This project provides an example of Verilog compilation from an IEC61499 network described in TFB.

The system is an overcurrent detector breaker based on an IDMT curve.