
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'hls02' on host 'HLS02' (Linux_x86_64 version 5.8.0-41-generic) on Wed Feb 23 14:52:42 CST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.2 LTS
INFO: [HLS 200-10] In directory '/home/hls02/AAT-SQA/hw/pricingEngine'
Sourcing Tcl script 'xo_generate.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj_pe 
INFO: [HLS 200-10] Creating and opening project '/home/hls02/AAT-SQA/hw/pricingEngine/prj_pe'.
INFO: [HLS 200-1510] Running: add_files /home/hls02/AAT-SQA/hw/pricingEngine/../common/include/aat_interfaces.cpp -cflags -I/home/hls02/AAT-SQA/hw/pricingEngine/../common/include -I/home/hls02/AAT-SQA/hw/pricingEngine -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/hls02/AAT-SQA/hw/pricingEngine/../common/include/aat_interfaces.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp -cflags -I/home/hls02/AAT-SQA/hw/pricingEngine/../common/include -I/home/hls02/AAT-SQA/hw/pricingEngine -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp -cflags -I/home/hls02/AAT-SQA/hw/pricingEngine/../common/include -I/home/hls02/AAT-SQA/hw/pricingEngine -std=c++14 
INFO: [HLS 200-10] Adding design file '/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp' to the project
INFO: [HLS 200-1510] Running: set_top pricingEngineTop 
INFO: [HLS 200-1510] Running: open_solution -reset -flow_target vitis pricingEngineTop 
INFO: [HLS 200-10] Creating and opening solution '/home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop/pricingEngineTop.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: config_compile -pragma_strict_mode=true 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.071 MB.
INFO: [HLS 200-10] Analyzing design file '/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp' ... 
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface ap_memory': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:33:38
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:30:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:42:26
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:43:24
Resolution: For help on HLS 214-111 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-111.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5535] Unsupported interface port data type in '#pragma HLS interface ap_memory': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:33:38
INFO: [HLS 200-10] Analyzing design file '/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'thresholdEnable': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:180:51
WARNING: [HLS 207-5301] unused parameter 'thresholdPosition': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:180:80
WARNING: [HLS 207-5301] unused parameter 'thresholdEnable': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:216:53
WARNING: [HLS 207-5301] unused parameter 'thresholdPosition': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:216:82
WARNING: [HLS 207-5301] unused parameter 'fp_buffer': /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:528:37
INFO: [HLS 200-10] Analyzing design file '/home/hls02/AAT-SQA/hw/pricingEngine/../common/include/aat_interfaces.cpp' ... 
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.51 seconds. CPU system time: 0.79 seconds. Elapsed time: 7.64 seconds; current allocated memory: 252.222 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::empty()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:267:60)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::empty()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:268:61)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::empty()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:268:45)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderBookResponse_t, 0>::write(orderBookResponse_t const&)' into 'PricingEngine::responsePull(ap_uint<32>&, hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>&, hls::stream<orderBookResponse_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'mmInterface::orderBookResponseUnpack(hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>*, orderBookResponse_t*)' into 'PricingEngine::responsePull(ap_uint<32>&, hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>&, hls::stream<orderBookResponse_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:41:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::read()' into 'PricingEngine::responsePull(ap_uint<32>&, hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>&, hls::stream<orderBookResponse_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:40:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>::empty()' into 'PricingEngine::responsePull(ap_uint<32>&, hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>&, hls::stream<orderBookResponse_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:39:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderBookResponse_t, 0>::read(orderBookResponse_t&)' into 'hls::stream<orderBookResponse_t, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'Negate(float)' into 'Multiply(ap_uint<1>, float)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:501:21)
INFO: [HLS 214-131] Inlining function 'void ReduceIntra<32u, 2u>(float*)' into 'void ReduceIntra<32u, 4u>(float*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:514:2)
INFO: [HLS 214-131] Inlining function 'void ReduceIntra<32u, 4u>(float*)' into 'void ReduceIntra<32u, 8u>(float*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:514:2)
INFO: [HLS 214-131] Inlining function 'void ReduceIntra<32u, 8u>(float*)' into 'void ReduceIntra<32u, 16u>(float*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:514:2)
INFO: [HLS 214-131] Inlining function 'void ReduceIntra<32u, 16u>(float*)' into 'void ReduceIntra<32u, 32u>(float*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:514:2)
INFO: [HLS 214-131] Inlining function 'Multiply(ap_uint<1>, float)' into 'UpdateOfTrotters(ap_uint<1> const*, float const*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:550:32)
INFO: [HLS 214-131] Inlining function 'void ReduceIntra<32u, 32u>(float*)' into 'UpdateOfTrotters(ap_uint<1> const*, float const*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:554:5)
INFO: [HLS 214-131] Inlining function 'Negate(float)' into 'UpdateOfTrottersFinal(unsigned int, info_t, state_t, float, ap_uint<1>*)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:584:36)
INFO: [HLS 214-131] Inlining function 'Negate(float)' into 'PricingEngine::runQMC(ap_uint<1> (*) [32], float (*) [32], float*, float, float)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:618:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderEntryOperation_t, 0>::write(orderEntryOperation_t const&)' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:162:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderBookResponse_t, 0>::read()' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:97:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderBookResponse_t, 0>::empty() const' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:96:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderEntryOperation_t, 0>::read(orderEntryOperation_t&)' into 'hls::stream<orderEntryOperation_t, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<184>, 0ul, 0ul, 0ul> const&)' into 'PricingEngine::operationPush(ap_uint<32>&, ap_uint<32>&, ap_uint<1024>&, hls::stream<orderEntryOperation_t, 0>&, hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:271:29)
INFO: [HLS 214-131] Inlining function 'mmInterface::orderEntryOperationPack(orderEntryOperation_t*, hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>*)' into 'PricingEngine::operationPush(ap_uint<32>&, ap_uint<32>&, ap_uint<1024>&, hls::stream<orderEntryOperation_t, 0>&, hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderEntryOperation_t, 0>::read()' into 'PricingEngine::operationPush(ap_uint<32>&, ap_uint<32>&, ap_uint<1024>&, hls::stream<orderEntryOperation_t, 0>&, hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:268:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderEntryOperation_t, 0>::empty() const' into 'PricingEngine::operationPush(ap_uint<32>&, ap_uint<32>&, ap_uint<1024>&, hls::stream<orderEntryOperation_t, 0>&, hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:267:47)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::empty()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:267:60)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::empty()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:268:61)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::empty()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:268:45)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>&)' into 'PricingEngine::eventHandler(ap_uint<32>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:294:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>::empty()' into 'PricingEngine::eventHandler(ap_uint<32>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:293:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderBookResponse_t, 0>::stream(char const*)' into 'pricingEngineTop' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:40:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<orderEntryOperation_t, 0>::stream(char const*)' into 'pricingEngineTop' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:41:40)
INFO: [HLS 214-210] Disaggregating variable 'regControl' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:26:0)
INFO: [HLS 214-210] Disaggregating variable 'regStatus' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'UPDATE_INPUT_STATE' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:658:9) in function 'PricingEngine::runQMC' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'READ_H' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:673:9) in function 'PricingEngine::runQMC' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'GEN_RAND' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:680:9) in function 'PricingEngine::runQMC' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'SHIFT_JCOUP' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:687:9) in function 'PricingEngine::runQMC' completely with a factor of 32 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:689:20) in function 'PricingEngine::runQMC' completely with a factor of 3 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'READ_JCOUP' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:698:9) in function 'PricingEngine::runQMC' completely with a factor of 32 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'UPDATE_OF_TROTTERS' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:706:9) in function 'PricingEngine::runQMC' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'UPDATE_OF_TROTTERS_FINAL' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:713:9) in function 'PricingEngine::runQMC' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'PREFETCH_JCOUP' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:641:5) in function 'PricingEngine::runQMC' completely with a factor of 32 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_INFO' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:622:5) in function 'PricingEngine::runQMC' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:598:0)
INFO: [HLS 214-186] Unrolling loop 'REDUCE_INTRA' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:518:5) in function 'UpdateOfTrotters' completely with a factor of 1 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'REDUCE_INTRA' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:518:5) in function 'UpdateOfTrotters' completely with a factor of 2 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'REDUCE_INTRA' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:518:5) in function 'UpdateOfTrotters' completely with a factor of 4 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'REDUCE_INTRA' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:518:5) in function 'UpdateOfTrotters' completely with a factor of 8 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'REDUCE_INTRA' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:518:5) in function 'UpdateOfTrotters' completely with a factor of 16 (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:539:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.42.52.61.72.81.92.101.112.121.132)' into 'fp_struct<float>::to_float() const (.39.49.58.69.78.89.98.109.118.129)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.39.49.58.69.78.89.98.109.118.129)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.209.219.229.239.249.259.269.279.309.319)' into 'fp_struct<double>::to_double() const (.206.216.226.236.246.256.266.276.306.316)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.206.216.226.236.246.256.266.276.306.316)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:525:0)
INFO: [HLS 214-178] Inlining function 'std::log(float)' into 'PricingEngine::generateRandomNumber(int&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:724:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'PricingEngine::runSQA(ap_uint<1>*, float (*) [32], float*, pricingEngineRegStatus_t&, pricingEngineRegControl_t&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:395:0)
INFO: [HLS 214-178] Inlining function 'std::log(float)' into 'PricingEngine::runSQA(ap_uint<1>*, float (*) [32], float*, pricingEngineRegStatus_t&, pricingEngineRegControl_t&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:395:0)
INFO: [HLS 214-178] Inlining function 'std::log(float)' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'PricingEngine::runSQA(ap_uint<1>*, float (*) [32], float*, pricingEngineRegStatus_t&, pricingEngineRegControl_t&)' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:59:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_329_2' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:329:31) in function 'PricingEngine::runERM' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable '_ZZN13PricingEngine14pricingProcessER7ap_uintILi32EES2_S2_S2_S2_S2_R24pricingEngineRegStatus_tR25pricingEngineRegControl_tP26pricingEngineRegStrategy_tRN3hls6streamI19orderBookResponse_tLi0EEERNSA_I21orderEntryOperation_tLi0EEEE1h' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:329:31)
WARNING: [HLS 214-281] Estimating pipelined loop 'LOOP_STAGE' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:652:5) in function 'PricingEngine::runQMC' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:652:5)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1792.s_struct.orderBookResponse_ts' into 'PricingEngine::responsePull(ap_uint<32>&, hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>&, hls::stream<orderBookResponse_t, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'PricingEngine::responsePull(ap_uint<32>&, hls::stream<hls::axis<ap_uint<1024>, 0ul, 0ul, 0ul>, 0>&, hls::stream<orderBookResponse_t, 0>&) (.1)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:46:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&) (.1)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:467:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&) (.1)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:171:24)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.orderEntryOperation_ts' into 'PricingEngine::pricingProcess(ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&, pricingEngineRegStatus_t&, pricingEngineRegControl_t&, pricingEngineRegStrategy_t*, hls::stream<orderBookResponse_t, 0>&, hls::stream<orderEntryOperation_t, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.ap_uint.0s' into 'PricingEngine::operationPush(ap_uint<32>&, ap_uint<32>&, ap_uint<1024>&, hls::stream<orderEntryOperation_t, 0>&, hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:276:71)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'PricingEngine::operationPush(ap_uint<32>&, ap_uint<32>&, ap_uint<1024>&, hls::stream<orderEntryOperation_t, 0>&, hls::stream<hls::axis<ap_uint<184>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:279:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'PricingEngine::eventHandler(ap_uint<32>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:302:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.16 seconds. CPU system time: 0.29 seconds. Elapsed time: 8.47 seconds; current allocated memory: 268.099 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 268.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 351.298 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:849: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 492.448 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_458_2' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:458) in function 'PricingEngine::pricingProcess' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_461_3' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:461) in function 'PricingEngine::pricingProcess' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_462_4' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:462) in function 'PricingEngine::pricingProcess' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_463_5' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:463) in function 'PricingEngine::pricingProcess' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_464_6' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:464) in function 'PricingEngine::pricingProcess' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_1' in function 'PricingEngine::pricingProcess' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_329_2' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:335) in function 'PricingEngine::runERM' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'PricingEngine::operationPush' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:0:23).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'UpdateOfTrotters' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:486:10).
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_335_3' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:335) in function 'PricingEngine::runERM' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_267_1' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0) in function 'PricingEngine::operationPush' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'FILL_BUFFER' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:548) in function 'UpdateOfTrotters' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'fp_buffer' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:545) automatically.
INFO: [XFORM 203-102] Partitioning array 'exch_index2id' in dimension 2 automatically.
WARNING: [HLS 200-1476] Applying partition directive (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:612:2) and reshape directive (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:613:9) on the same variable 'jcoup_local' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:612) may lead to unexpected synthesis behaviors.\

WARNING: [HLS 200-1476] Applying partition directive (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:85:5) and reshape directive (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:87:9) on the same variable 'J'  may lead to unexpected synthesis behaviors.\

INFO: [XFORM 203-131] Reshaping array 'jcoup_local' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:612) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'jcoup_prefetch' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:632) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'J'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'info.m' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:606) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'info.beta' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:606) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'info.de_qefct' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:606) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'info.neg_de_qefct' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:606) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'info.seed' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:606) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'jcoup_local' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:612) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_prefetch' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:633) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'log_rand_prefetch' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:634) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'J' in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'spins.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'trotters.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'trotters.V'  in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'responseStreamFIFO' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'operationStreamFIFO' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'pricingEngineTop' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp:40:1), detected/extracted 4 process function(s): 
	 'PricingEngine::responsePull'
	 'PricingEngine::pricingProcess'
	 'PricingEngine::operationPush'
	 'PricingEngine::eventHandler'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:569:28) to (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:587:13) in function 'UpdateOfTrottersFinal'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:557:5) in function 'UpdateOfTrotters'... converting 65 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32floatP0A.i5' into 'PricingEngine::runQMC' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:676).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32floatP0A.i5' into 'PricingEngine::runQMC' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:676).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32floatP0A.i5' into 'PricingEngine::runQMC' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:676).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32floatP0A.i5' into 'PricingEngine::runQMC' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:676).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32floatP0A.i5' into 'PricingEngine::runERM' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:355).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32floatP0A.i5' into 'PricingEngine::runERM' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:369).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 648.687 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_329_2' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:335:35) in function 'PricingEngine::runERM' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_324_1' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:324:36) in function 'PricingEngine::runERM' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'J.0' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:344:29)
INFO: [HLS 200-472] Inferring partial write operation for 'J.0' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:345:29)
INFO: [HLS 200-472] Inferring partial write operation for 'exch_logged_rates' (/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:370:30)
INTERNAL-INFO: never seen llvm instruction 'flog'(506)
INTERNAL-INFO: never seen llvm instruction 'flog'(506)
INTERNAL-INFO: never seen llvm instruction 'flog'(506)
INTERNAL-INFO: never seen llvm instruction 'flog'(506)
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for pricingEngineTop due to operationPush with non-FIFO I/O
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for pricingEngineTop due to eventHandler with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.44 seconds; current allocated memory: 877.163 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pricingEngineTop' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'responsePull' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'responsePull'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'responsePull'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 878.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 879.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runERM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_329_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 882.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 886.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 887.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 888.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 889.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateRandomNumber' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln733_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln733) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'generateRandomNumber'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'generateRandomNumber'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 889.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 889.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'UpdateOfTrotters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'UpdateOfTrotters'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 36, function 'UpdateOfTrotters'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 890.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 892.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'UpdateOfTrottersFinal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'UpdateOfTrottersFinal'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, function 'UpdateOfTrottersFinal'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 893.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 896.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runQMC_Pipeline_LOOP_STAGE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STAGE'.
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'runQMC_Pipeline_LOOP_STAGE' (loop 'LOOP_STAGE'): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 0) between 'store' operation ('trotters_V_3_0_write_ln715', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715) of variable 'trotters_V_3_0_ret', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:715 on static variable 'trotters_V_3_0' and 'load' operation ('trotters_V_3_0_load', /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp:665) on static variable 'trotters_V_3_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 59, Depth = 64, loop 'LOOP_STAGE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 899.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 908.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runQMC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 908.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 909.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess_Pipeline_VITIS_LOOP_458_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_458_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_458_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 909.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 910.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess_Pipeline_VITIS_LOOP_461_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_461_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_461_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 910.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 910.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess_Pipeline_VITIS_LOOP_462_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_462_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_462_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 910.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 910.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess_Pipeline_VITIS_LOOP_463_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_463_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_463_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 911.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 911.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess_Pipeline_VITIS_LOOP_464_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_464_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 911.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 911.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 912.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 912.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingProcess' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 913.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 915.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operationPush' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'operationPush': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'operationPush': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 915.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 915.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eventHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'eventHandler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'eventHandler'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 915.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 915.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pricingEngineTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 915.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 916.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'responsePull' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'countRxResponse_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'responsePull'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 917.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runERM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'init_constraint' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_464_1024_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runERM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 921.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 934.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 940.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateRandomNumber' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_14_full_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_32s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_18s_32s_32_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_32_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateRandomNumber'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 942.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'UpdateOfTrotters' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_0': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'UpdateOfTrotters'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 946.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'UpdateOfTrottersFinal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'UpdateOfTrottersFinal'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 960.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runQMC_Pipeline_LOOP_STAGE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'trotters_V_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_31' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runQMC_Pipeline_LOOP_STAGE' pipeline 'LOOP_STAGE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_432_1024_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runQMC_Pipeline_LOOP_STAGE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 977.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runQMC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runQMC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 994.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess_Pipeline_VITIS_LOOP_458_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess_Pipeline_VITIS_LOOP_458_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 996.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess_Pipeline_VITIS_LOOP_461_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pricingProcess_Pipeline_VITIS_LOOP_461_3' pipeline 'VITIS_LOOP_461_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess_Pipeline_VITIS_LOOP_461_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 998.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess_Pipeline_VITIS_LOOP_462_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pricingProcess_Pipeline_VITIS_LOOP_462_4' pipeline 'VITIS_LOOP_462_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess_Pipeline_VITIS_LOOP_462_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 999.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess_Pipeline_VITIS_LOOP_463_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pricingProcess_Pipeline_VITIS_LOOP_463_5' pipeline 'VITIS_LOOP_463_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess_Pipeline_VITIS_LOOP_463_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1001.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess_Pipeline_VITIS_LOOP_464_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pricingProcess_Pipeline_VITIS_LOOP_464_6' pipeline 'VITIS_LOOP_464_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess_Pipeline_VITIS_LOOP_464_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1002.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pricingProcess_Pipeline_VITIS_LOOP_148_1' pipeline 'VITIS_LOOP_148_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1003.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingProcess' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'countProcessResponse_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'spins_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trotters_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'orderId' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_14_full_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingProcess'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1010.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operationPush' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'countTxOperation_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operationPush'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1014.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eventHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'countRxEvent_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eventHandler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1015.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pricingEngineTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_control' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_config' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_capture' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_strategy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_reserved04' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regControl_reserved04' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_reserved05' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regControl_reserved05' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_reserved06' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regControl_reserved07' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_status' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_rxResponse' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_rxResponse' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_processResponse' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_processResponse' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_txOperation' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_txOperation' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_strategyNone' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_strategyNone' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_strategyPeg' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_strategyPeg' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_strategyLimit' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_strategyLimit' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_strategyUnknown' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_strategyUnknown' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_rxEvent' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_rxEvent' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_debug' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_reserved10' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_reserved10' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_reserved11' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_reserved11' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_reserved12' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_reserved12' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_reserved13' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_reserved13' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_reserved14' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_reserved14' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStatus_reserved15' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regStatus_reserved15' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regCapture' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'regCapture' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/regStrategies' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/responseStreamPack_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/responseStreamPack_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/responseStreamPack_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/responseStreamPack_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/operationStreamPack_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/operationStreamPack_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/operationStreamPack_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/operationStreamPack_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/eventStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/eventStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/eventStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pricingEngineTop/eventStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pricingEngineTop' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'regControl_control', 'regControl_config', 'regControl_capture', 'regControl_strategy', 'regControl_reserved04', 'regControl_reserved05', 'regControl_reserved06', 'regControl_reserved07', 'regStatus_status', 'regStatus_rxResponse', 'regStatus_processResponse', 'regStatus_txOperation', 'regStatus_strategyNone', 'regStatus_strategyPeg', 'regStatus_strategyLimit', 'regStatus_strategyUnknown', 'regStatus_rxEvent', 'regStatus_debug', 'regStatus_reserved10', 'regStatus_reserved11', 'regStatus_reserved12', 'regStatus_reserved13', 'regStatus_reserved14', 'regStatus_reserved15', 'regCapture' and 'regStrategies' to AXI-Lite port control.
WARNING: [HLS 200-656] Deadlocks can occur since process responsePull is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'pricingEngineTop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1016.520 MB.
INFO: [RTMG 210-279] Implementing memory 'pricingEngineTop_runERM_exch_index2id_0' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pricingEngineTop_runERM_exch_index2id_1' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'pricingEngineTop_runERM_exch_logged_rates_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'pricingEngineTop_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pricingEngineTop_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pricingEngineTop_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'pricingEngineTop_pricingProcess_J_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'responseStreamFIFO_U(pricingEngineTop_fifo_w1792_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'operationStreamFIFO_U(pricingEngineTop_fifo_w256_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1018.508 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.003 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pricingEngineTop.
INFO: [VLOG 209-307] Generating Verilog RTL for pricingEngineTop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 379.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39.15 seconds. CPU system time: 1.52 seconds. Elapsed time: 40.01 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output pricingEngineTop.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_dadd_64ns_64ns_64_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_dmul_64ns_64ns_64_8_max_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_dmul_64ns_64ns_64_8_max_dsp_0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_dmul_64ns_64ns_64_8_max_dsp_0_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_fadd_32ns_32ns_32_7_full_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_fadd_32ns_32ns_32_7_full_dsp_0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_fadd_32ns_32ns_32_7_full_dsp_0_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_faddfsub_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_fdiv_32ns_32ns_32_12_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_fdiv_32ns_32ns_32_12_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_flog_32ns_32ns_32_14_full_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_flog_32ns_32ns_32_14_full_dsp_0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_flog_32ns_32ns_32_14_full_dsp_0_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_sitofp_32ns_32_5_no_dsp_0_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_sitofp_32ns_32_5_no_dsp_0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_sitofp_32ns_32_5_no_dsp_0_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_sitofp_32s_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_sitofp_32s_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_sitofp_32s_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'pricingEngineTop_uitofp_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pricingEngineTop_uitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pricingEngineTop_uitofp_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /home/hls02/AAT-SQA/hw/pricingEngine/pricingEngineTop.xo -kernel_name pricingEngineTop -kernel_xml /home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop/impl/ip/../kernel/kernel.xml -kernel_files {/home/hls02/AAT-SQA/hw/pricingEngine/pricingengine_top.cpp /home/hls02/AAT-SQA/hw/pricingEngine/pricingengine.cpp /home/hls02/AAT-SQA/hw/common/include/aat_interfaces.cpp} -ip_directory /home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop/impl/ip/ip_unzip_dir -design_xml /home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop/.autopilot/db/pricingEngineTop.design.xml -debug_directory /home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop/.debug -hls_directory /home/hls02/AAT-SQA/hw/pricingEngine/prj_pe/pricingEngineTop/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 14:53:36 2022...
INFO: [HLS 200-802] Generated output file pricingEngineTop.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.37 seconds. CPU system time: 0.81 seconds. Elapsed time: 16.62 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-112] Total CPU user time: 54.75 seconds. Total CPU system time: 2.58 seconds. Total elapsed time: 57.6 seconds; peak allocated memory: 1.003 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Feb 23 14:53:39 2022...
