============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:42:14 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         120  3768.878 232724.640 236493.518 
  TOP                        120  3768.878 223926.730 227695.608 
    stoch2bin                 43  1737.943  95666.072  97404.015 
    genblk1[1].genblk1.sng    39  1026.311  56992.489  58018.799 
      ctr                     24   930.125  50235.362  51165.487 
    genblk1[0].genblk1.sng    37   989.018  67502.131  68491.149 
      ctr                     22   892.833  60756.953  61649.786 

