<!DOCTYPE html>
<html class="writer-html5" lang="zh" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>9. SPI &mdash; BL702/704/706 参考手册  文档</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="10. UART" href="UART.html" />
    <link rel="prev" title="8. IR" href="IR.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL702/704/706 参考手册
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. 系统和存储器概述</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. 复位和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">4. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">5. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">6. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="L1C.html">7. L1C</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">9. SPI</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">9.1. 简介</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id2">9.2. 主要特征</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">9.3. 功能描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id4">9.3.1. 时钟控制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id5">9.3.2. 主设备持续传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">9.3.3. 接收过滤功能</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id7">9.3.4. 接收去差错功能</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id8">9.3.5. 从模式超时机制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#i-o">9.3.6. I/O传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dma">9.3.7. DMA传输模式</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id9">9.3.8. SPI中断</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id10">9.4. 寄存器描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#spi-config">9.4.1. spi_config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-int-sts">9.4.2. spi_int_sts</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-bus-busy">9.4.3. spi_bus_busy</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-prd-0">9.4.4. spi_prd_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-prd-1">9.4.5. spi_prd_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-rxd-ignr">9.4.6. spi_rxd_ignr</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-sto-value">9.4.7. spi_sto_value</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-config-0">9.4.8. spi_fifo_config_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-config-1">9.4.9. spi_fifo_config_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-wdata">9.4.10. spi_fifo_wdata</a></li>
<li class="toctree-l3"><a class="reference internal" href="#spi-fifo-rdata">9.4.11. spi_fifo_rdata</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="QDEC.html">14. QDEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="KeyScan.html">15. KeyScan</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">16. I2S</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. Emac</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">19. 版本信息</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL702/704/706 参考手册</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">9. </span>SPI</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="spi">
<h1><span class="section-number">9. </span>SPI<a class="headerlink" href="#spi" title="永久链接至标题"></a></h1>
<section id="id1">
<h2><span class="section-number">9.1. </span>简介<a class="headerlink" href="#id1" title="永久链接至标题"></a></h2>
<p>串行外设接口（Serial Peripheral Interface Bus, SPI）是一种用于短程通信的同步串行通信接口规范，装置之间使用全双工模式通信，是一个主机和一个或多个从机的主从模式。需要至
少4根线，事实上3根也可以（单向传输时）,包括SDI（数据输入）、SDO（数据输出）、SCLK（时钟）、CS（片选）。</p>
</section>
<section id="id2">
<h2><span class="section-number">9.2. </span>主要特征<a class="headerlink" href="#id2" title="永久链接至标题"></a></h2>
<blockquote>
<div><ul class="simple">
<li><p>既可作为SPI主设备，也可作为SPI从设备</p></li>
<li><p>发送和接收通道各有深度为4帧的FIFO</p></li>
<li><p>主从设备都支持4种时钟格式（CPOL，CPHA）</p></li>
<li><p>主从设备都支持1/2/3/4字节传输模式</p></li>
<li><p>灵活的时钟配置，最高可支持40M时钟</p></li>
<li><p>可配置MSB/LSB优先传输</p></li>
<li><p>接收过滤功能</p></li>
<li><p>从设备下的超时机制</p></li>
<li><p>支持DMA传输模式</p></li>
</ul>
</div></blockquote>
</section>
<section id="id3">
<h2><span class="section-number">9.3. </span>功能描述<a class="headerlink" href="#id3" title="永久链接至标题"></a></h2>
<section id="id4">
<h3><span class="section-number">9.3.1. </span>时钟控制<a class="headerlink" href="#id4" title="永久链接至标题"></a></h3>
<p>依照不同的时钟相位以及极性设定，SPI时钟共有四种模式，可以通过寄存器SPI_CONFIG的bit4（CPOL）和bit5（CPHA）进行设置。CPOL用来决定SCK时钟信号空闲时的电平，CPOL=0则空闲电平为低电平，CPOL=1则空闲电平为高电平。CPHA用来决定采样时刻，CPHA=0则在每个周期的第一个时钟沿采样，CPHA=1则在每个周期的第二个时钟沿采样。
通过设置寄存器SPI_PRD_0和SPI_PRD_1，还可以调整时钟的开始和结束电平持续时间、相位0/1的时间以及每帧数据之间的间隔。四种模式下的具体设置如下图所示：</p>
<figure class="align-center" id="id11">
<img alt="../_images/SPIClockPrd.svg" src="../_images/SPIClockPrd.svg" /><figcaption>
<p><span class="caption-number">图 9.1 </span><span class="caption-text">SPI时序图</span><a class="headerlink" href="#id11" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>其中各数字含义如下：
1是起始条件的长度，2是停止条件的长度，3是相位0的长度，4是相位1的长度，5是每帧数据之间的间隔。</p>
</section>
<section id="id5">
<h3><span class="section-number">9.3.2. </span>主设备持续传输模式<a class="headerlink" href="#id5" title="永久链接至标题"></a></h3>
<p>开启该模式后，在发送完当前数据而FIFO里还存在可用数据时，CS信号不会被释放。</p>
</section>
<section id="id6">
<h3><span class="section-number">9.3.3. </span>接收过滤功能<a class="headerlink" href="#id6" title="永久链接至标题"></a></h3>
<p>通过设置需要过滤掉的开始位和结束位，SPI会将接收到数据中的对应数据段丢弃。如下图所示：</p>
<figure class="align-center" id="id12">
<img alt="../_images/SPIIgnore.svg" src="../_images/SPIIgnore.svg" /><figcaption>
<p><span class="caption-number">图 9.2 </span><span class="caption-text">SPI Ignore波形图</span><a class="headerlink" href="#id12" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>上图中过滤的开始位设为0，结束位设为7则Dummy Byte会被收到，结束位设为15则Dummy Byte会被丢弃。</p>
</section>
<section id="id7">
<h3><span class="section-number">9.3.4. </span>接收去差错功能<a class="headerlink" href="#id7" title="永久链接至标题"></a></h3>
<p>通过使能该功能和设置门限值，SPI会将达不到门限值宽度的数据丢弃。</p>
</section>
<section id="id8">
<h3><span class="section-number">9.3.5. </span>从模式超时机制<a class="headerlink" href="#id8" title="永久链接至标题"></a></h3>
<p>通过设定一个超时门限，当从模式下SPI超过该时间值未收到时钟信号时，会触发中断。</p>
</section>
<section id="i-o">
<h3><span class="section-number">9.3.6. </span>I/O传输模式<a class="headerlink" href="#i-o" title="永久链接至标题"></a></h3>
<p>芯片通信处理器可以响应来自FIFO的中断来执行FIFO填充和清空操作。每个FIFO都有一个可编程的FIFO触发阈值来触发中断。当RX FIFO中的数值超过SPI控制器1中的RX FIFO触发阈值时，将产生一个中断，向芯片通信处理器发送信号来清空RX FIFO。当TX FIFO中的数值小于或等于SPI控制寄存器1中的TX FIFO触发阈值加1时，将产生中断，向芯片通信处理器发送信号来重新填充TX FIFO。
可以通过查询SPI状态寄存器来确定FIFO中的采样值以及FIFO的状态。软件负责确保正确的RX FIFO触发阈值和TX FIFO触发阈值，以防止接收FIFO超限和发送FIFO欠载。</p>
</section>
<section id="dma">
<h3><span class="section-number">9.3.7. </span>DMA传输模式<a class="headerlink" href="#dma" title="永久链接至标题"></a></h3>
<p>SPI支持DMA传输模式。使用该模式需要分别设置TX和RX FIFO的阈值，当该模式启用后，UART会对TX/RX FIFO进行检查，一旦TX/RX的FIFO可用计数值大于其设定的阈值，将会发起DMA请求，DMA会按照设定将数据搬移至TX FIFO中或从RX FIFO中移出。</p>
</section>
<section id="id9">
<h3><span class="section-number">9.3.8. </span>SPI中断<a class="headerlink" href="#id9" title="永久链接至标题"></a></h3>
<p>SPI有着丰富的中断控制，包括以下几种中断模式：</p>
<blockquote>
<div><ul class="simple">
<li><p>SPI传输结束中断</p></li>
<li><p>TX FIFO请求中断</p></li>
<li><p>RX FIFO请求中断</p></li>
<li><p>从模式传输超时中断</p></li>
<li><p>从模式TX过载中断</p></li>
<li><p>TX/RX FIFO溢出中断</p></li>
</ul>
</div></blockquote>
<p>在主模式下，SPI传输结束中断会在每帧数据传输结束时触发；在从模式下，SPI传输结束中断会在CS信号被释放时触发。TX/RX FIFO请求中断会在其FIFO可用计数值大于其设定的阈值时触发，当条件不满足时该中断标志会自动清除。从模式传输超时中断会在从模式下超过超时门限值未收到时钟信号时触发。如果TX/RX FIFO发生了上溢或者下溢，会触发TX/RX FIFO溢出中断，当FIFO清除位TFC/RFC被置1时，对应的FIFO会被清空，同时溢出中断标志会自动清除。
可以通过寄存器SPI_INT_STS查询各中断状态和对相应的位写1清除中断。</p>
</section>
</section>
<section id="id10">
<h2><span class="section-number">9.4. </span>寄存器描述<a class="headerlink" href="#id10" title="永久链接至标题"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 39%" />
<col style="width: 61%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>名称</p></td>
<td><p>描述</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-config">spi_config</a></p></td>
<td><p>SPI configuration register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-int-sts">spi_int_sts</a></p></td>
<td><p>SPI interrupt status</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-bus-busy">spi_bus_busy</a></p></td>
<td><p>SPI bus busy</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-prd-0">spi_prd_0</a></p></td>
<td><p>SPI length control register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-prd-1">spi_prd_1</a></p></td>
<td><p>SPI length of interval</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-rxd-ignr">spi_rxd_ignr</a></p></td>
<td><p>SPI ingnore function</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-sto-value">spi_sto_value</a></p></td>
<td><p>SPI time-out value</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-fifo-config-0">spi_fifo_config_0</a></p></td>
<td><p>SPI FIFO configuration register0</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-fifo-config-1">spi_fifo_config_1</a></p></td>
<td><p>SPI FIFO configuration register1</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#spi-fifo-wdata">spi_fifo_wdata</a></p></td>
<td><p>SPI FIFO write data</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#spi-fifo-rdata">spi_fifo_rdata</a></p></td>
<td><p>SPI FIFO read data</p></td>
</tr>
</tbody>
</table>
<section id="spi-config">
<h3><span class="section-number">9.4.1. </span>spi_config<a class="headerlink" href="#spi-config" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a200</p>
<figure class="align-center">
<img alt="../_images/spi_spi_config.svg" src="../_images/spi_spi_config.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:16</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>15:12</p></td>
<td><p>cr_spi_deg_cnt</p></td>
<td><p>r/w</p></td>
<td><p>4'd0</p></td>
<td><p>De-glitch function cycle count</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>cr_spi_deg_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of all input de-glitch function</p></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>9</p></td>
<td rowspan="3"><p>cr_spi_m_cont_en</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Enable signal of master continuous transfer mode</p>
<p>1'b0: Disabled, SS_n will de-assert between each data frame</p>
<p>1'b1: Enabled, SS_n will stay asserted between each consecutive data frame if the next data is valid in the FIFO</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>cr_spi_rxd_ignr_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of RX data ignore function</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>7</p></td>
<td rowspan="3"><p>cr_spi_byte_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Byte-inverse signal for each FIFO entry data</p>
<p>0: Byte[0] is sent out first</p>
<p>1: Byte[3] is sent out first</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="3"><p>6</p></td>
<td rowspan="3"><p>cr_spi_bit_inv</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>Bit-inverse signal for each data byte</p>
<p>0: Each byte is sent out MSB-first</p>
<p>1: Each byte is sent out LSB-first</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>cr_spi_sclk_ph</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>SCLK clock phase inverse signal</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>4</p></td>
<td rowspan="3"><p>cr_spi_sclk_pol</p></td>
<td rowspan="3"><p>r/w</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>SCLK polarity</p>
<p>0: SCLK output LOW at IDLE state</p>
<p>1: SCLK output HIGH at IDLE state</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>3:2</p></td>
<td rowspan="5"><p>cr_spi_frame_size</p></td>
<td rowspan="5"><p>r/w</p></td>
<td rowspan="5"><p>2'd0</p></td>
<td rowspan="5"><p>SPI frame size (also the valid width for each FIFO entry)</p>
<p>2'd0: 8-bit</p>
<p>2'd1: 16-bit</p>
<p>2'd2: 24-bit</p>
<p>2'd3: 32-bit</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>1</p></td>
<td rowspan="2"><p>cr_spi_s_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of SPI Slave function, Master and Slave should not be both enabled at the same time</p>
<p>(This bit becomes don't-care if cr_spi_m_en is enabled)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>cr_spi_m_en</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>1'b0</p></td>
<td rowspan="2"><p>Enable signal of SPI Master function</p>
<p>Asserting this bit will trigger the transaction, and should be de-asserted after finish</p>
</td>
</tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="spi-int-sts">
<h3><span class="section-number">9.4.2. </span>spi_int_sts<a class="headerlink" href="#spi-int-sts" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a204</p>
<figure class="align-center">
<img alt="../_images/spi_spi_int_sts.svg" src="../_images/spi_spi_int_sts.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:30</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>29</p></td>
<td><p>cr_spi_fer_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>28</p></td>
<td><p>cr_spi_txu_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_txu_int</p></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>cr_spi_sto_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_sto_int</p></td>
</tr>
<tr class="row-even"><td><p>26</p></td>
<td><p>cr_spi_rxf_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_rxv_int</p></td>
</tr>
<tr class="row-odd"><td><p>25</p></td>
<td><p>cr_spi_txf_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_txe_int</p></td>
</tr>
<tr class="row-even"><td><p>24</p></td>
<td><p>cr_spi_end_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt enable of spi_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>23:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>cr_spi_txu_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of spi_txu_int</p></td>
</tr>
<tr class="row-odd"><td><p>19</p></td>
<td><p>cr_spi_sto_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of spi_sto_int</p></td>
</tr>
<tr class="row-even"><td><p>18:17</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>cr_spi_end_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Interrupt clear of spi_end_int</p></td>
</tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>cr_spi_fer_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_fer_int</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>cr_spi_txu_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_txu_int</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>cr_spi_sto_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_sto_int</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>cr_spi_rxf_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_rxv_int</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>cr_spi_txf_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_txe_int</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>cr_spi_end_mask</p></td>
<td><p>r/w</p></td>
<td><p>1'b1</p></td>
<td><p>Interrupt mask of spi_end_int</p></td>
</tr>
<tr class="row-odd"><td><p>7:6</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>spi_fer_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI TX/RX FIFO error interrupt, auto-cleared when FIFO overflow/underflow error flag is cleared</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>spi_txu_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI slave mode TX underrun error flag, triggered when TXD is not ready during transfer in slave mode</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>spi_sto_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI slave mode transfer time-out interrupt, triggered when SPI bus is idle for a given value</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>spi_rxf_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI RX FIFO ready (rx_fifo_cnt &gt; rx_fifo_th) interrupt, auto-cleared when data is popped</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>spi_txf_int</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>SPI TX FIFO ready (tx_fifo_cnt &gt; tx_fifo_th) interrupt, auto-cleared when data is pushed</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>spi_end_int</p></td>
<td rowspan="3"><p>r</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>SPI transfer end interrupt, shared by both master and slave mode</p>
<p>Master mode: Triggered when the final frame is transferred</p>
<p>Slave mode: Triggered when CS_n is de-asserted</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
<section id="spi-bus-busy">
<h3><span class="section-number">9.4.3. </span>spi_bus_busy<a class="headerlink" href="#spi-bus-busy" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a208</p>
<figure class="align-center">
<img alt="../_images/spi_spi_bus_busy.svg" src="../_images/spi_spi_bus_busy.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:1</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>sts_spi_bus_busy</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Indicator of SPI bus busy</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-prd-0">
<h3><span class="section-number">9.4.4. </span>spi_prd_0<a class="headerlink" href="#spi-prd-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a210</p>
<figure class="align-center">
<img alt="../_images/spi_spi_prd_0.svg" src="../_images/spi_spi_prd_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:24</p></td>
<td><p>cr_spi_prd_d_ph_1</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of DATA phase 1 (please refer to &quot;Timing&quot; tab)</p></td>
</tr>
<tr class="row-odd"><td><p>23:16</p></td>
<td><p>cr_spi_prd_d_ph_0</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of DATA phase 0 (please refer to &quot;Timing&quot; tab)</p></td>
</tr>
<tr class="row-even"><td><p>15:8</p></td>
<td><p>cr_spi_prd_p</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of STOP condition (please refer to &quot;Timing&quot; tab)</p></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_spi_prd_s</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of START condition (please refer to &quot;Timing&quot; tab)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-prd-1">
<h3><span class="section-number">9.4.5. </span>spi_prd_1<a class="headerlink" href="#spi-prd-1" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a214</p>
<figure class="align-center">
<img alt="../_images/spi_spi_prd_1.svg" src="../_images/spi_spi_prd_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7:0</p></td>
<td><p>cr_spi_prd_i</p></td>
<td><p>r/w</p></td>
<td><p>8'd15</p></td>
<td><p>Length of INTERVAL between frame (please refer to &quot;Timing&quot; tab)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-rxd-ignr">
<h3><span class="section-number">9.4.6. </span>spi_rxd_ignr<a class="headerlink" href="#spi-rxd-ignr" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a218</p>
<figure class="align-center">
<img alt="../_images/spi_spi_rxd_ignr.svg" src="../_images/spi_spi_rxd_ignr.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>20:16</p></td>
<td><p>cr_spi_rxd_ignr_s</p></td>
<td><p>r/w</p></td>
<td><p>5'd0</p></td>
<td><p>Starting point of RX data ignore function</p></td>
</tr>
<tr class="row-even"><td><p>15:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>4:0</p></td>
<td><p>cr_spi_rxd_ignr_p</p></td>
<td><p>r/w</p></td>
<td><p>5'd0</p></td>
<td><p>Stopping point of RX data ignore function</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-sto-value">
<h3><span class="section-number">9.4.7. </span>spi_sto_value<a class="headerlink" href="#spi-sto-value" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a21c</p>
<figure class="align-center">
<img alt="../_images/spi_spi_sto_value.svg" src="../_images/spi_spi_sto_value.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:12</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>cr_spi_sto_value</p></td>
<td><p>r/w</p></td>
<td><p>12'hFFF</p></td>
<td><p>Time-out value for spi_sto_int triggering</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-config-0">
<h3><span class="section-number">9.4.8. </span>spi_fifo_config_0<a class="headerlink" href="#spi-fifo-config-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a280</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_config_0.svg" src="../_images/spi_spi_fifo_config_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:8</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>rx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>rx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of RX FIFO, can be cleared by rx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>tx_fifo_underflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Underflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>tx_fifo_overflow</p></td>
<td><p>r</p></td>
<td><p>1'b0</p></td>
<td><p>Overflow flag of TX FIFO, can be cleared by tx_fifo_clr</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>rx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of RX FIFO</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>tx_fifo_clr</p></td>
<td><p>w1c</p></td>
<td><p>1'b0</p></td>
<td><p>Clear signal of TX FIFO</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>spi_dma_rx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_rx_req/ack interface</p></td>
</tr>
<tr class="row-even"><td><p>0</p></td>
<td><p>spi_dma_tx_en</p></td>
<td><p>r/w</p></td>
<td><p>1'b0</p></td>
<td><p>Enable signal of dma_tx_req/ack interface</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-config-1">
<h3><span class="section-number">9.4.9. </span>spi_fifo_config_1<a class="headerlink" href="#spi-fifo-config-1" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a284</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_config_1.svg" src="../_images/spi_spi_fifo_config_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>25:24</p></td>
<td><p>rx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>2'd0</p></td>
<td><p>RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>23:18</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>17:16</p></td>
<td><p>tx_fifo_th</p></td>
<td><p>r/w</p></td>
<td><p>2'd0</p></td>
<td><p>TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt is less than this value</p></td>
</tr>
<tr class="row-even"><td><p>15:11</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>10:8</p></td>
<td><p>rx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>3'd0</p></td>
<td><p>RX FIFO available count</p></td>
</tr>
<tr class="row-even"><td><p>7:3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>2:0</p></td>
<td><p>tx_fifo_cnt</p></td>
<td><p>r</p></td>
<td><p>3'd4</p></td>
<td><p>TX FIFO available count</p></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-wdata">
<h3><span class="section-number">9.4.10. </span>spi_fifo_wdata<a class="headerlink" href="#spi-fifo-wdata" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a288</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_wdata.svg" src="../_images/spi_spi_fifo_wdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>spi_fifo_wdata</p></td>
<td><p>w</p></td>
<td><p>x</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="spi-fifo-rdata">
<h3><span class="section-number">9.4.11. </span>spi_fifo_rdata<a class="headerlink" href="#spi-fifo-rdata" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x4000a28c</p>
<figure class="align-center">
<img alt="../_images/spi_spi_fifo_rdata.svg" src="../_images/spi_spi_fifo_rdata.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:0</p></td>
<td><p>spi_fifo_rdata</p></td>
<td><p>r</p></td>
<td><p>32'h0</p></td>
<td></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="IR.html" class="btn btn-neutral float-left" title="8. IR" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="UART.html" class="btn btn-neutral float-right" title="10. UART" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2021.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>