#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc7a377c0 .scope module, "mips" "mips" 2 322;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "writedata"
v0x7fffc7a5fe70_0 .net "aluop", 1 0, v0x7fffc7a59f00_0;  1 drivers
v0x7fffc7a5ffe0_0 .net "aluout", 31 0, v0x7fffc7a5c410_0;  1 drivers
v0x7fffc7a60130_0 .net "alusrc", 0 0, v0x7fffc7a59fe0_0;  1 drivers
v0x7fffc7a601d0_0 .net "branch", 0 0, v0x7fffc7a5a080_0;  1 drivers
o0x7f993fb301f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc7a60270_0 .net "clk", 0 0, o0x7f993fb301f8;  0 drivers
v0x7fffc7a60310_0 .net "data1", 31 0, L_0x7fffc7a71fe0;  1 drivers
v0x7fffc7a60440_0 .net "data2", 31 0, L_0x7fffc7a725f0;  1 drivers
v0x7fffc7a60590_0 .net "funct", 3 0, L_0x7fffc7a71b70;  1 drivers
v0x7fffc7a60650_0 .net "inst", 31 0, L_0x7fffc7a71170;  1 drivers
v0x7fffc7a607a0_0 .net "memread", 0 0, v0x7fffc7a5a270_0;  1 drivers
v0x7fffc7a60840_0 .net "memtoreg", 0 0, v0x7fffc7a5a330_0;  1 drivers
v0x7fffc7a608e0_0 .net "memwrite", 0 0, v0x7fffc7a5a3f0_0;  1 drivers
v0x7fffc7a60980_0 .net "readdata", 31 0, L_0x7fffc7a72ae0;  1 drivers
o0x7f993fb31068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc7a60a40_0 .net "rst", 0 0, o0x7f993fb31068;  0 drivers
v0x7fffc7a60ae0_0 .net "sigext", 31 0, v0x7fffc7a59e00_0;  1 drivers
v0x7fffc7a60c30_0 .net "writedata", 31 0, L_0x7fffc7a72ba0;  1 drivers
v0x7fffc7a60cf0_0 .net "zero", 0 0, L_0x7fffc7a728b0;  1 drivers
S_0x7fffc7a22a30 .scope module, "decode" "decode" 2 333, 2 108 0, S_0x7fffc7a377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /OUTPUT 32 "ImmGen"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "memread"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 2 "aluop"
    .port_info 12 /OUTPUT 4 "funct"
v0x7fffc7a5a830_0 .net "ImmGen", 31 0, v0x7fffc7a59e00_0;  alias, 1 drivers
v0x7fffc7a5a910_0 .net *"_s11", 2 0, L_0x7fffc7a71a90;  1 drivers
v0x7fffc7a5a9d0_0 .net *"_s9", 0 0, L_0x7fffc7a719f0;  1 drivers
v0x7fffc7a5aa90_0 .net "aluop", 1 0, v0x7fffc7a59f00_0;  alias, 1 drivers
v0x7fffc7a5ab50_0 .net "alusrc", 0 0, v0x7fffc7a59fe0_0;  alias, 1 drivers
v0x7fffc7a5abf0_0 .net "branch", 0 0, v0x7fffc7a5a080_0;  alias, 1 drivers
v0x7fffc7a5ac90_0 .net "clk", 0 0, o0x7f993fb301f8;  alias, 0 drivers
v0x7fffc7a5ad60_0 .net "data1", 31 0, L_0x7fffc7a71fe0;  alias, 1 drivers
v0x7fffc7a5ae30_0 .net "data2", 31 0, L_0x7fffc7a725f0;  alias, 1 drivers
v0x7fffc7a5af00_0 .net "funct", 3 0, L_0x7fffc7a71b70;  alias, 1 drivers
v0x7fffc7a5afa0_0 .net "inst", 31 0, L_0x7fffc7a71170;  alias, 1 drivers
v0x7fffc7a5b070_0 .net "memread", 0 0, v0x7fffc7a5a270_0;  alias, 1 drivers
v0x7fffc7a5b140_0 .net "memtoreg", 0 0, v0x7fffc7a5a330_0;  alias, 1 drivers
v0x7fffc7a5b210_0 .net "memwrite", 0 0, v0x7fffc7a5a3f0_0;  alias, 1 drivers
v0x7fffc7a5b2e0_0 .net "opcode", 6 0, L_0x7fffc7a71520;  1 drivers
v0x7fffc7a5b3b0_0 .net "rd", 4 0, L_0x7fffc7a717f0;  1 drivers
v0x7fffc7a5b480_0 .net "regdst", 0 0, v0x7fffc7a5a590_0;  1 drivers
v0x7fffc7a5b660_0 .net "regwrite", 0 0, v0x7fffc7a5a650_0;  1 drivers
v0x7fffc7a5b700_0 .net "rs1", 4 0, L_0x7fffc7a71610;  1 drivers
v0x7fffc7a5b7a0_0 .net "rs2", 4 0, L_0x7fffc7a71700;  1 drivers
v0x7fffc7a5b870_0 .net "writedata", 31 0, L_0x7fffc7a72ba0;  alias, 1 drivers
L_0x7fffc7a71520 .part L_0x7fffc7a71170, 0, 7;
L_0x7fffc7a71610 .part L_0x7fffc7a71170, 15, 5;
L_0x7fffc7a71700 .part L_0x7fffc7a71170, 20, 5;
L_0x7fffc7a717f0 .part L_0x7fffc7a71170, 7, 5;
L_0x7fffc7a719f0 .part L_0x7fffc7a71170, 30, 1;
L_0x7fffc7a71a90 .part L_0x7fffc7a71170, 12, 3;
L_0x7fffc7a71b70 .concat [ 3 1 0 0], L_0x7fffc7a71a90, L_0x7fffc7a719f0;
S_0x7fffc7a2a410 .scope module, "Registers" "Register_Bank" 2 125, 2 174 0, S_0x7fffc7a22a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read_reg1"
    .port_info 3 /INPUT 5 "read_reg2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
L_0x7fffc7a71d00 .functor AND 1, v0x7fffc7a5a650_0, L_0x7fffc7a71c60, C4<1>, C4<1>;
L_0x7fffc7a722e0 .functor AND 1, v0x7fffc7a5a650_0, L_0x7fffc7a721b0, C4<1>, C4<1>;
v0x7fffc7a3b530_0 .net *"_s0", 0 0, L_0x7fffc7a71c60;  1 drivers
v0x7fffc7a2acb0_0 .net *"_s12", 0 0, L_0x7fffc7a721b0;  1 drivers
v0x7fffc7a589d0_0 .net *"_s14", 0 0, L_0x7fffc7a722e0;  1 drivers
v0x7fffc7a58a70_0 .net *"_s16", 31 0, L_0x7fffc7a723e0;  1 drivers
v0x7fffc7a58b50_0 .net *"_s18", 6 0, L_0x7fffc7a724c0;  1 drivers
v0x7fffc7a58c80_0 .net *"_s2", 0 0, L_0x7fffc7a71d00;  1 drivers
L_0x7f993fae00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc7a58d40_0 .net *"_s21", 1 0, L_0x7f993fae00a8;  1 drivers
v0x7fffc7a58e20_0 .net *"_s4", 31 0, L_0x7fffc7a71dc0;  1 drivers
v0x7fffc7a58f00_0 .net *"_s6", 6 0, L_0x7fffc7a71e60;  1 drivers
L_0x7f993fae0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc7a58fe0_0 .net *"_s9", 1 0, L_0x7f993fae0060;  1 drivers
v0x7fffc7a590c0_0 .net "clk", 0 0, o0x7f993fb301f8;  alias, 0 drivers
v0x7fffc7a59180_0 .var/i "i", 31 0;
v0x7fffc7a59260 .array "memory", 31 0, 31 0;
v0x7fffc7a59320_0 .net "read_data1", 31 0, L_0x7fffc7a71fe0;  alias, 1 drivers
v0x7fffc7a59400_0 .net "read_data2", 31 0, L_0x7fffc7a725f0;  alias, 1 drivers
v0x7fffc7a594e0_0 .net "read_reg1", 4 0, L_0x7fffc7a71610;  alias, 1 drivers
v0x7fffc7a595c0_0 .net "read_reg2", 4 0, L_0x7fffc7a71700;  alias, 1 drivers
v0x7fffc7a597b0_0 .net "regwrite", 0 0, v0x7fffc7a5a650_0;  alias, 1 drivers
v0x7fffc7a59870_0 .net "writedata", 31 0, L_0x7fffc7a72ba0;  alias, 1 drivers
v0x7fffc7a59950_0 .net "writereg", 4 0, L_0x7fffc7a717f0;  alias, 1 drivers
E_0x7fffc7a100a0 .event posedge, v0x7fffc7a590c0_0;
L_0x7fffc7a71c60 .cmp/eq 5, L_0x7fffc7a71610, L_0x7fffc7a717f0;
L_0x7fffc7a71dc0 .array/port v0x7fffc7a59260, L_0x7fffc7a71e60;
L_0x7fffc7a71e60 .concat [ 5 2 0 0], L_0x7fffc7a71610, L_0x7f993fae0060;
L_0x7fffc7a71fe0 .functor MUXZ 32, L_0x7fffc7a71dc0, L_0x7fffc7a72ba0, L_0x7fffc7a71d00, C4<>;
L_0x7fffc7a721b0 .cmp/eq 5, L_0x7fffc7a71700, L_0x7fffc7a717f0;
L_0x7fffc7a723e0 .array/port v0x7fffc7a59260, L_0x7fffc7a724c0;
L_0x7fffc7a724c0 .concat [ 5 2 0 0], L_0x7fffc7a71700, L_0x7f993fae00a8;
L_0x7fffc7a725f0 .functor MUXZ 32, L_0x7fffc7a723e0, L_0x7fffc7a72ba0, L_0x7fffc7a722e0, C4<>;
S_0x7fffc7a59b30 .scope module, "control" "ControlUnit" 2 123, 2 129 0, S_0x7fffc7a22a30;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "alusrc"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "regwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "memwrite"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "ImmGen"
v0x7fffc7a59e00_0 .var "ImmGen", 31 0;
v0x7fffc7a59f00_0 .var "aluop", 1 0;
v0x7fffc7a59fe0_0 .var "alusrc", 0 0;
v0x7fffc7a5a080_0 .var "branch", 0 0;
v0x7fffc7a5a140_0 .net "inst", 31 0, L_0x7fffc7a71170;  alias, 1 drivers
v0x7fffc7a5a270_0 .var "memread", 0 0;
v0x7fffc7a5a330_0 .var "memtoreg", 0 0;
v0x7fffc7a5a3f0_0 .var "memwrite", 0 0;
v0x7fffc7a5a4b0_0 .net "opcode", 6 0, L_0x7fffc7a71520;  alias, 1 drivers
v0x7fffc7a5a590_0 .var "regdst", 0 0;
v0x7fffc7a5a650_0 .var "regwrite", 0 0;
E_0x7fffc7a0fa20 .event edge, v0x7fffc7a5a4b0_0;
S_0x7fffc7a5ba90 .scope module, "execute" "execute" 2 336, 2 215 0, S_0x7fffc7a377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "ImmGen"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 4 "funct"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 32 "aluout"
v0x7fffc7a5cc20_0 .net "ImmGen", 31 0, v0x7fffc7a59e00_0;  alias, 1 drivers
v0x7fffc7a5cd30_0 .net "alu_B", 31 0, L_0x7fffc7a72730;  1 drivers
v0x7fffc7a5cdf0_0 .net "aluctrl", 3 0, v0x7fffc7a5c920_0;  1 drivers
v0x7fffc7a5cf10_0 .net "aluop", 1 0, v0x7fffc7a59f00_0;  alias, 1 drivers
v0x7fffc7a5cfb0_0 .net "aluout", 31 0, v0x7fffc7a5c410_0;  alias, 1 drivers
v0x7fffc7a5d0c0_0 .net "alusrc", 0 0, v0x7fffc7a59fe0_0;  alias, 1 drivers
v0x7fffc7a5d1b0_0 .net "funct", 3 0, L_0x7fffc7a71b70;  alias, 1 drivers
v0x7fffc7a5d2a0_0 .net "in1", 31 0, L_0x7fffc7a71fe0;  alias, 1 drivers
v0x7fffc7a5d360_0 .net "in2", 31 0, L_0x7fffc7a725f0;  alias, 1 drivers
v0x7fffc7a5d420_0 .net "zero", 0 0, L_0x7fffc7a728b0;  alias, 1 drivers
L_0x7fffc7a72730 .functor MUXZ 32, L_0x7fffc7a725f0, v0x7fffc7a59e00_0, v0x7fffc7a59fe0_0, C4<>;
S_0x7fffc7a5bda0 .scope module, "alu" "ALU" 2 223, 2 250 0, S_0x7fffc7a5ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffc7a5c060_0 .net "A", 31 0, L_0x7fffc7a71fe0;  alias, 1 drivers
v0x7fffc7a5c190_0 .net "B", 31 0, L_0x7fffc7a72730;  alias, 1 drivers
L_0x7f993fae00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc7a5c270_0 .net/2u *"_s0", 31 0, L_0x7f993fae00f0;  1 drivers
v0x7fffc7a5c330_0 .net "alucontrol", 3 0, v0x7fffc7a5c920_0;  alias, 1 drivers
v0x7fffc7a5c410_0 .var "aluout", 31 0;
v0x7fffc7a5c540_0 .net "zero", 0 0, L_0x7fffc7a728b0;  alias, 1 drivers
E_0x7fffc7a10490 .event edge, v0x7fffc7a5c190_0, v0x7fffc7a59320_0, v0x7fffc7a5c330_0;
L_0x7fffc7a728b0 .cmp/eq 32, v0x7fffc7a5c410_0, L_0x7f993fae00f0;
S_0x7fffc7a5c6a0 .scope module, "alucontrol" "alucontrol" 2 225, 2 229 0, S_0x7fffc7a5ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 4 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x7fffc7a5c920_0 .var "alucontrol", 3 0;
v0x7fffc7a5ca00_0 .net "aluop", 1 0, v0x7fffc7a59f00_0;  alias, 1 drivers
v0x7fffc7a5caf0_0 .net "funct", 3 0, L_0x7fffc7a71b70;  alias, 1 drivers
E_0x7fffc7a10690 .event edge, v0x7fffc7a5af00_0, v0x7fffc7a59f00_0;
S_0x7fffc7a5d5f0 .scope module, "fetch" "fetch" 2 330, 2 28 0, S_0x7fffc7a377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 32 "sigext"
    .port_info 5 /OUTPUT 32 "inst"
L_0x7fffc7a70fd0 .functor AND 1, v0x7fffc7a5a080_0, L_0x7fffc7a728b0, C4<1>, C4<1>;
L_0x7fffc7a71170 .functor BUFZ 32, L_0x7fffc7a712d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f993fae0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc7a5ddd0_0 .net/2u *"_s0", 31 0, L_0x7f993fae0018;  1 drivers
v0x7fffc7a5ded0_0 .net *"_s10", 31 0, L_0x7fffc7a712d0;  1 drivers
v0x7fffc7a5dfb0_0 .net *"_s13", 29 0, L_0x7fffc7a713a0;  1 drivers
v0x7fffc7a5e070_0 .net *"_s4", 0 0, L_0x7fffc7a70fd0;  1 drivers
v0x7fffc7a5e150_0 .net *"_s6", 31 0, L_0x7fffc7a710d0;  1 drivers
v0x7fffc7a5e280_0 .net "branch", 0 0, v0x7fffc7a5a080_0;  alias, 1 drivers
v0x7fffc7a5e370_0 .net "clk", 0 0, o0x7f993fb301f8;  alias, 0 drivers
v0x7fffc7a5e410_0 .net "inst", 31 0, L_0x7fffc7a71170;  alias, 1 drivers
v0x7fffc7a5e520 .array "inst_mem", 31 0, 31 0;
v0x7fffc7a5e670_0 .net "new_pc", 31 0, L_0x7fffc7a711e0;  1 drivers
v0x7fffc7a5e730_0 .net "pc", 31 0, v0x7fffc7a5dbd0_0;  1 drivers
v0x7fffc7a5e7d0_0 .net "pc_4", 31 0, L_0x7fffc7a70f30;  1 drivers
v0x7fffc7a5e890_0 .net "rst", 0 0, o0x7f993fb31068;  alias, 0 drivers
v0x7fffc7a5e930_0 .net "sigext", 31 0, v0x7fffc7a59e00_0;  alias, 1 drivers
v0x7fffc7a5e9d0_0 .net "zero", 0 0, L_0x7fffc7a728b0;  alias, 1 drivers
L_0x7fffc7a70f30 .arith/sum 32, L_0x7f993fae0018, v0x7fffc7a5dbd0_0;
L_0x7fffc7a710d0 .arith/sum 32, L_0x7fffc7a70f30, v0x7fffc7a59e00_0;
L_0x7fffc7a711e0 .functor MUXZ 32, L_0x7fffc7a70f30, L_0x7fffc7a710d0, L_0x7fffc7a70fd0, C4<>;
L_0x7fffc7a712d0 .array/port v0x7fffc7a5e520, L_0x7fffc7a713a0;
L_0x7fffc7a713a0 .part v0x7fffc7a5dbd0_0, 2, 30;
S_0x7fffc7a5d810 .scope module, "program_counter" "PC" 2 35, 2 64 0, S_0x7fffc7a5d5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x7fffc7a5d9e0_0 .net "clk", 0 0, o0x7f993fb301f8;  alias, 0 drivers
v0x7fffc7a5daf0_0 .net "pc_in", 31 0, L_0x7fffc7a711e0;  alias, 1 drivers
v0x7fffc7a5dbd0_0 .var "pc_out", 31 0;
v0x7fffc7a5dc90_0 .net "rst", 0 0, o0x7f993fb31068;  alias, 0 drivers
S_0x7fffc7a5eb30 .scope module, "memory" "memory" 2 339, 2 285 0, S_0x7fffc7a377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 1 "memwrite"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "readdata"
L_0x7fffc7a72ae0 .functor BUFZ 32, L_0x7fffc7a72950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffc7a5eda0_0 .net *"_s0", 31 0, L_0x7fffc7a72950;  1 drivers
v0x7fffc7a5eea0_0 .net *"_s3", 29 0, L_0x7fffc7a729f0;  1 drivers
v0x7fffc7a5ef80_0 .net "addr", 31 0, v0x7fffc7a5c410_0;  alias, 1 drivers
v0x7fffc7a5f070_0 .net "clk", 0 0, o0x7f993fb301f8;  alias, 0 drivers
v0x7fffc7a5f1a0_0 .var/i "i", 31 0;
v0x7fffc7a5f280 .array "memory", 127 0, 31 0;
v0x7fffc7a5f340_0 .net "memread", 0 0, v0x7fffc7a5a270_0;  alias, 1 drivers
v0x7fffc7a5f430_0 .net "memwrite", 0 0, v0x7fffc7a5a3f0_0;  alias, 1 drivers
v0x7fffc7a5f520_0 .net "readdata", 31 0, L_0x7fffc7a72ae0;  alias, 1 drivers
v0x7fffc7a5f690_0 .net "writedata", 31 0, L_0x7fffc7a725f0;  alias, 1 drivers
L_0x7fffc7a72950 .array/port v0x7fffc7a5f280, L_0x7fffc7a729f0;
L_0x7fffc7a729f0 .part v0x7fffc7a5c410_0, 2, 30;
S_0x7fffc7a5f850 .scope module, "writeback" "writeback" 2 342, 2 317 0, S_0x7fffc7a377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout"
    .port_info 1 /INPUT 32 "readdata"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_data"
v0x7fffc7a5fa90_0 .net "aluout", 31 0, v0x7fffc7a5c410_0;  alias, 1 drivers
v0x7fffc7a5fb70_0 .net "memtoreg", 0 0, v0x7fffc7a5a330_0;  alias, 1 drivers
v0x7fffc7a5fc80_0 .net "readdata", 31 0, L_0x7fffc7a72ae0;  alias, 1 drivers
v0x7fffc7a5fd20_0 .net "write_data", 31 0, L_0x7fffc7a72ba0;  alias, 1 drivers
L_0x7fffc7a72ba0 .functor MUXZ 32, v0x7fffc7a5c410_0, L_0x7fffc7a72ae0, v0x7fffc7a5a330_0, C4<>;
    .scope S_0x7fffc7a5d810;
T_0 ;
    %wait E_0x7fffc7a100a0;
    %load/vec4 v0x7fffc7a5daf0_0;
    %assign/vec4 v0x7fffc7a5dbd0_0, 0;
    %load/vec4 v0x7fffc7a5dc90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc7a5dbd0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc7a5d5f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 537526277, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 537591815, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 537657346, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 537722883, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 21712928, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 23877664, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 25976864, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %pushi/vec4 27944992, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5e520, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fffc7a59b30;
T_2 ;
    %wait E_0x7fffc7a0fa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a5a590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a59fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a5a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a5a650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a5a270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a5a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a5a080_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffc7a59f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc7a59e00_0, 0;
    %load/vec4 v0x7fffc7a5a4b0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a650_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffc7a59f00_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a080_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffc7a59f00_0, 0;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc7a59e00_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a59fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a650_0, 0;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc7a59e00_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a59fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a270_0, 0;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc7a59e00_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a59fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc7a5a3f0_0, 0;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffc7a5a140_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc7a59e00_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc7a2a410;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc7a59180_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fffc7a59180_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fffc7a59180_0;
    %ix/getv/s 3, v0x7fffc7a59180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a59260, 0, 4;
    %load/vec4 v0x7fffc7a59180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc7a59180_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fffc7a2a410;
T_4 ;
    %wait E_0x7fffc7a100a0;
    %load/vec4 v0x7fffc7a597b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffc7a59870_0;
    %load/vec4 v0x7fffc7a59950_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a59260, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc7a5bda0;
T_5 ;
    %wait E_0x7fffc7a10490;
    %load/vec4 v0x7fffc7a5c330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc7a5c410_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fffc7a5c060_0;
    %load/vec4 v0x7fffc7a5c190_0;
    %and;
    %assign/vec4 v0x7fffc7a5c410_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fffc7a5c060_0;
    %load/vec4 v0x7fffc7a5c190_0;
    %or;
    %assign/vec4 v0x7fffc7a5c410_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fffc7a5c060_0;
    %load/vec4 v0x7fffc7a5c190_0;
    %add;
    %assign/vec4 v0x7fffc7a5c410_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fffc7a5c060_0;
    %load/vec4 v0x7fffc7a5c190_0;
    %sub;
    %assign/vec4 v0x7fffc7a5c410_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffc7a5c6a0;
T_6 ;
    %wait E_0x7fffc7a10690;
    %load/vec4 v0x7fffc7a5ca00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x7fffc7a5caf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffc7a5c920_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc7a5eb30;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc7a5f1a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffc7a5f1a0_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fffc7a5f1a0_0;
    %ix/getv/s 3, v0x7fffc7a5f1a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5f280, 0, 4;
    %load/vec4 v0x7fffc7a5f1a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc7a5f1a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fffc7a5eb30;
T_8 ;
    %wait E_0x7fffc7a100a0;
    %load/vec4 v0x7fffc7a5f430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffc7a5f690_0;
    %load/vec4 v0x7fffc7a5ef80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc7a5f280, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "riscv-single.v";
