

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_Shift_Accumulate_Loop'
================================================================
* Date:           Wed Apr 24 14:59:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution10 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accumulate_Loop  |      108|      108|        12|          1|          1|    98|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     358|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     358|    267|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |accumulate_1_fu_209_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln78_fu_144_p2         |         +|   0|  0|  14|           7|           2|
    |add_ln81_fu_167_p2         |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_138_p2        |      icmp|   0|  0|  10|           7|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 140|         113|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |accumulate_fu_66         |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_1_fu_70                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |accumulate_fu_66                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_read_reg_263             |  32|   0|   32|          0|
    |gmem_addr_reg_252                  |  64|   0|   64|          0|
    |i_1_fu_70                          |   7|   0|    7|          0|
    |i_reg_238                          |   7|   0|    7|          0|
    |icmp_ln78_reg_243                  |   1|   0|    1|          0|
    |mul_ln81_reg_268                   |  32|   0|   32|          0|
    |signal_shift_reg_load_reg_258      |  32|   0|   32|          0|
    |icmp_ln78_reg_243                  |  64|  32|    1|          0|
    |signal_shift_reg_load_reg_258      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 358|  64|  263|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_555_p_din0          |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_555_p_din1          |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_555_p_dout0         |   in|   32|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|grp_fu_555_p_ce            |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Shift_Accumulate_Loop|  return value|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WDATA           |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RDATA           |   in|   32|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                                      gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                                      gmem|       pointer|
|coefs                      |   in|   64|     ap_none|                                     coefs|        scalar|
|accumulate_out             |  out|   32|      ap_vld|                            accumulate_out|       pointer|
|accumulate_out_ap_vld      |  out|    1|      ap_vld|                            accumulate_out|       pointer|
|signal_shift_reg_address0  |  out|    7|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_ce0       |  out|    1|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_we0       |  out|    1|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_d0        |  out|   32|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_address1  |  out|    7|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_ce1       |  out|    1|   ap_memory|                          signal_shift_reg|         array|
|signal_shift_reg_q1        |   in|   32|   ap_memory|                          signal_shift_reg|         array|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accumulate = alloca i32 1"   --->   Operation 15 'alloca' 'accumulate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 16 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs"   --->   Operation 18 'read' 'coefs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 98, i7 %i_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %accumulate"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc62"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i7 %i_1" [equalizer.cpp:78]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.48ns)   --->   "%icmp_ln78 = icmp_eq  i7 %i, i7 0" [equalizer.cpp:78]   --->   Operation 24 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc62.split, void %for.end64.exitStub" [equalizer.cpp:78]   --->   Operation 26 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln78 = add i7 %i, i7 127" [equalizer.cpp:78]   --->   Operation 27 'add' 'add_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %add_ln78" [equalizer.cpp:80]   --->   Operation 28 'zext' 'zext_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%signal_shift_reg_addr = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln80" [equalizer.cpp:80]   --->   Operation 29 'getelementptr' 'signal_shift_reg_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%signal_shift_reg_load = load i7 %signal_shift_reg_addr" [equalizer.cpp:80]   --->   Operation 30 'load' 'signal_shift_reg_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i, i2 0" [equalizer.cpp:81]   --->   Operation 31 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i9 %shl_ln1" [equalizer.cpp:81]   --->   Operation 32 'zext' 'zext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.52ns)   --->   "%add_ln81 = add i64 %zext_ln81, i64 %coefs_read" [equalizer.cpp:81]   --->   Operation 33 'add' 'add_ln81' <Predicate = (!icmp_ln78)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81, i32 2, i32 63" [equalizer.cpp:81]   --->   Operation 34 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln2" [equalizer.cpp:81]   --->   Operation 35 'sext' 'sext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln81" [equalizer.cpp:81]   --->   Operation 36 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln78 = store i7 %add_ln78, i7 %i_1" [equalizer.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %i" [equalizer.cpp:78]   --->   Operation 38 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%signal_shift_reg_load = load i7 %signal_shift_reg_addr" [equalizer.cpp:80]   --->   Operation 39 'load' 'signal_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%signal_shift_reg_addr_1 = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln78" [equalizer.cpp:80]   --->   Operation 40 'getelementptr' 'signal_shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %signal_shift_reg_load, i7 %signal_shift_reg_addr_1" [equalizer.cpp:80]   --->   Operation 41 'store' 'store_ln80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_2 : Operation 42 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 42 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 44 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 47 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:81]   --->   Operation 48 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:81]   --->   Operation 49 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 50 [2/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %gmem_addr_read, i32 %signal_shift_reg_load" [equalizer.cpp:81]   --->   Operation 50 'mul' 'mul_ln81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 51 [1/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %gmem_addr_read, i32 %signal_shift_reg_load" [equalizer.cpp:81]   --->   Operation 51 'mul' 'mul_ln81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%accumulate_load_1 = load i32 %accumulate"   --->   Operation 58 'load' 'accumulate_load_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %accumulate_out, i32 %accumulate_load_1"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%accumulate_load = load i32 %accumulate" [equalizer.cpp:81]   --->   Operation 52 'load' 'accumulate_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [equalizer.cpp:79]   --->   Operation 53 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [equalizer.cpp:10]   --->   Operation 54 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (2.55ns)   --->   "%accumulate_1 = add i32 %mul_ln81, i32 %accumulate_load" [equalizer.cpp:81]   --->   Operation 55 'add' 'accumulate_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 %accumulate_1, i32 %accumulate" [equalizer.cpp:78]   --->   Operation 56 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc62" [equalizer.cpp:78]   --->   Operation 57 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accumulate_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ signal_shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accumulate              (alloca           ) [ 0111111111111]
i_1                     (alloca           ) [ 0100000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
coefs_read              (read             ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
i                       (load             ) [ 0110000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
icmp_ln78               (icmp             ) [ 0111111111110]
empty                   (speclooptripcount) [ 0000000000000]
br_ln78                 (br               ) [ 0000000000000]
add_ln78                (add              ) [ 0000000000000]
zext_ln80               (zext             ) [ 0000000000000]
signal_shift_reg_addr   (getelementptr    ) [ 0110000000000]
shl_ln1                 (bitconcatenate   ) [ 0000000000000]
zext_ln81               (zext             ) [ 0000000000000]
add_ln81                (add              ) [ 0000000000000]
trunc_ln2               (partselect       ) [ 0000000000000]
sext_ln81               (sext             ) [ 0000000000000]
gmem_addr               (getelementptr    ) [ 0111111111000]
store_ln78              (store            ) [ 0000000000000]
zext_ln78               (zext             ) [ 0000000000000]
signal_shift_reg_load   (load             ) [ 0101111111110]
signal_shift_reg_addr_1 (getelementptr    ) [ 0000000000000]
store_ln80              (store            ) [ 0000000000000]
gmem_load_req           (readreq          ) [ 0000000000000]
gmem_addr_read          (read             ) [ 0100000000110]
mul_ln81                (mul              ) [ 0100000000001]
accumulate_load         (load             ) [ 0000000000000]
specpipeline_ln79       (specpipeline     ) [ 0000000000000]
specloopname_ln10       (specloopname     ) [ 0000000000000]
accumulate_1            (add              ) [ 0000000000000]
store_ln78              (store            ) [ 0000000000000]
br_ln78                 (br               ) [ 0000000000000]
accumulate_load_1       (load             ) [ 0000000000000]
write_ln0               (write            ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coefs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accumulate_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulate_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="accumulate_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="coefs_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_readreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="gmem_addr_read_read_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="8"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="99" class="1004" name="signal_shift_reg_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="signal_shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="111" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="112" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="114" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="signal_shift_reg_load/1 store_ln80/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="signal_shift_reg_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="signal_shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln78_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln78_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln80_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln81_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln81_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="62" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln81_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="62" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem_addr_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln78_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln78_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="8"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="accumulate_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="11"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_load/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="accumulate_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate_1/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln78_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="11"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="accumulate_load_1_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="10"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_load_1/11 "/>
</bind>
</comp>

<comp id="223" class="1005" name="accumulate_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="1"/>
<pin id="240" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln78_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="10"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="247" class="1005" name="signal_shift_reg_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="1"/>
<pin id="249" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="signal_shift_reg_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="gmem_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="signal_shift_reg_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="8"/>
<pin id="260" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="signal_shift_reg_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="gmem_addr_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="mul_ln81_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln81 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="115"><net_src comp="99" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="106" pin="7"/><net_sink comp="106" pin=1"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="135" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="74" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="173" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="144" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="226"><net_src comp="66" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="70" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="241"><net_src comp="135" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="246"><net_src comp="138" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="99" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="255"><net_src comp="187" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="261"><net_src comp="106" pin="7"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="266"><net_src comp="87" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="271"><net_src comp="202" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="209" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: accumulate_out | {11 }
	Port: signal_shift_reg | {2 }
 - Input state : 
	Port: equalizer_Pipeline_Shift_Accumulate_Loop : gmem | {2 3 4 5 6 7 8 9 }
	Port: equalizer_Pipeline_Shift_Accumulate_Loop : coefs | {1 }
	Port: equalizer_Pipeline_Shift_Accumulate_Loop : signal_shift_reg | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln78 : 2
		br_ln78 : 3
		add_ln78 : 2
		zext_ln80 : 3
		signal_shift_reg_addr : 4
		signal_shift_reg_load : 5
		shl_ln1 : 2
		zext_ln81 : 3
		add_ln81 : 4
		trunc_ln2 : 5
		sext_ln81 : 6
		gmem_addr : 7
		store_ln78 : 3
	State 2
		signal_shift_reg_addr_1 : 1
		store_ln80 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
		accumulate_1 : 1
		store_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_202        |    3    |   165   |    50   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln78_fu_144      |    0    |    0    |    14   |
|    add   |      add_ln81_fu_167      |    0    |    0    |    71   |
|          |    accumulate_1_fu_209    |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln78_fu_138     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|   read   |   coefs_read_read_fu_74   |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_87 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_80     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_92   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln80_fu_150     |    0    |    0    |    0    |
|   zext   |      zext_ln81_fu_163     |    0    |    0    |    0    |
|          |      zext_ln78_fu_198     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln1_fu_155      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      trunc_ln2_fu_173     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln81_fu_183     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |   165   |   184   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      accumulate_reg_223     |   32   |
|    gmem_addr_read_reg_263   |   32   |
|      gmem_addr_reg_252      |   32   |
|         i_1_reg_231         |    7   |
|          i_reg_238          |    7   |
|      icmp_ln78_reg_243      |    1   |
|       mul_ln81_reg_268      |   32   |
|signal_shift_reg_addr_reg_247|    7   |
|signal_shift_reg_load_reg_258|   32   |
+-----------------------------+--------+
|            Total            |   182  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   184  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   182  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   347  |   193  |
+-----------+--------+--------+--------+--------+
