
stm32f1_FreeRtos_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005fd0  08005fd0  00015fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006058  08006058  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08006058  08006058  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006058  08006058  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006058  08006058  00016058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800605c  0800605c  0001605c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e4c  20000074  080060d4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ec0  080060d4  00020ec0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b259  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000030fc  00000000  00000000  0003b2f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001028  00000000  00000000  0003e3f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee0  00000000  00000000  0003f420  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017d2e  00000000  00000000  00040300  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e5aa  00000000  00000000  0005802e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007bb7f  00000000  00000000  000665d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e2157  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c0  00000000  00000000  000e21d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08005fb8 	.word	0x08005fb8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08005fb8 	.word	0x08005fb8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	d1ed      	bne.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <ENVMNTR_init>:
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_I2C1_Init(void);
static void Error_Handler(void);

uint8_t ENVMNTR_init(void){
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0

	uint8_t error = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	71fb      	strb	r3, [r7, #7]

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800107a:	f000 fdab 	bl	8001bd4 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 800107e:	f000 f835 	bl	80010ec <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001082:	f000 f8cd 	bl	8001220 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001086:	f000 f8a1 	bl	80011cc <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800108a:	f000 f871 	bl	8001170 <MX_I2C1_Init>

	error = TSL2561_init();
 800108e:	f000 fabd 	bl	800160c <TSL2561_init>
 8001092:	4603      	mov	r3, r0
 8001094:	71fb      	strb	r3, [r7, #7]
	error = TTP223B_init();
 8001096:	f000 fd55 	bl	8001b44 <TTP223B_init>
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]

	return error;
 800109e:	79fb      	ldrb	r3, [r7, #7]

}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <ENVMNTR_createTasks>:

uint8_t ENVMNTR_createTasks(void){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af02      	add	r7, sp, #8

	uint8_t error = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	71fb      	strb	r3, [r7, #7]

	/* Create tasks */
	if(pdPASS != xTaskCreate(TSL2561_handler, "TSL2561_handler",
 80010b2:	2300      	movs	r3, #0
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	2306      	movs	r3, #6
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <ENVMNTR_createTasks+0x38>)
 80010bc:	2280      	movs	r2, #128	; 0x80
 80010be:	4909      	ldr	r1, [pc, #36]	; (80010e4 <ENVMNTR_createTasks+0x3c>)
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <ENVMNTR_createTasks+0x40>)
 80010c2:	f002 ffa6 	bl	8004012 <xTaskCreate>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d001      	beq.n	80010d0 <ENVMNTR_createTasks+0x28>
					configMINIMAL_STACK_SIZE, (void *)&envmonitor.sensor.tsl2561.lux,
					configMAX_PRIORITIES - 1, NULL)){

		  return -1;
 80010cc:	23ff      	movs	r3, #255	; 0xff
 80010ce:	e002      	b.n	80010d6 <ENVMNTR_createTasks+0x2e>
	}

	/* Start the scheduler so the tasks start executing. */
	vTaskStartScheduler();
 80010d0:	f003 f8c8 	bl	8004264 <vTaskStartScheduler>

	return error;
 80010d4:	79fb      	ldrb	r3, [r7, #7]

}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000094 	.word	0x20000094
 80010e4:	08005fd0 	.word	0x08005fd0
 80010e8:	080016e9 	.word	0x080016e9

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b090      	sub	sp, #64	; 0x40
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 0318 	add.w	r3, r7, #24
 80010f6:	2228      	movs	r2, #40	; 0x28
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f003 ff2a 	bl	8004f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110e:	2302      	movs	r3, #2
 8001110:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001112:	2301      	movs	r3, #1
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001116:	2310      	movs	r3, #16
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800111a:	2302      	movs	r3, #2
 800111c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800111e:	2300      	movs	r3, #0
 8001120:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001122:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001126:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001128:	f107 0318 	add.w	r3, r7, #24
 800112c:	4618      	mov	r0, r3
 800112e:	f001 ff4f 	bl	8002fd0 <HAL_RCC_OscConfig>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001138:	f000 f8f2 	bl	8001320 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800113c:	230f      	movs	r3, #15
 800113e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001140:	2302      	movs	r3, #2
 8001142:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001148:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800114c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	2102      	movs	r1, #2
 8001156:	4618      	mov	r0, r3
 8001158:	f002 f99e 	bl	8003498 <HAL_RCC_ClockConfig>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001162:	f000 f8dd 	bl	8001320 <Error_Handler>
  }
}
 8001166:	bf00      	nop
 8001168:	3740      	adds	r7, #64	; 0x40
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001174:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <MX_I2C1_Init+0x50>)
 8001176:	4a13      	ldr	r2, [pc, #76]	; (80011c4 <MX_I2C1_Init+0x54>)
 8001178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_I2C1_Init+0x50>)
 800117c:	4a12      	ldr	r2, [pc, #72]	; (80011c8 <MX_I2C1_Init+0x58>)
 800117e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <MX_I2C1_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001186:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <MX_I2C1_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <MX_I2C1_Init+0x50>)
 800118e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001192:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001194:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <MX_I2C1_Init+0x50>)
 8001196:	2200      	movs	r2, #0
 8001198:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800119a:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <MX_I2C1_Init+0x50>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <MX_I2C1_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a6:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <MX_I2C1_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <MX_I2C1_Init+0x50>)
 80011ae:	f000 ffcf 	bl	8002150 <HAL_I2C_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011b8:	f000 f8b2 	bl	8001320 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000de8 	.word	0x20000de8
 80011c4:	40005400 	.word	0x40005400
 80011c8:	00061a80 	.word	0x00061a80

080011cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011d2:	4a12      	ldr	r2, [pc, #72]	; (800121c <MX_USART2_UART_Init+0x50>)
 80011d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ea:	4b0b      	ldr	r3, [pc, #44]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f0:	4b09      	ldr	r3, [pc, #36]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011f2:	220c      	movs	r2, #12
 80011f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f6:	4b08      	ldr	r3, [pc, #32]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011fc:	4b06      	ldr	r3, [pc, #24]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001202:	4805      	ldr	r0, [pc, #20]	; (8001218 <MX_USART2_UART_Init+0x4c>)
 8001204:	f002 fd28 	bl	8003c58 <HAL_UART_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800120e:	f000 f887 	bl	8001320 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	20000e3c 	.word	0x20000e3c
 800121c:	40004400 	.word	0x40004400

08001220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	f107 0310 	add.w	r3, r7, #16
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001234:	4b2d      	ldr	r3, [pc, #180]	; (80012ec <MX_GPIO_Init+0xcc>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	4a2c      	ldr	r2, [pc, #176]	; (80012ec <MX_GPIO_Init+0xcc>)
 800123a:	f043 0310 	orr.w	r3, r3, #16
 800123e:	6193      	str	r3, [r2, #24]
 8001240:	4b2a      	ldr	r3, [pc, #168]	; (80012ec <MX_GPIO_Init+0xcc>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	f003 0310 	and.w	r3, r3, #16
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800124c:	4b27      	ldr	r3, [pc, #156]	; (80012ec <MX_GPIO_Init+0xcc>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	4a26      	ldr	r2, [pc, #152]	; (80012ec <MX_GPIO_Init+0xcc>)
 8001252:	f043 0320 	orr.w	r3, r3, #32
 8001256:	6193      	str	r3, [r2, #24]
 8001258:	4b24      	ldr	r3, [pc, #144]	; (80012ec <MX_GPIO_Init+0xcc>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f003 0320 	and.w	r3, r3, #32
 8001260:	60bb      	str	r3, [r7, #8]
 8001262:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001264:	4b21      	ldr	r3, [pc, #132]	; (80012ec <MX_GPIO_Init+0xcc>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a20      	ldr	r2, [pc, #128]	; (80012ec <MX_GPIO_Init+0xcc>)
 800126a:	f043 0304 	orr.w	r3, r3, #4
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <MX_GPIO_Init+0xcc>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f003 0304 	and.w	r3, r3, #4
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127c:	4b1b      	ldr	r3, [pc, #108]	; (80012ec <MX_GPIO_Init+0xcc>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a1a      	ldr	r2, [pc, #104]	; (80012ec <MX_GPIO_Init+0xcc>)
 8001282:	f043 0308 	orr.w	r3, r3, #8
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <MX_GPIO_Init+0xcc>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0308 	and.w	r3, r3, #8
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001294:	2200      	movs	r2, #0
 8001296:	2120      	movs	r1, #32
 8001298:	4815      	ldr	r0, [pc, #84]	; (80012f0 <MX_GPIO_Init+0xd0>)
 800129a:	f000 ff29 	bl	80020f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800129e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012a4:	4b13      	ldr	r3, [pc, #76]	; (80012f4 <MX_GPIO_Init+0xd4>)
 80012a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	4619      	mov	r1, r3
 80012b2:	4811      	ldr	r0, [pc, #68]	; (80012f8 <MX_GPIO_Init+0xd8>)
 80012b4:	f000 fdbe 	bl	8001e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012b8:	2320      	movs	r3, #32
 80012ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012bc:	2301      	movs	r3, #1
 80012be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c4:	2302      	movs	r3, #2
 80012c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	4619      	mov	r1, r3
 80012ce:	4808      	ldr	r0, [pc, #32]	; (80012f0 <MX_GPIO_Init+0xd0>)
 80012d0:	f000 fdb0 	bl	8001e34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2105      	movs	r1, #5
 80012d8:	2028      	movs	r0, #40	; 0x28
 80012da:	f000 fd80 	bl	8001dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012de:	2028      	movs	r0, #40	; 0x28
 80012e0:	f000 fd99 	bl	8001e16 <HAL_NVIC_EnableIRQ>

}
 80012e4:	bf00      	nop
 80012e6:	3720      	adds	r7, #32
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40010800 	.word	0x40010800
 80012f4:	10110000 	.word	0x10110000
 80012f8:	40011000 	.word	0x40011000

080012fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a04      	ldr	r2, [pc, #16]	; (800131c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d101      	bne.n	8001312 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800130e:	f000 fc77 	bl	8001c00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40012c00 	.word	0x40012c00

08001320 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0

	ENVMNTR_init();
 8001330:	f7ff fe9e 	bl	8001070 <ENVMNTR_init>

	ENVMNTR_createTasks();
 8001334:	f7ff feb8 	bl	80010a8 <ENVMNTR_createTasks>

	for(;;);
 8001338:	e7fe      	b.n	8001338 <main+0xc>
	...

0800133c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001342:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <HAL_MspInit+0x68>)
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	4a17      	ldr	r2, [pc, #92]	; (80013a4 <HAL_MspInit+0x68>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	6193      	str	r3, [r2, #24]
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <HAL_MspInit+0x68>)
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <HAL_MspInit+0x68>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	4a11      	ldr	r2, [pc, #68]	; (80013a4 <HAL_MspInit+0x68>)
 8001360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001364:	61d3      	str	r3, [r2, #28]
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <HAL_MspInit+0x68>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001372:	2200      	movs	r2, #0
 8001374:	210f      	movs	r1, #15
 8001376:	f06f 0001 	mvn.w	r0, #1
 800137a:	f000 fd30 	bl	8001dde <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800137e:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <HAL_MspInit+0x6c>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	4a04      	ldr	r2, [pc, #16]	; (80013a8 <HAL_MspInit+0x6c>)
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40010000 	.word	0x40010000

080013ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b4:	f107 0310 	add.w	r3, r7, #16
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a15      	ldr	r2, [pc, #84]	; (800141c <HAL_I2C_MspInit+0x70>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d123      	bne.n	8001414 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013cc:	4b14      	ldr	r3, [pc, #80]	; (8001420 <HAL_I2C_MspInit+0x74>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	4a13      	ldr	r2, [pc, #76]	; (8001420 <HAL_I2C_MspInit+0x74>)
 80013d2:	f043 0308 	orr.w	r3, r3, #8
 80013d6:	6193      	str	r3, [r2, #24]
 80013d8:	4b11      	ldr	r3, [pc, #68]	; (8001420 <HAL_I2C_MspInit+0x74>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	f003 0308 	and.w	r3, r3, #8
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013e4:	23c0      	movs	r3, #192	; 0xc0
 80013e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013e8:	2312      	movs	r3, #18
 80013ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ec:	2303      	movs	r3, #3
 80013ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f0:	f107 0310 	add.w	r3, r7, #16
 80013f4:	4619      	mov	r1, r3
 80013f6:	480b      	ldr	r0, [pc, #44]	; (8001424 <HAL_I2C_MspInit+0x78>)
 80013f8:	f000 fd1c 	bl	8001e34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_I2C_MspInit+0x74>)
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	4a07      	ldr	r2, [pc, #28]	; (8001420 <HAL_I2C_MspInit+0x74>)
 8001402:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001406:	61d3      	str	r3, [r2, #28]
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <HAL_I2C_MspInit+0x74>)
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001414:	bf00      	nop
 8001416:	3720      	adds	r7, #32
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40005400 	.word	0x40005400
 8001420:	40021000 	.word	0x40021000
 8001424:	40010c00 	.word	0x40010c00

08001428 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b088      	sub	sp, #32
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001430:	f107 0310 	add.w	r3, r7, #16
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a15      	ldr	r2, [pc, #84]	; (8001498 <HAL_UART_MspInit+0x70>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d123      	bne.n	8001490 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001448:	4b14      	ldr	r3, [pc, #80]	; (800149c <HAL_UART_MspInit+0x74>)
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	4a13      	ldr	r2, [pc, #76]	; (800149c <HAL_UART_MspInit+0x74>)
 800144e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001452:	61d3      	str	r3, [r2, #28]
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <HAL_UART_MspInit+0x74>)
 8001456:	69db      	ldr	r3, [r3, #28]
 8001458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <HAL_UART_MspInit+0x74>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	4a0d      	ldr	r2, [pc, #52]	; (800149c <HAL_UART_MspInit+0x74>)
 8001466:	f043 0304 	orr.w	r3, r3, #4
 800146a:	6193      	str	r3, [r2, #24]
 800146c:	4b0b      	ldr	r3, [pc, #44]	; (800149c <HAL_UART_MspInit+0x74>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001478:	230c      	movs	r3, #12
 800147a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147c:	2302      	movs	r3, #2
 800147e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2302      	movs	r3, #2
 8001482:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001484:	f107 0310 	add.w	r3, r7, #16
 8001488:	4619      	mov	r1, r3
 800148a:	4805      	ldr	r0, [pc, #20]	; (80014a0 <HAL_UART_MspInit+0x78>)
 800148c:	f000 fcd2 	bl	8001e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001490:	bf00      	nop
 8001492:	3720      	adds	r7, #32
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40004400 	.word	0x40004400
 800149c:	40021000 	.word	0x40021000
 80014a0:	40010800 	.word	0x40010800

080014a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	; 0x30
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 80014b4:	2200      	movs	r2, #0
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	2019      	movs	r0, #25
 80014ba:	f000 fc90 	bl	8001dde <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 80014be:	2019      	movs	r0, #25
 80014c0:	f000 fca9 	bl	8001e16 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80014c4:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <HAL_InitTick+0x9c>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a1d      	ldr	r2, [pc, #116]	; (8001540 <HAL_InitTick+0x9c>)
 80014ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b1b      	ldr	r3, [pc, #108]	; (8001540 <HAL_InitTick+0x9c>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014d8:	60fb      	str	r3, [r7, #12]
 80014da:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014dc:	f107 0210 	add.w	r2, r7, #16
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f002 f976 	bl	80037d8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80014ec:	f002 f960 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 80014f0:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80014f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f4:	4a13      	ldr	r2, [pc, #76]	; (8001544 <HAL_InitTick+0xa0>)
 80014f6:	fba2 2303 	umull	r2, r3, r2, r3
 80014fa:	0c9b      	lsrs	r3, r3, #18
 80014fc:	3b01      	subs	r3, #1
 80014fe:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <HAL_InitTick+0xa4>)
 8001502:	4a12      	ldr	r2, [pc, #72]	; (800154c <HAL_InitTick+0xa8>)
 8001504:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <HAL_InitTick+0xa4>)
 8001508:	f240 32e7 	movw	r2, #999	; 0x3e7
 800150c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800150e:	4a0e      	ldr	r2, [pc, #56]	; (8001548 <HAL_InitTick+0xa4>)
 8001510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001512:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <HAL_InitTick+0xa4>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <HAL_InitTick+0xa4>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001520:	4809      	ldr	r0, [pc, #36]	; (8001548 <HAL_InitTick+0xa4>)
 8001522:	f002 f9a7 	bl	8003874 <HAL_TIM_Base_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d104      	bne.n	8001536 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800152c:	4806      	ldr	r0, [pc, #24]	; (8001548 <HAL_InitTick+0xa4>)
 800152e:	f002 f9d5 	bl	80038dc <HAL_TIM_Base_Start_IT>
 8001532:	4603      	mov	r3, r0
 8001534:	e000      	b.n	8001538 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3730      	adds	r7, #48	; 0x30
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40021000 	.word	0x40021000
 8001544:	431bde83 	.word	0x431bde83
 8001548:	20000e7c 	.word	0x20000e7c
 800154c:	40012c00 	.word	0x40012c00

08001550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001560:	e7fe      	b.n	8001560 <HardFault_Handler+0x4>

08001562 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001566:	e7fe      	b.n	8001566 <MemManage_Handler+0x4>

08001568 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800156c:	e7fe      	b.n	800156c <BusFault_Handler+0x4>

0800156e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001572:	e7fe      	b.n	8001572 <UsageFault_Handler+0x4>

08001574 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001584:	4802      	ldr	r0, [pc, #8]	; (8001590 <TIM1_UP_IRQHandler+0x10>)
 8001586:	f002 f9c3 	bl	8003910 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000e7c 	.word	0x20000e7c

08001594 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001598:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800159c:	f000 fdc0 	bl	8002120 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80015a8:	4b15      	ldr	r3, [pc, #84]	; (8001600 <SystemInit+0x5c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a14      	ldr	r2, [pc, #80]	; (8001600 <SystemInit+0x5c>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80015b4:	4b12      	ldr	r3, [pc, #72]	; (8001600 <SystemInit+0x5c>)
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	4911      	ldr	r1, [pc, #68]	; (8001600 <SystemInit+0x5c>)
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <SystemInit+0x60>)
 80015bc:	4013      	ands	r3, r2
 80015be:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80015c0:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <SystemInit+0x5c>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0e      	ldr	r2, [pc, #56]	; (8001600 <SystemInit+0x5c>)
 80015c6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80015ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015ce:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015d0:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <SystemInit+0x5c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <SystemInit+0x5c>)
 80015d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015da:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <SystemInit+0x5c>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	4a07      	ldr	r2, [pc, #28]	; (8001600 <SystemInit+0x5c>)
 80015e2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80015e6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <SystemInit+0x5c>)
 80015ea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80015ee:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <SystemInit+0x64>)
 80015f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015f6:	609a      	str	r2, [r3, #8]
#endif 
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr
 8001600:	40021000 	.word	0x40021000
 8001604:	f8ff0000 	.word	0xf8ff0000
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <TSL2561_init>:
#include "tsl2561.h"

static uint8_t TSL2561_calculateLux(uint16_t *adcData, float *luxVal);
static void Error_Handler(void);

uint8_t TSL2561_init(void){
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af02      	add	r7, sp, #8

	uint8_t pData[2];
	uint8_t error = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	71fb      	strb	r3, [r7, #7]

	memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	2202      	movs	r2, #2
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f003 fc99 	bl	8004f54 <memset>

	/* NOTE: Power up the device */
	pData[0] = TSL2561_COMMAND_REG | TSL2561_CONTROL;
 8001622:	2380      	movs	r3, #128	; 0x80
 8001624:	713b      	strb	r3, [r7, #4]
	pData[1] = TSL2561_POWER_UP;
 8001626:	2303      	movs	r3, #3
 8001628:	717b      	strb	r3, [r7, #5]
	if(HAL_I2C_Master_Transmit(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 800162a:	1d3a      	adds	r2, r7, #4
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	2302      	movs	r3, #2
 8001634:	2172      	movs	r1, #114	; 0x72
 8001636:	482b      	ldr	r0, [pc, #172]	; (80016e4 <TSL2561_init+0xd8>)
 8001638:	f000 fe8e 	bl	8002358 <HAL_I2C_Master_Transmit>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <TSL2561_init+0x3a>
			(sizeof(pData) / sizeof(pData[0])), HAL_MAX_DELAY) != HAL_OK){

		Error_Handler();
 8001642:	f000 fa79 	bl	8001b38 <Error_Handler>
//		error = 1;
//
//	}

	/* NOTE: Get Device ID */
	memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	2202      	movs	r2, #2
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f003 fc81 	bl	8004f54 <memset>
	pData[0] = TSL2561_COMMAND_REG | TSL2561_ID;
 8001652:	238a      	movs	r3, #138	; 0x8a
 8001654:	713b      	strb	r3, [r7, #4]
	if(HAL_I2C_Master_Transmit(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 8001656:	1d3a      	adds	r2, r7, #4
 8001658:	f04f 33ff 	mov.w	r3, #4294967295
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	2301      	movs	r3, #1
 8001660:	2172      	movs	r1, #114	; 0x72
 8001662:	4820      	ldr	r0, [pc, #128]	; (80016e4 <TSL2561_init+0xd8>)
 8001664:	f000 fe78 	bl	8002358 <HAL_I2C_Master_Transmit>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <TSL2561_init+0x66>
			1, HAL_MAX_DELAY) != HAL_OK ){

		Error_Handler();
 800166e:	f000 fa63 	bl	8001b38 <Error_Handler>
	}

	memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2202      	movs	r2, #2
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f003 fc6b 	bl	8004f54 <memset>
	if(HAL_I2C_Master_Receive(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 800167e:	1d3a      	adds	r2, r7, #4
 8001680:	f04f 33ff 	mov.w	r3, #4294967295
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2301      	movs	r3, #1
 8001688:	2172      	movs	r1, #114	; 0x72
 800168a:	4816      	ldr	r0, [pc, #88]	; (80016e4 <TSL2561_init+0xd8>)
 800168c:	f000 ff72 	bl	8002574 <HAL_I2C_Master_Receive>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <TSL2561_init+0x8e>
			1, HAL_MAX_DELAY) != HAL_OK ){

		Error_Handler();
 8001696:	f000 fa4f 	bl	8001b38 <Error_Handler>
	}

	if((pData[0] & 0xF0) != TSL2561_DEV_ID){
 800169a:	793b      	ldrb	r3, [r7, #4]
 800169c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016a0:	2b50      	cmp	r3, #80	; 0x50
 80016a2:	d001      	beq.n	80016a8 <TSL2561_init+0x9c>
		error = 1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	71fb      	strb	r3, [r7, #7]
	}

	/* NOTE: Configure Timing Register */
	memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	2202      	movs	r2, #2
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f003 fc50 	bl	8004f54 <memset>
	pData[0] = TSL2561_COMMAND_REG | TSL2561_TIMING;
 80016b4:	2381      	movs	r3, #129	; 0x81
 80016b6:	713b      	strb	r3, [r7, #4]
	pData[1] = 0x00;	/* NOTE: integration time is 13.7ms and 16x gain */
 80016b8:	2300      	movs	r3, #0
 80016ba:	717b      	strb	r3, [r7, #5]
	if(HAL_I2C_Master_Transmit(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 80016bc:	1d3a      	adds	r2, r7, #4
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	2302      	movs	r3, #2
 80016c6:	2172      	movs	r1, #114	; 0x72
 80016c8:	4806      	ldr	r0, [pc, #24]	; (80016e4 <TSL2561_init+0xd8>)
 80016ca:	f000 fe45 	bl	8002358 <HAL_I2C_Master_Transmit>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <TSL2561_init+0xcc>
			(sizeof(pData) / sizeof(pData[0])), HAL_MAX_DELAY) != HAL_OK){

		Error_Handler();
 80016d4:	f000 fa30 	bl	8001b38 <Error_Handler>
	/* NOTE: Configure Interrupt Threshold registers */


	/* NOTE: Set interrupt control register */

	return error;
 80016d8:	79fb      	ldrb	r3, [r7, #7]

}
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000de8 	.word	0x20000de8

080016e8 <TSL2561_handler>:

void TSL2561_handler(void *lux){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af02      	add	r7, sp, #8
 80016ee:	6078      	str	r0, [r7, #4]
	for(;;){

		uint8_t pData[2];
		uint16_t adcData[2];

		memset(adcData, 0, 4);
 80016f0:	f107 0308 	add.w	r3, r7, #8
 80016f4:	2204      	movs	r2, #4
 80016f6:	2100      	movs	r1, #0
 80016f8:	4618      	mov	r0, r3
 80016fa:	f003 fc2b 	bl	8004f54 <memset>

		HAL_Delay(500);	/* NOTE: Wait for integration time */
 80016fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001702:	f000 fa99 	bl	8001c38 <HAL_Delay>

		/* NOTE: Get ADC channel 0 lower and higher bytes */
		memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	2202      	movs	r2, #2
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f003 fc20 	bl	8004f54 <memset>
		pData[0] = (TSL2561_COMMAND_REG | (0x01 << 4) ) | TSL2561_DATA0LOW;
 8001714:	239c      	movs	r3, #156	; 0x9c
 8001716:	733b      	strb	r3, [r7, #12]
		if(HAL_I2C_Master_Transmit(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 8001718:	f107 020c 	add.w	r2, r7, #12
 800171c:	f04f 33ff 	mov.w	r3, #4294967295
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	2301      	movs	r3, #1
 8001724:	2172      	movs	r1, #114	; 0x72
 8001726:	484e      	ldr	r0, [pc, #312]	; (8001860 <TSL2561_handler+0x178>)
 8001728:	f000 fe16 	bl	8002358 <HAL_I2C_Master_Transmit>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <TSL2561_handler+0x4e>
				1, HAL_MAX_DELAY) != HAL_OK ){

			Error_Handler();
 8001732:	f000 fa01 	bl	8001b38 <Error_Handler>
		}

		memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 8001736:	f107 030c 	add.w	r3, r7, #12
 800173a:	2202      	movs	r2, #2
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f003 fc08 	bl	8004f54 <memset>
		if(HAL_I2C_Master_Receive(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 8001744:	f107 020c 	add.w	r2, r7, #12
 8001748:	f04f 33ff 	mov.w	r3, #4294967295
 800174c:	9300      	str	r3, [sp, #0]
 800174e:	2301      	movs	r3, #1
 8001750:	2172      	movs	r1, #114	; 0x72
 8001752:	4843      	ldr	r0, [pc, #268]	; (8001860 <TSL2561_handler+0x178>)
 8001754:	f000 ff0e 	bl	8002574 <HAL_I2C_Master_Receive>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <TSL2561_handler+0x7a>
				1, HAL_MAX_DELAY) != HAL_OK ){

			Error_Handler();
 800175e:	f000 f9eb 	bl	8001b38 <Error_Handler>
		}

		adcData[0] |= pData[0];
 8001762:	893a      	ldrh	r2, [r7, #8]
 8001764:	7b3b      	ldrb	r3, [r7, #12]
 8001766:	b29b      	uxth	r3, r3
 8001768:	4313      	orrs	r3, r2
 800176a:	b29b      	uxth	r3, r3
 800176c:	813b      	strh	r3, [r7, #8]

		memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 800176e:	f107 030c 	add.w	r3, r7, #12
 8001772:	2202      	movs	r2, #2
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f003 fbec 	bl	8004f54 <memset>
		if(HAL_I2C_Master_Receive(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 800177c:	f107 020c 	add.w	r2, r7, #12
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	2301      	movs	r3, #1
 8001788:	2172      	movs	r1, #114	; 0x72
 800178a:	4835      	ldr	r0, [pc, #212]	; (8001860 <TSL2561_handler+0x178>)
 800178c:	f000 fef2 	bl	8002574 <HAL_I2C_Master_Receive>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <TSL2561_handler+0xb2>
				1, HAL_MAX_DELAY) != HAL_OK ){

			Error_Handler();
 8001796:	f000 f9cf 	bl	8001b38 <Error_Handler>
		}

		adcData[0] |= pData[0] << 8;
 800179a:	893b      	ldrh	r3, [r7, #8]
 800179c:	b21a      	sxth	r2, r3
 800179e:	7b3b      	ldrb	r3, [r7, #12]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	4313      	orrs	r3, r2
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	813b      	strh	r3, [r7, #8]

		/* NOTE: Get ADC channel 1 lower and higher bytes */
		memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 80017ac:	f107 030c 	add.w	r3, r7, #12
 80017b0:	2202      	movs	r2, #2
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f003 fbcd 	bl	8004f54 <memset>
		pData[0] = (TSL2561_COMMAND_REG | (0x01 << 4) ) | TSL2561_DATA1LOW;
 80017ba:	239e      	movs	r3, #158	; 0x9e
 80017bc:	733b      	strb	r3, [r7, #12]
		if(HAL_I2C_Master_Transmit(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 80017be:	f107 020c 	add.w	r2, r7, #12
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2301      	movs	r3, #1
 80017ca:	2172      	movs	r1, #114	; 0x72
 80017cc:	4824      	ldr	r0, [pc, #144]	; (8001860 <TSL2561_handler+0x178>)
 80017ce:	f000 fdc3 	bl	8002358 <HAL_I2C_Master_Transmit>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <TSL2561_handler+0xf4>
				1, HAL_MAX_DELAY) != HAL_OK ){

			Error_Handler();
 80017d8:	f000 f9ae 	bl	8001b38 <Error_Handler>
		}

		memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 80017dc:	f107 030c 	add.w	r3, r7, #12
 80017e0:	2202      	movs	r2, #2
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f003 fbb5 	bl	8004f54 <memset>
		if(HAL_I2C_Master_Receive(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 80017ea:	f107 020c 	add.w	r2, r7, #12
 80017ee:	f04f 33ff 	mov.w	r3, #4294967295
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	2301      	movs	r3, #1
 80017f6:	2172      	movs	r1, #114	; 0x72
 80017f8:	4819      	ldr	r0, [pc, #100]	; (8001860 <TSL2561_handler+0x178>)
 80017fa:	f000 febb 	bl	8002574 <HAL_I2C_Master_Receive>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <TSL2561_handler+0x120>
				1, HAL_MAX_DELAY) != HAL_OK ){

			Error_Handler();
 8001804:	f000 f998 	bl	8001b38 <Error_Handler>
		}

		adcData[1] |= pData[0];
 8001808:	897a      	ldrh	r2, [r7, #10]
 800180a:	7b3b      	ldrb	r3, [r7, #12]
 800180c:	b29b      	uxth	r3, r3
 800180e:	4313      	orrs	r3, r2
 8001810:	b29b      	uxth	r3, r3
 8001812:	817b      	strh	r3, [r7, #10]

		memset(pData, 0, (sizeof(pData) / sizeof(pData[0])));
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	2202      	movs	r2, #2
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fb99 	bl	8004f54 <memset>
		if(HAL_I2C_Master_Receive(&hi2c1, TSL2561_ADDR_FLOAT, pData,
 8001822:	f107 020c 	add.w	r2, r7, #12
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	2301      	movs	r3, #1
 800182e:	2172      	movs	r1, #114	; 0x72
 8001830:	480b      	ldr	r0, [pc, #44]	; (8001860 <TSL2561_handler+0x178>)
 8001832:	f000 fe9f 	bl	8002574 <HAL_I2C_Master_Receive>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <TSL2561_handler+0x158>
				1, HAL_MAX_DELAY) != HAL_OK ){

			Error_Handler();
 800183c:	f000 f97c 	bl	8001b38 <Error_Handler>
		}

		adcData[1] |= pData[0] << 8;
 8001840:	897b      	ldrh	r3, [r7, #10]
 8001842:	b21a      	sxth	r2, r3
 8001844:	7b3b      	ldrb	r3, [r7, #12]
 8001846:	021b      	lsls	r3, r3, #8
 8001848:	b21b      	sxth	r3, r3
 800184a:	4313      	orrs	r3, r2
 800184c:	b21b      	sxth	r3, r3
 800184e:	b29b      	uxth	r3, r3
 8001850:	817b      	strh	r3, [r7, #10]

		TSL2561_calculateLux(adcData, (float *)lux);
 8001852:	f107 0308 	add.w	r3, r7, #8
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	4618      	mov	r0, r3
 800185a:	f000 f805 	bl	8001868 <TSL2561_calculateLux>
	for(;;){
 800185e:	e747      	b.n	80016f0 <TSL2561_handler+0x8>
 8001860:	20000de8 	.word	0x20000de8
 8001864:	00000000 	.word	0x00000000

08001868 <TSL2561_calculateLux>:

	vTaskDelete(NULL);

}

static uint8_t TSL2561_calculateLux(uint16_t *adcData, float *luxVal){
 8001868:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800186c:	b084      	sub	sp, #16
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	6039      	str	r1, [r7, #0]

	float divAdcData = ((float)adcData[1] / (float)adcData[0]);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3302      	adds	r3, #2
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff f9da 	bl	8000c34 <__aeabi_ui2f>
 8001880:	4604      	mov	r4, r0
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff f9d4 	bl	8000c34 <__aeabi_ui2f>
 800188c:	4603      	mov	r3, r0
 800188e:	4619      	mov	r1, r3
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff fadb 	bl	8000e4c <__aeabi_fdiv>
 8001896:	4603      	mov	r3, r0
 8001898:	60bb      	str	r3, [r7, #8]
	uint8_t error = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	73fb      	strb	r3, [r7, #15]

	if( (0.00 < divAdcData) && (divAdcData <= 0.50) ){
 800189e:	f04f 0100 	mov.w	r1, #0
 80018a2:	68b8      	ldr	r0, [r7, #8]
 80018a4:	f7ff fbda 	bl	800105c <__aeabi_fcmpgt>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d041      	beq.n	8001932 <TSL2561_calculateLux+0xca>
 80018ae:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80018b2:	68b8      	ldr	r0, [r7, #8]
 80018b4:	f7ff fbbe 	bl	8001034 <__aeabi_fcmple>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d039      	beq.n	8001932 <TSL2561_calculateLux+0xca>

		*luxVal = (0.0304 * adcData[0]) - (0.062 * adcData[0] * pow(divAdcData, 1.4));
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7fe fd96 	bl	80003f4 <__aeabi_i2d>
 80018c8:	a383      	add	r3, pc, #524	; (adr r3, 8001ad8 <TSL2561_calculateLux+0x270>)
 80018ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ce:	f7fe fdfb 	bl	80004c8 <__aeabi_dmul>
 80018d2:	4603      	mov	r3, r0
 80018d4:	460c      	mov	r4, r1
 80018d6:	4625      	mov	r5, r4
 80018d8:	461c      	mov	r4, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fd88 	bl	80003f4 <__aeabi_i2d>
 80018e4:	a37e      	add	r3, pc, #504	; (adr r3, 8001ae0 <TSL2561_calculateLux+0x278>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7fe fded 	bl	80004c8 <__aeabi_dmul>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4690      	mov	r8, r2
 80018f4:	4699      	mov	r9, r3
 80018f6:	68b8      	ldr	r0, [r7, #8]
 80018f8:	f7fe fd8e 	bl	8000418 <__aeabi_f2d>
 80018fc:	a37a      	add	r3, pc, #488	; (adr r3, 8001ae8 <TSL2561_calculateLux+0x280>)
 80018fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001902:	f003 fb2f 	bl	8004f64 <pow>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4640      	mov	r0, r8
 800190c:	4649      	mov	r1, r9
 800190e:	f7fe fddb 	bl	80004c8 <__aeabi_dmul>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	4620      	mov	r0, r4
 8001918:	4629      	mov	r1, r5
 800191a:	f7fe fc1d 	bl	8000158 <__aeabi_dsub>
 800191e:	4603      	mov	r3, r0
 8001920:	460c      	mov	r4, r1
 8001922:	4618      	mov	r0, r3
 8001924:	4621      	mov	r1, r4
 8001926:	f7ff f87f 	bl	8000a28 <__aeabi_d2f>
 800192a:	4602      	mov	r2, r0
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	e0cb      	b.n	8001aca <TSL2561_calculateLux+0x262>

	}else if( (0.50 < divAdcData) && (divAdcData <= 0.61) ){
 8001932:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f7ff fb90 	bl	800105c <__aeabi_fcmpgt>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d033      	beq.n	80019aa <TSL2561_calculateLux+0x142>
 8001942:	68b8      	ldr	r0, [r7, #8]
 8001944:	f7fe fd68 	bl	8000418 <__aeabi_f2d>
 8001948:	a369      	add	r3, pc, #420	; (adr r3, 8001af0 <TSL2561_calculateLux+0x288>)
 800194a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194e:	f7ff f837 	bl	80009c0 <__aeabi_dcmple>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d028      	beq.n	80019aa <TSL2561_calculateLux+0x142>

		*luxVal = (0.0224 * adcData[0]) - (0.031 * adcData[1]);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fd49 	bl	80003f4 <__aeabi_i2d>
 8001962:	a365      	add	r3, pc, #404	; (adr r3, 8001af8 <TSL2561_calculateLux+0x290>)
 8001964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001968:	f7fe fdae 	bl	80004c8 <__aeabi_dmul>
 800196c:	4603      	mov	r3, r0
 800196e:	460c      	mov	r4, r1
 8001970:	4625      	mov	r5, r4
 8001972:	461c      	mov	r4, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3302      	adds	r3, #2
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fd3a 	bl	80003f4 <__aeabi_i2d>
 8001980:	a35f      	add	r3, pc, #380	; (adr r3, 8001b00 <TSL2561_calculateLux+0x298>)
 8001982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001986:	f7fe fd9f 	bl	80004c8 <__aeabi_dmul>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4620      	mov	r0, r4
 8001990:	4629      	mov	r1, r5
 8001992:	f7fe fbe1 	bl	8000158 <__aeabi_dsub>
 8001996:	4603      	mov	r3, r0
 8001998:	460c      	mov	r4, r1
 800199a:	4618      	mov	r0, r3
 800199c:	4621      	mov	r1, r4
 800199e:	f7ff f843 	bl	8000a28 <__aeabi_d2f>
 80019a2:	4602      	mov	r2, r0
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	e08f      	b.n	8001aca <TSL2561_calculateLux+0x262>

	}else if( (0.61 < divAdcData) && (divAdcData <= 0.80) ){
 80019aa:	68b8      	ldr	r0, [r7, #8]
 80019ac:	f7fe fd34 	bl	8000418 <__aeabi_f2d>
 80019b0:	a34f      	add	r3, pc, #316	; (adr r3, 8001af0 <TSL2561_calculateLux+0x288>)
 80019b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b6:	f7ff f817 	bl	80009e8 <__aeabi_dcmpgt>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d033      	beq.n	8001a28 <TSL2561_calculateLux+0x1c0>
 80019c0:	68b8      	ldr	r0, [r7, #8]
 80019c2:	f7fe fd29 	bl	8000418 <__aeabi_f2d>
 80019c6:	a350      	add	r3, pc, #320	; (adr r3, 8001b08 <TSL2561_calculateLux+0x2a0>)
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	f7fe fff8 	bl	80009c0 <__aeabi_dcmple>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d028      	beq.n	8001a28 <TSL2561_calculateLux+0x1c0>

		*luxVal = (0.0128 * adcData[0]) - (0.0153 * adcData[1]);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fd0a 	bl	80003f4 <__aeabi_i2d>
 80019e0:	a34b      	add	r3, pc, #300	; (adr r3, 8001b10 <TSL2561_calculateLux+0x2a8>)
 80019e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e6:	f7fe fd6f 	bl	80004c8 <__aeabi_dmul>
 80019ea:	4603      	mov	r3, r0
 80019ec:	460c      	mov	r4, r1
 80019ee:	4625      	mov	r5, r4
 80019f0:	461c      	mov	r4, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3302      	adds	r3, #2
 80019f6:	881b      	ldrh	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fcfb 	bl	80003f4 <__aeabi_i2d>
 80019fe:	a346      	add	r3, pc, #280	; (adr r3, 8001b18 <TSL2561_calculateLux+0x2b0>)
 8001a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a04:	f7fe fd60 	bl	80004c8 <__aeabi_dmul>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	4629      	mov	r1, r5
 8001a10:	f7fe fba2 	bl	8000158 <__aeabi_dsub>
 8001a14:	4603      	mov	r3, r0
 8001a16:	460c      	mov	r4, r1
 8001a18:	4618      	mov	r0, r3
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	f7ff f804 	bl	8000a28 <__aeabi_d2f>
 8001a20:	4602      	mov	r2, r0
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	e050      	b.n	8001aca <TSL2561_calculateLux+0x262>

	}else if( (0.80 < divAdcData) && (divAdcData <= 1.30) ){
 8001a28:	68b8      	ldr	r0, [r7, #8]
 8001a2a:	f7fe fcf5 	bl	8000418 <__aeabi_f2d>
 8001a2e:	a336      	add	r3, pc, #216	; (adr r3, 8001b08 <TSL2561_calculateLux+0x2a0>)
 8001a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a34:	f7fe ffd8 	bl	80009e8 <__aeabi_dcmpgt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d033      	beq.n	8001aa6 <TSL2561_calculateLux+0x23e>
 8001a3e:	68b8      	ldr	r0, [r7, #8]
 8001a40:	f7fe fcea 	bl	8000418 <__aeabi_f2d>
 8001a44:	a336      	add	r3, pc, #216	; (adr r3, 8001b20 <TSL2561_calculateLux+0x2b8>)
 8001a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a4a:	f7fe ffb9 	bl	80009c0 <__aeabi_dcmple>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d028      	beq.n	8001aa6 <TSL2561_calculateLux+0x23e>

		*luxVal = (0.00146 * adcData[0]) - (0.00112 * adcData[1]);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	881b      	ldrh	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fccb 	bl	80003f4 <__aeabi_i2d>
 8001a5e:	a332      	add	r3, pc, #200	; (adr r3, 8001b28 <TSL2561_calculateLux+0x2c0>)
 8001a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a64:	f7fe fd30 	bl	80004c8 <__aeabi_dmul>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	460c      	mov	r4, r1
 8001a6c:	4625      	mov	r5, r4
 8001a6e:	461c      	mov	r4, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	3302      	adds	r3, #2
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7fe fcbc 	bl	80003f4 <__aeabi_i2d>
 8001a7c:	a32c      	add	r3, pc, #176	; (adr r3, 8001b30 <TSL2561_calculateLux+0x2c8>)
 8001a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a82:	f7fe fd21 	bl	80004c8 <__aeabi_dmul>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	4629      	mov	r1, r5
 8001a8e:	f7fe fb63 	bl	8000158 <__aeabi_dsub>
 8001a92:	4603      	mov	r3, r0
 8001a94:	460c      	mov	r4, r1
 8001a96:	4618      	mov	r0, r3
 8001a98:	4621      	mov	r1, r4
 8001a9a:	f7fe ffc5 	bl	8000a28 <__aeabi_d2f>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	e011      	b.n	8001aca <TSL2561_calculateLux+0x262>

	}else if( divAdcData > 1.30 ){
 8001aa6:	68b8      	ldr	r0, [r7, #8]
 8001aa8:	f7fe fcb6 	bl	8000418 <__aeabi_f2d>
 8001aac:	a31c      	add	r3, pc, #112	; (adr r3, 8001b20 <TSL2561_calculateLux+0x2b8>)
 8001aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab2:	f7fe ff99 	bl	80009e8 <__aeabi_dcmpgt>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d004      	beq.n	8001ac6 <TSL2561_calculateLux+0x25e>

		*luxVal = 0;
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	e001      	b.n	8001aca <TSL2561_calculateLux+0x262>

	}else{

		// error
		error = 1;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	73fb      	strb	r3, [r7, #15]

	}

	return error;
 8001aca:	7bfb      	ldrb	r3, [r7, #15]

}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ad6:	bf00      	nop
 8001ad8:	77318fc5 	.word	0x77318fc5
 8001adc:	3f9f212d 	.word	0x3f9f212d
 8001ae0:	c8b43958 	.word	0xc8b43958
 8001ae4:	3fafbe76 	.word	0x3fafbe76
 8001ae8:	66666666 	.word	0x66666666
 8001aec:	3ff66666 	.word	0x3ff66666
 8001af0:	b851eb85 	.word	0xb851eb85
 8001af4:	3fe3851e 	.word	0x3fe3851e
 8001af8:	8db8bac7 	.word	0x8db8bac7
 8001afc:	3f96f006 	.word	0x3f96f006
 8001b00:	c8b43958 	.word	0xc8b43958
 8001b04:	3f9fbe76 	.word	0x3f9fbe76
 8001b08:	9999999a 	.word	0x9999999a
 8001b0c:	3fe99999 	.word	0x3fe99999
 8001b10:	eb1c432d 	.word	0xeb1c432d
 8001b14:	3f8a36e2 	.word	0x3f8a36e2
 8001b18:	3d07c84b 	.word	0x3d07c84b
 8001b1c:	3f8f559b 	.word	0x3f8f559b
 8001b20:	cccccccd 	.word	0xcccccccd
 8001b24:	3ff4cccc 	.word	0x3ff4cccc
 8001b28:	102363b2 	.word	0x102363b2
 8001b2c:	3f57ebaf 	.word	0x3f57ebaf
 8001b30:	d7c6fbd2 	.word	0xd7c6fbd2
 8001b34:	3f52599e 	.word	0x3f52599e

08001b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <TTP223B_init>:
#include "envmonitor.h"
#include "ttp223b.h"

uint8_t TTP223B_init(void){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0

	uint8_t error = 0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	75fb      	strb	r3, [r7, #23]

	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <TTP223B_init+0x48>)
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	4a0e      	ldr	r2, [pc, #56]	; (8001b8c <TTP223B_init+0x48>)
 8001b54:	f043 0310 	orr.w	r3, r3, #16
 8001b58:	6193      	str	r3, [r2, #24]
 8001b5a:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <TTP223B_init+0x48>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b66:	2301      	movs	r3, #1
 8001b68:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b6a:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <TTP223B_init+0x4c>)
 8001b6c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b72:	1d3b      	adds	r3, r7, #4
 8001b74:	4619      	mov	r1, r3
 8001b76:	4807      	ldr	r0, [pc, #28]	; (8001b94 <TTP223B_init+0x50>)
 8001b78:	f000 f95c 	bl	8001e34 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b7c:	2006      	movs	r0, #6
 8001b7e:	f000 f94a 	bl	8001e16 <HAL_NVIC_EnableIRQ>

	return error;
 8001b82:	7dfb      	ldrb	r3, [r7, #23]

}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	10110000 	.word	0x10110000
 8001b94:	40011000 	.word	0x40011000

08001b98 <EXTI0_IRQHandler>:

/* NOTE: This is IRQHandler */
void EXTI0_IRQHandler(void){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);	/* NOTE: This calls HAL_GPIO_EXTI_Callback function */
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f000 fabf 	bl	8002120 <HAL_GPIO_EXTI_IRQHandler>

}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
	...

08001ba8 <HAL_GPIO_EXTI_Callback>:

/* NOTE: This determines the GPIO_Pin, occuring interrupt */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_0){
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d106      	bne.n	8001bc6 <HAL_GPIO_EXTI_Callback+0x1e>

		envmonitor.sensor.ttp223b.touchState ^= 1;
 8001bb8:	4b05      	ldr	r3, [pc, #20]	; (8001bd0 <HAL_GPIO_EXTI_Callback+0x28>)
 8001bba:	7a1b      	ldrb	r3, [r3, #8]
 8001bbc:	f083 0301 	eor.w	r3, r3, #1
 8001bc0:	b2da      	uxtb	r2, r3
 8001bc2:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <HAL_GPIO_EXTI_Callback+0x28>)
 8001bc4:	721a      	strb	r2, [r3, #8]

	}

}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr
 8001bd0:	20000090 	.word	0x20000090

08001bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <HAL_Init+0x28>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a07      	ldr	r2, [pc, #28]	; (8001bfc <HAL_Init+0x28>)
 8001bde:	f043 0310 	orr.w	r3, r3, #16
 8001be2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be4:	2003      	movs	r0, #3
 8001be6:	f000 f8ef 	bl	8001dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7ff fc5a 	bl	80014a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf0:	f7ff fba4 	bl	800133c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40022000 	.word	0x40022000

08001c00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c04:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_IncTick+0x1c>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_IncTick+0x20>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	4a03      	ldr	r2, [pc, #12]	; (8001c20 <HAL_IncTick+0x20>)
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr
 8001c1c:	20000004 	.word	0x20000004
 8001c20:	20000ebc 	.word	0x20000ebc

08001c24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b02      	ldr	r3, [pc, #8]	; (8001c34 <HAL_GetTick+0x10>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr
 8001c34:	20000ebc 	.word	0x20000ebc

08001c38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c40:	f7ff fff0 	bl	8001c24 <HAL_GetTick>
 8001c44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c50:	d005      	beq.n	8001c5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c52:	4b09      	ldr	r3, [pc, #36]	; (8001c78 <HAL_Delay+0x40>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c5e:	bf00      	nop
 8001c60:	f7ff ffe0 	bl	8001c24 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d8f7      	bhi.n	8001c60 <HAL_Delay+0x28>
  {
  }
}
 8001c70:	bf00      	nop
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20000004 	.word	0x20000004

08001c7c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <NVIC_SetPriorityGrouping+0x44>)
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c92:	68ba      	ldr	r2, [r7, #8]
 8001c94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ca4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cae:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <NVIC_SetPriorityGrouping+0x44>)
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	60d3      	str	r3, [r2, #12]
}
 8001cb4:	bf00      	nop
 8001cb6:	3714      	adds	r7, #20
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc80      	pop	{r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <NVIC_GetPriorityGrouping+0x18>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	0a1b      	lsrs	r3, r3, #8
 8001cce:	f003 0307 	and.w	r3, r3, #7
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	f003 021f 	and.w	r2, r3, #31
 8001cf0:	4906      	ldr	r1, [pc, #24]	; (8001d0c <NVIC_EnableIRQ+0x2c>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	095b      	lsrs	r3, r3, #5
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	e000e100 	.word	0xe000e100

08001d10 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	6039      	str	r1, [r7, #0]
 8001d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	da0b      	bge.n	8001d3c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	b2da      	uxtb	r2, r3
 8001d28:	490c      	ldr	r1, [pc, #48]	; (8001d5c <NVIC_SetPriority+0x4c>)
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	f003 030f 	and.w	r3, r3, #15
 8001d30:	3b04      	subs	r3, #4
 8001d32:	0112      	lsls	r2, r2, #4
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	440b      	add	r3, r1
 8001d38:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d3a:	e009      	b.n	8001d50 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	4907      	ldr	r1, [pc, #28]	; (8001d60 <NVIC_SetPriority+0x50>)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	0112      	lsls	r2, r2, #4
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000ed00 	.word	0xe000ed00
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b089      	sub	sp, #36	; 0x24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	f1c3 0307 	rsb	r3, r3, #7
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	bf28      	it	cs
 8001d82:	2304      	movcs	r3, #4
 8001d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	3304      	adds	r3, #4
 8001d8a:	2b06      	cmp	r3, #6
 8001d8c:	d902      	bls.n	8001d94 <NVIC_EncodePriority+0x30>
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	3b03      	subs	r3, #3
 8001d92:	e000      	b.n	8001d96 <NVIC_EncodePriority+0x32>
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d98:	f04f 32ff 	mov.w	r2, #4294967295
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43da      	mvns	r2, r3
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	401a      	ands	r2, r3
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dac:	f04f 31ff 	mov.w	r1, #4294967295
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	fa01 f303 	lsl.w	r3, r1, r3
 8001db6:	43d9      	mvns	r1, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dbc:	4313      	orrs	r3, r2
         );
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3724      	adds	r7, #36	; 0x24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7ff ff53 	bl	8001c7c <NVIC_SetPriorityGrouping>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
 8001dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001df0:	f7ff ff68 	bl	8001cc4 <NVIC_GetPriorityGrouping>
 8001df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68b9      	ldr	r1, [r7, #8]
 8001dfa:	6978      	ldr	r0, [r7, #20]
 8001dfc:	f7ff ffb2 	bl	8001d64 <NVIC_EncodePriority>
 8001e00:	4602      	mov	r2, r0
 8001e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e06:	4611      	mov	r1, r2
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff81 	bl	8001d10 <NVIC_SetPriority>
}
 8001e0e:	bf00      	nop
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b082      	sub	sp, #8
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff5b 	bl	8001ce0 <NVIC_EnableIRQ>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b08b      	sub	sp, #44	; 0x2c
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001e52:	2300      	movs	r3, #0
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
 8001e56:	e127      	b.n	80020a8 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001e58:	2201      	movs	r2, #1
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	f040 8116 	bne.w	80020a2 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b12      	cmp	r3, #18
 8001e7c:	d034      	beq.n	8001ee8 <HAL_GPIO_Init+0xb4>
 8001e7e:	2b12      	cmp	r3, #18
 8001e80:	d80d      	bhi.n	8001e9e <HAL_GPIO_Init+0x6a>
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d02b      	beq.n	8001ede <HAL_GPIO_Init+0xaa>
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d804      	bhi.n	8001e94 <HAL_GPIO_Init+0x60>
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d031      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d01c      	beq.n	8001ecc <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e92:	e048      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001e94:	2b03      	cmp	r3, #3
 8001e96:	d043      	beq.n	8001f20 <HAL_GPIO_Init+0xec>
 8001e98:	2b11      	cmp	r3, #17
 8001e9a:	d01b      	beq.n	8001ed4 <HAL_GPIO_Init+0xa0>
          break;
 8001e9c:	e043      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001e9e:	4a87      	ldr	r2, [pc, #540]	; (80020bc <HAL_GPIO_Init+0x288>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d026      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
 8001ea4:	4a85      	ldr	r2, [pc, #532]	; (80020bc <HAL_GPIO_Init+0x288>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d806      	bhi.n	8001eb8 <HAL_GPIO_Init+0x84>
 8001eaa:	4a85      	ldr	r2, [pc, #532]	; (80020c0 <HAL_GPIO_Init+0x28c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d020      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
 8001eb0:	4a84      	ldr	r2, [pc, #528]	; (80020c4 <HAL_GPIO_Init+0x290>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d01d      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
          break;
 8001eb6:	e036      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001eb8:	4a83      	ldr	r2, [pc, #524]	; (80020c8 <HAL_GPIO_Init+0x294>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d019      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
 8001ebe:	4a83      	ldr	r2, [pc, #524]	; (80020cc <HAL_GPIO_Init+0x298>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d016      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
 8001ec4:	4a82      	ldr	r2, [pc, #520]	; (80020d0 <HAL_GPIO_Init+0x29c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d013      	beq.n	8001ef2 <HAL_GPIO_Init+0xbe>
          break;
 8001eca:	e02c      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	623b      	str	r3, [r7, #32]
          break;
 8001ed2:	e028      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	623b      	str	r3, [r7, #32]
          break;
 8001edc:	e023      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	3308      	adds	r3, #8
 8001ee4:	623b      	str	r3, [r7, #32]
          break;
 8001ee6:	e01e      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	330c      	adds	r3, #12
 8001eee:	623b      	str	r3, [r7, #32]
          break;
 8001ef0:	e019      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d102      	bne.n	8001f00 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001efa:	2304      	movs	r3, #4
 8001efc:	623b      	str	r3, [r7, #32]
          break;
 8001efe:	e012      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d105      	bne.n	8001f14 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f08:	2308      	movs	r3, #8
 8001f0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	69fa      	ldr	r2, [r7, #28]
 8001f10:	611a      	str	r2, [r3, #16]
          break;
 8001f12:	e008      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f14:	2308      	movs	r3, #8
 8001f16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69fa      	ldr	r2, [r7, #28]
 8001f1c:	615a      	str	r2, [r3, #20]
          break;
 8001f1e:	e002      	b.n	8001f26 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f20:	2300      	movs	r3, #0
 8001f22:	623b      	str	r3, [r7, #32]
          break;
 8001f24:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	2bff      	cmp	r3, #255	; 0xff
 8001f2a:	d801      	bhi.n	8001f30 <HAL_GPIO_Init+0xfc>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	e001      	b.n	8001f34 <HAL_GPIO_Init+0x100>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3304      	adds	r3, #4
 8001f34:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2bff      	cmp	r3, #255	; 0xff
 8001f3a:	d802      	bhi.n	8001f42 <HAL_GPIO_Init+0x10e>
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	e002      	b.n	8001f48 <HAL_GPIO_Init+0x114>
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	3b08      	subs	r3, #8
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	210f      	movs	r1, #15
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	fa01 f303 	lsl.w	r3, r1, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	401a      	ands	r2, r3
 8001f5a:	6a39      	ldr	r1, [r7, #32]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f62:	431a      	orrs	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 8096 	beq.w	80020a2 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f76:	4b57      	ldr	r3, [pc, #348]	; (80020d4 <HAL_GPIO_Init+0x2a0>)
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	4a56      	ldr	r2, [pc, #344]	; (80020d4 <HAL_GPIO_Init+0x2a0>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6193      	str	r3, [r2, #24]
 8001f82:	4b54      	ldr	r3, [pc, #336]	; (80020d4 <HAL_GPIO_Init+0x2a0>)
 8001f84:	699b      	ldr	r3, [r3, #24]
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8001f8e:	4a52      	ldr	r2, [pc, #328]	; (80020d8 <HAL_GPIO_Init+0x2a4>)
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	089b      	lsrs	r3, r3, #2
 8001f94:	3302      	adds	r3, #2
 8001f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9e:	f003 0303 	and.w	r3, r3, #3
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	220f      	movs	r2, #15
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	697a      	ldr	r2, [r7, #20]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a49      	ldr	r2, [pc, #292]	; (80020dc <HAL_GPIO_Init+0x2a8>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <HAL_GPIO_Init+0x1ae>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a48      	ldr	r2, [pc, #288]	; (80020e0 <HAL_GPIO_Init+0x2ac>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00d      	beq.n	8001fde <HAL_GPIO_Init+0x1aa>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a47      	ldr	r2, [pc, #284]	; (80020e4 <HAL_GPIO_Init+0x2b0>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d007      	beq.n	8001fda <HAL_GPIO_Init+0x1a6>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a46      	ldr	r2, [pc, #280]	; (80020e8 <HAL_GPIO_Init+0x2b4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d101      	bne.n	8001fd6 <HAL_GPIO_Init+0x1a2>
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e006      	b.n	8001fe4 <HAL_GPIO_Init+0x1b0>
 8001fd6:	2304      	movs	r3, #4
 8001fd8:	e004      	b.n	8001fe4 <HAL_GPIO_Init+0x1b0>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e002      	b.n	8001fe4 <HAL_GPIO_Init+0x1b0>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <HAL_GPIO_Init+0x1b0>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fe6:	f002 0203 	and.w	r2, r2, #3
 8001fea:	0092      	lsls	r2, r2, #2
 8001fec:	4093      	lsls	r3, r2
 8001fee:	697a      	ldr	r2, [r7, #20]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8001ff4:	4938      	ldr	r1, [pc, #224]	; (80020d8 <HAL_GPIO_Init+0x2a4>)
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff8:	089b      	lsrs	r3, r3, #2
 8001ffa:	3302      	adds	r3, #2
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d006      	beq.n	800201c <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800200e:	4b37      	ldr	r3, [pc, #220]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	4936      	ldr	r1, [pc, #216]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	4313      	orrs	r3, r2
 8002018:	600b      	str	r3, [r1, #0]
 800201a:	e006      	b.n	800202a <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800201c:	4b33      	ldr	r3, [pc, #204]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	43db      	mvns	r3, r3
 8002024:	4931      	ldr	r1, [pc, #196]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002026:	4013      	ands	r3, r2
 8002028:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d006      	beq.n	8002044 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002036:	4b2d      	ldr	r3, [pc, #180]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	492c      	ldr	r1, [pc, #176]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	4313      	orrs	r3, r2
 8002040:	604b      	str	r3, [r1, #4]
 8002042:	e006      	b.n	8002052 <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002044:	4b29      	ldr	r3, [pc, #164]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	43db      	mvns	r3, r3
 800204c:	4927      	ldr	r1, [pc, #156]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 800204e:	4013      	ands	r3, r2
 8002050:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d006      	beq.n	800206c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800205e:	4b23      	ldr	r3, [pc, #140]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	4922      	ldr	r1, [pc, #136]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	4313      	orrs	r3, r2
 8002068:	608b      	str	r3, [r1, #8]
 800206a:	e006      	b.n	800207a <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800206c:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	43db      	mvns	r3, r3
 8002074:	491d      	ldr	r1, [pc, #116]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002076:	4013      	ands	r3, r2
 8002078:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d006      	beq.n	8002094 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002086:	4b19      	ldr	r3, [pc, #100]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	4918      	ldr	r1, [pc, #96]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	4313      	orrs	r3, r2
 8002090:	60cb      	str	r3, [r1, #12]
 8002092:	e006      	b.n	80020a2 <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002094:	4b15      	ldr	r3, [pc, #84]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 8002096:	68da      	ldr	r2, [r3, #12]
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	43db      	mvns	r3, r3
 800209c:	4913      	ldr	r1, [pc, #76]	; (80020ec <HAL_GPIO_Init+0x2b8>)
 800209e:	4013      	ands	r3, r2
 80020a0:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80020a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a4:	3301      	adds	r3, #1
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
 80020a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020aa:	2b0f      	cmp	r3, #15
 80020ac:	f67f aed4 	bls.w	8001e58 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80020b0:	bf00      	nop
 80020b2:	372c      	adds	r7, #44	; 0x2c
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	10210000 	.word	0x10210000
 80020c0:	10110000 	.word	0x10110000
 80020c4:	10120000 	.word	0x10120000
 80020c8:	10310000 	.word	0x10310000
 80020cc:	10320000 	.word	0x10320000
 80020d0:	10220000 	.word	0x10220000
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40010000 	.word	0x40010000
 80020dc:	40010800 	.word	0x40010800
 80020e0:	40010c00 	.word	0x40010c00
 80020e4:	40011000 	.word	0x40011000
 80020e8:	40011400 	.word	0x40011400
 80020ec:	40010400 	.word	0x40010400

080020f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	807b      	strh	r3, [r7, #2]
 80020fc:	4613      	mov	r3, r2
 80020fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002100:	787b      	ldrb	r3, [r7, #1]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800210c:	e003      	b.n	8002116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800210e:	887b      	ldrh	r3, [r7, #2]
 8002110:	041a      	lsls	r2, r3, #16
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	611a      	str	r2, [r3, #16]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800212a:	4b08      	ldr	r3, [pc, #32]	; (800214c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800212c:	695a      	ldr	r2, [r3, #20]
 800212e:	88fb      	ldrh	r3, [r7, #6]
 8002130:	4013      	ands	r3, r2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d006      	beq.n	8002144 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002136:	4a05      	ldr	r2, [pc, #20]	; (800214c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002138:	88fb      	ldrh	r3, [r7, #6]
 800213a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800213c:	88fb      	ldrh	r3, [r7, #6]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fd32 	bl	8001ba8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002144:	bf00      	nop
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40010400 	.word	0x40010400

08002150 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e0e7      	b.n	800233a <HAL_I2C_Init+0x1ea>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d106      	bne.n	8002184 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff f914 	bl	80013ac <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2224      	movs	r2, #36	; 0x24
 8002188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0201 	bic.w	r2, r2, #1
 800219a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800219c:	f001 faf4 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 80021a0:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	4a67      	ldr	r2, [pc, #412]	; (8002344 <HAL_I2C_Init+0x1f4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d807      	bhi.n	80021bc <HAL_I2C_Init+0x6c>
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4a66      	ldr	r2, [pc, #408]	; (8002348 <HAL_I2C_Init+0x1f8>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	bf94      	ite	ls
 80021b4:	2301      	movls	r3, #1
 80021b6:	2300      	movhi	r3, #0
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	e006      	b.n	80021ca <HAL_I2C_Init+0x7a>
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	4a63      	ldr	r2, [pc, #396]	; (800234c <HAL_I2C_Init+0x1fc>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	bf94      	ite	ls
 80021c4:	2301      	movls	r3, #1
 80021c6:	2300      	movhi	r3, #0
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e0b3      	b.n	800233a <HAL_I2C_Init+0x1ea>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	4a5e      	ldr	r2, [pc, #376]	; (8002350 <HAL_I2C_Init+0x200>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	0c9b      	lsrs	r3, r3, #18
 80021dc:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4a56      	ldr	r2, [pc, #344]	; (8002344 <HAL_I2C_Init+0x1f4>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d802      	bhi.n	80021f6 <HAL_I2C_Init+0xa6>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	3301      	adds	r3, #1
 80021f4:	e009      	b.n	800220a <HAL_I2C_Init+0xba>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	4a54      	ldr	r2, [pc, #336]	; (8002354 <HAL_I2C_Init+0x204>)
 8002202:	fba2 2303 	umull	r2, r3, r2, r3
 8002206:	099b      	lsrs	r3, r3, #6
 8002208:	3301      	adds	r3, #1
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6812      	ldr	r2, [r2, #0]
 800220e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	4a4b      	ldr	r2, [pc, #300]	; (8002344 <HAL_I2C_Init+0x1f4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d80d      	bhi.n	8002236 <HAL_I2C_Init+0xe6>
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	1e5a      	subs	r2, r3, #1
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	fbb2 f3f3 	udiv	r3, r2, r3
 8002228:	3301      	adds	r3, #1
 800222a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800222e:	2b04      	cmp	r3, #4
 8002230:	bf38      	it	cc
 8002232:	2304      	movcc	r3, #4
 8002234:	e04f      	b.n	80022d6 <HAL_I2C_Init+0x186>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d111      	bne.n	8002262 <HAL_I2C_Init+0x112>
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1e59      	subs	r1, r3, #1
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	4613      	mov	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4413      	add	r3, r2
 800224c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002250:	3301      	adds	r3, #1
 8002252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002256:	2b00      	cmp	r3, #0
 8002258:	bf0c      	ite	eq
 800225a:	2301      	moveq	r3, #1
 800225c:	2300      	movne	r3, #0
 800225e:	b2db      	uxtb	r3, r3
 8002260:	e012      	b.n	8002288 <HAL_I2C_Init+0x138>
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1e59      	subs	r1, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	009a      	lsls	r2, r3, #2
 8002272:	4413      	add	r3, r2
 8002274:	fbb1 f3f3 	udiv	r3, r1, r3
 8002278:	3301      	adds	r3, #1
 800227a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800227e:	2b00      	cmp	r3, #0
 8002280:	bf0c      	ite	eq
 8002282:	2301      	moveq	r3, #1
 8002284:	2300      	movne	r3, #0
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <HAL_I2C_Init+0x140>
 800228c:	2301      	movs	r3, #1
 800228e:	e022      	b.n	80022d6 <HAL_I2C_Init+0x186>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10e      	bne.n	80022b6 <HAL_I2C_Init+0x166>
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	1e59      	subs	r1, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	4613      	mov	r3, r2
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4413      	add	r3, r2
 80022a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80022aa:	3301      	adds	r3, #1
 80022ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022b4:	e00f      	b.n	80022d6 <HAL_I2C_Init+0x186>
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	009a      	lsls	r2, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022cc:	3301      	adds	r3, #1
 80022ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	6812      	ldr	r2, [r2, #0]
 80022da:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69d9      	ldr	r1, [r3, #28]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1a      	ldr	r2, [r3, #32]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6919      	ldr	r1, [r3, #16]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68da      	ldr	r2, [r3, #12]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6959      	ldr	r1, [r3, #20]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699a      	ldr	r2, [r3, #24]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f042 0201 	orr.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2220      	movs	r2, #32
 8002326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	000186a0 	.word	0x000186a0
 8002348:	001e847f 	.word	0x001e847f
 800234c:	003d08ff 	.word	0x003d08ff
 8002350:	431bde83 	.word	0x431bde83
 8002354:	10624dd3 	.word	0x10624dd3

08002358 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af02      	add	r7, sp, #8
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	607a      	str	r2, [r7, #4]
 8002362:	461a      	mov	r2, r3
 8002364:	460b      	mov	r3, r1
 8002366:	817b      	strh	r3, [r7, #10]
 8002368:	4613      	mov	r3, r2
 800236a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002370:	f7ff fc58 	bl	8001c24 <HAL_GetTick>
 8002374:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b20      	cmp	r3, #32
 8002380:	f040 80ee 	bne.w	8002560 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	2319      	movs	r3, #25
 800238a:	2201      	movs	r2, #1
 800238c:	4977      	ldr	r1, [pc, #476]	; (800256c <HAL_I2C_Master_Transmit+0x214>)
 800238e:	68f8      	ldr	r0, [r7, #12]
 8002390:	f000 fc74 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 800239a:	2302      	movs	r3, #2
 800239c:	e0e1      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_I2C_Master_Transmit+0x54>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e0da      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d007      	beq.n	80023d2 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f042 0201 	orr.w	r2, r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023e0:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2221      	movs	r2, #33	; 0x21
 80023e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2210      	movs	r2, #16
 80023ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	893a      	ldrh	r2, [r7, #8]
 8002402:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4a5a      	ldr	r2, [pc, #360]	; (8002570 <HAL_I2C_Master_Transmit+0x218>)
 8002408:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800240e:	b29a      	uxth	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002414:	8979      	ldrh	r1, [r7, #10]
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	6a3a      	ldr	r2, [r7, #32]
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 fae4 	bl	80029e8 <I2C_MasterRequestWrite>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00f      	beq.n	8002446 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	2b04      	cmp	r3, #4
 800242c:	d105      	bne.n	800243a <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e093      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e08d      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	613b      	str	r3, [r7, #16]
 800245a:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 800245c:	e066      	b.n	800252c <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	6a39      	ldr	r1, [r7, #32]
 8002462:	68f8      	ldr	r0, [r7, #12]
 8002464:	f000 fcc9 	bl	8002dfa <I2C_WaitOnTXEFlagUntilTimeout>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00f      	beq.n	800248e <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	2b04      	cmp	r3, #4
 8002474:	d109      	bne.n	800248a <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002484:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e06b      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e069      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002492:	1c59      	adds	r1, r3, #1
 8002494:	68fa      	ldr	r2, [r7, #12]
 8002496:	6251      	str	r1, [r2, #36]	; 0x24
 8002498:	781a      	ldrb	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	3b01      	subs	r3, #1
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	695b      	ldr	r3, [r3, #20]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d119      	bne.n	80024fc <HAL_I2C_Master_Transmit+0x1a4>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d015      	beq.n	80024fc <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d4:	1c59      	adds	r1, r3, #1
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	6251      	str	r1, [r2, #36]	; 0x24
 80024da:	781a      	ldrb	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	3b01      	subs	r3, #1
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	6a39      	ldr	r1, [r7, #32]
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 fcb7 	bl	8002e74 <I2C_WaitOnBTFFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00f      	beq.n	800252c <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	2b04      	cmp	r3, #4
 8002512:	d109      	bne.n	8002528 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002522:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e01c      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e01a      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002530:	2b00      	cmp	r3, #0
 8002532:	d194      	bne.n	800245e <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002542:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2220      	movs	r2, #32
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800255c:	2300      	movs	r3, #0
 800255e:	e000      	b.n	8002562 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8002560:	2302      	movs	r3, #2
  }
}
 8002562:	4618      	mov	r0, r3
 8002564:	3718      	adds	r7, #24
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	00100002 	.word	0x00100002
 8002570:	ffff0000 	.word	0xffff0000

08002574 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b08c      	sub	sp, #48	; 0x30
 8002578:	af02      	add	r7, sp, #8
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	461a      	mov	r2, r3
 8002580:	460b      	mov	r3, r1
 8002582:	817b      	strh	r3, [r7, #10]
 8002584:	4613      	mov	r3, r2
 8002586:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8002588:	2300      	movs	r3, #0
 800258a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800258c:	f7ff fb4a 	bl	8001c24 <HAL_GetTick>
 8002590:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b20      	cmp	r3, #32
 800259c:	f040 821d 	bne.w	80029da <HAL_I2C_Master_Receive+0x466>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2319      	movs	r3, #25
 80025a6:	2201      	movs	r2, #1
 80025a8:	4987      	ldr	r1, [pc, #540]	; (80027c8 <HAL_I2C_Master_Receive+0x254>)
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f000 fb66 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80025b6:	2302      	movs	r3, #2
 80025b8:	e210      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_I2C_Master_Receive+0x54>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e209      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d007      	beq.n	80025ee <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f042 0201 	orr.w	r2, r2, #1
 80025ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2222      	movs	r2, #34	; 0x22
 8002602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2210      	movs	r2, #16
 800260a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	893a      	ldrh	r2, [r7, #8]
 800261e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4a6a      	ldr	r2, [pc, #424]	; (80027cc <HAL_I2C_Master_Receive+0x258>)
 8002624:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002630:	8979      	ldrh	r1, [r7, #10]
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002636:	68f8      	ldr	r0, [r7, #12]
 8002638:	f000 fa58 	bl	8002aec <I2C_MasterRequestRead>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00f      	beq.n	8002662 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	2b04      	cmp	r3, #4
 8002648:	d105      	bne.n	8002656 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e1c2      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e1bc      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
      }
    }

    if(hi2c->XferSize == 0U)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002666:	2b00      	cmp	r3, #0
 8002668:	d113      	bne.n	8002692 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800266a:	2300      	movs	r3, #0
 800266c:	623b      	str	r3, [r7, #32]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	695b      	ldr	r3, [r3, #20]
 8002674:	623b      	str	r3, [r7, #32]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	623b      	str	r3, [r7, #32]
 800267e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	e190      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>
    }
    else if(hi2c->XferSize == 1U)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002696:	2b01      	cmp	r3, #1
 8002698:	d11d      	bne.n	80026d6 <HAL_I2C_Master_Receive+0x162>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026a8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026aa:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ac:	2300      	movs	r3, #0
 80026ae:	61fb      	str	r3, [r7, #28]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	61fb      	str	r3, [r7, #28]
 80026c0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80026d2:	b662      	cpsie	i
 80026d4:	e16e      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d11d      	bne.n	800271a <HAL_I2C_Master_Receive+0x1a6>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80026ee:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026f0:	2300      	movs	r3, #0
 80026f2:	61bb      	str	r3, [r7, #24]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	61bb      	str	r3, [r7, #24]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	61bb      	str	r3, [r7, #24]
 8002704:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002714:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002716:	b662      	cpsie	i
 8002718:	e14c      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002728:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8002740:	e138      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>
    {
      if(hi2c->XferSize <= 3U)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002746:	2b03      	cmp	r3, #3
 8002748:	f200 80ef 	bhi.w	800292a <HAL_I2C_Master_Receive+0x3b6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002750:	2b01      	cmp	r3, #1
 8002752:	d127      	bne.n	80027a4 <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002754:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002756:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002758:	68f8      	ldr	r0, [r7, #12]
 800275a:	f000 fbc8 	bl	8002eee <I2C_WaitOnRXNEFlagUntilTimeout>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d007      	beq.n	8002774 <HAL_I2C_Master_Receive+0x200>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	2b20      	cmp	r3, #32
 800276a:	d101      	bne.n	8002770 <HAL_I2C_Master_Receive+0x1fc>
            {
              return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e135      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
            }
            else
            {
              return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e133      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6918      	ldr	r0, [r3, #16]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277e:	1c59      	adds	r1, r3, #1
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	6251      	str	r1, [r2, #36]	; 0x24
 8002784:	b2c2      	uxtb	r2, r0
 8002786:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800278c:	3b01      	subs	r3, #1
 800278e:	b29a      	uxth	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	3b01      	subs	r3, #1
 800279c:	b29a      	uxth	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027a2:	e107      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d14c      	bne.n	8002846 <HAL_I2C_Master_Receive+0x2d2>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b2:	2200      	movs	r2, #0
 80027b4:	4906      	ldr	r1, [pc, #24]	; (80027d0 <HAL_I2C_Master_Receive+0x25c>)
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f000 fa60 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d008      	beq.n	80027d4 <HAL_I2C_Master_Receive+0x260>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e10a      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
 80027c6:	bf00      	nop
 80027c8:	00100002 	.word	0x00100002
 80027cc:	ffff0000 	.word	0xffff0000
 80027d0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80027d4:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027e4:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6918      	ldr	r0, [r3, #16]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	1c59      	adds	r1, r3, #1
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	6251      	str	r1, [r2, #36]	; 0x24
 80027f6:	b2c2      	uxtb	r2, r0
 80027f8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800280a:	b29b      	uxth	r3, r3
 800280c:	3b01      	subs	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002814:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6918      	ldr	r0, [r3, #16]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002820:	1c59      	adds	r1, r3, #1
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	6251      	str	r1, [r2, #36]	; 0x24
 8002826:	b2c2      	uxtb	r2, r0
 8002828:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800282e:	3b01      	subs	r3, #1
 8002830:	b29a      	uxth	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800283a:	b29b      	uxth	r3, r3
 800283c:	3b01      	subs	r3, #1
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002844:	e0b6      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800284c:	2200      	movs	r2, #0
 800284e:	4965      	ldr	r1, [pc, #404]	; (80029e4 <HAL_I2C_Master_Receive+0x470>)
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fa13 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_I2C_Master_Receive+0x2ec>
          {
            return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e0bd      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800286e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002870:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	6918      	ldr	r0, [r3, #16]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	1c59      	adds	r1, r3, #1
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	6251      	str	r1, [r2, #36]	; 0x24
 8002882:	b2c2      	uxtb	r2, r0
 8002884:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800288a:	3b01      	subs	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028a6:	2200      	movs	r2, #0
 80028a8:	494e      	ldr	r1, [pc, #312]	; (80029e4 <HAL_I2C_Master_Receive+0x470>)
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f000 f9e6 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <HAL_I2C_Master_Receive+0x346>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e090      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028c8:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6918      	ldr	r0, [r3, #16]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	1c59      	adds	r1, r3, #1
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	6251      	str	r1, [r2, #36]	; 0x24
 80028da:	b2c2      	uxtb	r2, r0
 80028dc:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80028f8:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6918      	ldr	r0, [r3, #16]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	1c59      	adds	r1, r3, #1
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	6251      	str	r1, [r2, #36]	; 0x24
 800290a:	b2c2      	uxtb	r2, r0
 800290c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002912:	3b01      	subs	r3, #1
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291e:	b29b      	uxth	r3, r3
 8002920:	3b01      	subs	r3, #1
 8002922:	b29a      	uxth	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002928:	e044      	b.n	80029b4 <HAL_I2C_Master_Receive+0x440>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800292a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800292c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fadd 	bl	8002eee <I2C_WaitOnRXNEFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d007      	beq.n	800294a <HAL_I2C_Master_Receive+0x3d6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	2b20      	cmp	r3, #32
 8002940:	d101      	bne.n	8002946 <HAL_I2C_Master_Receive+0x3d2>
          {
            return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e04a      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
          }
          else
          {
            return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e048      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6918      	ldr	r0, [r3, #16]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002954:	1c59      	adds	r1, r3, #1
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	6251      	str	r1, [r2, #36]	; 0x24
 800295a:	b2c2      	uxtb	r2, r0
 800295c:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002962:	3b01      	subs	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800296e:	b29b      	uxth	r3, r3
 8002970:	3b01      	subs	r3, #1
 8002972:	b29a      	uxth	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	2b04      	cmp	r3, #4
 8002984:	d116      	bne.n	80029b4 <HAL_I2C_Master_Receive+0x440>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6918      	ldr	r0, [r3, #16]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002990:	1c59      	adds	r1, r3, #1
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	6251      	str	r1, [r2, #36]	; 0x24
 8002996:	b2c2      	uxtb	r2, r0
 8002998:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f47f aec2 	bne.w	8002742 <HAL_I2C_Master_Receive+0x1ce>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2220      	movs	r2, #32
 80029c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	e000      	b.n	80029dc <HAL_I2C_Master_Receive+0x468>
  }
  else
  {
    return HAL_BUSY;
 80029da:	2302      	movs	r3, #2
  }
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3728      	adds	r7, #40	; 0x28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	00010004 	.word	0x00010004

080029e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af02      	add	r7, sp, #8
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	607a      	str	r2, [r7, #4]
 80029f2:	603b      	str	r3, [r7, #0]
 80029f4:	460b      	mov	r3, r1
 80029f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d006      	beq.n	8002a12 <I2C_MasterRequestWrite+0x2a>
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d003      	beq.n	8002a12 <I2C_MasterRequestWrite+0x2a>
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a10:	d108      	bne.n	8002a24 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	e00b      	b.n	8002a3c <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a28:	2b12      	cmp	r3, #18
 8002a2a:	d107      	bne.n	8002a3c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a3a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f000 f917 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e041      	b.n	8002adc <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a60:	d108      	bne.n	8002a74 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a62:	897b      	ldrh	r3, [r7, #10]
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	461a      	mov	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a70:	611a      	str	r2, [r3, #16]
 8002a72:	e021      	b.n	8002ab8 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a74:	897b      	ldrh	r3, [r7, #10]
 8002a76:	11db      	asrs	r3, r3, #7
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	f003 0306 	and.w	r3, r3, #6
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	f063 030f 	orn	r3, r3, #15
 8002a84:	b2da      	uxtb	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	4914      	ldr	r1, [pc, #80]	; (8002ae4 <I2C_MasterRequestWrite+0xfc>)
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f943 	bl	8002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d007      	beq.n	8002aae <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d101      	bne.n	8002aaa <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e018      	b.n	8002adc <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e016      	b.n	8002adc <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002aae:	897b      	ldrh	r3, [r7, #10]
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	490a      	ldr	r1, [pc, #40]	; (8002ae8 <I2C_MasterRequestWrite+0x100>)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f92d 	bl	8002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d101      	bne.n	8002ad6 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e002      	b.n	8002adc <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e000      	b.n	8002adc <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	00010008 	.word	0x00010008
 8002ae8:	00010002 	.word	0x00010002

08002aec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b088      	sub	sp, #32
 8002af0:	af02      	add	r7, sp, #8
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	607a      	str	r2, [r7, #4]
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	460b      	mov	r3, r1
 8002afa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b10:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	d006      	beq.n	8002b26 <I2C_MasterRequestRead+0x3a>
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d003      	beq.n	8002b26 <I2C_MasterRequestRead+0x3a>
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b24:	d108      	bne.n	8002b38 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	e00b      	b.n	8002b50 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	2b11      	cmp	r3, #17
 8002b3e:	d107      	bne.n	8002b50 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b4e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f000 f88d 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e07f      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b74:	d108      	bne.n	8002b88 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002b76:	897b      	ldrh	r3, [r7, #10]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	611a      	str	r2, [r3, #16]
 8002b86:	e05f      	b.n	8002c48 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b88:	897b      	ldrh	r3, [r7, #10]
 8002b8a:	11db      	asrs	r3, r3, #7
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	f003 0306 	and.w	r3, r3, #6
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	f063 030f 	orn	r3, r3, #15
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	4933      	ldr	r1, [pc, #204]	; (8002c74 <I2C_MasterRequestRead+0x188>)
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 f8b9 	bl	8002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d007      	beq.n	8002bc2 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	d101      	bne.n	8002bbe <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e056      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e054      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bc2:	897b      	ldrh	r3, [r7, #10]
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	4929      	ldr	r1, [pc, #164]	; (8002c78 <I2C_MasterRequestRead+0x18c>)
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 f8a3 	bl	8002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d007      	beq.n	8002bee <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d101      	bne.n	8002bea <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e040      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e03e      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	613b      	str	r3, [r7, #16]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f82b 	bl	8002c7c <I2C_WaitOnFlagUntilTimeout>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e01d      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002c30:	897b      	ldrh	r3, [r7, #10]
 8002c32:	11db      	asrs	r3, r3, #7
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	f003 0306 	and.w	r3, r3, #6
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f063 030e 	orn	r3, r3, #14
 8002c40:	b2da      	uxtb	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	490a      	ldr	r1, [pc, #40]	; (8002c78 <I2C_MasterRequestRead+0x18c>)
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 f865 	bl	8002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d007      	beq.n	8002c6a <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	d101      	bne.n	8002c66 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e002      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e000      	b.n	8002c6c <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	00010008 	.word	0x00010008
 8002c78:	00010002 	.word	0x00010002

08002c7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002c8c:	e01f      	b.n	8002cce <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d01b      	beq.n	8002cce <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d007      	beq.n	8002cac <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c9c:	f7fe ffc2 	bl	8001c24 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d210      	bcs.n	8002cce <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e023      	b.n	8002d16 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	0c1b      	lsrs	r3, r3, #16
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d10d      	bne.n	8002cf4 <I2C_WaitOnFlagUntilTimeout+0x78>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	bf0c      	ite	eq
 8002cea:	2301      	moveq	r3, #1
 8002cec:	2300      	movne	r3, #0
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	e00c      	b.n	8002d0e <I2C_WaitOnFlagUntilTimeout+0x92>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	43da      	mvns	r2, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf0c      	ite	eq
 8002d06:	2301      	moveq	r3, #1
 8002d08:	2300      	movne	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d0bc      	beq.n	8002c8e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d2c:	e040      	b.n	8002db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d3c:	d11c      	bne.n	8002d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d4c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d56:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2220      	movs	r2, #32
 8002d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e03c      	b.n	8002df2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7e:	d017      	beq.n	8002db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d007      	beq.n	8002d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8002d86:	f7fe ff4d 	bl	8001c24 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d20c      	bcs.n	8002db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e020      	b.n	8002df2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	0c1b      	lsrs	r3, r3, #16
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d10c      	bne.n	8002dd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	43da      	mvns	r2, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	bf14      	ite	ne
 8002dcc:	2301      	movne	r3, #1
 8002dce:	2300      	moveq	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	e00b      	b.n	8002dec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4013      	ands	r3, r2
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	bf14      	ite	ne
 8002de6:	2301      	movne	r3, #1
 8002de8:	2300      	moveq	r3, #0
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d19e      	bne.n	8002d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b084      	sub	sp, #16
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	60b9      	str	r1, [r7, #8]
 8002e04:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e06:	e029      	b.n	8002e5c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 f8ba 	bl	8002f82 <I2C_IsAcknowledgeFailed>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e029      	b.n	8002e6c <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1e:	d01d      	beq.n	8002e5c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d007      	beq.n	8002e36 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e26:	f7fe fefd 	bl	8001c24 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d212      	bcs.n	8002e5c <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3a:	f043 0220 	orr.w	r2, r3, #32
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e007      	b.n	8002e6c <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e66:	2b80      	cmp	r3, #128	; 0x80
 8002e68:	d1ce      	bne.n	8002e08 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e80:	e029      	b.n	8002ed6 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f87d 	bl	8002f82 <I2C_IsAcknowledgeFailed>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e029      	b.n	8002ee6 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e98:	d01d      	beq.n	8002ed6 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d007      	beq.n	8002eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002ea0:	f7fe fec0 	bl	8001c24 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	68ba      	ldr	r2, [r7, #8]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d212      	bcs.n	8002ed6 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	f043 0220 	orr.w	r2, r3, #32
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2220      	movs	r2, #32
 8002ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	e007      	b.n	8002ee6 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	d1ce      	bne.n	8002e82 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b084      	sub	sp, #16
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	60f8      	str	r0, [r7, #12]
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002efa:	e036      	b.n	8002f6a <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	f003 0310 	and.w	r3, r3, #16
 8002f06:	2b10      	cmp	r3, #16
 8002f08:	d114      	bne.n	8002f34 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f06f 0210 	mvn.w	r2, #16
 8002f12:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e022      	b.n	8002f7a <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d007      	beq.n	8002f4a <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8002f3a:	f7fe fe73 	bl	8001c24 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d20f      	bcs.n	8002f6a <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	f043 0220 	orr.w	r2, r3, #32
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e007      	b.n	8002f7a <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f74:	2b40      	cmp	r3, #64	; 0x40
 8002f76:	d1c1      	bne.n	8002efc <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f98:	d114      	bne.n	8002fc4 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002fa2:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2220      	movs	r2, #32
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e000      	b.n	8002fc6 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	370c      	adds	r7, #12
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b086      	sub	sp, #24
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0301 	and.w	r3, r3, #1
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 8087 	beq.w	80030f8 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002fea:	4b92      	ldr	r3, [pc, #584]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d00c      	beq.n	8003010 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ff6:	4b8f      	ldr	r3, [pc, #572]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b08      	cmp	r3, #8
 8003000:	d112      	bne.n	8003028 <HAL_RCC_OscConfig+0x58>
 8003002:	4b8c      	ldr	r3, [pc, #560]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800300a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300e:	d10b      	bne.n	8003028 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003010:	4b88      	ldr	r3, [pc, #544]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d06c      	beq.n	80030f6 <HAL_RCC_OscConfig+0x126>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d168      	bne.n	80030f6 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e22d      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003030:	d106      	bne.n	8003040 <HAL_RCC_OscConfig+0x70>
 8003032:	4b80      	ldr	r3, [pc, #512]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a7f      	ldr	r2, [pc, #508]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e02e      	b.n	800309e <HAL_RCC_OscConfig+0xce>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10c      	bne.n	8003062 <HAL_RCC_OscConfig+0x92>
 8003048:	4b7a      	ldr	r3, [pc, #488]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a79      	ldr	r2, [pc, #484]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800304e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003052:	6013      	str	r3, [r2, #0]
 8003054:	4b77      	ldr	r3, [pc, #476]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a76      	ldr	r2, [pc, #472]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800305a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	e01d      	b.n	800309e <HAL_RCC_OscConfig+0xce>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800306a:	d10c      	bne.n	8003086 <HAL_RCC_OscConfig+0xb6>
 800306c:	4b71      	ldr	r3, [pc, #452]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a70      	ldr	r2, [pc, #448]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003072:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003076:	6013      	str	r3, [r2, #0]
 8003078:	4b6e      	ldr	r3, [pc, #440]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a6d      	ldr	r2, [pc, #436]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800307e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	e00b      	b.n	800309e <HAL_RCC_OscConfig+0xce>
 8003086:	4b6b      	ldr	r3, [pc, #428]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a6a      	ldr	r2, [pc, #424]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800308c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	4b68      	ldr	r3, [pc, #416]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a67      	ldr	r2, [pc, #412]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003098:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800309c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d013      	beq.n	80030ce <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a6:	f7fe fdbd 	bl	8001c24 <HAL_GetTick>
 80030aa:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030ae:	f7fe fdb9 	bl	8001c24 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b64      	cmp	r3, #100	; 0x64
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e1e1      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c0:	4b5c      	ldr	r3, [pc, #368]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0f0      	beq.n	80030ae <HAL_RCC_OscConfig+0xde>
 80030cc:	e014      	b.n	80030f8 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ce:	f7fe fda9 	bl	8001c24 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030d6:	f7fe fda5 	bl	8001c24 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b64      	cmp	r3, #100	; 0x64
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e1cd      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030e8:	4b52      	ldr	r3, [pc, #328]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1f0      	bne.n	80030d6 <HAL_RCC_OscConfig+0x106>
 80030f4:	e000      	b.n	80030f8 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d063      	beq.n	80031cc <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003104:	4b4b      	ldr	r3, [pc, #300]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 030c 	and.w	r3, r3, #12
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00b      	beq.n	8003128 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003110:	4b48      	ldr	r3, [pc, #288]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 030c 	and.w	r3, r3, #12
 8003118:	2b08      	cmp	r3, #8
 800311a:	d11c      	bne.n	8003156 <HAL_RCC_OscConfig+0x186>
 800311c:	4b45      	ldr	r3, [pc, #276]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d116      	bne.n	8003156 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003128:	4b42      	ldr	r3, [pc, #264]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d005      	beq.n	8003140 <HAL_RCC_OscConfig+0x170>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d001      	beq.n	8003140 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e1a1      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003140:	4b3c      	ldr	r3, [pc, #240]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4939      	ldr	r1, [pc, #228]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003150:	4313      	orrs	r3, r2
 8003152:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003154:	e03a      	b.n	80031cc <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d020      	beq.n	80031a0 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800315e:	4b36      	ldr	r3, [pc, #216]	; (8003238 <HAL_RCC_OscConfig+0x268>)
 8003160:	2201      	movs	r2, #1
 8003162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003164:	f7fe fd5e 	bl	8001c24 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800316c:	f7fe fd5a 	bl	8001c24 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e182      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800317e:	4b2d      	ldr	r3, [pc, #180]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d0f0      	beq.n	800316c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318a:	4b2a      	ldr	r3, [pc, #168]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	00db      	lsls	r3, r3, #3
 8003198:	4926      	ldr	r1, [pc, #152]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 800319a:	4313      	orrs	r3, r2
 800319c:	600b      	str	r3, [r1, #0]
 800319e:	e015      	b.n	80031cc <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031a0:	4b25      	ldr	r3, [pc, #148]	; (8003238 <HAL_RCC_OscConfig+0x268>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a6:	f7fe fd3d 	bl	8001c24 <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031ae:	f7fe fd39 	bl	8001c24 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e161      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c0:	4b1c      	ldr	r3, [pc, #112]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1f0      	bne.n	80031ae <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0308 	and.w	r3, r3, #8
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d039      	beq.n	800324c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d019      	beq.n	8003214 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031e0:	4b16      	ldr	r3, [pc, #88]	; (800323c <HAL_RCC_OscConfig+0x26c>)
 80031e2:	2201      	movs	r2, #1
 80031e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e6:	f7fe fd1d 	bl	8001c24 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031ee:	f7fe fd19 	bl	8001c24 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e141      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003200:	4b0c      	ldr	r3, [pc, #48]	; (8003234 <HAL_RCC_OscConfig+0x264>)
 8003202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0f0      	beq.n	80031ee <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 800320c:	2001      	movs	r0, #1
 800320e:	f000 fb13 	bl	8003838 <RCC_Delay>
 8003212:	e01b      	b.n	800324c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003214:	4b09      	ldr	r3, [pc, #36]	; (800323c <HAL_RCC_OscConfig+0x26c>)
 8003216:	2200      	movs	r2, #0
 8003218:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321a:	f7fe fd03 	bl	8001c24 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003220:	e00e      	b.n	8003240 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003222:	f7fe fcff 	bl	8001c24 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d907      	bls.n	8003240 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e127      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
 8003234:	40021000 	.word	0x40021000
 8003238:	42420000 	.word	0x42420000
 800323c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003240:	4b92      	ldr	r3, [pc, #584]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ea      	bne.n	8003222 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 80a6 	beq.w	80033a6 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800325a:	2300      	movs	r3, #0
 800325c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800325e:	4b8b      	ldr	r3, [pc, #556]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10d      	bne.n	8003286 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800326a:	4b88      	ldr	r3, [pc, #544]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	4a87      	ldr	r2, [pc, #540]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003274:	61d3      	str	r3, [r2, #28]
 8003276:	4b85      	ldr	r3, [pc, #532]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003282:	2301      	movs	r3, #1
 8003284:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003286:	4b82      	ldr	r3, [pc, #520]	; (8003490 <HAL_RCC_OscConfig+0x4c0>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800328e:	2b00      	cmp	r3, #0
 8003290:	d118      	bne.n	80032c4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003292:	4b7f      	ldr	r3, [pc, #508]	; (8003490 <HAL_RCC_OscConfig+0x4c0>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a7e      	ldr	r2, [pc, #504]	; (8003490 <HAL_RCC_OscConfig+0x4c0>)
 8003298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800329c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800329e:	f7fe fcc1 	bl	8001c24 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032a6:	f7fe fcbd 	bl	8001c24 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b64      	cmp	r3, #100	; 0x64
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e0e5      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032b8:	4b75      	ldr	r3, [pc, #468]	; (8003490 <HAL_RCC_OscConfig+0x4c0>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0f0      	beq.n	80032a6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d106      	bne.n	80032da <HAL_RCC_OscConfig+0x30a>
 80032cc:	4b6f      	ldr	r3, [pc, #444]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	4a6e      	ldr	r2, [pc, #440]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	6213      	str	r3, [r2, #32]
 80032d8:	e02d      	b.n	8003336 <HAL_RCC_OscConfig+0x366>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10c      	bne.n	80032fc <HAL_RCC_OscConfig+0x32c>
 80032e2:	4b6a      	ldr	r3, [pc, #424]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	4a69      	ldr	r2, [pc, #420]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80032e8:	f023 0301 	bic.w	r3, r3, #1
 80032ec:	6213      	str	r3, [r2, #32]
 80032ee:	4b67      	ldr	r3, [pc, #412]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	4a66      	ldr	r2, [pc, #408]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80032f4:	f023 0304 	bic.w	r3, r3, #4
 80032f8:	6213      	str	r3, [r2, #32]
 80032fa:	e01c      	b.n	8003336 <HAL_RCC_OscConfig+0x366>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	2b05      	cmp	r3, #5
 8003302:	d10c      	bne.n	800331e <HAL_RCC_OscConfig+0x34e>
 8003304:	4b61      	ldr	r3, [pc, #388]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	4a60      	ldr	r2, [pc, #384]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800330a:	f043 0304 	orr.w	r3, r3, #4
 800330e:	6213      	str	r3, [r2, #32]
 8003310:	4b5e      	ldr	r3, [pc, #376]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	4a5d      	ldr	r2, [pc, #372]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003316:	f043 0301 	orr.w	r3, r3, #1
 800331a:	6213      	str	r3, [r2, #32]
 800331c:	e00b      	b.n	8003336 <HAL_RCC_OscConfig+0x366>
 800331e:	4b5b      	ldr	r3, [pc, #364]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	4a5a      	ldr	r2, [pc, #360]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003324:	f023 0301 	bic.w	r3, r3, #1
 8003328:	6213      	str	r3, [r2, #32]
 800332a:	4b58      	ldr	r3, [pc, #352]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	4a57      	ldr	r2, [pc, #348]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003330:	f023 0304 	bic.w	r3, r3, #4
 8003334:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d015      	beq.n	800336a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800333e:	f7fe fc71 	bl	8001c24 <HAL_GetTick>
 8003342:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003344:	e00a      	b.n	800335c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003346:	f7fe fc6d 	bl	8001c24 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	f241 3288 	movw	r2, #5000	; 0x1388
 8003354:	4293      	cmp	r3, r2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e093      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800335c:	4b4b      	ldr	r3, [pc, #300]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0ee      	beq.n	8003346 <HAL_RCC_OscConfig+0x376>
 8003368:	e014      	b.n	8003394 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800336a:	f7fe fc5b 	bl	8001c24 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003370:	e00a      	b.n	8003388 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003372:	f7fe fc57 	bl	8001c24 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003380:	4293      	cmp	r3, r2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e07d      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003388:	4b40      	ldr	r3, [pc, #256]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1ee      	bne.n	8003372 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003394:	7dfb      	ldrb	r3, [r7, #23]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d105      	bne.n	80033a6 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800339a:	4b3c      	ldr	r3, [pc, #240]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	4a3b      	ldr	r2, [pc, #236]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80033a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69db      	ldr	r3, [r3, #28]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d069      	beq.n	8003482 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033ae:	4b37      	ldr	r3, [pc, #220]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 030c 	and.w	r3, r3, #12
 80033b6:	2b08      	cmp	r3, #8
 80033b8:	d061      	beq.n	800347e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d146      	bne.n	8003450 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	4b34      	ldr	r3, [pc, #208]	; (8003494 <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c8:	f7fe fc2c 	bl	8001c24 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d0:	f7fe fc28 	bl	8001c24 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e050      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e2:	4b2a      	ldr	r3, [pc, #168]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f6:	d108      	bne.n	800340a <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033f8:	4b24      	ldr	r3, [pc, #144]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	4921      	ldr	r1, [pc, #132]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003406:	4313      	orrs	r3, r2
 8003408:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800340a:	4b20      	ldr	r3, [pc, #128]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a19      	ldr	r1, [r3, #32]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	430b      	orrs	r3, r1
 800341c:	491b      	ldr	r1, [pc, #108]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 800341e:	4313      	orrs	r3, r2
 8003420:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003422:	4b1c      	ldr	r3, [pc, #112]	; (8003494 <HAL_RCC_OscConfig+0x4c4>)
 8003424:	2201      	movs	r2, #1
 8003426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003428:	f7fe fbfc 	bl	8001c24 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003430:	f7fe fbf8 	bl	8001c24 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e020      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003442:	4b12      	ldr	r3, [pc, #72]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0f0      	beq.n	8003430 <HAL_RCC_OscConfig+0x460>
 800344e:	e018      	b.n	8003482 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003450:	4b10      	ldr	r3, [pc, #64]	; (8003494 <HAL_RCC_OscConfig+0x4c4>)
 8003452:	2200      	movs	r2, #0
 8003454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003456:	f7fe fbe5 	bl	8001c24 <HAL_GetTick>
 800345a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800345c:	e008      	b.n	8003470 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800345e:	f7fe fbe1 	bl	8001c24 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d901      	bls.n	8003470 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e009      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003470:	4b06      	ldr	r3, [pc, #24]	; (800348c <HAL_RCC_OscConfig+0x4bc>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1f0      	bne.n	800345e <HAL_RCC_OscConfig+0x48e>
 800347c:	e001      	b.n	8003482 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000
 8003490:	40007000 	.word	0x40007000
 8003494:	42420060 	.word	0x42420060

08003498 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80034a6:	4b7e      	ldr	r3, [pc, #504]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d910      	bls.n	80034d6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b4:	4b7a      	ldr	r3, [pc, #488]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f023 0207 	bic.w	r2, r3, #7
 80034bc:	4978      	ldr	r1, [pc, #480]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034c4:	4b76      	ldr	r3, [pc, #472]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d001      	beq.n	80034d6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e0e0      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d020      	beq.n	8003524 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0304 	and.w	r3, r3, #4
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d005      	beq.n	80034fa <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034ee:	4b6d      	ldr	r3, [pc, #436]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	4a6c      	ldr	r2, [pc, #432]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 80034f4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034f8:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d005      	beq.n	8003512 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003506:	4b67      	ldr	r3, [pc, #412]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	4a66      	ldr	r2, [pc, #408]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 800350c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003510:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003512:	4b64      	ldr	r3, [pc, #400]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	4961      	ldr	r1, [pc, #388]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003520:	4313      	orrs	r3, r2
 8003522:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d06a      	beq.n	8003606 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d107      	bne.n	8003548 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003538:	4b5a      	ldr	r3, [pc, #360]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d115      	bne.n	8003570 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e0a7      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d107      	bne.n	8003560 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003550:	4b54      	ldr	r3, [pc, #336]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d109      	bne.n	8003570 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e09b      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003560:	4b50      	ldr	r3, [pc, #320]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e093      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003570:	4b4c      	ldr	r3, [pc, #304]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f023 0203 	bic.w	r2, r3, #3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	4949      	ldr	r1, [pc, #292]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 800357e:	4313      	orrs	r3, r2
 8003580:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003582:	f7fe fb4f 	bl	8001c24 <HAL_GetTick>
 8003586:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d112      	bne.n	80035b6 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003590:	e00a      	b.n	80035a8 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003592:	f7fe fb47 	bl	8001c24 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e077      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80035a8:	4b3e      	ldr	r3, [pc, #248]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 030c 	and.w	r3, r3, #12
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d1ee      	bne.n	8003592 <HAL_RCC_ClockConfig+0xfa>
 80035b4:	e027      	b.n	8003606 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d11d      	bne.n	80035fa <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035be:	e00a      	b.n	80035d6 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c0:	f7fe fb30 	bl	8001c24 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e060      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035d6:	4b33      	ldr	r3, [pc, #204]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b08      	cmp	r3, #8
 80035e0:	d1ee      	bne.n	80035c0 <HAL_RCC_ClockConfig+0x128>
 80035e2:	e010      	b.n	8003606 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e4:	f7fe fb1e 	bl	8001c24 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e04e      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80035fa:	4b2a      	ldr	r3, [pc, #168]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1ee      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003606:	4b26      	ldr	r3, [pc, #152]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	429a      	cmp	r2, r3
 8003612:	d210      	bcs.n	8003636 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003614:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f023 0207 	bic.w	r2, r3, #7
 800361c:	4920      	ldr	r1, [pc, #128]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	4313      	orrs	r3, r2
 8003622:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003624:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <HAL_RCC_ClockConfig+0x208>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	429a      	cmp	r2, r3
 8003630:	d001      	beq.n	8003636 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e030      	b.n	8003698 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	d008      	beq.n	8003654 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003642:	4b18      	ldr	r3, [pc, #96]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	4915      	ldr	r1, [pc, #84]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003650:	4313      	orrs	r3, r2
 8003652:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0308 	and.w	r3, r3, #8
 800365c:	2b00      	cmp	r3, #0
 800365e:	d009      	beq.n	8003674 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003660:	4b10      	ldr	r3, [pc, #64]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	490d      	ldr	r1, [pc, #52]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003674:	f000 f81c 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8003678:	4601      	mov	r1, r0
 800367a:	4b0a      	ldr	r3, [pc, #40]	; (80036a4 <HAL_RCC_ClockConfig+0x20c>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	091b      	lsrs	r3, r3, #4
 8003680:	f003 030f 	and.w	r3, r3, #15
 8003684:	4a08      	ldr	r2, [pc, #32]	; (80036a8 <HAL_RCC_ClockConfig+0x210>)
 8003686:	5cd3      	ldrb	r3, [r2, r3]
 8003688:	fa21 f303 	lsr.w	r3, r1, r3
 800368c:	4a07      	ldr	r2, [pc, #28]	; (80036ac <HAL_RCC_ClockConfig+0x214>)
 800368e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003690:	2000      	movs	r0, #0
 8003692:	f7fd ff07 	bl	80014a4 <HAL_InitTick>
  
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40022000 	.word	0x40022000
 80036a4:	40021000 	.word	0x40021000
 80036a8:	08005ffc 	.word	0x08005ffc
 80036ac:	20000000 	.word	0x20000000

080036b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036b0:	b490      	push	{r4, r7}
 80036b2:	b08a      	sub	sp, #40	; 0x28
 80036b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80036b6:	4b2a      	ldr	r3, [pc, #168]	; (8003760 <HAL_RCC_GetSysClockFreq+0xb0>)
 80036b8:	1d3c      	adds	r4, r7, #4
 80036ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80036bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80036c0:	4b28      	ldr	r3, [pc, #160]	; (8003764 <HAL_RCC_GetSysClockFreq+0xb4>)
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036c6:	2300      	movs	r3, #0
 80036c8:	61fb      	str	r3, [r7, #28]
 80036ca:	2300      	movs	r3, #0
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	2300      	movs	r3, #0
 80036d0:	627b      	str	r3, [r7, #36]	; 0x24
 80036d2:	2300      	movs	r3, #0
 80036d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80036d6:	2300      	movs	r3, #0
 80036d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036da:	4b23      	ldr	r3, [pc, #140]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	f003 030c 	and.w	r3, r3, #12
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d002      	beq.n	80036f0 <HAL_RCC_GetSysClockFreq+0x40>
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d003      	beq.n	80036f6 <HAL_RCC_GetSysClockFreq+0x46>
 80036ee:	e02d      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036f0:	4b1e      	ldr	r3, [pc, #120]	; (800376c <HAL_RCC_GetSysClockFreq+0xbc>)
 80036f2:	623b      	str	r3, [r7, #32]
      break;
 80036f4:	e02d      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	0c9b      	lsrs	r3, r3, #18
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003702:	4413      	add	r3, r2
 8003704:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003708:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d013      	beq.n	800373c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003714:	4b14      	ldr	r3, [pc, #80]	; (8003768 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	0c5b      	lsrs	r3, r3, #17
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003722:	4413      	add	r3, r2
 8003724:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003728:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	4a0f      	ldr	r2, [pc, #60]	; (800376c <HAL_RCC_GetSysClockFreq+0xbc>)
 800372e:	fb02 f203 	mul.w	r2, r2, r3
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	fbb2 f3f3 	udiv	r3, r2, r3
 8003738:	627b      	str	r3, [r7, #36]	; 0x24
 800373a:	e004      	b.n	8003746 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	4a0c      	ldr	r2, [pc, #48]	; (8003770 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003740:	fb02 f303 	mul.w	r3, r2, r3
 8003744:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	623b      	str	r3, [r7, #32]
      break;
 800374a:	e002      	b.n	8003752 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800374c:	4b07      	ldr	r3, [pc, #28]	; (800376c <HAL_RCC_GetSysClockFreq+0xbc>)
 800374e:	623b      	str	r3, [r7, #32]
      break;
 8003750:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003752:	6a3b      	ldr	r3, [r7, #32]
}
 8003754:	4618      	mov	r0, r3
 8003756:	3728      	adds	r7, #40	; 0x28
 8003758:	46bd      	mov	sp, r7
 800375a:	bc90      	pop	{r4, r7}
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	08005fe0 	.word	0x08005fe0
 8003764:	08005ff0 	.word	0x08005ff0
 8003768:	40021000 	.word	0x40021000
 800376c:	007a1200 	.word	0x007a1200
 8003770:	003d0900 	.word	0x003d0900

08003774 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003778:	4b02      	ldr	r3, [pc, #8]	; (8003784 <HAL_RCC_GetHCLKFreq+0x10>)
 800377a:	681b      	ldr	r3, [r3, #0]
}
 800377c:	4618      	mov	r0, r3
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr
 8003784:	20000000 	.word	0x20000000

08003788 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800378c:	f7ff fff2 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 8003790:	4601      	mov	r1, r0
 8003792:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	4a03      	ldr	r2, [pc, #12]	; (80037ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800379e:	5cd3      	ldrb	r3, [r2, r3]
 80037a0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40021000 	.word	0x40021000
 80037ac:	0800600c 	.word	0x0800600c

080037b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80037b4:	f7ff ffde 	bl	8003774 <HAL_RCC_GetHCLKFreq>
 80037b8:	4601      	mov	r1, r0
 80037ba:	4b05      	ldr	r3, [pc, #20]	; (80037d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	0adb      	lsrs	r3, r3, #11
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	4a03      	ldr	r2, [pc, #12]	; (80037d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037c6:	5cd3      	ldrb	r3, [r2, r3]
 80037c8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80037cc:	4618      	mov	r0, r3
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40021000 	.word	0x40021000
 80037d4:	0800600c 	.word	0x0800600c

080037d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	220f      	movs	r2, #15
 80037e6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80037e8:	4b11      	ldr	r3, [pc, #68]	; (8003830 <HAL_RCC_GetClockConfig+0x58>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f003 0203 	and.w	r2, r3, #3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80037f4:	4b0e      	ldr	r3, [pc, #56]	; (8003830 <HAL_RCC_GetClockConfig+0x58>)
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003800:	4b0b      	ldr	r3, [pc, #44]	; (8003830 <HAL_RCC_GetClockConfig+0x58>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800380c:	4b08      	ldr	r3, [pc, #32]	; (8003830 <HAL_RCC_GetClockConfig+0x58>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	08db      	lsrs	r3, r3, #3
 8003812:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800381a:	4b06      	ldr	r3, [pc, #24]	; (8003834 <HAL_RCC_GetClockConfig+0x5c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0207 	and.w	r2, r3, #7
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 8003826:	bf00      	nop
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	40021000 	.word	0x40021000
 8003834:	40022000 	.word	0x40022000

08003838 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003840:	4b0a      	ldr	r3, [pc, #40]	; (800386c <RCC_Delay+0x34>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a0a      	ldr	r2, [pc, #40]	; (8003870 <RCC_Delay+0x38>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	0a5b      	lsrs	r3, r3, #9
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	fb02 f303 	mul.w	r3, r2, r3
 8003852:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8003854:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1e5a      	subs	r2, r3, #1
 800385a:	60fa      	str	r2, [r7, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f9      	bne.n	8003854 <RCC_Delay+0x1c>
}
 8003860:	bf00      	nop
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	bc80      	pop	{r7}
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	20000000 	.word	0x20000000
 8003870:	10624dd3 	.word	0x10624dd3

08003874 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e01d      	b.n	80038c2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d106      	bne.n	80038a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f815 	bl	80038ca <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2202      	movs	r2, #2
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3304      	adds	r3, #4
 80038b0:	4619      	mov	r1, r3
 80038b2:	4610      	mov	r0, r2
 80038b4:	f000 f958 	bl	8003b68 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0201 	orr.w	r2, r2, #1
 80038f2:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr

08003910 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b02      	cmp	r3, #2
 8003924:	d122      	bne.n	800396c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b02      	cmp	r3, #2
 8003932:	d11b      	bne.n	800396c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0202 	mvn.w	r2, #2
 800393c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	699b      	ldr	r3, [r3, #24]
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f8ed 	bl	8003b32 <HAL_TIM_IC_CaptureCallback>
 8003958:	e005      	b.n	8003966 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f8e0 	bl	8003b20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 f8ef 	bl	8003b44 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b04      	cmp	r3, #4
 8003978:	d122      	bne.n	80039c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b04      	cmp	r3, #4
 8003986:	d11b      	bne.n	80039c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f06f 0204 	mvn.w	r2, #4
 8003990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2202      	movs	r2, #2
 8003996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	699b      	ldr	r3, [r3, #24]
 800399e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 f8c3 	bl	8003b32 <HAL_TIM_IC_CaptureCallback>
 80039ac:	e005      	b.n	80039ba <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f8b6 	bl	8003b20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 f8c5 	bl	8003b44 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d122      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	f003 0308 	and.w	r3, r3, #8
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d11b      	bne.n	8003a14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f06f 0208 	mvn.w	r2, #8
 80039e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2204      	movs	r2, #4
 80039ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f899 	bl	8003b32 <HAL_TIM_IC_CaptureCallback>
 8003a00:	e005      	b.n	8003a0e <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f88c 	bl	8003b20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f89b 	bl	8003b44 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	2b10      	cmp	r3, #16
 8003a20:	d122      	bne.n	8003a68 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f003 0310 	and.w	r3, r3, #16
 8003a2c:	2b10      	cmp	r3, #16
 8003a2e:	d11b      	bne.n	8003a68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f06f 0210 	mvn.w	r2, #16
 8003a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2208      	movs	r2, #8
 8003a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f86f 	bl	8003b32 <HAL_TIM_IC_CaptureCallback>
 8003a54:	e005      	b.n	8003a62 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f862 	bl	8003b20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f871 	bl	8003b44 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d10e      	bne.n	8003a94 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d107      	bne.n	8003a94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f06f 0201 	mvn.w	r2, #1
 8003a8c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7fd fc34 	bl	80012fc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9e:	2b80      	cmp	r3, #128	; 0x80
 8003aa0:	d10e      	bne.n	8003ac0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aac:	2b80      	cmp	r3, #128	; 0x80
 8003aae:	d107      	bne.n	8003ac0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ab8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f8c3 	bl	8003c46 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aca:	2b40      	cmp	r3, #64	; 0x40
 8003acc:	d10e      	bne.n	8003aec <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad8:	2b40      	cmp	r3, #64	; 0x40
 8003ada:	d107      	bne.n	8003aec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ae4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f835 	bl	8003b56 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	f003 0320 	and.w	r3, r3, #32
 8003af6:	2b20      	cmp	r3, #32
 8003af8:	d10e      	bne.n	8003b18 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f003 0320 	and.w	r3, r3, #32
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	d107      	bne.n	8003b18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0220 	mvn.w	r2, #32
 8003b10:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f88e 	bl	8003c34 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003b18:	bf00      	nop
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bc80      	pop	{r7}
 8003b30:	4770      	bx	lr

08003b32 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr

08003b44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr

08003b56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b083      	sub	sp, #12
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bc80      	pop	{r7}
 8003b66:	4770      	bx	lr

08003b68 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b085      	sub	sp, #20
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a2a      	ldr	r2, [pc, #168]	; (8003c28 <TIM_Base_SetConfig+0xc0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d00b      	beq.n	8003b9c <TIM_Base_SetConfig+0x34>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b8a:	d007      	beq.n	8003b9c <TIM_Base_SetConfig+0x34>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a27      	ldr	r2, [pc, #156]	; (8003c2c <TIM_Base_SetConfig+0xc4>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d003      	beq.n	8003b9c <TIM_Base_SetConfig+0x34>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	4a26      	ldr	r2, [pc, #152]	; (8003c30 <TIM_Base_SetConfig+0xc8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d108      	bne.n	8003bae <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ba2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	68fa      	ldr	r2, [r7, #12]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a1d      	ldr	r2, [pc, #116]	; (8003c28 <TIM_Base_SetConfig+0xc0>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d00b      	beq.n	8003bce <TIM_Base_SetConfig+0x66>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bbc:	d007      	beq.n	8003bce <TIM_Base_SetConfig+0x66>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a1a      	ldr	r2, [pc, #104]	; (8003c2c <TIM_Base_SetConfig+0xc4>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d003      	beq.n	8003bce <TIM_Base_SetConfig+0x66>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a19      	ldr	r2, [pc, #100]	; (8003c30 <TIM_Base_SetConfig+0xc8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d108      	bne.n	8003be0 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003be6:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a07      	ldr	r2, [pc, #28]	; (8003c28 <TIM_Base_SetConfig+0xc0>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d103      	bne.n	8003c18 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	691a      	ldr	r2, [r3, #16]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	615a      	str	r2, [r3, #20]
}
 8003c1e:	bf00      	nop
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40000400 	.word	0x40000400
 8003c30:	40000800 	.word	0x40000800

08003c34 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bc80      	pop	{r7}
 8003c44:	4770      	bx	lr

08003c46 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr

08003c58 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e03f      	b.n	8003cea <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d106      	bne.n	8003c84 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7fd fbd2 	bl	8001428 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2224      	movs	r2, #36	; 0x24
 8003c88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68da      	ldr	r2, [r3, #12]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c9a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f829 	bl	8003cf4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	691a      	ldr	r2, [r3, #16]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	695a      	ldr	r2, [r3, #20]
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cc0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68da      	ldr	r2, [r3, #12]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003cd0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2220      	movs	r2, #32
 8003cdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
	...

08003cf4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cf4:	b5b0      	push	{r4, r5, r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68da      	ldr	r2, [r3, #12]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	689a      	ldr	r2, [r3, #8]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003d36:	f023 030c 	bic.w	r3, r3, #12
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6812      	ldr	r2, [r2, #0]
 8003d3e:	68f9      	ldr	r1, [r7, #12]
 8003d40:	430b      	orrs	r3, r1
 8003d42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699a      	ldr	r2, [r3, #24]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a6f      	ldr	r2, [pc, #444]	; (8003f1c <UART_SetConfig+0x228>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d16b      	bne.n	8003e3c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003d64:	f7ff fd24 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	4413      	add	r3, r2
 8003d70:	009a      	lsls	r2, r3, #2
 8003d72:	441a      	add	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7e:	4a68      	ldr	r2, [pc, #416]	; (8003f20 <UART_SetConfig+0x22c>)
 8003d80:	fba2 2303 	umull	r2, r3, r2, r3
 8003d84:	095b      	lsrs	r3, r3, #5
 8003d86:	011c      	lsls	r4, r3, #4
 8003d88:	f7ff fd12 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	4613      	mov	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	4413      	add	r3, r2
 8003d94:	009a      	lsls	r2, r3, #2
 8003d96:	441a      	add	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003da2:	f7ff fd05 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8003da6:	4602      	mov	r2, r0
 8003da8:	4613      	mov	r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	4413      	add	r3, r2
 8003dae:	009a      	lsls	r2, r3, #2
 8003db0:	441a      	add	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dbc:	4a58      	ldr	r2, [pc, #352]	; (8003f20 <UART_SetConfig+0x22c>)
 8003dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc2:	095b      	lsrs	r3, r3, #5
 8003dc4:	2264      	movs	r2, #100	; 0x64
 8003dc6:	fb02 f303 	mul.w	r3, r2, r3
 8003dca:	1aeb      	subs	r3, r5, r3
 8003dcc:	011b      	lsls	r3, r3, #4
 8003dce:	3332      	adds	r3, #50	; 0x32
 8003dd0:	4a53      	ldr	r2, [pc, #332]	; (8003f20 <UART_SetConfig+0x22c>)
 8003dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd6:	095b      	lsrs	r3, r3, #5
 8003dd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ddc:	441c      	add	r4, r3
 8003dde:	f7ff fce7 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8003de2:	4602      	mov	r2, r0
 8003de4:	4613      	mov	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	4413      	add	r3, r2
 8003dea:	009a      	lsls	r2, r3, #2
 8003dec:	441a      	add	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	fbb2 f5f3 	udiv	r5, r2, r3
 8003df8:	f7ff fcda 	bl	80037b0 <HAL_RCC_GetPCLK2Freq>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	4613      	mov	r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	4413      	add	r3, r2
 8003e04:	009a      	lsls	r2, r3, #2
 8003e06:	441a      	add	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e12:	4a43      	ldr	r2, [pc, #268]	; (8003f20 <UART_SetConfig+0x22c>)
 8003e14:	fba2 2303 	umull	r2, r3, r2, r3
 8003e18:	095b      	lsrs	r3, r3, #5
 8003e1a:	2264      	movs	r2, #100	; 0x64
 8003e1c:	fb02 f303 	mul.w	r3, r2, r3
 8003e20:	1aeb      	subs	r3, r5, r3
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	3332      	adds	r3, #50	; 0x32
 8003e26:	4a3e      	ldr	r2, [pc, #248]	; (8003f20 <UART_SetConfig+0x22c>)
 8003e28:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2c:	095b      	lsrs	r3, r3, #5
 8003e2e:	f003 020f 	and.w	r2, r3, #15
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4422      	add	r2, r4
 8003e38:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003e3a:	e06a      	b.n	8003f12 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003e3c:	f7ff fca4 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8003e40:	4602      	mov	r2, r0
 8003e42:	4613      	mov	r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	009a      	lsls	r2, r3, #2
 8003e4a:	441a      	add	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e56:	4a32      	ldr	r2, [pc, #200]	; (8003f20 <UART_SetConfig+0x22c>)
 8003e58:	fba2 2303 	umull	r2, r3, r2, r3
 8003e5c:	095b      	lsrs	r3, r3, #5
 8003e5e:	011c      	lsls	r4, r3, #4
 8003e60:	f7ff fc92 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8003e64:	4602      	mov	r2, r0
 8003e66:	4613      	mov	r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	4413      	add	r3, r2
 8003e6c:	009a      	lsls	r2, r3, #2
 8003e6e:	441a      	add	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	fbb2 f5f3 	udiv	r5, r2, r3
 8003e7a:	f7ff fc85 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	4613      	mov	r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4413      	add	r3, r2
 8003e86:	009a      	lsls	r2, r3, #2
 8003e88:	441a      	add	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e94:	4a22      	ldr	r2, [pc, #136]	; (8003f20 <UART_SetConfig+0x22c>)
 8003e96:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2264      	movs	r2, #100	; 0x64
 8003e9e:	fb02 f303 	mul.w	r3, r2, r3
 8003ea2:	1aeb      	subs	r3, r5, r3
 8003ea4:	011b      	lsls	r3, r3, #4
 8003ea6:	3332      	adds	r3, #50	; 0x32
 8003ea8:	4a1d      	ldr	r2, [pc, #116]	; (8003f20 <UART_SetConfig+0x22c>)
 8003eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8003eae:	095b      	lsrs	r3, r3, #5
 8003eb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003eb4:	441c      	add	r4, r3
 8003eb6:	f7ff fc67 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	009a      	lsls	r2, r3, #2
 8003ec4:	441a      	add	r2, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	fbb2 f5f3 	udiv	r5, r2, r3
 8003ed0:	f7ff fc5a 	bl	8003788 <HAL_RCC_GetPCLK1Freq>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	009a      	lsls	r2, r3, #2
 8003ede:	441a      	add	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eea:	4a0d      	ldr	r2, [pc, #52]	; (8003f20 <UART_SetConfig+0x22c>)
 8003eec:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef0:	095b      	lsrs	r3, r3, #5
 8003ef2:	2264      	movs	r2, #100	; 0x64
 8003ef4:	fb02 f303 	mul.w	r3, r2, r3
 8003ef8:	1aeb      	subs	r3, r5, r3
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	3332      	adds	r3, #50	; 0x32
 8003efe:	4a08      	ldr	r2, [pc, #32]	; (8003f20 <UART_SetConfig+0x22c>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	095b      	lsrs	r3, r3, #5
 8003f06:	f003 020f 	and.w	r2, r3, #15
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4422      	add	r2, r4
 8003f10:	609a      	str	r2, [r3, #8]
}
 8003f12:	bf00      	nop
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bdb0      	pop	{r4, r5, r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	40013800 	.word	0x40013800
 8003f20:	51eb851f 	.word	0x51eb851f

08003f24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f103 0208 	add.w	r2, r3, #8
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f04f 32ff 	mov.w	r2, #4294967295
 8003f3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f103 0208 	add.w	r2, r3, #8
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f103 0208 	add.w	r2, r3, #8
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr

08003f7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b085      	sub	sp, #20
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	689a      	ldr	r2, [r3, #8]
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	601a      	str	r2, [r3, #0]
}
 8003fb6:	bf00      	nop
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6892      	ldr	r2, [r2, #8]
 8003fd6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6852      	ldr	r2, [r2, #4]
 8003fe0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d103      	bne.n	8003ff4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	1e5a      	subs	r2, r3, #1
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr

08004012 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004012:	b580      	push	{r7, lr}
 8004014:	b08c      	sub	sp, #48	; 0x30
 8004016:	af04      	add	r7, sp, #16
 8004018:	60f8      	str	r0, [r7, #12]
 800401a:	60b9      	str	r1, [r7, #8]
 800401c:	603b      	str	r3, [r7, #0]
 800401e:	4613      	mov	r3, r2
 8004020:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004022:	88fb      	ldrh	r3, [r7, #6]
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4618      	mov	r0, r3
 8004028:	f000 fd70 	bl	8004b0c <pvPortMalloc>
 800402c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00e      	beq.n	8004052 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004034:	2054      	movs	r0, #84	; 0x54
 8004036:	f000 fd69 	bl	8004b0c <pvPortMalloc>
 800403a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
 8004048:	e005      	b.n	8004056 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800404a:	6978      	ldr	r0, [r7, #20]
 800404c:	f000 fe20 	bl	8004c90 <vPortFree>
 8004050:	e001      	b.n	8004056 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004052:	2300      	movs	r3, #0
 8004054:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d013      	beq.n	8004084 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800405c:	88fa      	ldrh	r2, [r7, #6]
 800405e:	2300      	movs	r3, #0
 8004060:	9303      	str	r3, [sp, #12]
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	9302      	str	r3, [sp, #8]
 8004066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	68b9      	ldr	r1, [r7, #8]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 f80e 	bl	8004094 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004078:	69f8      	ldr	r0, [r7, #28]
 800407a:	f000 f889 	bl	8004190 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800407e:	2301      	movs	r3, #1
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	e002      	b.n	800408a <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004084:	f04f 33ff 	mov.w	r3, #4294967295
 8004088:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800408a:	69bb      	ldr	r3, [r7, #24]
	}
 800408c:	4618      	mov	r0, r3
 800408e:	3720      	adds	r7, #32
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80040a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80040ac:	3b01      	subs	r3, #1
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4413      	add	r3, r2
 80040b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	f023 0307 	bic.w	r3, r3, #7
 80040ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	f003 0307 	and.w	r3, r3, #7
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d009      	beq.n	80040da <prvInitialiseNewTask+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80040c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ca:	f383 8811 	msr	BASEPRI, r3
 80040ce:	f3bf 8f6f 	isb	sy
 80040d2:	f3bf 8f4f 	dsb	sy
 80040d6:	617b      	str	r3, [r7, #20]
 80040d8:	e7fe      	b.n	80040d8 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040da:	2300      	movs	r3, #0
 80040dc:	61fb      	str	r3, [r7, #28]
 80040de:	e012      	b.n	8004106 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	4413      	add	r3, r2
 80040e6:	7819      	ldrb	r1, [r3, #0]
 80040e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	4413      	add	r3, r2
 80040ee:	3334      	adds	r3, #52	; 0x34
 80040f0:	460a      	mov	r2, r1
 80040f2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80040f4:	68ba      	ldr	r2, [r7, #8]
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	4413      	add	r3, r2
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d006      	beq.n	800410e <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	3301      	adds	r3, #1
 8004104:	61fb      	str	r3, [r7, #28]
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	2b0f      	cmp	r3, #15
 800410a:	d9e9      	bls.n	80040e0 <prvInitialiseNewTask+0x4c>
 800410c:	e000      	b.n	8004110 <prvInitialiseNewTask+0x7c>
		{
			break;
 800410e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411a:	2b06      	cmp	r3, #6
 800411c:	d901      	bls.n	8004122 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800411e:	2306      	movs	r3, #6
 8004120:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004124:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004126:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800412c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	2200      	movs	r2, #0
 8004132:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004134:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004136:	3304      	adds	r3, #4
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff ff12 	bl	8003f62 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800413e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004140:	3318      	adds	r3, #24
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff ff0d 	bl	8003f62 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800414a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800414c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800414e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004150:	f1c3 0207 	rsb	r2, r3, #7
 8004154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004156:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800415a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800415c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800415e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004160:	2200      	movs	r2, #0
 8004162:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	68f9      	ldr	r1, [r7, #12]
 8004170:	69b8      	ldr	r0, [r7, #24]
 8004172:	f000 fb45 	bl	8004800 <pxPortInitialiseStack>
 8004176:	4602      	mov	r2, r0
 8004178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800417a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800417c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004186:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004188:	bf00      	nop
 800418a:	3720      	adds	r7, #32
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004198:	f000 fc04 	bl	80049a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800419c:	4b2a      	ldr	r3, [pc, #168]	; (8004248 <prvAddNewTaskToReadyList+0xb8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	3301      	adds	r3, #1
 80041a2:	4a29      	ldr	r2, [pc, #164]	; (8004248 <prvAddNewTaskToReadyList+0xb8>)
 80041a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80041a6:	4b29      	ldr	r3, [pc, #164]	; (800424c <prvAddNewTaskToReadyList+0xbc>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80041ae:	4a27      	ldr	r2, [pc, #156]	; (800424c <prvAddNewTaskToReadyList+0xbc>)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80041b4:	4b24      	ldr	r3, [pc, #144]	; (8004248 <prvAddNewTaskToReadyList+0xb8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d110      	bne.n	80041de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80041bc:	f000 fa70 	bl	80046a0 <prvInitialiseTaskLists>
 80041c0:	e00d      	b.n	80041de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80041c2:	4b23      	ldr	r3, [pc, #140]	; (8004250 <prvAddNewTaskToReadyList+0xc0>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d109      	bne.n	80041de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80041ca:	4b20      	ldr	r3, [pc, #128]	; (800424c <prvAddNewTaskToReadyList+0xbc>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d802      	bhi.n	80041de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80041d8:	4a1c      	ldr	r2, [pc, #112]	; (800424c <prvAddNewTaskToReadyList+0xbc>)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80041de:	4b1d      	ldr	r3, [pc, #116]	; (8004254 <prvAddNewTaskToReadyList+0xc4>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3301      	adds	r3, #1
 80041e4:	4a1b      	ldr	r2, [pc, #108]	; (8004254 <prvAddNewTaskToReadyList+0xc4>)
 80041e6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ec:	2201      	movs	r2, #1
 80041ee:	409a      	lsls	r2, r3
 80041f0:	4b19      	ldr	r3, [pc, #100]	; (8004258 <prvAddNewTaskToReadyList+0xc8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	4a18      	ldr	r2, [pc, #96]	; (8004258 <prvAddNewTaskToReadyList+0xc8>)
 80041f8:	6013      	str	r3, [r2, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041fe:	4613      	mov	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4a15      	ldr	r2, [pc, #84]	; (800425c <prvAddNewTaskToReadyList+0xcc>)
 8004208:	441a      	add	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	3304      	adds	r3, #4
 800420e:	4619      	mov	r1, r3
 8004210:	4610      	mov	r0, r2
 8004212:	f7ff feb2 	bl	8003f7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004216:	f000 fbf3 	bl	8004a00 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800421a:	4b0d      	ldr	r3, [pc, #52]	; (8004250 <prvAddNewTaskToReadyList+0xc0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d00e      	beq.n	8004240 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004222:	4b0a      	ldr	r3, [pc, #40]	; (800424c <prvAddNewTaskToReadyList+0xbc>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422c:	429a      	cmp	r2, r3
 800422e:	d207      	bcs.n	8004240 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <prvAddNewTaskToReadyList+0xd0>)
 8004232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	f3bf 8f4f 	dsb	sy
 800423c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004240:	bf00      	nop
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	2000019c 	.word	0x2000019c
 800424c:	2000009c 	.word	0x2000009c
 8004250:	200001a8 	.word	0x200001a8
 8004254:	200001b8 	.word	0x200001b8
 8004258:	200001a4 	.word	0x200001a4
 800425c:	200000a0 	.word	0x200000a0
 8004260:	e000ed04 	.word	0xe000ed04

08004264 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800426a:	4b1b      	ldr	r3, [pc, #108]	; (80042d8 <vTaskStartScheduler+0x74>)
 800426c:	9301      	str	r3, [sp, #4]
 800426e:	2300      	movs	r3, #0
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	2300      	movs	r3, #0
 8004274:	2280      	movs	r2, #128	; 0x80
 8004276:	4919      	ldr	r1, [pc, #100]	; (80042dc <vTaskStartScheduler+0x78>)
 8004278:	4819      	ldr	r0, [pc, #100]	; (80042e0 <vTaskStartScheduler+0x7c>)
 800427a:	f7ff feca 	bl	8004012 <xTaskCreate>
 800427e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d115      	bne.n	80042b2 <vTaskStartScheduler+0x4e>
 8004286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800428a:	f383 8811 	msr	BASEPRI, r3
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004298:	4b12      	ldr	r3, [pc, #72]	; (80042e4 <vTaskStartScheduler+0x80>)
 800429a:	f04f 32ff 	mov.w	r2, #4294967295
 800429e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80042a0:	4b11      	ldr	r3, [pc, #68]	; (80042e8 <vTaskStartScheduler+0x84>)
 80042a2:	2201      	movs	r2, #1
 80042a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80042a6:	4b11      	ldr	r3, [pc, #68]	; (80042ec <vTaskStartScheduler+0x88>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80042ac:	f000 fb1c 	bl	80048e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80042b0:	e00d      	b.n	80042ce <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b8:	d109      	bne.n	80042ce <vTaskStartScheduler+0x6a>
 80042ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042be:	f383 8811 	msr	BASEPRI, r3
 80042c2:	f3bf 8f6f 	isb	sy
 80042c6:	f3bf 8f4f 	dsb	sy
 80042ca:	607b      	str	r3, [r7, #4]
 80042cc:	e7fe      	b.n	80042cc <vTaskStartScheduler+0x68>
}
 80042ce:	bf00      	nop
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	200001c0 	.word	0x200001c0
 80042dc:	08005ff4 	.word	0x08005ff4
 80042e0:	08004671 	.word	0x08004671
 80042e4:	200001bc 	.word	0x200001bc
 80042e8:	200001a8 	.word	0x200001a8
 80042ec:	200001a0 	.word	0x200001a0

080042f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80042f4:	4b04      	ldr	r3, [pc, #16]	; (8004308 <vTaskSuspendAll+0x18>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	3301      	adds	r3, #1
 80042fa:	4a03      	ldr	r2, [pc, #12]	; (8004308 <vTaskSuspendAll+0x18>)
 80042fc:	6013      	str	r3, [r2, #0]
}
 80042fe:	bf00      	nop
 8004300:	46bd      	mov	sp, r7
 8004302:	bc80      	pop	{r7}
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	200001c4 	.word	0x200001c4

0800430c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004312:	2300      	movs	r3, #0
 8004314:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004316:	2300      	movs	r3, #0
 8004318:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800431a:	4b41      	ldr	r3, [pc, #260]	; (8004420 <xTaskResumeAll+0x114>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d109      	bne.n	8004336 <xTaskResumeAll+0x2a>
 8004322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004326:	f383 8811 	msr	BASEPRI, r3
 800432a:	f3bf 8f6f 	isb	sy
 800432e:	f3bf 8f4f 	dsb	sy
 8004332:	603b      	str	r3, [r7, #0]
 8004334:	e7fe      	b.n	8004334 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004336:	f000 fb35 	bl	80049a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800433a:	4b39      	ldr	r3, [pc, #228]	; (8004420 <xTaskResumeAll+0x114>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3b01      	subs	r3, #1
 8004340:	4a37      	ldr	r2, [pc, #220]	; (8004420 <xTaskResumeAll+0x114>)
 8004342:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004344:	4b36      	ldr	r3, [pc, #216]	; (8004420 <xTaskResumeAll+0x114>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d161      	bne.n	8004410 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800434c:	4b35      	ldr	r3, [pc, #212]	; (8004424 <xTaskResumeAll+0x118>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d05d      	beq.n	8004410 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004354:	e02e      	b.n	80043b4 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004356:	4b34      	ldr	r3, [pc, #208]	; (8004428 <xTaskResumeAll+0x11c>)
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	3318      	adds	r3, #24
 8004362:	4618      	mov	r0, r3
 8004364:	f7ff fe2c 	bl	8003fc0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	3304      	adds	r3, #4
 800436c:	4618      	mov	r0, r3
 800436e:	f7ff fe27 	bl	8003fc0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004376:	2201      	movs	r2, #1
 8004378:	409a      	lsls	r2, r3
 800437a:	4b2c      	ldr	r3, [pc, #176]	; (800442c <xTaskResumeAll+0x120>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4313      	orrs	r3, r2
 8004380:	4a2a      	ldr	r2, [pc, #168]	; (800442c <xTaskResumeAll+0x120>)
 8004382:	6013      	str	r3, [r2, #0]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4a27      	ldr	r2, [pc, #156]	; (8004430 <xTaskResumeAll+0x124>)
 8004392:	441a      	add	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3304      	adds	r3, #4
 8004398:	4619      	mov	r1, r3
 800439a:	4610      	mov	r0, r2
 800439c:	f7ff fded 	bl	8003f7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a4:	4b23      	ldr	r3, [pc, #140]	; (8004434 <xTaskResumeAll+0x128>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d302      	bcc.n	80043b4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80043ae:	4b22      	ldr	r3, [pc, #136]	; (8004438 <xTaskResumeAll+0x12c>)
 80043b0:	2201      	movs	r2, #1
 80043b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043b4:	4b1c      	ldr	r3, [pc, #112]	; (8004428 <xTaskResumeAll+0x11c>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1cc      	bne.n	8004356 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d001      	beq.n	80043c6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80043c2:	f000 f9f9 	bl	80047b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80043c6:	4b1d      	ldr	r3, [pc, #116]	; (800443c <xTaskResumeAll+0x130>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d010      	beq.n	80043f4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80043d2:	f000 f837 	bl	8004444 <xTaskIncrementTick>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d002      	beq.n	80043e2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80043dc:	4b16      	ldr	r3, [pc, #88]	; (8004438 <xTaskResumeAll+0x12c>)
 80043de:	2201      	movs	r2, #1
 80043e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3b01      	subs	r3, #1
 80043e6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1f1      	bne.n	80043d2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80043ee:	4b13      	ldr	r3, [pc, #76]	; (800443c <xTaskResumeAll+0x130>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043f4:	4b10      	ldr	r3, [pc, #64]	; (8004438 <xTaskResumeAll+0x12c>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d009      	beq.n	8004410 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043fc:	2301      	movs	r3, #1
 80043fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004400:	4b0f      	ldr	r3, [pc, #60]	; (8004440 <xTaskResumeAll+0x134>)
 8004402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004410:	f000 faf6 	bl	8004a00 <vPortExitCritical>

	return xAlreadyYielded;
 8004414:	68bb      	ldr	r3, [r7, #8]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	200001c4 	.word	0x200001c4
 8004424:	2000019c 	.word	0x2000019c
 8004428:	2000015c 	.word	0x2000015c
 800442c:	200001a4 	.word	0x200001a4
 8004430:	200000a0 	.word	0x200000a0
 8004434:	2000009c 	.word	0x2000009c
 8004438:	200001b0 	.word	0x200001b0
 800443c:	200001ac 	.word	0x200001ac
 8004440:	e000ed04 	.word	0xe000ed04

08004444 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800444e:	4b50      	ldr	r3, [pc, #320]	; (8004590 <xTaskIncrementTick+0x14c>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	f040 808c 	bne.w	8004570 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8004458:	4b4e      	ldr	r3, [pc, #312]	; (8004594 <xTaskIncrementTick+0x150>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3301      	adds	r3, #1
 800445e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004460:	4a4c      	ldr	r2, [pc, #304]	; (8004594 <xTaskIncrementTick+0x150>)
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d11f      	bne.n	80044ac <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800446c:	4b4a      	ldr	r3, [pc, #296]	; (8004598 <xTaskIncrementTick+0x154>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d009      	beq.n	800448a <xTaskIncrementTick+0x46>
 8004476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447a:	f383 8811 	msr	BASEPRI, r3
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	603b      	str	r3, [r7, #0]
 8004488:	e7fe      	b.n	8004488 <xTaskIncrementTick+0x44>
 800448a:	4b43      	ldr	r3, [pc, #268]	; (8004598 <xTaskIncrementTick+0x154>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	60fb      	str	r3, [r7, #12]
 8004490:	4b42      	ldr	r3, [pc, #264]	; (800459c <xTaskIncrementTick+0x158>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a40      	ldr	r2, [pc, #256]	; (8004598 <xTaskIncrementTick+0x154>)
 8004496:	6013      	str	r3, [r2, #0]
 8004498:	4a40      	ldr	r2, [pc, #256]	; (800459c <xTaskIncrementTick+0x158>)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b40      	ldr	r3, [pc, #256]	; (80045a0 <xTaskIncrementTick+0x15c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3301      	adds	r3, #1
 80044a4:	4a3e      	ldr	r2, [pc, #248]	; (80045a0 <xTaskIncrementTick+0x15c>)
 80044a6:	6013      	str	r3, [r2, #0]
 80044a8:	f000 f986 	bl	80047b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80044ac:	4b3d      	ldr	r3, [pc, #244]	; (80045a4 <xTaskIncrementTick+0x160>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d34d      	bcc.n	8004552 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044b6:	4b38      	ldr	r3, [pc, #224]	; (8004598 <xTaskIncrementTick+0x154>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <xTaskIncrementTick+0x80>
 80044c0:	2301      	movs	r3, #1
 80044c2:	e000      	b.n	80044c6 <xTaskIncrementTick+0x82>
 80044c4:	2300      	movs	r3, #0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d004      	beq.n	80044d4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044ca:	4b36      	ldr	r3, [pc, #216]	; (80045a4 <xTaskIncrementTick+0x160>)
 80044cc:	f04f 32ff 	mov.w	r2, #4294967295
 80044d0:	601a      	str	r2, [r3, #0]
					break;
 80044d2:	e03e      	b.n	8004552 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80044d4:	4b30      	ldr	r3, [pc, #192]	; (8004598 <xTaskIncrementTick+0x154>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d203      	bcs.n	80044f4 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80044ec:	4a2d      	ldr	r2, [pc, #180]	; (80045a4 <xTaskIncrementTick+0x160>)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6013      	str	r3, [r2, #0]
						break;
 80044f2:	e02e      	b.n	8004552 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	3304      	adds	r3, #4
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff fd61 	bl	8003fc0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004502:	2b00      	cmp	r3, #0
 8004504:	d004      	beq.n	8004510 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	3318      	adds	r3, #24
 800450a:	4618      	mov	r0, r3
 800450c:	f7ff fd58 	bl	8003fc0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004514:	2201      	movs	r2, #1
 8004516:	409a      	lsls	r2, r3
 8004518:	4b23      	ldr	r3, [pc, #140]	; (80045a8 <xTaskIncrementTick+0x164>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4313      	orrs	r3, r2
 800451e:	4a22      	ldr	r2, [pc, #136]	; (80045a8 <xTaskIncrementTick+0x164>)
 8004520:	6013      	str	r3, [r2, #0]
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004526:	4613      	mov	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4a1f      	ldr	r2, [pc, #124]	; (80045ac <xTaskIncrementTick+0x168>)
 8004530:	441a      	add	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	3304      	adds	r3, #4
 8004536:	4619      	mov	r1, r3
 8004538:	4610      	mov	r0, r2
 800453a:	f7ff fd1e 	bl	8003f7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004542:	4b1b      	ldr	r3, [pc, #108]	; (80045b0 <xTaskIncrementTick+0x16c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004548:	429a      	cmp	r2, r3
 800454a:	d3b4      	bcc.n	80044b6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800454c:	2301      	movs	r3, #1
 800454e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004550:	e7b1      	b.n	80044b6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004552:	4b17      	ldr	r3, [pc, #92]	; (80045b0 <xTaskIncrementTick+0x16c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004558:	4914      	ldr	r1, [pc, #80]	; (80045ac <xTaskIncrementTick+0x168>)
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d907      	bls.n	800457a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800456a:	2301      	movs	r3, #1
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	e004      	b.n	800457a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004570:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <xTaskIncrementTick+0x170>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	3301      	adds	r3, #1
 8004576:	4a0f      	ldr	r2, [pc, #60]	; (80045b4 <xTaskIncrementTick+0x170>)
 8004578:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800457a:	4b0f      	ldr	r3, [pc, #60]	; (80045b8 <xTaskIncrementTick+0x174>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8004582:	2301      	movs	r3, #1
 8004584:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004586:	697b      	ldr	r3, [r7, #20]
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	200001c4 	.word	0x200001c4
 8004594:	200001a0 	.word	0x200001a0
 8004598:	20000154 	.word	0x20000154
 800459c:	20000158 	.word	0x20000158
 80045a0:	200001b4 	.word	0x200001b4
 80045a4:	200001bc 	.word	0x200001bc
 80045a8:	200001a4 	.word	0x200001a4
 80045ac:	200000a0 	.word	0x200000a0
 80045b0:	2000009c 	.word	0x2000009c
 80045b4:	200001ac 	.word	0x200001ac
 80045b8:	200001b0 	.word	0x200001b0

080045bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80045c2:	4b26      	ldr	r3, [pc, #152]	; (800465c <vTaskSwitchContext+0xa0>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80045ca:	4b25      	ldr	r3, [pc, #148]	; (8004660 <vTaskSwitchContext+0xa4>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80045d0:	e03e      	b.n	8004650 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80045d2:	4b23      	ldr	r3, [pc, #140]	; (8004660 <vTaskSwitchContext+0xa4>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80045d8:	4b22      	ldr	r3, [pc, #136]	; (8004664 <vTaskSwitchContext+0xa8>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	fab3 f383 	clz	r3, r3
 80045e4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80045e6:	7afb      	ldrb	r3, [r7, #11]
 80045e8:	f1c3 031f 	rsb	r3, r3, #31
 80045ec:	617b      	str	r3, [r7, #20]
 80045ee:	491e      	ldr	r1, [pc, #120]	; (8004668 <vTaskSwitchContext+0xac>)
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	4613      	mov	r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d109      	bne.n	8004616 <vTaskSwitchContext+0x5a>
	__asm volatile
 8004602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004606:	f383 8811 	msr	BASEPRI, r3
 800460a:	f3bf 8f6f 	isb	sy
 800460e:	f3bf 8f4f 	dsb	sy
 8004612:	607b      	str	r3, [r7, #4]
 8004614:	e7fe      	b.n	8004614 <vTaskSwitchContext+0x58>
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	4613      	mov	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4a11      	ldr	r2, [pc, #68]	; (8004668 <vTaskSwitchContext+0xac>)
 8004622:	4413      	add	r3, r2
 8004624:	613b      	str	r3, [r7, #16]
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	605a      	str	r2, [r3, #4]
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	3308      	adds	r3, #8
 8004638:	429a      	cmp	r2, r3
 800463a:	d104      	bne.n	8004646 <vTaskSwitchContext+0x8a>
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	685a      	ldr	r2, [r3, #4]
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	605a      	str	r2, [r3, #4]
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	4a07      	ldr	r2, [pc, #28]	; (800466c <vTaskSwitchContext+0xb0>)
 800464e:	6013      	str	r3, [r2, #0]
}
 8004650:	bf00      	nop
 8004652:	371c      	adds	r7, #28
 8004654:	46bd      	mov	sp, r7
 8004656:	bc80      	pop	{r7}
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	200001c4 	.word	0x200001c4
 8004660:	200001b0 	.word	0x200001b0
 8004664:	200001a4 	.word	0x200001a4
 8004668:	200000a0 	.word	0x200000a0
 800466c:	2000009c 	.word	0x2000009c

08004670 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004678:	f000 f852 	bl	8004720 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800467c:	4b06      	ldr	r3, [pc, #24]	; (8004698 <prvIdleTask+0x28>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d9f9      	bls.n	8004678 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004684:	4b05      	ldr	r3, [pc, #20]	; (800469c <prvIdleTask+0x2c>)
 8004686:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004694:	e7f0      	b.n	8004678 <prvIdleTask+0x8>
 8004696:	bf00      	nop
 8004698:	200000a0 	.word	0x200000a0
 800469c:	e000ed04 	.word	0xe000ed04

080046a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046a6:	2300      	movs	r3, #0
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	e00c      	b.n	80046c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	4613      	mov	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	009b      	lsls	r3, r3, #2
 80046b6:	4a12      	ldr	r2, [pc, #72]	; (8004700 <prvInitialiseTaskLists+0x60>)
 80046b8:	4413      	add	r3, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff fc32 	bl	8003f24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	3301      	adds	r3, #1
 80046c4:	607b      	str	r3, [r7, #4]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b06      	cmp	r3, #6
 80046ca:	d9ef      	bls.n	80046ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046cc:	480d      	ldr	r0, [pc, #52]	; (8004704 <prvInitialiseTaskLists+0x64>)
 80046ce:	f7ff fc29 	bl	8003f24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046d2:	480d      	ldr	r0, [pc, #52]	; (8004708 <prvInitialiseTaskLists+0x68>)
 80046d4:	f7ff fc26 	bl	8003f24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046d8:	480c      	ldr	r0, [pc, #48]	; (800470c <prvInitialiseTaskLists+0x6c>)
 80046da:	f7ff fc23 	bl	8003f24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046de:	480c      	ldr	r0, [pc, #48]	; (8004710 <prvInitialiseTaskLists+0x70>)
 80046e0:	f7ff fc20 	bl	8003f24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046e4:	480b      	ldr	r0, [pc, #44]	; (8004714 <prvInitialiseTaskLists+0x74>)
 80046e6:	f7ff fc1d 	bl	8003f24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046ea:	4b0b      	ldr	r3, [pc, #44]	; (8004718 <prvInitialiseTaskLists+0x78>)
 80046ec:	4a05      	ldr	r2, [pc, #20]	; (8004704 <prvInitialiseTaskLists+0x64>)
 80046ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046f0:	4b0a      	ldr	r3, [pc, #40]	; (800471c <prvInitialiseTaskLists+0x7c>)
 80046f2:	4a05      	ldr	r2, [pc, #20]	; (8004708 <prvInitialiseTaskLists+0x68>)
 80046f4:	601a      	str	r2, [r3, #0]
}
 80046f6:	bf00      	nop
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	200000a0 	.word	0x200000a0
 8004704:	2000012c 	.word	0x2000012c
 8004708:	20000140 	.word	0x20000140
 800470c:	2000015c 	.word	0x2000015c
 8004710:	20000170 	.word	0x20000170
 8004714:	20000188 	.word	0x20000188
 8004718:	20000154 	.word	0x20000154
 800471c:	20000158 	.word	0x20000158

08004720 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004726:	e028      	b.n	800477a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8004728:	f7ff fde2 	bl	80042f0 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800472c:	4b17      	ldr	r3, [pc, #92]	; (800478c <prvCheckTasksWaitingTermination+0x6c>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800473c:	f7ff fde6 	bl	800430c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d119      	bne.n	800477a <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8004746:	f000 f92d 	bl	80049a4 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800474a:	4b10      	ldr	r3, [pc, #64]	; (800478c <prvCheckTasksWaitingTermination+0x6c>)
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	3304      	adds	r3, #4
 8004756:	4618      	mov	r0, r3
 8004758:	f7ff fc32 	bl	8003fc0 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800475c:	4b0c      	ldr	r3, [pc, #48]	; (8004790 <prvCheckTasksWaitingTermination+0x70>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	3b01      	subs	r3, #1
 8004762:	4a0b      	ldr	r2, [pc, #44]	; (8004790 <prvCheckTasksWaitingTermination+0x70>)
 8004764:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <prvCheckTasksWaitingTermination+0x74>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3b01      	subs	r3, #1
 800476c:	4a09      	ldr	r2, [pc, #36]	; (8004794 <prvCheckTasksWaitingTermination+0x74>)
 800476e:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8004770:	f000 f946 	bl	8004a00 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8004774:	6838      	ldr	r0, [r7, #0]
 8004776:	f000 f80f 	bl	8004798 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800477a:	4b06      	ldr	r3, [pc, #24]	; (8004794 <prvCheckTasksWaitingTermination+0x74>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1d2      	bne.n	8004728 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004782:	bf00      	nop
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	20000170 	.word	0x20000170
 8004790:	2000019c 	.word	0x2000019c
 8004794:	20000184 	.word	0x20000184

08004798 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a4:	4618      	mov	r0, r3
 80047a6:	f000 fa73 	bl	8004c90 <vPortFree>
			vPortFree( pxTCB );
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fa70 	bl	8004c90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80047b0:	bf00      	nop
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047be:	4b0e      	ldr	r3, [pc, #56]	; (80047f8 <prvResetNextTaskUnblockTime+0x40>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <prvResetNextTaskUnblockTime+0x14>
 80047c8:	2301      	movs	r3, #1
 80047ca:	e000      	b.n	80047ce <prvResetNextTaskUnblockTime+0x16>
 80047cc:	2300      	movs	r3, #0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d004      	beq.n	80047dc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047d2:	4b0a      	ldr	r3, [pc, #40]	; (80047fc <prvResetNextTaskUnblockTime+0x44>)
 80047d4:	f04f 32ff 	mov.w	r2, #4294967295
 80047d8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047da:	e008      	b.n	80047ee <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80047dc:	4b06      	ldr	r3, [pc, #24]	; (80047f8 <prvResetNextTaskUnblockTime+0x40>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	4a04      	ldr	r2, [pc, #16]	; (80047fc <prvResetNextTaskUnblockTime+0x44>)
 80047ec:	6013      	str	r3, [r2, #0]
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bc80      	pop	{r7}
 80047f6:	4770      	bx	lr
 80047f8:	20000154 	.word	0x20000154
 80047fc:	200001bc 	.word	0x200001bc

08004800 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	3b04      	subs	r3, #4
 8004810:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004818:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	3b04      	subs	r3, #4
 800481e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f023 0201 	bic.w	r2, r3, #1
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	3b04      	subs	r3, #4
 800482e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004830:	4a08      	ldr	r2, [pc, #32]	; (8004854 <pxPortInitialiseStack+0x54>)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	3b14      	subs	r3, #20
 800483a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	3b20      	subs	r3, #32
 8004846:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004848:	68fb      	ldr	r3, [r7, #12]
}
 800484a:	4618      	mov	r0, r3
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr
 8004854:	08004859 	.word	0x08004859

08004858 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800485e:	4b0c      	ldr	r3, [pc, #48]	; (8004890 <prvTaskExitError+0x38>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004866:	d009      	beq.n	800487c <prvTaskExitError+0x24>
 8004868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	607b      	str	r3, [r7, #4]
 800487a:	e7fe      	b.n	800487a <prvTaskExitError+0x22>
 800487c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004880:	f383 8811 	msr	BASEPRI, r3
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	f3bf 8f4f 	dsb	sy
 800488c:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 800488e:	e7fe      	b.n	800488e <prvTaskExitError+0x36>
 8004890:	20000008 	.word	0x20000008
	...

080048a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80048a0:	4b07      	ldr	r3, [pc, #28]	; (80048c0 <pxCurrentTCBConst2>)
 80048a2:	6819      	ldr	r1, [r3, #0]
 80048a4:	6808      	ldr	r0, [r1, #0]
 80048a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80048aa:	f380 8809 	msr	PSP, r0
 80048ae:	f3bf 8f6f 	isb	sy
 80048b2:	f04f 0000 	mov.w	r0, #0
 80048b6:	f380 8811 	msr	BASEPRI, r0
 80048ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80048be:	4770      	bx	lr

080048c0 <pxCurrentTCBConst2>:
 80048c0:	2000009c 	.word	0x2000009c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80048c4:	bf00      	nop
 80048c6:	bf00      	nop

080048c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80048c8:	4806      	ldr	r0, [pc, #24]	; (80048e4 <prvPortStartFirstTask+0x1c>)
 80048ca:	6800      	ldr	r0, [r0, #0]
 80048cc:	6800      	ldr	r0, [r0, #0]
 80048ce:	f380 8808 	msr	MSP, r0
 80048d2:	b662      	cpsie	i
 80048d4:	b661      	cpsie	f
 80048d6:	f3bf 8f4f 	dsb	sy
 80048da:	f3bf 8f6f 	isb	sy
 80048de:	df00      	svc	0
 80048e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80048e2:	bf00      	nop
 80048e4:	e000ed08 	.word	0xe000ed08

080048e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80048ee:	4b28      	ldr	r3, [pc, #160]	; (8004990 <xPortStartScheduler+0xa8>)
 80048f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	22ff      	movs	r2, #255	; 0xff
 80048fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004908:	79fb      	ldrb	r3, [r7, #7]
 800490a:	b2db      	uxtb	r3, r3
 800490c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004910:	b2da      	uxtb	r2, r3
 8004912:	4b20      	ldr	r3, [pc, #128]	; (8004994 <xPortStartScheduler+0xac>)
 8004914:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004916:	4b20      	ldr	r3, [pc, #128]	; (8004998 <xPortStartScheduler+0xb0>)
 8004918:	2207      	movs	r2, #7
 800491a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800491c:	e009      	b.n	8004932 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800491e:	4b1e      	ldr	r3, [pc, #120]	; (8004998 <xPortStartScheduler+0xb0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	3b01      	subs	r3, #1
 8004924:	4a1c      	ldr	r2, [pc, #112]	; (8004998 <xPortStartScheduler+0xb0>)
 8004926:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	b2db      	uxtb	r3, r3
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	b2db      	uxtb	r3, r3
 8004930:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800493a:	2b80      	cmp	r3, #128	; 0x80
 800493c:	d0ef      	beq.n	800491e <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800493e:	4b16      	ldr	r3, [pc, #88]	; (8004998 <xPortStartScheduler+0xb0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	021b      	lsls	r3, r3, #8
 8004944:	4a14      	ldr	r2, [pc, #80]	; (8004998 <xPortStartScheduler+0xb0>)
 8004946:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004948:	4b13      	ldr	r3, [pc, #76]	; (8004998 <xPortStartScheduler+0xb0>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004950:	4a11      	ldr	r2, [pc, #68]	; (8004998 <xPortStartScheduler+0xb0>)
 8004952:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	b2da      	uxtb	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800495c:	4b0f      	ldr	r3, [pc, #60]	; (800499c <xPortStartScheduler+0xb4>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a0e      	ldr	r2, [pc, #56]	; (800499c <xPortStartScheduler+0xb4>)
 8004962:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004966:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004968:	4b0c      	ldr	r3, [pc, #48]	; (800499c <xPortStartScheduler+0xb4>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a0b      	ldr	r2, [pc, #44]	; (800499c <xPortStartScheduler+0xb4>)
 800496e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004972:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004974:	f000 f8b0 	bl	8004ad8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004978:	4b09      	ldr	r3, [pc, #36]	; (80049a0 <xPortStartScheduler+0xb8>)
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800497e:	f7ff ffa3 	bl	80048c8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8004982:	f7ff ff69 	bl	8004858 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	e000e400 	.word	0xe000e400
 8004994:	200001c8 	.word	0x200001c8
 8004998:	200001cc 	.word	0x200001cc
 800499c:	e000ed20 	.word	0xe000ed20
 80049a0:	20000008 	.word	0x20000008

080049a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ae:	f383 8811 	msr	BASEPRI, r3
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	f3bf 8f4f 	dsb	sy
 80049ba:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80049bc:	4b0e      	ldr	r3, [pc, #56]	; (80049f8 <vPortEnterCritical+0x54>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3301      	adds	r3, #1
 80049c2:	4a0d      	ldr	r2, [pc, #52]	; (80049f8 <vPortEnterCritical+0x54>)
 80049c4:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80049c6:	4b0c      	ldr	r3, [pc, #48]	; (80049f8 <vPortEnterCritical+0x54>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d10e      	bne.n	80049ec <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80049ce:	4b0b      	ldr	r3, [pc, #44]	; (80049fc <vPortEnterCritical+0x58>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d009      	beq.n	80049ec <vPortEnterCritical+0x48>
 80049d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049dc:	f383 8811 	msr	BASEPRI, r3
 80049e0:	f3bf 8f6f 	isb	sy
 80049e4:	f3bf 8f4f 	dsb	sy
 80049e8:	603b      	str	r3, [r7, #0]
 80049ea:	e7fe      	b.n	80049ea <vPortEnterCritical+0x46>
	}
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bc80      	pop	{r7}
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	20000008 	.word	0x20000008
 80049fc:	e000ed04 	.word	0xe000ed04

08004a00 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004a06:	4b10      	ldr	r3, [pc, #64]	; (8004a48 <vPortExitCritical+0x48>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d109      	bne.n	8004a22 <vPortExitCritical+0x22>
 8004a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a12:	f383 8811 	msr	BASEPRI, r3
 8004a16:	f3bf 8f6f 	isb	sy
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	607b      	str	r3, [r7, #4]
 8004a20:	e7fe      	b.n	8004a20 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004a22:	4b09      	ldr	r3, [pc, #36]	; (8004a48 <vPortExitCritical+0x48>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	4a07      	ldr	r2, [pc, #28]	; (8004a48 <vPortExitCritical+0x48>)
 8004a2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a2c:	4b06      	ldr	r3, [pc, #24]	; (8004a48 <vPortExitCritical+0x48>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d104      	bne.n	8004a3e <vPortExitCritical+0x3e>
 8004a34:	2300      	movs	r3, #0
 8004a36:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr
 8004a48:	20000008 	.word	0x20000008
 8004a4c:	00000000 	.word	0x00000000

08004a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a50:	f3ef 8009 	mrs	r0, PSP
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	4b0d      	ldr	r3, [pc, #52]	; (8004a90 <pxCurrentTCBConst>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a60:	6010      	str	r0, [r2, #0]
 8004a62:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004a66:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a6a:	f380 8811 	msr	BASEPRI, r0
 8004a6e:	f7ff fda5 	bl	80045bc <vTaskSwitchContext>
 8004a72:	f04f 0000 	mov.w	r0, #0
 8004a76:	f380 8811 	msr	BASEPRI, r0
 8004a7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004a7e:	6819      	ldr	r1, [r3, #0]
 8004a80:	6808      	ldr	r0, [r1, #0]
 8004a82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a86:	f380 8809 	msr	PSP, r0
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	4770      	bx	lr

08004a90 <pxCurrentTCBConst>:
 8004a90:	2000009c 	.word	0x2000009c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a94:	bf00      	nop
 8004a96:	bf00      	nop

08004a98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004ab0:	f7ff fcc8 	bl	8004444 <xTaskIncrementTick>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004aba:	4b06      	ldr	r3, [pc, #24]	; (8004ad4 <SysTick_Handler+0x3c>)
 8004abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004acc:	bf00      	nop
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	e000ed04 	.word	0xe000ed04

08004ad8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004adc:	4b07      	ldr	r3, [pc, #28]	; (8004afc <vPortSetupTimerInterrupt+0x24>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a07      	ldr	r2, [pc, #28]	; (8004b00 <vPortSetupTimerInterrupt+0x28>)
 8004ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae6:	099b      	lsrs	r3, r3, #6
 8004ae8:	4a06      	ldr	r2, [pc, #24]	; (8004b04 <vPortSetupTimerInterrupt+0x2c>)
 8004aea:	3b01      	subs	r3, #1
 8004aec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004aee:	4b06      	ldr	r3, [pc, #24]	; (8004b08 <vPortSetupTimerInterrupt+0x30>)
 8004af0:	2207      	movs	r2, #7
 8004af2:	601a      	str	r2, [r3, #0]
}
 8004af4:	bf00      	nop
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr
 8004afc:	20000000 	.word	0x20000000
 8004b00:	10624dd3 	.word	0x10624dd3
 8004b04:	e000e014 	.word	0xe000e014
 8004b08:	e000e010 	.word	0xe000e010

08004b0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b08a      	sub	sp, #40	; 0x28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b14:	2300      	movs	r3, #0
 8004b16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b18:	f7ff fbea 	bl	80042f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b1c:	4b57      	ldr	r3, [pc, #348]	; (8004c7c <pvPortMalloc+0x170>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b24:	f000 f90c 	bl	8004d40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b28:	4b55      	ldr	r3, [pc, #340]	; (8004c80 <pvPortMalloc+0x174>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f040 808c 	bne.w	8004c4e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01c      	beq.n	8004b76 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004b3c:	2208      	movs	r2, #8
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4413      	add	r3, r2
 8004b42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d013      	beq.n	8004b76 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f023 0307 	bic.w	r3, r3, #7
 8004b54:	3308      	adds	r3, #8
 8004b56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d009      	beq.n	8004b76 <pvPortMalloc+0x6a>
	__asm volatile
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	e7fe      	b.n	8004b74 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d068      	beq.n	8004c4e <pvPortMalloc+0x142>
 8004b7c:	4b41      	ldr	r3, [pc, #260]	; (8004c84 <pvPortMalloc+0x178>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d863      	bhi.n	8004c4e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b86:	4b40      	ldr	r3, [pc, #256]	; (8004c88 <pvPortMalloc+0x17c>)
 8004b88:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b8a:	4b3f      	ldr	r3, [pc, #252]	; (8004c88 <pvPortMalloc+0x17c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b90:	e004      	b.n	8004b9c <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d903      	bls.n	8004bae <pvPortMalloc+0xa2>
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1f1      	bne.n	8004b92 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004bae:	4b33      	ldr	r3, [pc, #204]	; (8004c7c <pvPortMalloc+0x170>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d04a      	beq.n	8004c4e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2208      	movs	r2, #8
 8004bbe:	4413      	add	r3, r2
 8004bc0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	1ad2      	subs	r2, r2, r3
 8004bd2:	2308      	movs	r3, #8
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d91e      	bls.n	8004c18 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4413      	add	r3, r2
 8004be0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d009      	beq.n	8004c00 <pvPortMalloc+0xf4>
 8004bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf0:	f383 8811 	msr	BASEPRI, r3
 8004bf4:	f3bf 8f6f 	isb	sy
 8004bf8:	f3bf 8f4f 	dsb	sy
 8004bfc:	613b      	str	r3, [r7, #16]
 8004bfe:	e7fe      	b.n	8004bfe <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	1ad2      	subs	r2, r2, r3
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c12:	69b8      	ldr	r0, [r7, #24]
 8004c14:	f000 f8f6 	bl	8004e04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c18:	4b1a      	ldr	r3, [pc, #104]	; (8004c84 <pvPortMalloc+0x178>)
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	4a18      	ldr	r2, [pc, #96]	; (8004c84 <pvPortMalloc+0x178>)
 8004c24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c26:	4b17      	ldr	r3, [pc, #92]	; (8004c84 <pvPortMalloc+0x178>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4b18      	ldr	r3, [pc, #96]	; (8004c8c <pvPortMalloc+0x180>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d203      	bcs.n	8004c3a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c32:	4b14      	ldr	r3, [pc, #80]	; (8004c84 <pvPortMalloc+0x178>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a15      	ldr	r2, [pc, #84]	; (8004c8c <pvPortMalloc+0x180>)
 8004c38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	4b10      	ldr	r3, [pc, #64]	; (8004c80 <pvPortMalloc+0x174>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	431a      	orrs	r2, r3
 8004c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c4e:	f7ff fb5d 	bl	800430c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	f003 0307 	and.w	r3, r3, #7
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d009      	beq.n	8004c70 <pvPortMalloc+0x164>
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	e7fe      	b.n	8004c6e <pvPortMalloc+0x162>
	return pvReturn;
 8004c70:	69fb      	ldr	r3, [r7, #28]
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3728      	adds	r7, #40	; 0x28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20000dd8 	.word	0x20000dd8
 8004c80:	20000de4 	.word	0x20000de4
 8004c84:	20000ddc 	.word	0x20000ddc
 8004c88:	20000dd0 	.word	0x20000dd0
 8004c8c:	20000de0 	.word	0x20000de0

08004c90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d046      	beq.n	8004d30 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ca2:	2308      	movs	r3, #8
 8004ca4:	425b      	negs	r3, r3
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	4413      	add	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	4b20      	ldr	r3, [pc, #128]	; (8004d38 <vPortFree+0xa8>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d109      	bne.n	8004cd2 <vPortFree+0x42>
 8004cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	e7fe      	b.n	8004cd0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <vPortFree+0x5e>
 8004cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cde:	f383 8811 	msr	BASEPRI, r3
 8004ce2:	f3bf 8f6f 	isb	sy
 8004ce6:	f3bf 8f4f 	dsb	sy
 8004cea:	60bb      	str	r3, [r7, #8]
 8004cec:	e7fe      	b.n	8004cec <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <vPortFree+0xa8>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d019      	beq.n	8004d30 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d115      	bne.n	8004d30 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <vPortFree+0xa8>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	43db      	mvns	r3, r3
 8004d0e:	401a      	ands	r2, r3
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d14:	f7ff faec 	bl	80042f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	685a      	ldr	r2, [r3, #4]
 8004d1c:	4b07      	ldr	r3, [pc, #28]	; (8004d3c <vPortFree+0xac>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4413      	add	r3, r2
 8004d22:	4a06      	ldr	r2, [pc, #24]	; (8004d3c <vPortFree+0xac>)
 8004d24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d26:	6938      	ldr	r0, [r7, #16]
 8004d28:	f000 f86c 	bl	8004e04 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004d2c:	f7ff faee 	bl	800430c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d30:	bf00      	nop
 8004d32:	3718      	adds	r7, #24
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	20000de4 	.word	0x20000de4
 8004d3c:	20000ddc 	.word	0x20000ddc

08004d40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d46:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004d4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004d4c:	4b27      	ldr	r3, [pc, #156]	; (8004dec <prvHeapInit+0xac>)
 8004d4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00c      	beq.n	8004d74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	3307      	adds	r3, #7
 8004d5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0307 	bic.w	r3, r3, #7
 8004d66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d68:	68ba      	ldr	r2, [r7, #8]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	4a1f      	ldr	r2, [pc, #124]	; (8004dec <prvHeapInit+0xac>)
 8004d70:	4413      	add	r3, r2
 8004d72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d78:	4a1d      	ldr	r2, [pc, #116]	; (8004df0 <prvHeapInit+0xb0>)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d7e:	4b1c      	ldr	r3, [pc, #112]	; (8004df0 <prvHeapInit+0xb0>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	4413      	add	r3, r2
 8004d8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004d8c:	2208      	movs	r2, #8
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	1a9b      	subs	r3, r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0307 	bic.w	r3, r3, #7
 8004d9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	4a15      	ldr	r2, [pc, #84]	; (8004df4 <prvHeapInit+0xb4>)
 8004da0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004da2:	4b14      	ldr	r3, [pc, #80]	; (8004df4 <prvHeapInit+0xb4>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2200      	movs	r2, #0
 8004da8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004daa:	4b12      	ldr	r3, [pc, #72]	; (8004df4 <prvHeapInit+0xb4>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2200      	movs	r2, #0
 8004db0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	1ad2      	subs	r2, r2, r3
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004dc0:	4b0c      	ldr	r3, [pc, #48]	; (8004df4 <prvHeapInit+0xb4>)
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	4a0a      	ldr	r2, [pc, #40]	; (8004df8 <prvHeapInit+0xb8>)
 8004dce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	4a09      	ldr	r2, [pc, #36]	; (8004dfc <prvHeapInit+0xbc>)
 8004dd6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004dd8:	4b09      	ldr	r3, [pc, #36]	; (8004e00 <prvHeapInit+0xc0>)
 8004dda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004dde:	601a      	str	r2, [r3, #0]
}
 8004de0:	bf00      	nop
 8004de2:	3714      	adds	r7, #20
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bc80      	pop	{r7}
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	200001d0 	.word	0x200001d0
 8004df0:	20000dd0 	.word	0x20000dd0
 8004df4:	20000dd8 	.word	0x20000dd8
 8004df8:	20000de0 	.word	0x20000de0
 8004dfc:	20000ddc 	.word	0x20000ddc
 8004e00:	20000de4 	.word	0x20000de4

08004e04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e0c:	4b27      	ldr	r3, [pc, #156]	; (8004eac <prvInsertBlockIntoFreeList+0xa8>)
 8004e0e:	60fb      	str	r3, [r7, #12]
 8004e10:	e002      	b.n	8004e18 <prvInsertBlockIntoFreeList+0x14>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	60fb      	str	r3, [r7, #12]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d8f7      	bhi.n	8004e12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d108      	bne.n	8004e46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	685a      	ldr	r2, [r3, #4]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	441a      	add	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	441a      	add	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d118      	bne.n	8004e8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	4b14      	ldr	r3, [pc, #80]	; (8004eb0 <prvInsertBlockIntoFreeList+0xac>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d00d      	beq.n	8004e82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	441a      	add	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	601a      	str	r2, [r3, #0]
 8004e80:	e008      	b.n	8004e94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e82:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <prvInsertBlockIntoFreeList+0xac>)
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	e003      	b.n	8004e94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d002      	beq.n	8004ea2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ea2:	bf00      	nop
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr
 8004eac:	20000dd0 	.word	0x20000dd0
 8004eb0:	20000dd8 	.word	0x20000dd8

08004eb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004eb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004eb6:	e003      	b.n	8004ec0 <LoopCopyDataInit>

08004eb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004eba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004ebc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004ebe:	3104      	adds	r1, #4

08004ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004ec0:	480a      	ldr	r0, [pc, #40]	; (8004eec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004ec2:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004ec4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004ec6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004ec8:	d3f6      	bcc.n	8004eb8 <CopyDataInit>
  ldr r2, =_sbss
 8004eca:	4a0a      	ldr	r2, [pc, #40]	; (8004ef4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004ecc:	e002      	b.n	8004ed4 <LoopFillZerobss>

08004ece <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004ece:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004ed0:	f842 3b04 	str.w	r3, [r2], #4

08004ed4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004ed4:	4b08      	ldr	r3, [pc, #32]	; (8004ef8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004ed6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004ed8:	d3f9      	bcc.n	8004ece <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004eda:	f7fc fb63 	bl	80015a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ede:	f000 f815 	bl	8004f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004ee2:	f7fc fa23 	bl	800132c <main>
  bx lr
 8004ee6:	4770      	bx	lr
  ldr r3, =_sidata
 8004ee8:	08006060 	.word	0x08006060
  ldr r0, =_sdata
 8004eec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004ef0:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8004ef4:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8004ef8:	20000ec0 	.word	0x20000ec0

08004efc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004efc:	e7fe      	b.n	8004efc <ADC1_2_IRQHandler>
	...

08004f00 <__errno>:
 8004f00:	4b01      	ldr	r3, [pc, #4]	; (8004f08 <__errno+0x8>)
 8004f02:	6818      	ldr	r0, [r3, #0]
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	2000000c 	.word	0x2000000c

08004f0c <__libc_init_array>:
 8004f0c:	b570      	push	{r4, r5, r6, lr}
 8004f0e:	2500      	movs	r5, #0
 8004f10:	4e0c      	ldr	r6, [pc, #48]	; (8004f44 <__libc_init_array+0x38>)
 8004f12:	4c0d      	ldr	r4, [pc, #52]	; (8004f48 <__libc_init_array+0x3c>)
 8004f14:	1ba4      	subs	r4, r4, r6
 8004f16:	10a4      	asrs	r4, r4, #2
 8004f18:	42a5      	cmp	r5, r4
 8004f1a:	d109      	bne.n	8004f30 <__libc_init_array+0x24>
 8004f1c:	f001 f84c 	bl	8005fb8 <_init>
 8004f20:	2500      	movs	r5, #0
 8004f22:	4e0a      	ldr	r6, [pc, #40]	; (8004f4c <__libc_init_array+0x40>)
 8004f24:	4c0a      	ldr	r4, [pc, #40]	; (8004f50 <__libc_init_array+0x44>)
 8004f26:	1ba4      	subs	r4, r4, r6
 8004f28:	10a4      	asrs	r4, r4, #2
 8004f2a:	42a5      	cmp	r5, r4
 8004f2c:	d105      	bne.n	8004f3a <__libc_init_array+0x2e>
 8004f2e:	bd70      	pop	{r4, r5, r6, pc}
 8004f30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f34:	4798      	blx	r3
 8004f36:	3501      	adds	r5, #1
 8004f38:	e7ee      	b.n	8004f18 <__libc_init_array+0xc>
 8004f3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f3e:	4798      	blx	r3
 8004f40:	3501      	adds	r5, #1
 8004f42:	e7f2      	b.n	8004f2a <__libc_init_array+0x1e>
 8004f44:	08006058 	.word	0x08006058
 8004f48:	08006058 	.word	0x08006058
 8004f4c:	08006058 	.word	0x08006058
 8004f50:	0800605c 	.word	0x0800605c

08004f54 <memset>:
 8004f54:	4603      	mov	r3, r0
 8004f56:	4402      	add	r2, r0
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d100      	bne.n	8004f5e <memset+0xa>
 8004f5c:	4770      	bx	lr
 8004f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f62:	e7f9      	b.n	8004f58 <memset+0x4>

08004f64 <pow>:
 8004f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f68:	b08f      	sub	sp, #60	; 0x3c
 8004f6a:	461d      	mov	r5, r3
 8004f6c:	4680      	mov	r8, r0
 8004f6e:	4689      	mov	r9, r1
 8004f70:	4614      	mov	r4, r2
 8004f72:	f000 f955 	bl	8005220 <__ieee754_pow>
 8004f76:	4fa1      	ldr	r7, [pc, #644]	; (80051fc <pow+0x298>)
 8004f78:	e9cd 0100 	strd	r0, r1, [sp]
 8004f7c:	f997 3000 	ldrsb.w	r3, [r7]
 8004f80:	463e      	mov	r6, r7
 8004f82:	9302      	str	r3, [sp, #8]
 8004f84:	3301      	adds	r3, #1
 8004f86:	d05f      	beq.n	8005048 <pow+0xe4>
 8004f88:	4622      	mov	r2, r4
 8004f8a:	462b      	mov	r3, r5
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	4629      	mov	r1, r5
 8004f90:	f7fb fd34 	bl	80009fc <__aeabi_dcmpun>
 8004f94:	4682      	mov	sl, r0
 8004f96:	2800      	cmp	r0, #0
 8004f98:	d156      	bne.n	8005048 <pow+0xe4>
 8004f9a:	4642      	mov	r2, r8
 8004f9c:	464b      	mov	r3, r9
 8004f9e:	4640      	mov	r0, r8
 8004fa0:	4649      	mov	r1, r9
 8004fa2:	f7fb fd2b 	bl	80009fc <__aeabi_dcmpun>
 8004fa6:	9003      	str	r0, [sp, #12]
 8004fa8:	b1e8      	cbz	r0, 8004fe6 <pow+0x82>
 8004faa:	2200      	movs	r2, #0
 8004fac:	2300      	movs	r3, #0
 8004fae:	4620      	mov	r0, r4
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	f7fb fcf1 	bl	8000998 <__aeabi_dcmpeq>
 8004fb6:	2800      	cmp	r0, #0
 8004fb8:	d046      	beq.n	8005048 <pow+0xe4>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	9304      	str	r3, [sp, #16]
 8004fc0:	4b8f      	ldr	r3, [pc, #572]	; (8005200 <pow+0x29c>)
 8004fc2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004fc6:	9305      	str	r3, [sp, #20]
 8004fc8:	4b8e      	ldr	r3, [pc, #568]	; (8005204 <pow+0x2a0>)
 8004fca:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004fce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004fd2:	9b02      	ldr	r3, [sp, #8]
 8004fd4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d031      	beq.n	8005040 <pow+0xdc>
 8004fdc:	a804      	add	r0, sp, #16
 8004fde:	f000 fedf 	bl	8005da0 <matherr>
 8004fe2:	bb38      	cbnz	r0, 8005034 <pow+0xd0>
 8004fe4:	e058      	b.n	8005098 <pow+0x134>
 8004fe6:	f04f 0a00 	mov.w	sl, #0
 8004fea:	f04f 0b00 	mov.w	fp, #0
 8004fee:	4652      	mov	r2, sl
 8004ff0:	465b      	mov	r3, fp
 8004ff2:	4640      	mov	r0, r8
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	f7fb fccf 	bl	8000998 <__aeabi_dcmpeq>
 8004ffa:	2800      	cmp	r0, #0
 8004ffc:	d051      	beq.n	80050a2 <pow+0x13e>
 8004ffe:	4652      	mov	r2, sl
 8005000:	465b      	mov	r3, fp
 8005002:	4620      	mov	r0, r4
 8005004:	4629      	mov	r1, r5
 8005006:	f7fb fcc7 	bl	8000998 <__aeabi_dcmpeq>
 800500a:	4606      	mov	r6, r0
 800500c:	b308      	cbz	r0, 8005052 <pow+0xee>
 800500e:	2301      	movs	r3, #1
 8005010:	9304      	str	r3, [sp, #16]
 8005012:	4b7b      	ldr	r3, [pc, #492]	; (8005200 <pow+0x29c>)
 8005014:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005018:	9305      	str	r3, [sp, #20]
 800501a:	9b03      	ldr	r3, [sp, #12]
 800501c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005020:	930c      	str	r3, [sp, #48]	; 0x30
 8005022:	9b02      	ldr	r3, [sp, #8]
 8005024:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0d7      	beq.n	8004fdc <pow+0x78>
 800502c:	2200      	movs	r2, #0
 800502e:	4b75      	ldr	r3, [pc, #468]	; (8005204 <pow+0x2a0>)
 8005030:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005034:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005036:	b11b      	cbz	r3, 8005040 <pow+0xdc>
 8005038:	f7ff ff62 	bl	8004f00 <__errno>
 800503c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800503e:	6003      	str	r3, [r0, #0]
 8005040:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8005044:	e9cd 3400 	strd	r3, r4, [sp]
 8005048:	e9dd 0100 	ldrd	r0, r1, [sp]
 800504c:	b00f      	add	sp, #60	; 0x3c
 800504e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005052:	4620      	mov	r0, r4
 8005054:	4629      	mov	r1, r5
 8005056:	f000 fe9d 	bl	8005d94 <finite>
 800505a:	2800      	cmp	r0, #0
 800505c:	d0f4      	beq.n	8005048 <pow+0xe4>
 800505e:	4652      	mov	r2, sl
 8005060:	465b      	mov	r3, fp
 8005062:	4620      	mov	r0, r4
 8005064:	4629      	mov	r1, r5
 8005066:	f7fb fca1 	bl	80009ac <__aeabi_dcmplt>
 800506a:	2800      	cmp	r0, #0
 800506c:	d0ec      	beq.n	8005048 <pow+0xe4>
 800506e:	2301      	movs	r3, #1
 8005070:	9304      	str	r3, [sp, #16]
 8005072:	4b63      	ldr	r3, [pc, #396]	; (8005200 <pow+0x29c>)
 8005074:	960c      	str	r6, [sp, #48]	; 0x30
 8005076:	9305      	str	r3, [sp, #20]
 8005078:	f997 3000 	ldrsb.w	r3, [r7]
 800507c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005080:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8005084:	b913      	cbnz	r3, 800508c <pow+0x128>
 8005086:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800508a:	e7a7      	b.n	8004fdc <pow+0x78>
 800508c:	2000      	movs	r0, #0
 800508e:	495e      	ldr	r1, [pc, #376]	; (8005208 <pow+0x2a4>)
 8005090:	2b02      	cmp	r3, #2
 8005092:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005096:	d1a1      	bne.n	8004fdc <pow+0x78>
 8005098:	f7ff ff32 	bl	8004f00 <__errno>
 800509c:	2321      	movs	r3, #33	; 0x21
 800509e:	6003      	str	r3, [r0, #0]
 80050a0:	e7c8      	b.n	8005034 <pow+0xd0>
 80050a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050a6:	f000 fe75 	bl	8005d94 <finite>
 80050aa:	9002      	str	r0, [sp, #8]
 80050ac:	2800      	cmp	r0, #0
 80050ae:	d177      	bne.n	80051a0 <pow+0x23c>
 80050b0:	4640      	mov	r0, r8
 80050b2:	4649      	mov	r1, r9
 80050b4:	f000 fe6e 	bl	8005d94 <finite>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	d071      	beq.n	80051a0 <pow+0x23c>
 80050bc:	4620      	mov	r0, r4
 80050be:	4629      	mov	r1, r5
 80050c0:	f000 fe68 	bl	8005d94 <finite>
 80050c4:	2800      	cmp	r0, #0
 80050c6:	d06b      	beq.n	80051a0 <pow+0x23c>
 80050c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050cc:	4619      	mov	r1, r3
 80050ce:	4610      	mov	r0, r2
 80050d0:	f7fb fc94 	bl	80009fc <__aeabi_dcmpun>
 80050d4:	f997 7000 	ldrsb.w	r7, [r7]
 80050d8:	4b49      	ldr	r3, [pc, #292]	; (8005200 <pow+0x29c>)
 80050da:	b1a0      	cbz	r0, 8005106 <pow+0x1a2>
 80050dc:	2201      	movs	r2, #1
 80050de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050e2:	9b02      	ldr	r3, [sp, #8]
 80050e4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80050e8:	930c      	str	r3, [sp, #48]	; 0x30
 80050ea:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80050ee:	2f00      	cmp	r7, #0
 80050f0:	d0c9      	beq.n	8005086 <pow+0x122>
 80050f2:	4652      	mov	r2, sl
 80050f4:	465b      	mov	r3, fp
 80050f6:	4650      	mov	r0, sl
 80050f8:	4659      	mov	r1, fp
 80050fa:	f7fb fb0f 	bl	800071c <__aeabi_ddiv>
 80050fe:	2f02      	cmp	r7, #2
 8005100:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005104:	e7c7      	b.n	8005096 <pow+0x132>
 8005106:	2203      	movs	r2, #3
 8005108:	900c      	str	r0, [sp, #48]	; 0x30
 800510a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800510e:	4620      	mov	r0, r4
 8005110:	4629      	mov	r1, r5
 8005112:	2200      	movs	r2, #0
 8005114:	4b3d      	ldr	r3, [pc, #244]	; (800520c <pow+0x2a8>)
 8005116:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800511a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800511e:	f7fb f9d3 	bl	80004c8 <__aeabi_dmul>
 8005122:	4604      	mov	r4, r0
 8005124:	460d      	mov	r5, r1
 8005126:	bb17      	cbnz	r7, 800516e <pow+0x20a>
 8005128:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800512c:	4b38      	ldr	r3, [pc, #224]	; (8005210 <pow+0x2ac>)
 800512e:	4640      	mov	r0, r8
 8005130:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005134:	4649      	mov	r1, r9
 8005136:	4652      	mov	r2, sl
 8005138:	465b      	mov	r3, fp
 800513a:	f7fb fc37 	bl	80009ac <__aeabi_dcmplt>
 800513e:	2800      	cmp	r0, #0
 8005140:	d054      	beq.n	80051ec <pow+0x288>
 8005142:	4620      	mov	r0, r4
 8005144:	4629      	mov	r1, r5
 8005146:	f000 fe33 	bl	8005db0 <rint>
 800514a:	4622      	mov	r2, r4
 800514c:	462b      	mov	r3, r5
 800514e:	f7fb fc23 	bl	8000998 <__aeabi_dcmpeq>
 8005152:	b920      	cbnz	r0, 800515e <pow+0x1fa>
 8005154:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005158:	4b2e      	ldr	r3, [pc, #184]	; (8005214 <pow+0x2b0>)
 800515a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800515e:	f996 3000 	ldrsb.w	r3, [r6]
 8005162:	2b02      	cmp	r3, #2
 8005164:	d142      	bne.n	80051ec <pow+0x288>
 8005166:	f7ff fecb 	bl	8004f00 <__errno>
 800516a:	2322      	movs	r3, #34	; 0x22
 800516c:	e797      	b.n	800509e <pow+0x13a>
 800516e:	2200      	movs	r2, #0
 8005170:	4b29      	ldr	r3, [pc, #164]	; (8005218 <pow+0x2b4>)
 8005172:	4640      	mov	r0, r8
 8005174:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005178:	4649      	mov	r1, r9
 800517a:	4652      	mov	r2, sl
 800517c:	465b      	mov	r3, fp
 800517e:	f7fb fc15 	bl	80009ac <__aeabi_dcmplt>
 8005182:	2800      	cmp	r0, #0
 8005184:	d0eb      	beq.n	800515e <pow+0x1fa>
 8005186:	4620      	mov	r0, r4
 8005188:	4629      	mov	r1, r5
 800518a:	f000 fe11 	bl	8005db0 <rint>
 800518e:	4622      	mov	r2, r4
 8005190:	462b      	mov	r3, r5
 8005192:	f7fb fc01 	bl	8000998 <__aeabi_dcmpeq>
 8005196:	2800      	cmp	r0, #0
 8005198:	d1e1      	bne.n	800515e <pow+0x1fa>
 800519a:	2200      	movs	r2, #0
 800519c:	4b1a      	ldr	r3, [pc, #104]	; (8005208 <pow+0x2a4>)
 800519e:	e7dc      	b.n	800515a <pow+0x1f6>
 80051a0:	2200      	movs	r2, #0
 80051a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051a6:	2300      	movs	r3, #0
 80051a8:	f7fb fbf6 	bl	8000998 <__aeabi_dcmpeq>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	f43f af4b 	beq.w	8005048 <pow+0xe4>
 80051b2:	4640      	mov	r0, r8
 80051b4:	4649      	mov	r1, r9
 80051b6:	f000 fded 	bl	8005d94 <finite>
 80051ba:	2800      	cmp	r0, #0
 80051bc:	f43f af44 	beq.w	8005048 <pow+0xe4>
 80051c0:	4620      	mov	r0, r4
 80051c2:	4629      	mov	r1, r5
 80051c4:	f000 fde6 	bl	8005d94 <finite>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	f43f af3d 	beq.w	8005048 <pow+0xe4>
 80051ce:	2304      	movs	r3, #4
 80051d0:	9304      	str	r3, [sp, #16]
 80051d2:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <pow+0x29c>)
 80051d4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80051d8:	9305      	str	r3, [sp, #20]
 80051da:	2300      	movs	r3, #0
 80051dc:	2400      	movs	r4, #0
 80051de:	930c      	str	r3, [sp, #48]	; 0x30
 80051e0:	2300      	movs	r3, #0
 80051e2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80051e6:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80051ea:	e7b8      	b.n	800515e <pow+0x1fa>
 80051ec:	a804      	add	r0, sp, #16
 80051ee:	f000 fdd7 	bl	8005da0 <matherr>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	f47f af1e 	bne.w	8005034 <pow+0xd0>
 80051f8:	e7b5      	b.n	8005166 <pow+0x202>
 80051fa:	bf00      	nop
 80051fc:	20000070 	.word	0x20000070
 8005200:	08006014 	.word	0x08006014
 8005204:	3ff00000 	.word	0x3ff00000
 8005208:	fff00000 	.word	0xfff00000
 800520c:	3fe00000 	.word	0x3fe00000
 8005210:	47efffff 	.word	0x47efffff
 8005214:	c7efffff 	.word	0xc7efffff
 8005218:	7ff00000 	.word	0x7ff00000
 800521c:	00000000 	.word	0x00000000

08005220 <__ieee754_pow>:
 8005220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005224:	b091      	sub	sp, #68	; 0x44
 8005226:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800522a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800522e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8005232:	ea55 0302 	orrs.w	r3, r5, r2
 8005236:	4607      	mov	r7, r0
 8005238:	4688      	mov	r8, r1
 800523a:	f000 84b7 	beq.w	8005bac <__ieee754_pow+0x98c>
 800523e:	4b80      	ldr	r3, [pc, #512]	; (8005440 <__ieee754_pow+0x220>)
 8005240:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8005244:	429c      	cmp	r4, r3
 8005246:	4689      	mov	r9, r1
 8005248:	4682      	mov	sl, r0
 800524a:	dc09      	bgt.n	8005260 <__ieee754_pow+0x40>
 800524c:	d103      	bne.n	8005256 <__ieee754_pow+0x36>
 800524e:	b938      	cbnz	r0, 8005260 <__ieee754_pow+0x40>
 8005250:	42a5      	cmp	r5, r4
 8005252:	dc0d      	bgt.n	8005270 <__ieee754_pow+0x50>
 8005254:	e001      	b.n	800525a <__ieee754_pow+0x3a>
 8005256:	429d      	cmp	r5, r3
 8005258:	dc02      	bgt.n	8005260 <__ieee754_pow+0x40>
 800525a:	429d      	cmp	r5, r3
 800525c:	d10e      	bne.n	800527c <__ieee754_pow+0x5c>
 800525e:	b16a      	cbz	r2, 800527c <__ieee754_pow+0x5c>
 8005260:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005264:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005268:	ea54 030a 	orrs.w	r3, r4, sl
 800526c:	f000 849e 	beq.w	8005bac <__ieee754_pow+0x98c>
 8005270:	4874      	ldr	r0, [pc, #464]	; (8005444 <__ieee754_pow+0x224>)
 8005272:	b011      	add	sp, #68	; 0x44
 8005274:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005278:	f000 bd94 	b.w	8005da4 <nan>
 800527c:	f1b9 0f00 	cmp.w	r9, #0
 8005280:	da53      	bge.n	800532a <__ieee754_pow+0x10a>
 8005282:	4b71      	ldr	r3, [pc, #452]	; (8005448 <__ieee754_pow+0x228>)
 8005284:	429d      	cmp	r5, r3
 8005286:	dc4e      	bgt.n	8005326 <__ieee754_pow+0x106>
 8005288:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800528c:	429d      	cmp	r5, r3
 800528e:	dd4c      	ble.n	800532a <__ieee754_pow+0x10a>
 8005290:	152b      	asrs	r3, r5, #20
 8005292:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005296:	2b14      	cmp	r3, #20
 8005298:	dd28      	ble.n	80052ec <__ieee754_pow+0xcc>
 800529a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800529e:	fa22 f103 	lsr.w	r1, r2, r3
 80052a2:	fa01 f303 	lsl.w	r3, r1, r3
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d13f      	bne.n	800532a <__ieee754_pow+0x10a>
 80052aa:	f001 0101 	and.w	r1, r1, #1
 80052ae:	f1c1 0302 	rsb	r3, r1, #2
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	2a00      	cmp	r2, #0
 80052b6:	d15c      	bne.n	8005372 <__ieee754_pow+0x152>
 80052b8:	4b61      	ldr	r3, [pc, #388]	; (8005440 <__ieee754_pow+0x220>)
 80052ba:	429d      	cmp	r5, r3
 80052bc:	d126      	bne.n	800530c <__ieee754_pow+0xec>
 80052be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80052c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80052c6:	ea53 030a 	orrs.w	r3, r3, sl
 80052ca:	f000 846f 	beq.w	8005bac <__ieee754_pow+0x98c>
 80052ce:	4b5f      	ldr	r3, [pc, #380]	; (800544c <__ieee754_pow+0x22c>)
 80052d0:	429c      	cmp	r4, r3
 80052d2:	dd2c      	ble.n	800532e <__ieee754_pow+0x10e>
 80052d4:	2e00      	cmp	r6, #0
 80052d6:	f280 846f 	bge.w	8005bb8 <__ieee754_pow+0x998>
 80052da:	f04f 0b00 	mov.w	fp, #0
 80052de:	f04f 0c00 	mov.w	ip, #0
 80052e2:	4658      	mov	r0, fp
 80052e4:	4661      	mov	r1, ip
 80052e6:	b011      	add	sp, #68	; 0x44
 80052e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ec:	2a00      	cmp	r2, #0
 80052ee:	d13e      	bne.n	800536e <__ieee754_pow+0x14e>
 80052f0:	f1c3 0314 	rsb	r3, r3, #20
 80052f4:	fa45 f103 	asr.w	r1, r5, r3
 80052f8:	fa01 f303 	lsl.w	r3, r1, r3
 80052fc:	42ab      	cmp	r3, r5
 80052fe:	f040 8463 	bne.w	8005bc8 <__ieee754_pow+0x9a8>
 8005302:	f001 0101 	and.w	r1, r1, #1
 8005306:	f1c1 0302 	rsb	r3, r1, #2
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	4b50      	ldr	r3, [pc, #320]	; (8005450 <__ieee754_pow+0x230>)
 800530e:	429d      	cmp	r5, r3
 8005310:	d114      	bne.n	800533c <__ieee754_pow+0x11c>
 8005312:	2e00      	cmp	r6, #0
 8005314:	f280 8454 	bge.w	8005bc0 <__ieee754_pow+0x9a0>
 8005318:	463a      	mov	r2, r7
 800531a:	4643      	mov	r3, r8
 800531c:	2000      	movs	r0, #0
 800531e:	494c      	ldr	r1, [pc, #304]	; (8005450 <__ieee754_pow+0x230>)
 8005320:	f7fb f9fc 	bl	800071c <__aeabi_ddiv>
 8005324:	e013      	b.n	800534e <__ieee754_pow+0x12e>
 8005326:	2302      	movs	r3, #2
 8005328:	e7c3      	b.n	80052b2 <__ieee754_pow+0x92>
 800532a:	2300      	movs	r3, #0
 800532c:	e7c1      	b.n	80052b2 <__ieee754_pow+0x92>
 800532e:	2e00      	cmp	r6, #0
 8005330:	dad3      	bge.n	80052da <__ieee754_pow+0xba>
 8005332:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8005336:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800533a:	e7d2      	b.n	80052e2 <__ieee754_pow+0xc2>
 800533c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8005340:	d108      	bne.n	8005354 <__ieee754_pow+0x134>
 8005342:	463a      	mov	r2, r7
 8005344:	4643      	mov	r3, r8
 8005346:	4638      	mov	r0, r7
 8005348:	4641      	mov	r1, r8
 800534a:	f7fb f8bd 	bl	80004c8 <__aeabi_dmul>
 800534e:	4683      	mov	fp, r0
 8005350:	468c      	mov	ip, r1
 8005352:	e7c6      	b.n	80052e2 <__ieee754_pow+0xc2>
 8005354:	4b3f      	ldr	r3, [pc, #252]	; (8005454 <__ieee754_pow+0x234>)
 8005356:	429e      	cmp	r6, r3
 8005358:	d10b      	bne.n	8005372 <__ieee754_pow+0x152>
 800535a:	f1b9 0f00 	cmp.w	r9, #0
 800535e:	db08      	blt.n	8005372 <__ieee754_pow+0x152>
 8005360:	4638      	mov	r0, r7
 8005362:	4641      	mov	r1, r8
 8005364:	b011      	add	sp, #68	; 0x44
 8005366:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800536a:	f000 bc63 	b.w	8005c34 <__ieee754_sqrt>
 800536e:	2300      	movs	r3, #0
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	4638      	mov	r0, r7
 8005374:	4641      	mov	r1, r8
 8005376:	f000 fd09 	bl	8005d8c <fabs>
 800537a:	4683      	mov	fp, r0
 800537c:	468c      	mov	ip, r1
 800537e:	f1ba 0f00 	cmp.w	sl, #0
 8005382:	d12b      	bne.n	80053dc <__ieee754_pow+0x1bc>
 8005384:	b124      	cbz	r4, 8005390 <__ieee754_pow+0x170>
 8005386:	4b32      	ldr	r3, [pc, #200]	; (8005450 <__ieee754_pow+0x230>)
 8005388:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800538c:	429a      	cmp	r2, r3
 800538e:	d125      	bne.n	80053dc <__ieee754_pow+0x1bc>
 8005390:	2e00      	cmp	r6, #0
 8005392:	da07      	bge.n	80053a4 <__ieee754_pow+0x184>
 8005394:	465a      	mov	r2, fp
 8005396:	4663      	mov	r3, ip
 8005398:	2000      	movs	r0, #0
 800539a:	492d      	ldr	r1, [pc, #180]	; (8005450 <__ieee754_pow+0x230>)
 800539c:	f7fb f9be 	bl	800071c <__aeabi_ddiv>
 80053a0:	4683      	mov	fp, r0
 80053a2:	468c      	mov	ip, r1
 80053a4:	f1b9 0f00 	cmp.w	r9, #0
 80053a8:	da9b      	bge.n	80052e2 <__ieee754_pow+0xc2>
 80053aa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80053ae:	9b00      	ldr	r3, [sp, #0]
 80053b0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80053b4:	4323      	orrs	r3, r4
 80053b6:	d108      	bne.n	80053ca <__ieee754_pow+0x1aa>
 80053b8:	465a      	mov	r2, fp
 80053ba:	4663      	mov	r3, ip
 80053bc:	4658      	mov	r0, fp
 80053be:	4661      	mov	r1, ip
 80053c0:	f7fa feca 	bl	8000158 <__aeabi_dsub>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	e7aa      	b.n	8005320 <__ieee754_pow+0x100>
 80053ca:	9b00      	ldr	r3, [sp, #0]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d188      	bne.n	80052e2 <__ieee754_pow+0xc2>
 80053d0:	4658      	mov	r0, fp
 80053d2:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80053d6:	4683      	mov	fp, r0
 80053d8:	469c      	mov	ip, r3
 80053da:	e782      	b.n	80052e2 <__ieee754_pow+0xc2>
 80053dc:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 80053e0:	f109 33ff 	add.w	r3, r9, #4294967295
 80053e4:	930d      	str	r3, [sp, #52]	; 0x34
 80053e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80053e8:	9b00      	ldr	r3, [sp, #0]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	d104      	bne.n	80053f8 <__ieee754_pow+0x1d8>
 80053ee:	463a      	mov	r2, r7
 80053f0:	4643      	mov	r3, r8
 80053f2:	4638      	mov	r0, r7
 80053f4:	4641      	mov	r1, r8
 80053f6:	e7e3      	b.n	80053c0 <__ieee754_pow+0x1a0>
 80053f8:	4b17      	ldr	r3, [pc, #92]	; (8005458 <__ieee754_pow+0x238>)
 80053fa:	429d      	cmp	r5, r3
 80053fc:	f340 80fe 	ble.w	80055fc <__ieee754_pow+0x3dc>
 8005400:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005404:	429d      	cmp	r5, r3
 8005406:	dd0b      	ble.n	8005420 <__ieee754_pow+0x200>
 8005408:	4b10      	ldr	r3, [pc, #64]	; (800544c <__ieee754_pow+0x22c>)
 800540a:	429c      	cmp	r4, r3
 800540c:	dc0e      	bgt.n	800542c <__ieee754_pow+0x20c>
 800540e:	2e00      	cmp	r6, #0
 8005410:	f6bf af63 	bge.w	80052da <__ieee754_pow+0xba>
 8005414:	a308      	add	r3, pc, #32	; (adr r3, 8005438 <__ieee754_pow+0x218>)
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	4610      	mov	r0, r2
 800541c:	4619      	mov	r1, r3
 800541e:	e794      	b.n	800534a <__ieee754_pow+0x12a>
 8005420:	4b0e      	ldr	r3, [pc, #56]	; (800545c <__ieee754_pow+0x23c>)
 8005422:	429c      	cmp	r4, r3
 8005424:	ddf3      	ble.n	800540e <__ieee754_pow+0x1ee>
 8005426:	4b0a      	ldr	r3, [pc, #40]	; (8005450 <__ieee754_pow+0x230>)
 8005428:	429c      	cmp	r4, r3
 800542a:	dd19      	ble.n	8005460 <__ieee754_pow+0x240>
 800542c:	2e00      	cmp	r6, #0
 800542e:	dcf1      	bgt.n	8005414 <__ieee754_pow+0x1f4>
 8005430:	e753      	b.n	80052da <__ieee754_pow+0xba>
 8005432:	bf00      	nop
 8005434:	f3af 8000 	nop.w
 8005438:	8800759c 	.word	0x8800759c
 800543c:	7e37e43c 	.word	0x7e37e43c
 8005440:	7ff00000 	.word	0x7ff00000
 8005444:	08006017 	.word	0x08006017
 8005448:	433fffff 	.word	0x433fffff
 800544c:	3fefffff 	.word	0x3fefffff
 8005450:	3ff00000 	.word	0x3ff00000
 8005454:	3fe00000 	.word	0x3fe00000
 8005458:	41e00000 	.word	0x41e00000
 800545c:	3feffffe 	.word	0x3feffffe
 8005460:	4661      	mov	r1, ip
 8005462:	2200      	movs	r2, #0
 8005464:	4b60      	ldr	r3, [pc, #384]	; (80055e8 <__ieee754_pow+0x3c8>)
 8005466:	4658      	mov	r0, fp
 8005468:	f7fa fe76 	bl	8000158 <__aeabi_dsub>
 800546c:	a354      	add	r3, pc, #336	; (adr r3, 80055c0 <__ieee754_pow+0x3a0>)
 800546e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005472:	4604      	mov	r4, r0
 8005474:	460d      	mov	r5, r1
 8005476:	f7fb f827 	bl	80004c8 <__aeabi_dmul>
 800547a:	a353      	add	r3, pc, #332	; (adr r3, 80055c8 <__ieee754_pow+0x3a8>)
 800547c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005480:	4606      	mov	r6, r0
 8005482:	460f      	mov	r7, r1
 8005484:	4620      	mov	r0, r4
 8005486:	4629      	mov	r1, r5
 8005488:	f7fb f81e 	bl	80004c8 <__aeabi_dmul>
 800548c:	2200      	movs	r2, #0
 800548e:	4682      	mov	sl, r0
 8005490:	468b      	mov	fp, r1
 8005492:	4b56      	ldr	r3, [pc, #344]	; (80055ec <__ieee754_pow+0x3cc>)
 8005494:	4620      	mov	r0, r4
 8005496:	4629      	mov	r1, r5
 8005498:	f7fb f816 	bl	80004c8 <__aeabi_dmul>
 800549c:	4602      	mov	r2, r0
 800549e:	460b      	mov	r3, r1
 80054a0:	a14b      	add	r1, pc, #300	; (adr r1, 80055d0 <__ieee754_pow+0x3b0>)
 80054a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054a6:	f7fa fe57 	bl	8000158 <__aeabi_dsub>
 80054aa:	4622      	mov	r2, r4
 80054ac:	462b      	mov	r3, r5
 80054ae:	f7fb f80b 	bl	80004c8 <__aeabi_dmul>
 80054b2:	4602      	mov	r2, r0
 80054b4:	460b      	mov	r3, r1
 80054b6:	2000      	movs	r0, #0
 80054b8:	494d      	ldr	r1, [pc, #308]	; (80055f0 <__ieee754_pow+0x3d0>)
 80054ba:	f7fa fe4d 	bl	8000158 <__aeabi_dsub>
 80054be:	4622      	mov	r2, r4
 80054c0:	462b      	mov	r3, r5
 80054c2:	4680      	mov	r8, r0
 80054c4:	4689      	mov	r9, r1
 80054c6:	4620      	mov	r0, r4
 80054c8:	4629      	mov	r1, r5
 80054ca:	f7fa fffd 	bl	80004c8 <__aeabi_dmul>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4640      	mov	r0, r8
 80054d4:	4649      	mov	r1, r9
 80054d6:	f7fa fff7 	bl	80004c8 <__aeabi_dmul>
 80054da:	a33f      	add	r3, pc, #252	; (adr r3, 80055d8 <__ieee754_pow+0x3b8>)
 80054dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e0:	f7fa fff2 	bl	80004c8 <__aeabi_dmul>
 80054e4:	4602      	mov	r2, r0
 80054e6:	460b      	mov	r3, r1
 80054e8:	4650      	mov	r0, sl
 80054ea:	4659      	mov	r1, fp
 80054ec:	f7fa fe34 	bl	8000158 <__aeabi_dsub>
 80054f0:	4602      	mov	r2, r0
 80054f2:	460b      	mov	r3, r1
 80054f4:	4604      	mov	r4, r0
 80054f6:	460d      	mov	r5, r1
 80054f8:	4630      	mov	r0, r6
 80054fa:	4639      	mov	r1, r7
 80054fc:	f7fa fe2e 	bl	800015c <__adddf3>
 8005500:	2000      	movs	r0, #0
 8005502:	468b      	mov	fp, r1
 8005504:	4682      	mov	sl, r0
 8005506:	4632      	mov	r2, r6
 8005508:	463b      	mov	r3, r7
 800550a:	f7fa fe25 	bl	8000158 <__aeabi_dsub>
 800550e:	4602      	mov	r2, r0
 8005510:	460b      	mov	r3, r1
 8005512:	4620      	mov	r0, r4
 8005514:	4629      	mov	r1, r5
 8005516:	f7fa fe1f 	bl	8000158 <__aeabi_dsub>
 800551a:	9b00      	ldr	r3, [sp, #0]
 800551c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800551e:	3b01      	subs	r3, #1
 8005520:	4313      	orrs	r3, r2
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	bf0c      	ite	eq
 8005528:	4c32      	ldreq	r4, [pc, #200]	; (80055f4 <__ieee754_pow+0x3d4>)
 800552a:	4c2f      	ldrne	r4, [pc, #188]	; (80055e8 <__ieee754_pow+0x3c8>)
 800552c:	4606      	mov	r6, r0
 800552e:	e9cd 3400 	strd	r3, r4, [sp]
 8005532:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005536:	2400      	movs	r4, #0
 8005538:	460f      	mov	r7, r1
 800553a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800553e:	4622      	mov	r2, r4
 8005540:	462b      	mov	r3, r5
 8005542:	f7fa fe09 	bl	8000158 <__aeabi_dsub>
 8005546:	4652      	mov	r2, sl
 8005548:	465b      	mov	r3, fp
 800554a:	f7fa ffbd 	bl	80004c8 <__aeabi_dmul>
 800554e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005552:	4680      	mov	r8, r0
 8005554:	4689      	mov	r9, r1
 8005556:	4630      	mov	r0, r6
 8005558:	4639      	mov	r1, r7
 800555a:	f7fa ffb5 	bl	80004c8 <__aeabi_dmul>
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	4640      	mov	r0, r8
 8005564:	4649      	mov	r1, r9
 8005566:	f7fa fdf9 	bl	800015c <__adddf3>
 800556a:	4622      	mov	r2, r4
 800556c:	462b      	mov	r3, r5
 800556e:	4680      	mov	r8, r0
 8005570:	4689      	mov	r9, r1
 8005572:	4650      	mov	r0, sl
 8005574:	4659      	mov	r1, fp
 8005576:	f7fa ffa7 	bl	80004c8 <__aeabi_dmul>
 800557a:	4604      	mov	r4, r0
 800557c:	460d      	mov	r5, r1
 800557e:	460b      	mov	r3, r1
 8005580:	4602      	mov	r2, r0
 8005582:	4649      	mov	r1, r9
 8005584:	4640      	mov	r0, r8
 8005586:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800558a:	f7fa fde7 	bl	800015c <__adddf3>
 800558e:	4b1a      	ldr	r3, [pc, #104]	; (80055f8 <__ieee754_pow+0x3d8>)
 8005590:	4682      	mov	sl, r0
 8005592:	4299      	cmp	r1, r3
 8005594:	460f      	mov	r7, r1
 8005596:	460e      	mov	r6, r1
 8005598:	f340 82e1 	ble.w	8005b5e <__ieee754_pow+0x93e>
 800559c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80055a0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80055a4:	4303      	orrs	r3, r0
 80055a6:	f000 81db 	beq.w	8005960 <__ieee754_pow+0x740>
 80055aa:	a30d      	add	r3, pc, #52	; (adr r3, 80055e0 <__ieee754_pow+0x3c0>)
 80055ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80055b4:	f7fa ff88 	bl	80004c8 <__aeabi_dmul>
 80055b8:	a309      	add	r3, pc, #36	; (adr r3, 80055e0 <__ieee754_pow+0x3c0>)
 80055ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055be:	e6c4      	b.n	800534a <__ieee754_pow+0x12a>
 80055c0:	60000000 	.word	0x60000000
 80055c4:	3ff71547 	.word	0x3ff71547
 80055c8:	f85ddf44 	.word	0xf85ddf44
 80055cc:	3e54ae0b 	.word	0x3e54ae0b
 80055d0:	55555555 	.word	0x55555555
 80055d4:	3fd55555 	.word	0x3fd55555
 80055d8:	652b82fe 	.word	0x652b82fe
 80055dc:	3ff71547 	.word	0x3ff71547
 80055e0:	8800759c 	.word	0x8800759c
 80055e4:	7e37e43c 	.word	0x7e37e43c
 80055e8:	3ff00000 	.word	0x3ff00000
 80055ec:	3fd00000 	.word	0x3fd00000
 80055f0:	3fe00000 	.word	0x3fe00000
 80055f4:	bff00000 	.word	0xbff00000
 80055f8:	408fffff 	.word	0x408fffff
 80055fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005600:	f04f 0200 	mov.w	r2, #0
 8005604:	da08      	bge.n	8005618 <__ieee754_pow+0x3f8>
 8005606:	4658      	mov	r0, fp
 8005608:	4bcd      	ldr	r3, [pc, #820]	; (8005940 <__ieee754_pow+0x720>)
 800560a:	4661      	mov	r1, ip
 800560c:	f7fa ff5c 	bl	80004c8 <__aeabi_dmul>
 8005610:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005614:	4683      	mov	fp, r0
 8005616:	460c      	mov	r4, r1
 8005618:	1523      	asrs	r3, r4, #20
 800561a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800561e:	4413      	add	r3, r2
 8005620:	930c      	str	r3, [sp, #48]	; 0x30
 8005622:	4bc8      	ldr	r3, [pc, #800]	; (8005944 <__ieee754_pow+0x724>)
 8005624:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005628:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800562c:	429c      	cmp	r4, r3
 800562e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005632:	dd08      	ble.n	8005646 <__ieee754_pow+0x426>
 8005634:	4bc4      	ldr	r3, [pc, #784]	; (8005948 <__ieee754_pow+0x728>)
 8005636:	429c      	cmp	r4, r3
 8005638:	f340 815b 	ble.w	80058f2 <__ieee754_pow+0x6d2>
 800563c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800563e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005642:	3301      	adds	r3, #1
 8005644:	930c      	str	r3, [sp, #48]	; 0x30
 8005646:	f04f 0800 	mov.w	r8, #0
 800564a:	4658      	mov	r0, fp
 800564c:	4629      	mov	r1, r5
 800564e:	4bbf      	ldr	r3, [pc, #764]	; (800594c <__ieee754_pow+0x72c>)
 8005650:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8005654:	444b      	add	r3, r9
 8005656:	e9d3 3400 	ldrd	r3, r4, [r3]
 800565a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800565e:	461a      	mov	r2, r3
 8005660:	4623      	mov	r3, r4
 8005662:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005666:	f7fa fd77 	bl	8000158 <__aeabi_dsub>
 800566a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800566e:	4606      	mov	r6, r0
 8005670:	460f      	mov	r7, r1
 8005672:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005676:	f7fa fd71 	bl	800015c <__adddf3>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	2000      	movs	r0, #0
 8005680:	49b3      	ldr	r1, [pc, #716]	; (8005950 <__ieee754_pow+0x730>)
 8005682:	f7fb f84b 	bl	800071c <__aeabi_ddiv>
 8005686:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800568a:	4602      	mov	r2, r0
 800568c:	460b      	mov	r3, r1
 800568e:	4630      	mov	r0, r6
 8005690:	4639      	mov	r1, r7
 8005692:	f7fa ff19 	bl	80004c8 <__aeabi_dmul>
 8005696:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800569a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800569e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056a2:	2300      	movs	r3, #0
 80056a4:	2200      	movs	r2, #0
 80056a6:	106d      	asrs	r5, r5, #1
 80056a8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80056ac:	9304      	str	r3, [sp, #16]
 80056ae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80056b2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80056b6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80056ba:	4650      	mov	r0, sl
 80056bc:	4659      	mov	r1, fp
 80056be:	4614      	mov	r4, r2
 80056c0:	461d      	mov	r5, r3
 80056c2:	f7fa ff01 	bl	80004c8 <__aeabi_dmul>
 80056c6:	4602      	mov	r2, r0
 80056c8:	460b      	mov	r3, r1
 80056ca:	4630      	mov	r0, r6
 80056cc:	4639      	mov	r1, r7
 80056ce:	f7fa fd43 	bl	8000158 <__aeabi_dsub>
 80056d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80056d6:	4606      	mov	r6, r0
 80056d8:	460f      	mov	r7, r1
 80056da:	4620      	mov	r0, r4
 80056dc:	4629      	mov	r1, r5
 80056de:	f7fa fd3b 	bl	8000158 <__aeabi_dsub>
 80056e2:	4602      	mov	r2, r0
 80056e4:	460b      	mov	r3, r1
 80056e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80056ea:	f7fa fd35 	bl	8000158 <__aeabi_dsub>
 80056ee:	4652      	mov	r2, sl
 80056f0:	465b      	mov	r3, fp
 80056f2:	f7fa fee9 	bl	80004c8 <__aeabi_dmul>
 80056f6:	4602      	mov	r2, r0
 80056f8:	460b      	mov	r3, r1
 80056fa:	4630      	mov	r0, r6
 80056fc:	4639      	mov	r1, r7
 80056fe:	f7fa fd2b 	bl	8000158 <__aeabi_dsub>
 8005702:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005706:	f7fa fedf 	bl	80004c8 <__aeabi_dmul>
 800570a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800570e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005712:	4610      	mov	r0, r2
 8005714:	4619      	mov	r1, r3
 8005716:	f7fa fed7 	bl	80004c8 <__aeabi_dmul>
 800571a:	a377      	add	r3, pc, #476	; (adr r3, 80058f8 <__ieee754_pow+0x6d8>)
 800571c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005720:	4604      	mov	r4, r0
 8005722:	460d      	mov	r5, r1
 8005724:	f7fa fed0 	bl	80004c8 <__aeabi_dmul>
 8005728:	a375      	add	r3, pc, #468	; (adr r3, 8005900 <__ieee754_pow+0x6e0>)
 800572a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572e:	f7fa fd15 	bl	800015c <__adddf3>
 8005732:	4622      	mov	r2, r4
 8005734:	462b      	mov	r3, r5
 8005736:	f7fa fec7 	bl	80004c8 <__aeabi_dmul>
 800573a:	a373      	add	r3, pc, #460	; (adr r3, 8005908 <__ieee754_pow+0x6e8>)
 800573c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005740:	f7fa fd0c 	bl	800015c <__adddf3>
 8005744:	4622      	mov	r2, r4
 8005746:	462b      	mov	r3, r5
 8005748:	f7fa febe 	bl	80004c8 <__aeabi_dmul>
 800574c:	a370      	add	r3, pc, #448	; (adr r3, 8005910 <__ieee754_pow+0x6f0>)
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f7fa fd03 	bl	800015c <__adddf3>
 8005756:	4622      	mov	r2, r4
 8005758:	462b      	mov	r3, r5
 800575a:	f7fa feb5 	bl	80004c8 <__aeabi_dmul>
 800575e:	a36e      	add	r3, pc, #440	; (adr r3, 8005918 <__ieee754_pow+0x6f8>)
 8005760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005764:	f7fa fcfa 	bl	800015c <__adddf3>
 8005768:	4622      	mov	r2, r4
 800576a:	462b      	mov	r3, r5
 800576c:	f7fa feac 	bl	80004c8 <__aeabi_dmul>
 8005770:	a36b      	add	r3, pc, #428	; (adr r3, 8005920 <__ieee754_pow+0x700>)
 8005772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005776:	f7fa fcf1 	bl	800015c <__adddf3>
 800577a:	4622      	mov	r2, r4
 800577c:	4606      	mov	r6, r0
 800577e:	460f      	mov	r7, r1
 8005780:	462b      	mov	r3, r5
 8005782:	4620      	mov	r0, r4
 8005784:	4629      	mov	r1, r5
 8005786:	f7fa fe9f 	bl	80004c8 <__aeabi_dmul>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	4630      	mov	r0, r6
 8005790:	4639      	mov	r1, r7
 8005792:	f7fa fe99 	bl	80004c8 <__aeabi_dmul>
 8005796:	4604      	mov	r4, r0
 8005798:	460d      	mov	r5, r1
 800579a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800579e:	4652      	mov	r2, sl
 80057a0:	465b      	mov	r3, fp
 80057a2:	f7fa fcdb 	bl	800015c <__adddf3>
 80057a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80057aa:	f7fa fe8d 	bl	80004c8 <__aeabi_dmul>
 80057ae:	4622      	mov	r2, r4
 80057b0:	462b      	mov	r3, r5
 80057b2:	f7fa fcd3 	bl	800015c <__adddf3>
 80057b6:	4652      	mov	r2, sl
 80057b8:	4606      	mov	r6, r0
 80057ba:	460f      	mov	r7, r1
 80057bc:	465b      	mov	r3, fp
 80057be:	4650      	mov	r0, sl
 80057c0:	4659      	mov	r1, fp
 80057c2:	f7fa fe81 	bl	80004c8 <__aeabi_dmul>
 80057c6:	2200      	movs	r2, #0
 80057c8:	4b62      	ldr	r3, [pc, #392]	; (8005954 <__ieee754_pow+0x734>)
 80057ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80057ce:	f7fa fcc5 	bl	800015c <__adddf3>
 80057d2:	4632      	mov	r2, r6
 80057d4:	463b      	mov	r3, r7
 80057d6:	f7fa fcc1 	bl	800015c <__adddf3>
 80057da:	9804      	ldr	r0, [sp, #16]
 80057dc:	460d      	mov	r5, r1
 80057de:	4604      	mov	r4, r0
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4650      	mov	r0, sl
 80057e6:	4659      	mov	r1, fp
 80057e8:	f7fa fe6e 	bl	80004c8 <__aeabi_dmul>
 80057ec:	2200      	movs	r2, #0
 80057ee:	4682      	mov	sl, r0
 80057f0:	468b      	mov	fp, r1
 80057f2:	4b58      	ldr	r3, [pc, #352]	; (8005954 <__ieee754_pow+0x734>)
 80057f4:	4620      	mov	r0, r4
 80057f6:	4629      	mov	r1, r5
 80057f8:	f7fa fcae 	bl	8000158 <__aeabi_dsub>
 80057fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005800:	f7fa fcaa 	bl	8000158 <__aeabi_dsub>
 8005804:	4602      	mov	r2, r0
 8005806:	460b      	mov	r3, r1
 8005808:	4630      	mov	r0, r6
 800580a:	4639      	mov	r1, r7
 800580c:	f7fa fca4 	bl	8000158 <__aeabi_dsub>
 8005810:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005814:	f7fa fe58 	bl	80004c8 <__aeabi_dmul>
 8005818:	4622      	mov	r2, r4
 800581a:	4606      	mov	r6, r0
 800581c:	460f      	mov	r7, r1
 800581e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005822:	462b      	mov	r3, r5
 8005824:	f7fa fe50 	bl	80004c8 <__aeabi_dmul>
 8005828:	4602      	mov	r2, r0
 800582a:	460b      	mov	r3, r1
 800582c:	4630      	mov	r0, r6
 800582e:	4639      	mov	r1, r7
 8005830:	f7fa fc94 	bl	800015c <__adddf3>
 8005834:	4606      	mov	r6, r0
 8005836:	460f      	mov	r7, r1
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	4650      	mov	r0, sl
 800583e:	4659      	mov	r1, fp
 8005840:	f7fa fc8c 	bl	800015c <__adddf3>
 8005844:	a338      	add	r3, pc, #224	; (adr r3, 8005928 <__ieee754_pow+0x708>)
 8005846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584a:	9804      	ldr	r0, [sp, #16]
 800584c:	460d      	mov	r5, r1
 800584e:	4604      	mov	r4, r0
 8005850:	f7fa fe3a 	bl	80004c8 <__aeabi_dmul>
 8005854:	4652      	mov	r2, sl
 8005856:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800585a:	465b      	mov	r3, fp
 800585c:	4620      	mov	r0, r4
 800585e:	4629      	mov	r1, r5
 8005860:	f7fa fc7a 	bl	8000158 <__aeabi_dsub>
 8005864:	4602      	mov	r2, r0
 8005866:	460b      	mov	r3, r1
 8005868:	4630      	mov	r0, r6
 800586a:	4639      	mov	r1, r7
 800586c:	f7fa fc74 	bl	8000158 <__aeabi_dsub>
 8005870:	a32f      	add	r3, pc, #188	; (adr r3, 8005930 <__ieee754_pow+0x710>)
 8005872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005876:	f7fa fe27 	bl	80004c8 <__aeabi_dmul>
 800587a:	a32f      	add	r3, pc, #188	; (adr r3, 8005938 <__ieee754_pow+0x718>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	4606      	mov	r6, r0
 8005882:	460f      	mov	r7, r1
 8005884:	4620      	mov	r0, r4
 8005886:	4629      	mov	r1, r5
 8005888:	f7fa fe1e 	bl	80004c8 <__aeabi_dmul>
 800588c:	4602      	mov	r2, r0
 800588e:	460b      	mov	r3, r1
 8005890:	4630      	mov	r0, r6
 8005892:	4639      	mov	r1, r7
 8005894:	f7fa fc62 	bl	800015c <__adddf3>
 8005898:	4b2f      	ldr	r3, [pc, #188]	; (8005958 <__ieee754_pow+0x738>)
 800589a:	444b      	add	r3, r9
 800589c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a0:	f7fa fc5c 	bl	800015c <__adddf3>
 80058a4:	4604      	mov	r4, r0
 80058a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80058a8:	460d      	mov	r5, r1
 80058aa:	f7fa fda3 	bl	80003f4 <__aeabi_i2d>
 80058ae:	4606      	mov	r6, r0
 80058b0:	460f      	mov	r7, r1
 80058b2:	4b2a      	ldr	r3, [pc, #168]	; (800595c <__ieee754_pow+0x73c>)
 80058b4:	4622      	mov	r2, r4
 80058b6:	444b      	add	r3, r9
 80058b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058bc:	462b      	mov	r3, r5
 80058be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058c2:	f7fa fc4b 	bl	800015c <__adddf3>
 80058c6:	4642      	mov	r2, r8
 80058c8:	464b      	mov	r3, r9
 80058ca:	f7fa fc47 	bl	800015c <__adddf3>
 80058ce:	4632      	mov	r2, r6
 80058d0:	463b      	mov	r3, r7
 80058d2:	f7fa fc43 	bl	800015c <__adddf3>
 80058d6:	9804      	ldr	r0, [sp, #16]
 80058d8:	4632      	mov	r2, r6
 80058da:	463b      	mov	r3, r7
 80058dc:	4682      	mov	sl, r0
 80058de:	468b      	mov	fp, r1
 80058e0:	f7fa fc3a 	bl	8000158 <__aeabi_dsub>
 80058e4:	4642      	mov	r2, r8
 80058e6:	464b      	mov	r3, r9
 80058e8:	f7fa fc36 	bl	8000158 <__aeabi_dsub>
 80058ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058f0:	e60b      	b.n	800550a <__ieee754_pow+0x2ea>
 80058f2:	f04f 0801 	mov.w	r8, #1
 80058f6:	e6a8      	b.n	800564a <__ieee754_pow+0x42a>
 80058f8:	4a454eef 	.word	0x4a454eef
 80058fc:	3fca7e28 	.word	0x3fca7e28
 8005900:	93c9db65 	.word	0x93c9db65
 8005904:	3fcd864a 	.word	0x3fcd864a
 8005908:	a91d4101 	.word	0xa91d4101
 800590c:	3fd17460 	.word	0x3fd17460
 8005910:	518f264d 	.word	0x518f264d
 8005914:	3fd55555 	.word	0x3fd55555
 8005918:	db6fabff 	.word	0xdb6fabff
 800591c:	3fdb6db6 	.word	0x3fdb6db6
 8005920:	33333303 	.word	0x33333303
 8005924:	3fe33333 	.word	0x3fe33333
 8005928:	e0000000 	.word	0xe0000000
 800592c:	3feec709 	.word	0x3feec709
 8005930:	dc3a03fd 	.word	0xdc3a03fd
 8005934:	3feec709 	.word	0x3feec709
 8005938:	145b01f5 	.word	0x145b01f5
 800593c:	be3e2fe0 	.word	0xbe3e2fe0
 8005940:	43400000 	.word	0x43400000
 8005944:	0003988e 	.word	0x0003988e
 8005948:	000bb679 	.word	0x000bb679
 800594c:	08006018 	.word	0x08006018
 8005950:	3ff00000 	.word	0x3ff00000
 8005954:	40080000 	.word	0x40080000
 8005958:	08006038 	.word	0x08006038
 800595c:	08006028 	.word	0x08006028
 8005960:	a39b      	add	r3, pc, #620	; (adr r3, 8005bd0 <__ieee754_pow+0x9b0>)
 8005962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005966:	4640      	mov	r0, r8
 8005968:	4649      	mov	r1, r9
 800596a:	f7fa fbf7 	bl	800015c <__adddf3>
 800596e:	4622      	mov	r2, r4
 8005970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005974:	462b      	mov	r3, r5
 8005976:	4650      	mov	r0, sl
 8005978:	4639      	mov	r1, r7
 800597a:	f7fa fbed 	bl	8000158 <__aeabi_dsub>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005986:	f7fb f82f 	bl	80009e8 <__aeabi_dcmpgt>
 800598a:	2800      	cmp	r0, #0
 800598c:	f47f ae0d 	bne.w	80055aa <__ieee754_pow+0x38a>
 8005990:	4aa3      	ldr	r2, [pc, #652]	; (8005c20 <__ieee754_pow+0xa00>)
 8005992:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8005996:	4293      	cmp	r3, r2
 8005998:	f340 8103 	ble.w	8005ba2 <__ieee754_pow+0x982>
 800599c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80059a0:	2000      	movs	r0, #0
 80059a2:	151b      	asrs	r3, r3, #20
 80059a4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80059a8:	fa4a f303 	asr.w	r3, sl, r3
 80059ac:	4433      	add	r3, r6
 80059ae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80059b2:	4f9c      	ldr	r7, [pc, #624]	; (8005c24 <__ieee754_pow+0xa04>)
 80059b4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80059b8:	4117      	asrs	r7, r2
 80059ba:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80059be:	ea23 0107 	bic.w	r1, r3, r7
 80059c2:	f1c2 0214 	rsb	r2, r2, #20
 80059c6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80059ca:	fa4a fa02 	asr.w	sl, sl, r2
 80059ce:	2e00      	cmp	r6, #0
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4620      	mov	r0, r4
 80059d6:	4629      	mov	r1, r5
 80059d8:	bfb8      	it	lt
 80059da:	f1ca 0a00 	rsblt	sl, sl, #0
 80059de:	f7fa fbbb 	bl	8000158 <__aeabi_dsub>
 80059e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059ea:	4642      	mov	r2, r8
 80059ec:	464b      	mov	r3, r9
 80059ee:	f7fa fbb5 	bl	800015c <__adddf3>
 80059f2:	a379      	add	r3, pc, #484	; (adr r3, 8005bd8 <__ieee754_pow+0x9b8>)
 80059f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f8:	2000      	movs	r0, #0
 80059fa:	460d      	mov	r5, r1
 80059fc:	4604      	mov	r4, r0
 80059fe:	f7fa fd63 	bl	80004c8 <__aeabi_dmul>
 8005a02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a06:	4606      	mov	r6, r0
 8005a08:	460f      	mov	r7, r1
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	f7fa fba3 	bl	8000158 <__aeabi_dsub>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	4640      	mov	r0, r8
 8005a18:	4649      	mov	r1, r9
 8005a1a:	f7fa fb9d 	bl	8000158 <__aeabi_dsub>
 8005a1e:	a370      	add	r3, pc, #448	; (adr r3, 8005be0 <__ieee754_pow+0x9c0>)
 8005a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a24:	f7fa fd50 	bl	80004c8 <__aeabi_dmul>
 8005a28:	a36f      	add	r3, pc, #444	; (adr r3, 8005be8 <__ieee754_pow+0x9c8>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	4680      	mov	r8, r0
 8005a30:	4689      	mov	r9, r1
 8005a32:	4620      	mov	r0, r4
 8005a34:	4629      	mov	r1, r5
 8005a36:	f7fa fd47 	bl	80004c8 <__aeabi_dmul>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	460b      	mov	r3, r1
 8005a3e:	4640      	mov	r0, r8
 8005a40:	4649      	mov	r1, r9
 8005a42:	f7fa fb8b 	bl	800015c <__adddf3>
 8005a46:	4604      	mov	r4, r0
 8005a48:	460d      	mov	r5, r1
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	4630      	mov	r0, r6
 8005a50:	4639      	mov	r1, r7
 8005a52:	f7fa fb83 	bl	800015c <__adddf3>
 8005a56:	4632      	mov	r2, r6
 8005a58:	463b      	mov	r3, r7
 8005a5a:	4680      	mov	r8, r0
 8005a5c:	4689      	mov	r9, r1
 8005a5e:	f7fa fb7b 	bl	8000158 <__aeabi_dsub>
 8005a62:	4602      	mov	r2, r0
 8005a64:	460b      	mov	r3, r1
 8005a66:	4620      	mov	r0, r4
 8005a68:	4629      	mov	r1, r5
 8005a6a:	f7fa fb75 	bl	8000158 <__aeabi_dsub>
 8005a6e:	4642      	mov	r2, r8
 8005a70:	4606      	mov	r6, r0
 8005a72:	460f      	mov	r7, r1
 8005a74:	464b      	mov	r3, r9
 8005a76:	4640      	mov	r0, r8
 8005a78:	4649      	mov	r1, r9
 8005a7a:	f7fa fd25 	bl	80004c8 <__aeabi_dmul>
 8005a7e:	a35c      	add	r3, pc, #368	; (adr r3, 8005bf0 <__ieee754_pow+0x9d0>)
 8005a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a84:	4604      	mov	r4, r0
 8005a86:	460d      	mov	r5, r1
 8005a88:	f7fa fd1e 	bl	80004c8 <__aeabi_dmul>
 8005a8c:	a35a      	add	r3, pc, #360	; (adr r3, 8005bf8 <__ieee754_pow+0x9d8>)
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f7fa fb61 	bl	8000158 <__aeabi_dsub>
 8005a96:	4622      	mov	r2, r4
 8005a98:	462b      	mov	r3, r5
 8005a9a:	f7fa fd15 	bl	80004c8 <__aeabi_dmul>
 8005a9e:	a358      	add	r3, pc, #352	; (adr r3, 8005c00 <__ieee754_pow+0x9e0>)
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	f7fa fb5a 	bl	800015c <__adddf3>
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	462b      	mov	r3, r5
 8005aac:	f7fa fd0c 	bl	80004c8 <__aeabi_dmul>
 8005ab0:	a355      	add	r3, pc, #340	; (adr r3, 8005c08 <__ieee754_pow+0x9e8>)
 8005ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab6:	f7fa fb4f 	bl	8000158 <__aeabi_dsub>
 8005aba:	4622      	mov	r2, r4
 8005abc:	462b      	mov	r3, r5
 8005abe:	f7fa fd03 	bl	80004c8 <__aeabi_dmul>
 8005ac2:	a353      	add	r3, pc, #332	; (adr r3, 8005c10 <__ieee754_pow+0x9f0>)
 8005ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac8:	f7fa fb48 	bl	800015c <__adddf3>
 8005acc:	4622      	mov	r2, r4
 8005ace:	462b      	mov	r3, r5
 8005ad0:	f7fa fcfa 	bl	80004c8 <__aeabi_dmul>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	4640      	mov	r0, r8
 8005ada:	4649      	mov	r1, r9
 8005adc:	f7fa fb3c 	bl	8000158 <__aeabi_dsub>
 8005ae0:	4604      	mov	r4, r0
 8005ae2:	460d      	mov	r5, r1
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4640      	mov	r0, r8
 8005aea:	4649      	mov	r1, r9
 8005aec:	f7fa fcec 	bl	80004c8 <__aeabi_dmul>
 8005af0:	2200      	movs	r2, #0
 8005af2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005af6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005afa:	4620      	mov	r0, r4
 8005afc:	4629      	mov	r1, r5
 8005afe:	f7fa fb2b 	bl	8000158 <__aeabi_dsub>
 8005b02:	4602      	mov	r2, r0
 8005b04:	460b      	mov	r3, r1
 8005b06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b0a:	f7fa fe07 	bl	800071c <__aeabi_ddiv>
 8005b0e:	4632      	mov	r2, r6
 8005b10:	4604      	mov	r4, r0
 8005b12:	460d      	mov	r5, r1
 8005b14:	463b      	mov	r3, r7
 8005b16:	4640      	mov	r0, r8
 8005b18:	4649      	mov	r1, r9
 8005b1a:	f7fa fcd5 	bl	80004c8 <__aeabi_dmul>
 8005b1e:	4632      	mov	r2, r6
 8005b20:	463b      	mov	r3, r7
 8005b22:	f7fa fb1b 	bl	800015c <__adddf3>
 8005b26:	4602      	mov	r2, r0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	f7fa fb13 	bl	8000158 <__aeabi_dsub>
 8005b32:	4642      	mov	r2, r8
 8005b34:	464b      	mov	r3, r9
 8005b36:	f7fa fb0f 	bl	8000158 <__aeabi_dsub>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	2000      	movs	r0, #0
 8005b40:	4939      	ldr	r1, [pc, #228]	; (8005c28 <__ieee754_pow+0xa08>)
 8005b42:	f7fa fb09 	bl	8000158 <__aeabi_dsub>
 8005b46:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005b4a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005b4e:	da2b      	bge.n	8005ba8 <__ieee754_pow+0x988>
 8005b50:	4652      	mov	r2, sl
 8005b52:	f000 f9b9 	bl	8005ec8 <scalbn>
 8005b56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b5a:	f7ff bbf6 	b.w	800534a <__ieee754_pow+0x12a>
 8005b5e:	4b33      	ldr	r3, [pc, #204]	; (8005c2c <__ieee754_pow+0xa0c>)
 8005b60:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8005b64:	429f      	cmp	r7, r3
 8005b66:	f77f af13 	ble.w	8005990 <__ieee754_pow+0x770>
 8005b6a:	4b31      	ldr	r3, [pc, #196]	; (8005c30 <__ieee754_pow+0xa10>)
 8005b6c:	440b      	add	r3, r1
 8005b6e:	4303      	orrs	r3, r0
 8005b70:	d00b      	beq.n	8005b8a <__ieee754_pow+0x96a>
 8005b72:	a329      	add	r3, pc, #164	; (adr r3, 8005c18 <__ieee754_pow+0x9f8>)
 8005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b7c:	f7fa fca4 	bl	80004c8 <__aeabi_dmul>
 8005b80:	a325      	add	r3, pc, #148	; (adr r3, 8005c18 <__ieee754_pow+0x9f8>)
 8005b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b86:	f7ff bbe0 	b.w	800534a <__ieee754_pow+0x12a>
 8005b8a:	4622      	mov	r2, r4
 8005b8c:	462b      	mov	r3, r5
 8005b8e:	f7fa fae3 	bl	8000158 <__aeabi_dsub>
 8005b92:	4642      	mov	r2, r8
 8005b94:	464b      	mov	r3, r9
 8005b96:	f7fa ff1d 	bl	80009d4 <__aeabi_dcmpge>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	f43f aef8 	beq.w	8005990 <__ieee754_pow+0x770>
 8005ba0:	e7e7      	b.n	8005b72 <__ieee754_pow+0x952>
 8005ba2:	f04f 0a00 	mov.w	sl, #0
 8005ba6:	e71e      	b.n	80059e6 <__ieee754_pow+0x7c6>
 8005ba8:	4621      	mov	r1, r4
 8005baa:	e7d4      	b.n	8005b56 <__ieee754_pow+0x936>
 8005bac:	f04f 0b00 	mov.w	fp, #0
 8005bb0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8005c28 <__ieee754_pow+0xa08>
 8005bb4:	f7ff bb95 	b.w	80052e2 <__ieee754_pow+0xc2>
 8005bb8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005bbc:	f7ff bb91 	b.w	80052e2 <__ieee754_pow+0xc2>
 8005bc0:	4638      	mov	r0, r7
 8005bc2:	4641      	mov	r1, r8
 8005bc4:	f7ff bbc3 	b.w	800534e <__ieee754_pow+0x12e>
 8005bc8:	9200      	str	r2, [sp, #0]
 8005bca:	f7ff bb9f 	b.w	800530c <__ieee754_pow+0xec>
 8005bce:	bf00      	nop
 8005bd0:	652b82fe 	.word	0x652b82fe
 8005bd4:	3c971547 	.word	0x3c971547
 8005bd8:	00000000 	.word	0x00000000
 8005bdc:	3fe62e43 	.word	0x3fe62e43
 8005be0:	fefa39ef 	.word	0xfefa39ef
 8005be4:	3fe62e42 	.word	0x3fe62e42
 8005be8:	0ca86c39 	.word	0x0ca86c39
 8005bec:	be205c61 	.word	0xbe205c61
 8005bf0:	72bea4d0 	.word	0x72bea4d0
 8005bf4:	3e663769 	.word	0x3e663769
 8005bf8:	c5d26bf1 	.word	0xc5d26bf1
 8005bfc:	3ebbbd41 	.word	0x3ebbbd41
 8005c00:	af25de2c 	.word	0xaf25de2c
 8005c04:	3f11566a 	.word	0x3f11566a
 8005c08:	16bebd93 	.word	0x16bebd93
 8005c0c:	3f66c16c 	.word	0x3f66c16c
 8005c10:	5555553e 	.word	0x5555553e
 8005c14:	3fc55555 	.word	0x3fc55555
 8005c18:	c2f8f359 	.word	0xc2f8f359
 8005c1c:	01a56e1f 	.word	0x01a56e1f
 8005c20:	3fe00000 	.word	0x3fe00000
 8005c24:	000fffff 	.word	0x000fffff
 8005c28:	3ff00000 	.word	0x3ff00000
 8005c2c:	4090cbff 	.word	0x4090cbff
 8005c30:	3f6f3400 	.word	0x3f6f3400

08005c34 <__ieee754_sqrt>:
 8005c34:	4b54      	ldr	r3, [pc, #336]	; (8005d88 <__ieee754_sqrt+0x154>)
 8005c36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3a:	438b      	bics	r3, r1
 8005c3c:	4606      	mov	r6, r0
 8005c3e:	460d      	mov	r5, r1
 8005c40:	460a      	mov	r2, r1
 8005c42:	460c      	mov	r4, r1
 8005c44:	d10f      	bne.n	8005c66 <__ieee754_sqrt+0x32>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	f7fa fc3d 	bl	80004c8 <__aeabi_dmul>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	4630      	mov	r0, r6
 8005c54:	4629      	mov	r1, r5
 8005c56:	f7fa fa81 	bl	800015c <__adddf3>
 8005c5a:	4606      	mov	r6, r0
 8005c5c:	460d      	mov	r5, r1
 8005c5e:	4630      	mov	r0, r6
 8005c60:	4629      	mov	r1, r5
 8005c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c66:	2900      	cmp	r1, #0
 8005c68:	4607      	mov	r7, r0
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	dc0e      	bgt.n	8005c8c <__ieee754_sqrt+0x58>
 8005c6e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8005c72:	ea5c 0707 	orrs.w	r7, ip, r7
 8005c76:	d0f2      	beq.n	8005c5e <__ieee754_sqrt+0x2a>
 8005c78:	b141      	cbz	r1, 8005c8c <__ieee754_sqrt+0x58>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	f7fa fa6b 	bl	8000158 <__aeabi_dsub>
 8005c82:	4602      	mov	r2, r0
 8005c84:	460b      	mov	r3, r1
 8005c86:	f7fa fd49 	bl	800071c <__aeabi_ddiv>
 8005c8a:	e7e6      	b.n	8005c5a <__ieee754_sqrt+0x26>
 8005c8c:	1512      	asrs	r2, r2, #20
 8005c8e:	d074      	beq.n	8005d7a <__ieee754_sqrt+0x146>
 8005c90:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005c94:	07d5      	lsls	r5, r2, #31
 8005c96:	f04f 0500 	mov.w	r5, #0
 8005c9a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005c9e:	bf48      	it	mi
 8005ca0:	0fd9      	lsrmi	r1, r3, #31
 8005ca2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8005ca6:	bf44      	itt	mi
 8005ca8:	005b      	lslmi	r3, r3, #1
 8005caa:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8005cae:	1051      	asrs	r1, r2, #1
 8005cb0:	0fda      	lsrs	r2, r3, #31
 8005cb2:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	2216      	movs	r2, #22
 8005cba:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005cbe:	005b      	lsls	r3, r3, #1
 8005cc0:	1987      	adds	r7, r0, r6
 8005cc2:	42a7      	cmp	r7, r4
 8005cc4:	bfde      	ittt	le
 8005cc6:	19b8      	addle	r0, r7, r6
 8005cc8:	1be4      	suble	r4, r4, r7
 8005cca:	19ad      	addle	r5, r5, r6
 8005ccc:	0fdf      	lsrs	r7, r3, #31
 8005cce:	3a01      	subs	r2, #1
 8005cd0:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8005cd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005cd8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005cdc:	d1f0      	bne.n	8005cc0 <__ieee754_sqrt+0x8c>
 8005cde:	f04f 0c20 	mov.w	ip, #32
 8005ce2:	4696      	mov	lr, r2
 8005ce4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005ce8:	4284      	cmp	r4, r0
 8005cea:	eb06 070e 	add.w	r7, r6, lr
 8005cee:	dc02      	bgt.n	8005cf6 <__ieee754_sqrt+0xc2>
 8005cf0:	d112      	bne.n	8005d18 <__ieee754_sqrt+0xe4>
 8005cf2:	429f      	cmp	r7, r3
 8005cf4:	d810      	bhi.n	8005d18 <__ieee754_sqrt+0xe4>
 8005cf6:	2f00      	cmp	r7, #0
 8005cf8:	eb07 0e06 	add.w	lr, r7, r6
 8005cfc:	da42      	bge.n	8005d84 <__ieee754_sqrt+0x150>
 8005cfe:	f1be 0f00 	cmp.w	lr, #0
 8005d02:	db3f      	blt.n	8005d84 <__ieee754_sqrt+0x150>
 8005d04:	f100 0801 	add.w	r8, r0, #1
 8005d08:	1a24      	subs	r4, r4, r0
 8005d0a:	4640      	mov	r0, r8
 8005d0c:	429f      	cmp	r7, r3
 8005d0e:	bf88      	it	hi
 8005d10:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8005d14:	1bdb      	subs	r3, r3, r7
 8005d16:	4432      	add	r2, r6
 8005d18:	0064      	lsls	r4, r4, #1
 8005d1a:	f1bc 0c01 	subs.w	ip, ip, #1
 8005d1e:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8005d22:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005d26:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005d2a:	d1dd      	bne.n	8005ce8 <__ieee754_sqrt+0xb4>
 8005d2c:	4323      	orrs	r3, r4
 8005d2e:	d006      	beq.n	8005d3e <__ieee754_sqrt+0x10a>
 8005d30:	1c54      	adds	r4, r2, #1
 8005d32:	bf0b      	itete	eq
 8005d34:	4662      	moveq	r2, ip
 8005d36:	3201      	addne	r2, #1
 8005d38:	3501      	addeq	r5, #1
 8005d3a:	f022 0201 	bicne.w	r2, r2, #1
 8005d3e:	106b      	asrs	r3, r5, #1
 8005d40:	0852      	lsrs	r2, r2, #1
 8005d42:	07e8      	lsls	r0, r5, #31
 8005d44:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005d48:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005d4c:	bf48      	it	mi
 8005d4e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005d52:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8005d56:	4616      	mov	r6, r2
 8005d58:	e781      	b.n	8005c5e <__ieee754_sqrt+0x2a>
 8005d5a:	0adc      	lsrs	r4, r3, #11
 8005d5c:	3915      	subs	r1, #21
 8005d5e:	055b      	lsls	r3, r3, #21
 8005d60:	2c00      	cmp	r4, #0
 8005d62:	d0fa      	beq.n	8005d5a <__ieee754_sqrt+0x126>
 8005d64:	02e6      	lsls	r6, r4, #11
 8005d66:	d50a      	bpl.n	8005d7e <__ieee754_sqrt+0x14a>
 8005d68:	f1c2 0020 	rsb	r0, r2, #32
 8005d6c:	fa23 f000 	lsr.w	r0, r3, r0
 8005d70:	1e55      	subs	r5, r2, #1
 8005d72:	4093      	lsls	r3, r2
 8005d74:	4304      	orrs	r4, r0
 8005d76:	1b4a      	subs	r2, r1, r5
 8005d78:	e78a      	b.n	8005c90 <__ieee754_sqrt+0x5c>
 8005d7a:	4611      	mov	r1, r2
 8005d7c:	e7f0      	b.n	8005d60 <__ieee754_sqrt+0x12c>
 8005d7e:	0064      	lsls	r4, r4, #1
 8005d80:	3201      	adds	r2, #1
 8005d82:	e7ef      	b.n	8005d64 <__ieee754_sqrt+0x130>
 8005d84:	4680      	mov	r8, r0
 8005d86:	e7bf      	b.n	8005d08 <__ieee754_sqrt+0xd4>
 8005d88:	7ff00000 	.word	0x7ff00000

08005d8c <fabs>:
 8005d8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005d90:	4619      	mov	r1, r3
 8005d92:	4770      	bx	lr

08005d94 <finite>:
 8005d94:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005d98:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8005d9c:	0fc0      	lsrs	r0, r0, #31
 8005d9e:	4770      	bx	lr

08005da0 <matherr>:
 8005da0:	2000      	movs	r0, #0
 8005da2:	4770      	bx	lr

08005da4 <nan>:
 8005da4:	2000      	movs	r0, #0
 8005da6:	4901      	ldr	r1, [pc, #4]	; (8005dac <nan+0x8>)
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	7ff80000 	.word	0x7ff80000

08005db0 <rint>:
 8005db0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005db2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005db6:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8005dba:	f1bc 0f13 	cmp.w	ip, #19
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	460d      	mov	r5, r1
 8005dc2:	460b      	mov	r3, r1
 8005dc4:	4606      	mov	r6, r0
 8005dc6:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8005dca:	dc5a      	bgt.n	8005e82 <rint+0xd2>
 8005dcc:	f1bc 0f00 	cmp.w	ip, #0
 8005dd0:	da2b      	bge.n	8005e2a <rint+0x7a>
 8005dd2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005dd6:	4302      	orrs	r2, r0
 8005dd8:	d023      	beq.n	8005e22 <rint+0x72>
 8005dda:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005dde:	4302      	orrs	r2, r0
 8005de0:	4256      	negs	r6, r2
 8005de2:	4316      	orrs	r6, r2
 8005de4:	0c4b      	lsrs	r3, r1, #17
 8005de6:	0b36      	lsrs	r6, r6, #12
 8005de8:	4934      	ldr	r1, [pc, #208]	; (8005ebc <rint+0x10c>)
 8005dea:	045b      	lsls	r3, r3, #17
 8005dec:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8005df0:	ea46 0503 	orr.w	r5, r6, r3
 8005df4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8005df8:	4602      	mov	r2, r0
 8005dfa:	462b      	mov	r3, r5
 8005dfc:	e9d1 4500 	ldrd	r4, r5, [r1]
 8005e00:	4620      	mov	r0, r4
 8005e02:	4629      	mov	r1, r5
 8005e04:	f7fa f9aa 	bl	800015c <__adddf3>
 8005e08:	e9cd 0100 	strd	r0, r1, [sp]
 8005e0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e10:	462b      	mov	r3, r5
 8005e12:	4622      	mov	r2, r4
 8005e14:	f7fa f9a0 	bl	8000158 <__aeabi_dsub>
 8005e18:	4604      	mov	r4, r0
 8005e1a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005e1e:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8005e22:	4620      	mov	r0, r4
 8005e24:	4629      	mov	r1, r5
 8005e26:	b003      	add	sp, #12
 8005e28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e2a:	4a25      	ldr	r2, [pc, #148]	; (8005ec0 <rint+0x110>)
 8005e2c:	fa42 f20c 	asr.w	r2, r2, ip
 8005e30:	4011      	ands	r1, r2
 8005e32:	4301      	orrs	r1, r0
 8005e34:	d0f5      	beq.n	8005e22 <rint+0x72>
 8005e36:	0852      	lsrs	r2, r2, #1
 8005e38:	ea05 0102 	and.w	r1, r5, r2
 8005e3c:	ea50 0601 	orrs.w	r6, r0, r1
 8005e40:	d00c      	beq.n	8005e5c <rint+0xac>
 8005e42:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005e46:	f1bc 0f13 	cmp.w	ip, #19
 8005e4a:	bf0c      	ite	eq
 8005e4c:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8005e50:	2600      	movne	r6, #0
 8005e52:	ea25 0202 	bic.w	r2, r5, r2
 8005e56:	fa43 f30c 	asr.w	r3, r3, ip
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	4917      	ldr	r1, [pc, #92]	; (8005ebc <rint+0x10c>)
 8005e5e:	4632      	mov	r2, r6
 8005e60:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8005e64:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e68:	4620      	mov	r0, r4
 8005e6a:	4629      	mov	r1, r5
 8005e6c:	f7fa f976 	bl	800015c <__adddf3>
 8005e70:	e9cd 0100 	strd	r0, r1, [sp]
 8005e74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e78:	4622      	mov	r2, r4
 8005e7a:	462b      	mov	r3, r5
 8005e7c:	f7fa f96c 	bl	8000158 <__aeabi_dsub>
 8005e80:	e008      	b.n	8005e94 <rint+0xe4>
 8005e82:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8005e86:	dd08      	ble.n	8005e9a <rint+0xea>
 8005e88:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8005e8c:	d1c9      	bne.n	8005e22 <rint+0x72>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	f7fa f964 	bl	800015c <__adddf3>
 8005e94:	4604      	mov	r4, r0
 8005e96:	460d      	mov	r5, r1
 8005e98:	e7c3      	b.n	8005e22 <rint+0x72>
 8005e9a:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8005e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8005ea2:	40ca      	lsrs	r2, r1
 8005ea4:	4210      	tst	r0, r2
 8005ea6:	d0bc      	beq.n	8005e22 <rint+0x72>
 8005ea8:	0852      	lsrs	r2, r2, #1
 8005eaa:	4210      	tst	r0, r2
 8005eac:	bf1f      	itttt	ne
 8005eae:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8005eb2:	ea20 0202 	bicne.w	r2, r0, r2
 8005eb6:	410e      	asrne	r6, r1
 8005eb8:	4316      	orrne	r6, r2
 8005eba:	e7cf      	b.n	8005e5c <rint+0xac>
 8005ebc:	08006048 	.word	0x08006048
 8005ec0:	000fffff 	.word	0x000fffff
 8005ec4:	00000000 	.word	0x00000000

08005ec8 <scalbn>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	4616      	mov	r6, r2
 8005ecc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	460d      	mov	r5, r1
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	b982      	cbnz	r2, 8005efa <scalbn+0x32>
 8005ed8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005edc:	4303      	orrs	r3, r0
 8005ede:	d034      	beq.n	8005f4a <scalbn+0x82>
 8005ee0:	4b2d      	ldr	r3, [pc, #180]	; (8005f98 <scalbn+0xd0>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f7fa faf0 	bl	80004c8 <__aeabi_dmul>
 8005ee8:	4b2c      	ldr	r3, [pc, #176]	; (8005f9c <scalbn+0xd4>)
 8005eea:	4604      	mov	r4, r0
 8005eec:	429e      	cmp	r6, r3
 8005eee:	460d      	mov	r5, r1
 8005ef0:	da0d      	bge.n	8005f0e <scalbn+0x46>
 8005ef2:	a325      	add	r3, pc, #148	; (adr r3, 8005f88 <scalbn+0xc0>)
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	e01c      	b.n	8005f34 <scalbn+0x6c>
 8005efa:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8005efe:	42ba      	cmp	r2, r7
 8005f00:	d109      	bne.n	8005f16 <scalbn+0x4e>
 8005f02:	4602      	mov	r2, r0
 8005f04:	f7fa f92a 	bl	800015c <__adddf3>
 8005f08:	4604      	mov	r4, r0
 8005f0a:	460d      	mov	r5, r1
 8005f0c:	e01d      	b.n	8005f4a <scalbn+0x82>
 8005f0e:	460b      	mov	r3, r1
 8005f10:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005f14:	3a36      	subs	r2, #54	; 0x36
 8005f16:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005f1a:	4432      	add	r2, r6
 8005f1c:	428a      	cmp	r2, r1
 8005f1e:	dd0c      	ble.n	8005f3a <scalbn+0x72>
 8005f20:	4622      	mov	r2, r4
 8005f22:	462b      	mov	r3, r5
 8005f24:	a11a      	add	r1, pc, #104	; (adr r1, 8005f90 <scalbn+0xc8>)
 8005f26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f2a:	f000 f83b 	bl	8005fa4 <copysign>
 8005f2e:	a318      	add	r3, pc, #96	; (adr r3, 8005f90 <scalbn+0xc8>)
 8005f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f34:	f7fa fac8 	bl	80004c8 <__aeabi_dmul>
 8005f38:	e7e6      	b.n	8005f08 <scalbn+0x40>
 8005f3a:	2a00      	cmp	r2, #0
 8005f3c:	dd08      	ble.n	8005f50 <scalbn+0x88>
 8005f3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005f42:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f46:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	4629      	mov	r1, r5
 8005f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f50:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005f54:	da0b      	bge.n	8005f6e <scalbn+0xa6>
 8005f56:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005f5a:	429e      	cmp	r6, r3
 8005f5c:	4622      	mov	r2, r4
 8005f5e:	462b      	mov	r3, r5
 8005f60:	dce0      	bgt.n	8005f24 <scalbn+0x5c>
 8005f62:	a109      	add	r1, pc, #36	; (adr r1, 8005f88 <scalbn+0xc0>)
 8005f64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f68:	f000 f81c 	bl	8005fa4 <copysign>
 8005f6c:	e7c1      	b.n	8005ef2 <scalbn+0x2a>
 8005f6e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005f72:	3236      	adds	r2, #54	; 0x36
 8005f74:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f78:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	4629      	mov	r1, r5
 8005f80:	2200      	movs	r2, #0
 8005f82:	4b07      	ldr	r3, [pc, #28]	; (8005fa0 <scalbn+0xd8>)
 8005f84:	e7d6      	b.n	8005f34 <scalbn+0x6c>
 8005f86:	bf00      	nop
 8005f88:	c2f8f359 	.word	0xc2f8f359
 8005f8c:	01a56e1f 	.word	0x01a56e1f
 8005f90:	8800759c 	.word	0x8800759c
 8005f94:	7e37e43c 	.word	0x7e37e43c
 8005f98:	43500000 	.word	0x43500000
 8005f9c:	ffff3cb0 	.word	0xffff3cb0
 8005fa0:	3c900000 	.word	0x3c900000

08005fa4 <copysign>:
 8005fa4:	b530      	push	{r4, r5, lr}
 8005fa6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005faa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fae:	ea42 0503 	orr.w	r5, r2, r3
 8005fb2:	4629      	mov	r1, r5
 8005fb4:	bd30      	pop	{r4, r5, pc}
	...

08005fb8 <_init>:
 8005fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fba:	bf00      	nop
 8005fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fbe:	bc08      	pop	{r3}
 8005fc0:	469e      	mov	lr, r3
 8005fc2:	4770      	bx	lr

08005fc4 <_fini>:
 8005fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fc6:	bf00      	nop
 8005fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fca:	bc08      	pop	{r3}
 8005fcc:	469e      	mov	lr, r3
 8005fce:	4770      	bx	lr
