#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1276640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126eba0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x122fc00 .functor NOT 1, L_0x12b56d0, C4<0>, C4<0>, C4<0>;
L_0x12b5550 .functor XOR 8, L_0x12b5210, L_0x12b54b0, C4<00000000>, C4<00000000>;
L_0x12b5660 .functor XOR 8, L_0x12b5550, L_0x12b55c0, C4<00000000>, C4<00000000>;
v0x12ad530_0 .net "B3_next_dut", 0 0, L_0x12b0a30;  1 drivers
v0x12ad5f0_0 .net "B3_next_ref", 0 0, L_0x12aebc0;  1 drivers
v0x12ad690_0 .net "Count_next_dut", 0 0, L_0x12b2070;  1 drivers
v0x12ad730_0 .net "Count_next_ref", 0 0, L_0x12afdf0;  1 drivers
v0x12ad7d0_0 .net "S1_next_dut", 0 0, L_0x12b1a70;  1 drivers
v0x12ad8c0_0 .net "S1_next_ref", 0 0, L_0x12af970;  1 drivers
v0x12ad990_0 .net "S_next_dut", 0 0, L_0x12b12f0;  1 drivers
v0x12ada60_0 .net "S_next_ref", 0 0, L_0x12af720;  1 drivers
v0x12adb30_0 .net "Wait_next_dut", 0 0, L_0x12b2f30;  1 drivers
v0x12adc00_0 .net "Wait_next_ref", 0 0, L_0x12b0380;  1 drivers
v0x12adcd0_0 .net *"_ivl_10", 7 0, L_0x12b55c0;  1 drivers
v0x12add70_0 .net *"_ivl_12", 7 0, L_0x12b5660;  1 drivers
v0x12ade10_0 .net *"_ivl_2", 7 0, L_0x12b5120;  1 drivers
v0x12adeb0_0 .net *"_ivl_4", 7 0, L_0x12b5210;  1 drivers
v0x12adf50_0 .net *"_ivl_6", 7 0, L_0x12b54b0;  1 drivers
v0x12adff0_0 .net *"_ivl_8", 7 0, L_0x12b5550;  1 drivers
v0x12ae0b0_0 .net "ack", 0 0, v0x12a8d20_0;  1 drivers
v0x12ae150_0 .var "clk", 0 0;
v0x12ae220_0 .net "counting_dut", 0 0, L_0x12b45e0;  1 drivers
v0x12ae2f0_0 .net "counting_ref", 0 0, L_0x12b0670;  1 drivers
v0x12ae3c0_0 .net "d", 0 0, v0x12a8e80_0;  1 drivers
v0x12ae460_0 .net "done_counting", 0 0, v0x12a8f20_0;  1 drivers
v0x12ae500_0 .net "done_dut", 0 0, L_0x12b31f0;  1 drivers
v0x12ae5d0_0 .net "done_ref", 0 0, L_0x12b0580;  1 drivers
v0x12ae6a0_0 .net "shift_ena_dut", 0 0, L_0x12b4ed0;  1 drivers
v0x12ae770_0 .net "shift_ena_ref", 0 0, L_0x12b0870;  1 drivers
v0x12ae840_0 .net "state", 9 0, v0x12a9180_0;  1 drivers
v0x12ae8e0_0 .var/2u "stats1", 607 0;
v0x12ae980_0 .var/2u "strobe", 0 0;
v0x12aea20_0 .net "tb_match", 0 0, L_0x12b56d0;  1 drivers
v0x12aeaf0_0 .net "tb_mismatch", 0 0, L_0x122fc00;  1 drivers
LS_0x12b5120_0_0 .concat [ 1 1 1 1], L_0x12b0870, L_0x12b0670, L_0x12b0580, L_0x12b0380;
LS_0x12b5120_0_4 .concat [ 1 1 1 1], L_0x12afdf0, L_0x12af970, L_0x12af720, L_0x12aebc0;
L_0x12b5120 .concat [ 4 4 0 0], LS_0x12b5120_0_0, LS_0x12b5120_0_4;
LS_0x12b5210_0_0 .concat [ 1 1 1 1], L_0x12b0870, L_0x12b0670, L_0x12b0580, L_0x12b0380;
LS_0x12b5210_0_4 .concat [ 1 1 1 1], L_0x12afdf0, L_0x12af970, L_0x12af720, L_0x12aebc0;
L_0x12b5210 .concat [ 4 4 0 0], LS_0x12b5210_0_0, LS_0x12b5210_0_4;
LS_0x12b54b0_0_0 .concat [ 1 1 1 1], L_0x12b4ed0, L_0x12b45e0, L_0x12b31f0, L_0x12b2f30;
LS_0x12b54b0_0_4 .concat [ 1 1 1 1], L_0x12b2070, L_0x12b1a70, L_0x12b12f0, L_0x12b0a30;
L_0x12b54b0 .concat [ 4 4 0 0], LS_0x12b54b0_0_0, LS_0x12b54b0_0_4;
LS_0x12b55c0_0_0 .concat [ 1 1 1 1], L_0x12b0870, L_0x12b0670, L_0x12b0580, L_0x12b0380;
LS_0x12b55c0_0_4 .concat [ 1 1 1 1], L_0x12afdf0, L_0x12af970, L_0x12af720, L_0x12aebc0;
L_0x12b55c0 .concat [ 4 4 0 0], LS_0x12b55c0_0_0, LS_0x12b55c0_0_4;
L_0x12b56d0 .cmp/eeq 8, L_0x12b5120, L_0x12b5660;
S_0x1273e80 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x126eba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1241bc0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1241c00 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1241c40 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1241c80 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1241cc0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1241d00 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1241d40 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1241d80 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1241dc0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1241e00 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1248b70 .functor NOT 1, v0x12a8e80_0, C4<0>, C4<0>, C4<0>;
L_0x123e1f0 .functor AND 1, L_0x12aecb0, L_0x1248b70, C4<1>, C4<1>;
L_0x1277c20 .functor NOT 1, v0x12a8e80_0, C4<0>, C4<0>, C4<0>;
L_0x1277c90 .functor AND 1, L_0x12aee10, L_0x1277c20, C4<1>, C4<1>;
L_0x12aefb0 .functor OR 1, L_0x123e1f0, L_0x1277c90, C4<0>, C4<0>;
L_0x12af190 .functor NOT 1, v0x12a8e80_0, C4<0>, C4<0>, C4<0>;
L_0x12af240 .functor AND 1, L_0x12af0c0, L_0x12af190, C4<1>, C4<1>;
L_0x12af350 .functor OR 1, L_0x12aefb0, L_0x12af240, C4<0>, C4<0>;
L_0x12af660 .functor AND 1, L_0x12af4b0, v0x12a8d20_0, C4<1>, C4<1>;
L_0x12af720 .functor OR 1, L_0x12af350, L_0x12af660, C4<0>, C4<0>;
L_0x12af970 .functor AND 1, L_0x12af890, v0x12a8e80_0, C4<1>, C4<1>;
L_0x12afbc0 .functor NOT 1, v0x12a8f20_0, C4<0>, C4<0>, C4<0>;
L_0x12afd30 .functor AND 1, L_0x12afad0, L_0x12afbc0, C4<1>, C4<1>;
L_0x12afdf0 .functor OR 1, L_0x12afa30, L_0x12afd30, C4<0>, C4<0>;
L_0x12afcc0 .functor AND 1, L_0x12affd0, v0x12a8f20_0, C4<1>, C4<1>;
L_0x12b01c0 .functor NOT 1, v0x12a8d20_0, C4<0>, C4<0>, C4<0>;
L_0x12b02c0 .functor AND 1, L_0x12b00c0, L_0x12b01c0, C4<1>, C4<1>;
L_0x12b0380 .functor OR 1, L_0x12afcc0, L_0x12b02c0, C4<0>, C4<0>;
v0x1277d90_0 .net "B3_next", 0 0, L_0x12aebc0;  alias, 1 drivers
v0x122e4c0_0 .net "Count_next", 0 0, L_0x12afdf0;  alias, 1 drivers
v0x122e5c0_0 .net "S1_next", 0 0, L_0x12af970;  alias, 1 drivers
v0x122fd50_0 .net "S_next", 0 0, L_0x12af720;  alias, 1 drivers
v0x122fdf0_0 .net "Wait_next", 0 0, L_0x12b0380;  alias, 1 drivers
v0x12300e0_0 .net *"_ivl_10", 0 0, L_0x1277c20;  1 drivers
v0x1277e30_0 .net *"_ivl_12", 0 0, L_0x1277c90;  1 drivers
v0x12a6f00_0 .net *"_ivl_14", 0 0, L_0x12aefb0;  1 drivers
v0x12a6fe0_0 .net *"_ivl_17", 0 0, L_0x12af0c0;  1 drivers
v0x12a70c0_0 .net *"_ivl_18", 0 0, L_0x12af190;  1 drivers
v0x12a71a0_0 .net *"_ivl_20", 0 0, L_0x12af240;  1 drivers
v0x12a7280_0 .net *"_ivl_22", 0 0, L_0x12af350;  1 drivers
v0x12a7360_0 .net *"_ivl_25", 0 0, L_0x12af4b0;  1 drivers
v0x12a7440_0 .net *"_ivl_26", 0 0, L_0x12af660;  1 drivers
v0x12a7520_0 .net *"_ivl_3", 0 0, L_0x12aecb0;  1 drivers
v0x12a7600_0 .net *"_ivl_31", 0 0, L_0x12af890;  1 drivers
v0x12a76e0_0 .net *"_ivl_35", 0 0, L_0x12afa30;  1 drivers
v0x12a77c0_0 .net *"_ivl_37", 0 0, L_0x12afad0;  1 drivers
v0x12a78a0_0 .net *"_ivl_38", 0 0, L_0x12afbc0;  1 drivers
v0x12a7980_0 .net *"_ivl_4", 0 0, L_0x1248b70;  1 drivers
v0x12a7a60_0 .net *"_ivl_40", 0 0, L_0x12afd30;  1 drivers
v0x12a7b40_0 .net *"_ivl_45", 0 0, L_0x12affd0;  1 drivers
v0x12a7c20_0 .net *"_ivl_46", 0 0, L_0x12afcc0;  1 drivers
v0x12a7d00_0 .net *"_ivl_49", 0 0, L_0x12b00c0;  1 drivers
v0x12a7de0_0 .net *"_ivl_50", 0 0, L_0x12b01c0;  1 drivers
v0x12a7ec0_0 .net *"_ivl_52", 0 0, L_0x12b02c0;  1 drivers
v0x12a7fa0_0 .net *"_ivl_6", 0 0, L_0x123e1f0;  1 drivers
v0x12a8080_0 .net *"_ivl_61", 3 0, L_0x12b07d0;  1 drivers
v0x12a8160_0 .net *"_ivl_9", 0 0, L_0x12aee10;  1 drivers
v0x12a8240_0 .net "ack", 0 0, v0x12a8d20_0;  alias, 1 drivers
v0x12a8300_0 .net "counting", 0 0, L_0x12b0670;  alias, 1 drivers
v0x12a83c0_0 .net "d", 0 0, v0x12a8e80_0;  alias, 1 drivers
v0x12a8480_0 .net "done", 0 0, L_0x12b0580;  alias, 1 drivers
v0x12a8750_0 .net "done_counting", 0 0, v0x12a8f20_0;  alias, 1 drivers
v0x12a8810_0 .net "shift_ena", 0 0, L_0x12b0870;  alias, 1 drivers
v0x12a88d0_0 .net "state", 9 0, v0x12a9180_0;  alias, 1 drivers
L_0x12aebc0 .part v0x12a9180_0, 6, 1;
L_0x12aecb0 .part v0x12a9180_0, 0, 1;
L_0x12aee10 .part v0x12a9180_0, 1, 1;
L_0x12af0c0 .part v0x12a9180_0, 3, 1;
L_0x12af4b0 .part v0x12a9180_0, 9, 1;
L_0x12af890 .part v0x12a9180_0, 0, 1;
L_0x12afa30 .part v0x12a9180_0, 7, 1;
L_0x12afad0 .part v0x12a9180_0, 8, 1;
L_0x12affd0 .part v0x12a9180_0, 8, 1;
L_0x12b00c0 .part v0x12a9180_0, 9, 1;
L_0x12b0580 .part v0x12a9180_0, 9, 1;
L_0x12b0670 .part v0x12a9180_0, 8, 1;
L_0x12b07d0 .part v0x12a9180_0, 4, 4;
L_0x12b0870 .reduce/or L_0x12b07d0;
S_0x12a8b30 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x126eba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x12a8d20_0 .var "ack", 0 0;
v0x12a8de0_0 .net "clk", 0 0, v0x12ae150_0;  1 drivers
v0x12a8e80_0 .var "d", 0 0;
v0x12a8f20_0 .var "done_counting", 0 0;
v0x12a8ff0_0 .var/2u "fail_onehot", 0 0;
v0x12a90e0_0 .var/2u "failed", 0 0;
v0x12a9180_0 .var "state", 9 0;
v0x12a9220_0 .net "tb_match", 0 0, L_0x12b56d0;  alias, 1 drivers
E_0x123e1b0 .event posedge, v0x12a8de0_0;
E_0x123ce70/0 .event negedge, v0x12a8de0_0;
E_0x123ce70/1 .event posedge, v0x12a8de0_0;
E_0x123ce70 .event/or E_0x123ce70/0, E_0x123ce70/1;
S_0x12a9380 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x126eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x12b0760 .functor AND 1, L_0x12b0b20, L_0x12b0bc0, C4<1>, C4<1>;
L_0x12b0e40 .functor AND 1, L_0x12b0d00, L_0x12b0da0, C4<1>, C4<1>;
L_0x12b0f50 .functor OR 1, L_0x12b0760, L_0x12b0e40, C4<0>, C4<0>;
L_0x12b11e0 .functor AND 1, L_0x12b1060, L_0x12b1140, C4<1>, C4<1>;
L_0x12b12f0 .functor OR 1, L_0x12b0f50, L_0x12b11e0, C4<0>, C4<0>;
L_0x12b1540 .functor AND 1, L_0x12b1450, v0x12a8e80_0, C4<1>, C4<1>;
L_0x12b16e0 .functor AND 1, L_0x12b1640, v0x12a8e80_0, C4<1>, C4<1>;
L_0x12b17a0 .functor OR 1, L_0x12b1540, L_0x12b16e0, C4<0>, C4<0>;
L_0x12b1a00 .functor AND 1, L_0x12b1900, v0x12a8e80_0, C4<1>, C4<1>;
L_0x12b1a70 .functor OR 1, L_0x12b17a0, L_0x12b1a00, C4<0>, C4<0>;
L_0x12b1de0 .functor AND 1, L_0x12b1c30, L_0x12b1cd0, C4<1>, C4<1>;
L_0x12b1f40 .functor AND 1, L_0x12b1ea0, v0x12a8f20_0, C4<1>, C4<1>;
L_0x12b2070 .functor OR 1, L_0x12b1de0, L_0x12b1f40, C4<0>, C4<0>;
L_0x12b1d70 .functor AND 1, L_0x12b21d0, L_0x12b22f0, C4<1>, C4<1>;
L_0x12b2000 .functor AND 1, L_0x12b1d70, L_0x12b2500, C4<1>, C4<1>;
L_0x12b2770 .functor AND 1, L_0x12b26d0, L_0x12b31f0, C4<1>, C4<1>;
L_0x12b2a00 .functor AND 1, L_0x12b2770, L_0x12b28c0, C4<1>, C4<1>;
L_0x12b2b10 .functor OR 1, L_0x12b2000, L_0x12b2a00, C4<0>, C4<0>;
L_0x12b2d60 .functor AND 1, L_0x12b2cc0, v0x12a8f20_0, C4<1>, C4<1>;
L_0x12b2f30 .functor OR 1, L_0x12b2b10, L_0x12b2d60, C4<0>, C4<0>;
L_0x12b31f0 .functor AND 1, L_0x12b2c20, v0x12a8d20_0, C4<1>, C4<1>;
L_0x12b3c30 .functor AND 1, L_0x12b34d0, L_0x12b3b40, C4<1>, C4<1>;
L_0x12b4070 .functor AND 1, L_0x12b3c30, L_0x12b3f80, C4<1>, C4<1>;
L_0x12b4400 .functor AND 1, L_0x12b4070, L_0x12b4310, C4<1>, C4<1>;
L_0x12b45e0 .functor OR 1, L_0x12b2960, L_0x12b4400, C4<0>, C4<0>;
L_0x12b4980 .functor OR 1, L_0x12b4740, L_0x12b48e0, C4<0>, C4<0>;
L_0x12b4d20 .functor OR 1, L_0x12b4980, L_0x12b4b70, C4<0>, C4<0>;
L_0x12b4ed0 .functor OR 1, L_0x12b4d20, L_0x12b4e30, C4<0>, C4<0>;
v0x12a9720_0 .net "B3_next", 0 0, L_0x12b0a30;  alias, 1 drivers
v0x12a97e0_0 .net "Count_next", 0 0, L_0x12b2070;  alias, 1 drivers
v0x12a98a0_0 .net "S1_next", 0 0, L_0x12b1a70;  alias, 1 drivers
v0x12a9970_0 .net "S_next", 0 0, L_0x12b12f0;  alias, 1 drivers
v0x12a9a30_0 .net "Wait_next", 0 0, L_0x12b2f30;  alias, 1 drivers
v0x12a9b40_0 .net *"_ivl_101", 0 0, L_0x12b4180;  1 drivers
v0x12a9c20_0 .net *"_ivl_103", 0 0, L_0x12b4310;  1 drivers
v0x12a9ce0_0 .net *"_ivl_105", 0 0, L_0x12b4400;  1 drivers
v0x12a9da0_0 .net *"_ivl_109", 0 0, L_0x12b4740;  1 drivers
v0x12a9e80_0 .net *"_ivl_11", 0 0, L_0x12b0da0;  1 drivers
v0x12a9f40_0 .net *"_ivl_111", 0 0, L_0x12b48e0;  1 drivers
v0x12aa020_0 .net *"_ivl_113", 0 0, L_0x12b4980;  1 drivers
v0x12aa0e0_0 .net *"_ivl_115", 0 0, L_0x12b4b70;  1 drivers
v0x12aa1c0_0 .net *"_ivl_117", 0 0, L_0x12b4d20;  1 drivers
v0x12aa280_0 .net *"_ivl_119", 0 0, L_0x12b4e30;  1 drivers
v0x12aa360_0 .net *"_ivl_13", 0 0, L_0x12b0e40;  1 drivers
v0x12aa420_0 .net *"_ivl_15", 0 0, L_0x12b0f50;  1 drivers
v0x12aa4e0_0 .net *"_ivl_17", 0 0, L_0x12b1060;  1 drivers
v0x12aa5c0_0 .net *"_ivl_19", 0 0, L_0x12b1140;  1 drivers
v0x12aa680_0 .net *"_ivl_21", 0 0, L_0x12b11e0;  1 drivers
v0x12aa740_0 .net *"_ivl_25", 0 0, L_0x12b1450;  1 drivers
v0x12aa820_0 .net *"_ivl_27", 0 0, L_0x12b1540;  1 drivers
v0x12aa8e0_0 .net *"_ivl_29", 0 0, L_0x12b1640;  1 drivers
v0x12aa9c0_0 .net *"_ivl_3", 0 0, L_0x12b0b20;  1 drivers
v0x12aaaa0_0 .net *"_ivl_31", 0 0, L_0x12b16e0;  1 drivers
v0x12aab60_0 .net *"_ivl_33", 0 0, L_0x12b17a0;  1 drivers
v0x12aac20_0 .net *"_ivl_35", 0 0, L_0x12b1900;  1 drivers
v0x12aad00_0 .net *"_ivl_37", 0 0, L_0x12b1a00;  1 drivers
v0x12aadc0_0 .net *"_ivl_41", 0 0, L_0x12b1c30;  1 drivers
v0x12aaea0_0 .net *"_ivl_43", 0 0, L_0x12b1cd0;  1 drivers
v0x12aaf60_0 .net *"_ivl_45", 0 0, L_0x12b1de0;  1 drivers
v0x12ab020_0 .net *"_ivl_47", 0 0, L_0x12b1ea0;  1 drivers
v0x12ab100_0 .net *"_ivl_49", 0 0, L_0x12b1f40;  1 drivers
v0x12ab3d0_0 .net *"_ivl_5", 0 0, L_0x12b0bc0;  1 drivers
v0x12ab490_0 .net *"_ivl_53", 0 0, L_0x12b21d0;  1 drivers
v0x12ab570_0 .net *"_ivl_55", 0 0, L_0x12b22f0;  1 drivers
v0x12ab630_0 .net *"_ivl_57", 0 0, L_0x12b1d70;  1 drivers
v0x12ab6f0_0 .net *"_ivl_59", 0 0, L_0x12b2500;  1 drivers
v0x12ab7b0_0 .net *"_ivl_61", 0 0, L_0x12b2000;  1 drivers
v0x12ab870_0 .net *"_ivl_63", 0 0, L_0x12b26d0;  1 drivers
v0x12ab950_0 .net *"_ivl_65", 0 0, L_0x12b2770;  1 drivers
v0x12aba10_0 .net *"_ivl_67", 0 0, L_0x12b28c0;  1 drivers
v0x12abad0_0 .net *"_ivl_69", 0 0, L_0x12b2a00;  1 drivers
v0x12abb90_0 .net *"_ivl_7", 0 0, L_0x12b0760;  1 drivers
v0x12abc50_0 .net *"_ivl_71", 0 0, L_0x12b2b10;  1 drivers
v0x12abd10_0 .net *"_ivl_73", 0 0, L_0x12b2cc0;  1 drivers
v0x12abdf0_0 .net *"_ivl_75", 0 0, L_0x12b2d60;  1 drivers
v0x12abeb0_0 .net *"_ivl_79", 0 0, L_0x12b2c20;  1 drivers
v0x12abf90_0 .net *"_ivl_83", 0 0, L_0x12b2960;  1 drivers
v0x12ac070_0 .net *"_ivl_85", 0 0, L_0x12b3370;  1 drivers
v0x12ac150_0 .net *"_ivl_87", 0 0, L_0x12b34d0;  1 drivers
v0x12ac210_0 .net *"_ivl_89", 0 0, L_0x12b35c0;  1 drivers
v0x12ac2f0_0 .net *"_ivl_9", 0 0, L_0x12b0d00;  1 drivers
v0x12ac3d0_0 .net *"_ivl_91", 0 0, L_0x12b3b40;  1 drivers
v0x12ac490_0 .net *"_ivl_93", 0 0, L_0x12b3c30;  1 drivers
v0x12ac550_0 .net *"_ivl_95", 0 0, L_0x12b3e00;  1 drivers
v0x12ac630_0 .net *"_ivl_97", 0 0, L_0x12b3f80;  1 drivers
v0x12ac6f0_0 .net *"_ivl_99", 0 0, L_0x12b4070;  1 drivers
v0x12ac7b0_0 .net "ack", 0 0, v0x12a8d20_0;  alias, 1 drivers
v0x12ac850_0 .net "counting", 0 0, L_0x12b45e0;  alias, 1 drivers
v0x12ac910_0 .net "d", 0 0, v0x12a8e80_0;  alias, 1 drivers
v0x12aca00_0 .net "done", 0 0, L_0x12b31f0;  alias, 1 drivers
v0x12acac0_0 .net "done_counting", 0 0, v0x12a8f20_0;  alias, 1 drivers
v0x12acbb0_0 .net "shift_ena", 0 0, L_0x12b4ed0;  alias, 1 drivers
v0x12acc70_0 .net "state", 9 0, v0x12a9180_0;  alias, 1 drivers
L_0x12b0a30 .part v0x12a9180_0, 6, 1;
L_0x12b0b20 .part v0x12a9180_0, 0, 1;
L_0x12b0bc0 .reduce/nor v0x12a8e80_0;
L_0x12b0d00 .part v0x12a9180_0, 1, 1;
L_0x12b0da0 .reduce/nor v0x12a8e80_0;
L_0x12b1060 .part v0x12a9180_0, 2, 1;
L_0x12b1140 .reduce/nor v0x12a8e80_0;
L_0x12b1450 .part v0x12a9180_0, 0, 1;
L_0x12b1640 .part v0x12a9180_0, 1, 1;
L_0x12b1900 .part v0x12a9180_0, 2, 1;
L_0x12b1c30 .part v0x12a9180_0, 7, 1;
L_0x12b1cd0 .reduce/nor v0x12a8f20_0;
L_0x12b1ea0 .part v0x12a9180_0, 7, 1;
L_0x12b21d0 .part v0x12a9180_0, 9, 1;
L_0x12b22f0 .reduce/nor L_0x12b31f0;
L_0x12b2500 .reduce/nor v0x12a8d20_0;
L_0x12b26d0 .part v0x12a9180_0, 9, 1;
L_0x12b28c0 .reduce/nor v0x12a8d20_0;
L_0x12b2cc0 .part v0x12a9180_0, 8, 1;
L_0x12b2c20 .part v0x12a9180_0, 9, 1;
L_0x12b2960 .part v0x12a9180_0, 8, 1;
L_0x12b3370 .part v0x12a9180_0, 4, 1;
L_0x12b34d0 .reduce/nor L_0x12b3370;
L_0x12b35c0 .part v0x12a9180_0, 5, 1;
L_0x12b3b40 .reduce/nor L_0x12b35c0;
L_0x12b3e00 .part v0x12a9180_0, 6, 1;
L_0x12b3f80 .reduce/nor L_0x12b3e00;
L_0x12b4180 .part v0x12a9180_0, 7, 1;
L_0x12b4310 .reduce/nor L_0x12b4180;
L_0x12b4740 .part v0x12a9180_0, 4, 1;
L_0x12b48e0 .part v0x12a9180_0, 5, 1;
L_0x12b4b70 .part v0x12a9180_0, 6, 1;
L_0x12b4e30 .part v0x12a9180_0, 7, 1;
S_0x12ad310 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x126eba0;
 .timescale -12 -12;
E_0x123c800 .event anyedge, v0x12ae980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ae980_0;
    %nor/r;
    %assign/vec4 v0x12ae980_0, 0;
    %wait E_0x123c800;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12a8b30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a90e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12a8ff0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x12a8b30;
T_2 ;
    %wait E_0x123ce70;
    %load/vec4 v0x12a9220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12a90e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12a8b30;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12a8d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12a8f20_0, 0;
    %assign/vec4 v0x12a8e80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x12a9180_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x123ce70;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x12a8d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12a8f20_0, 0, 1;
    %store/vec4 v0x12a8e80_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12a9180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x123e1b0;
    %load/vec4 v0x12a90e0_0;
    %assign/vec4 v0x12a8ff0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x123ce70;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x12a8d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12a8f20_0, 0, 1;
    %store/vec4 v0x12a8e80_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x12a9180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x123e1b0;
    %load/vec4 v0x12a8ff0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x12a90e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x126eba0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae980_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x126eba0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ae150_0;
    %inv;
    %store/vec4 v0x12ae150_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x126eba0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12a8de0_0, v0x12aeaf0_0, v0x12ae3c0_0, v0x12ae460_0, v0x12ae0b0_0, v0x12ae840_0, v0x12ad5f0_0, v0x12ad530_0, v0x12ada60_0, v0x12ad990_0, v0x12ad8c0_0, v0x12ad7d0_0, v0x12ad730_0, v0x12ad690_0, v0x12adc00_0, v0x12adb30_0, v0x12ae5d0_0, v0x12ae500_0, v0x12ae2f0_0, v0x12ae220_0, v0x12ae770_0, v0x12ae6a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x126eba0;
T_7 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x126eba0;
T_8 ;
    %wait E_0x123ce70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ae8e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
    %load/vec4 v0x12aea20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ae8e0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12ad5f0_0;
    %load/vec4 v0x12ad5f0_0;
    %load/vec4 v0x12ad530_0;
    %xor;
    %load/vec4 v0x12ad5f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x12ada60_0;
    %load/vec4 v0x12ada60_0;
    %load/vec4 v0x12ad990_0;
    %xor;
    %load/vec4 v0x12ada60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x12ad8c0_0;
    %load/vec4 v0x12ad8c0_0;
    %load/vec4 v0x12ad7d0_0;
    %xor;
    %load/vec4 v0x12ad8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x12ad730_0;
    %load/vec4 v0x12ad730_0;
    %load/vec4 v0x12ad690_0;
    %xor;
    %load/vec4 v0x12ad730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x12adc00_0;
    %load/vec4 v0x12adc00_0;
    %load/vec4 v0x12adb30_0;
    %xor;
    %load/vec4 v0x12adc00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x12ae5d0_0;
    %load/vec4 v0x12ae5d0_0;
    %load/vec4 v0x12ae500_0;
    %xor;
    %load/vec4 v0x12ae5d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x12ae2f0_0;
    %load/vec4 v0x12ae2f0_0;
    %load/vec4 v0x12ae220_0;
    %xor;
    %load/vec4 v0x12ae2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x12ae770_0;
    %load/vec4 v0x12ae770_0;
    %load/vec4 v0x12ae6a0_0;
    %xor;
    %load/vec4 v0x12ae770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x12ae8e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ae8e0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/review2015_fsmonehot/iter6/response2/top_module.sv";
