Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 03:15:09 2020
| Host         : Amrish running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
| Design       : au_top_0
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 123
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered     | 1          |
| SYNTH-12  | Warning  | DSP input not registered      | 1          |
| TIMING-16 | Warning  | Large setup violation         | 55         |
| TIMING-18 | Warning  | Missing input or output delay | 66         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance manual_tester/alu/arithmeticUnit/s1 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance auto_tester/test_18/alu/arithmeticUnit/s0 is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[16]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[17]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[18]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[19]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[12]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[13]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[14]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[15]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[10]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[11]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[8]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[9]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/alu/arithmeticUnit/s0/RSTP (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[10]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[13]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[14]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[15]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[16]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.406 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[17]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[11]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[12]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[4]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[5]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[6]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[7]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[8]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[9]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[0]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[1]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[2]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[3]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[4]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[5]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[6]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.865 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/timer/M_ctr_q_reg[7]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[0]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[1]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[2]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.010 ns between reset_cond/M_stage_q_reg[3]/C (clocked by clk_0) and auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[3]/R (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -31.131 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[1]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -31.176 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[2]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -31.290 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[3]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -31.362 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[10]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -31.387 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[4]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -31.407 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[5]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -31.528 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[6]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -31.648 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[14]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -31.722 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[12]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -31.874 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[7]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -31.895 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[8]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -31.993 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[9]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -32.019 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[15]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -32.104 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[13]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -32.222 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[11]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -32.865 ns between manual_tester/M_b_q_reg[0]/C (clocked by clk_0) and manual_tester/M_out_q_reg[0]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on io_button[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on io_button[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on io_button[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on io_button[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on io_button[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on io_dip[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on io_dip[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on io_dip[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on io_dip[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on io_dip[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on io_dip[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on io_dip[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on io_dip[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on io_dip[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on io_dip[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on io_dip[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on io_dip[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on io_dip[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on io_dip[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on io_dip[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on io_dip[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on io_dip[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on io_dip[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on io_dip[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on io_dip[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on io_dip[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on io_dip[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on io_dip[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on io_dip[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on io_led[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on io_led[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on io_led[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on io_led[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on io_led[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on io_led[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on io_led[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on io_led[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on io_led[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on io_led[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on io_led[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on io_led[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on io_led[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on io_led[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on io_led[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on io_led[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on io_seg[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on io_seg[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on io_seg[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on io_seg[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on io_seg[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on io_seg[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on io_seg[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on io_seg[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on io_sel[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on io_sel[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on io_sel[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on io_sel[3] relative to clock(s) clk_0
Related violations: <none>


