

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:07:28 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       44| 0.400 us | 0.440 us |   40|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       15|       18|         5|          -|          -|     3|    no    |
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 5 
4 --> 5 
5 --> 6 7 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_8.cpp:8]   --->   Operation 13 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_0 = phi i5 [ 10, %0 ], [ %add_ln18_3, %5 ]" [fir11_sec2_8.cpp:18]   --->   Operation 15 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0_0_cast = sext i5 %i_0_0 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 16 'sext' 'i_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp sgt i5 %i_0_0, 0" [fir11_sec2_8.cpp:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %2, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln18 = add i5 %i_0_0, -1" [fir11_sec2_8.cpp:18]   --->   Operation 20 'add' 'add_ln18' <Predicate = (icmp_ln17)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %add_ln18 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 21 'zext' 'zext_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 22 'getelementptr' 'shift_reg_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 23 'load' 'shift_reg_load' <Predicate = (icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln17_1 = icmp sgt i5 %add_ln18, 0" [fir11_sec2_8.cpp:17]   --->   Operation 24 'icmp' 'icmp_ln17_1' <Predicate = (icmp_ln17)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir11_sec2_8.cpp:17]   --->   Operation 25 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 26 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %i_0_0_cast to i64" [fir11_sec2_8.cpp:18]   --->   Operation 27 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1" [fir11_sec2_8.cpp:18]   --->   Operation 28 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_1, label %3, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln18_1 = add i5 %i_0_0, -2" [fir11_sec2_8.cpp:18]   --->   Operation 31 'add' 'add_ln18_1' <Predicate = (icmp_ln17_1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i5 %add_ln18_1 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 32 'sext' 'sext_ln18' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 33 'zext' 'zext_ln18_2' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_addr_4 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_2" [fir11_sec2_8.cpp:18]   --->   Operation 34 'getelementptr' 'shift_reg_addr_4' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 35 'load' 'shift_reg_load_4' <Predicate = (icmp_ln17_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln17_2 = icmp sgt i5 %add_ln18_1, 0" [fir11_sec2_8.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17_2' <Predicate = (icmp_ln17_1)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 37 [1/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 37 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 38 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_4, i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_2, label %4, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.87ns)   --->   "%add_ln18_2 = add i5 -3, %i_0_0" [fir11_sec2_8.cpp:18]   --->   Operation 40 'add' 'add_ln18_2' <Predicate = (icmp_ln17_2)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i5 %add_ln18_2 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 41 'sext' 'sext_ln18_1' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_1 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 42 'zext' 'zext_ln18_3' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_addr_5 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_3" [fir11_sec2_8.cpp:18]   --->   Operation 43 'getelementptr' 'shift_reg_addr_5' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_5, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 44 'load' 'shift_reg_load_2' <Predicate = (icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %i_0_0 to i4" [fir11_sec2_8.cpp:18]   --->   Operation 45 'trunc' 'trunc_ln18' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.86ns)   --->   "%add_ln18_4 = add i4 -3, %trunc_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 46 'add' 'add_ln18_4' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_5, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 47 'load' 'shift_reg_load_2' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 48 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_2, i32* %shift_reg_addr_4, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 48 'store' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 49 [1/1] (0.88ns)   --->   "%icmp_ln17_3 = icmp sgt i4 %add_ln18_4, 0" [fir11_sec2_8.cpp:17]   --->   Operation 49 'icmp' 'icmp_ln17_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_3, label %5, label %6" [fir11_sec2_8.cpp:17]   --->   Operation 50 'br' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln18_3 = add i5 %i_0_0, -4" [fir11_sec2_8.cpp:18]   --->   Operation 51 'add' 'add_ln18_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i5 %add_ln18_3 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 52 'sext' 'sext_ln18_2' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_2 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 53 'zext' 'zext_ln18_4' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%shift_reg_addr_3 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_4" [fir11_sec2_8.cpp:18]   --->   Operation 54 'getelementptr' 'shift_reg_addr_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 55 'load' 'shift_reg_load_3' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 56 [1/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 56 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 57 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_3, i32* %shift_reg_addr_5, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.79>
ST_7 : Operation 59 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:20]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 60 [1/1] (0.75ns)   --->   "br label %7" [fir11_sec2_8.cpp:24]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.75>

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %6 ], [ %acc, %8 ]"   --->   Operation 61 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %6 ], [ %i, %8 ]"   --->   Operation 62 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i5 %i_1 to i32" [fir11_sec2_8.cpp:24]   --->   Operation 63 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir11_sec2_8.cpp:24]   --->   Operation 64 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp, label %9, label %8" [fir11_sec2_8.cpp:24]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %sext_ln24 to i64" [fir11_sec2_8.cpp:25]   --->   Operation 67 'zext' 'zext_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 68 'getelementptr' 'shift_reg_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 69 'load' 'shift_reg_load_1' <Predicate = (!tmp)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 70 'getelementptr' 'c1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 71 'load' 'c1_load' <Predicate = (!tmp)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_8 : Operation 72 [1/1] (0.87ns)   --->   "%i = add i5 %i_1, -1" [fir11_sec2_8.cpp:24]   --->   Operation 72 'add' 'i' <Predicate = (!tmp)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_8.cpp:27]   --->   Operation 73 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_8.cpp:29]   --->   Operation 74 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.43>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [fir11_sec2_8.cpp:24]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 76 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 77 [1/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 77 'load' 'c1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i10 %c1_load to i32" [fir11_sec2_8.cpp:25]   --->   Operation 78 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (3.88ns)   --->   "%mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 79 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (1.20ns)   --->   "%acc = add nsw i32 %mul_ln25, %acc_0" [fir11_sec2_8.cpp:25]   --->   Operation 80 'add' 'acc' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %7" [fir11_sec2_8.cpp:24]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_0', fir11_sec2_8.cpp:18) with incoming values : ('add_ln18_3', fir11_sec2_8.cpp:18) [13]  (0.755 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i_0_0', fir11_sec2_8.cpp:18) with incoming values : ('add_ln18_3', fir11_sec2_8.cpp:18) [13]  (0 ns)
	'add' operation ('add_ln18', fir11_sec2_8.cpp:18) [20]  (0.878 ns)
	'icmp' operation ('icmp_ln17_1', fir11_sec2_8.cpp:17) [27]  (0.877 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'add' operation ('add_ln18_1', fir11_sec2_8.cpp:18) [30]  (0.878 ns)
	'icmp' operation ('icmp_ln17_2', fir11_sec2_8.cpp:17) [36]  (0.877 ns)

 <State 4>: 1.67ns
The critical path consists of the following:
	'add' operation ('add_ln18_2', fir11_sec2_8.cpp:18) [40]  (0.878 ns)
	'getelementptr' operation ('shift_reg_addr_5', fir11_sec2_8.cpp:18) [44]  (0 ns)
	'load' operation ('shift_reg_load_2', fir11_sec2_8.cpp:18) on array 'shift_reg' [45]  (0.79 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	'add' operation ('add_ln18_4', fir11_sec2_8.cpp:18) [41]  (0.868 ns)
	'icmp' operation ('icmp_ln17_3', fir11_sec2_8.cpp:17) [47]  (0.884 ns)

 <State 6>: 1.58ns
The critical path consists of the following:
	'load' operation ('shift_reg_load_3', fir11_sec2_8.cpp:18) on array 'shift_reg' [54]  (0.79 ns)
	'store' operation ('store_ln18', fir11_sec2_8.cpp:18) of variable 'shift_reg_load_3', fir11_sec2_8.cpp:18 on array 'shift_reg' [55]  (0.79 ns)

 <State 7>: 0.79ns
The critical path consists of the following:
	'store' operation ('store_ln20', fir11_sec2_8.cpp:20) of variable 'x', fir11_sec2_8.cpp:8 on array 'shift_reg' [58]  (0.79 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fir11_sec2_8.cpp:24) [62]  (0 ns)
	'getelementptr' operation ('c1_addr', fir11_sec2_8.cpp:25) [72]  (0 ns)
	'load' operation ('c1_load', fir11_sec2_8.cpp:25) on array 'c1' [73]  (1.35 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'load' operation ('c1_load', fir11_sec2_8.cpp:25) on array 'c1' [73]  (1.35 ns)
	'mul' operation ('mul_ln25', fir11_sec2_8.cpp:25) [75]  (3.88 ns)
	'add' operation ('acc', fir11_sec2_8.cpp:25) [76]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
