
*** Running vivado
    with args -log MNIST_Solver.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MNIST_Solver.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MNIST_Solver.tcl -notrace
Command: link_design -top MNIST_Solver -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.dcp' for cell 'C1/conv_channels_gen[0].kernel/M0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.dcp' for cell 'C1/conv_channels_gen[0].kernel/M0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'GA/global_avg_gen[0].mult'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.dcp' for cell 'conv_2_obuf_gen[0].c2_obuf/ram'
INFO: [Netlist 29-17] Analyzing 1001 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1737.973 ; gain = 0.000 ; free physical = 9833 ; free virtual = 23175
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1737.973 ; gain = 403.879 ; free physical = 9832 ; free virtual = 23175
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1769.988 ; gain = 32.016 ; free physical = 9823 ; free virtual = 23166

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fb889e1d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2249.488 ; gain = 479.500 ; free physical = 9410 ; free virtual = 22753

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fb889e1d

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9451 ; free virtual = 22794
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fd7ed256

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9451 ; free virtual = 22794
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17190e1dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9452 ; free virtual = 22795
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17190e1dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9452 ; free virtual = 22795
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1453535d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9454 ; free virtual = 22797
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1453535d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9454 ; free virtual = 22797
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9454 ; free virtual = 22797
Ending Logic Optimization Task | Checksum: 1453535d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2327.488 ; gain = 0.000 ; free physical = 9454 ; free virtual = 22797

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.731 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1453535d9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9369 ; free virtual = 22718
Ending Power Optimization Task | Checksum: 1453535d9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.621 ; gain = 296.133 ; free physical = 9380 ; free virtual = 22729

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1453535d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9385 ; free virtual = 22733

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9386 ; free virtual = 22735
Ending Netlist Obfuscation Task | Checksum: 1453535d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9386 ; free virtual = 22735
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.621 ; gain = 885.648 ; free physical = 9386 ; free virtual = 22735
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9386 ; free virtual = 22735
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9384 ; free virtual = 22731
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9384 ; free virtual = 22736
INFO: [runtcl-4] Executing : report_drc -file MNIST_Solver_drc_opted.rpt -pb MNIST_Solver_drc_opted.pb -rpx MNIST_Solver_drc_opted.rpx
Command: report_drc -file MNIST_Solver_drc_opted.rpt -pb MNIST_Solver_drc_opted.pb -rpx MNIST_Solver_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9382 ; free virtual = 22734
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6d24ae49

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9382 ; free virtual = 22734
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9382 ; free virtual = 22734

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 186cad4e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9358 ; free virtual = 22710

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e8b83632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9339 ; free virtual = 22691

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e8b83632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9339 ; free virtual = 22691
Phase 1 Placer Initialization | Checksum: 1e8b83632

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9339 ; free virtual = 22691

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 252017c52

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9335 ; free virtual = 22687

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 6 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[3].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[5].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[4].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell C2/conv_channels_gen[4].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-666] Processed cell C1/conv_channels_gen[1].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[2].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 195 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9324 ; free virtual = 22676
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9324 ; free virtual = 22676

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |          195  |              0  |                     5  |           0  |           1  |  00:00:05  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          195  |              0  |                     5  |           0  |           5  |  00:00:05  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17b3e3227

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9324 ; free virtual = 22676
Phase 2 Global Placement | Checksum: 113462d88

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9325 ; free virtual = 22678

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 113462d88

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9325 ; free virtual = 22678

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25357e427

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9324 ; free virtual = 22676

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c9494d13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9324 ; free virtual = 22676

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d44dbacc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9324 ; free virtual = 22676

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20d290b57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9318 ; free virtual = 22670

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b43605af

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9318 ; free virtual = 22670

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14e5e5520

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9318 ; free virtual = 22670
Phase 3 Detail Placement | Checksum: 14e5e5520

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9318 ; free virtual = 22671

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f37d6133

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net C2/conv_channels_gen[19].kernel/reset_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f37d6133

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9325 ; free virtual = 22678
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.473. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20cf0c013

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22675
Phase 4.1 Post Commit Optimization | Checksum: 20cf0c013

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22675

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20cf0c013

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22676

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20cf0c013

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22676

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22676
Phase 4.4 Final Placement Cleanup | Checksum: 181b9aab6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22676
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 181b9aab6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9323 ; free virtual = 22676
Ending Placer Task | Checksum: 13bc04501

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9338 ; free virtual = 22690
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9338 ; free virtual = 22690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9338 ; free virtual = 22690
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9316 ; free virtual = 22676
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9308 ; free virtual = 22677
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9328 ; free virtual = 22689
INFO: [runtcl-4] Executing : report_io -file MNIST_Solver_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9320 ; free virtual = 22681
INFO: [runtcl-4] Executing : report_utilization -file MNIST_Solver_utilization_placed.rpt -pb MNIST_Solver_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MNIST_Solver_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9328 ; free virtual = 22689
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d267a0d3 ConstDB: 0 ShapeSum: 6958a42e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f6c28e94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9176 ; free virtual = 22537
Post Restoration Checksum: NetGraph: 1c6d6f52 NumContArr: da551f42 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6c28e94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9145 ; free virtual = 22506

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6c28e94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9129 ; free virtual = 22490

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6c28e94

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2623.621 ; gain = 0.000 ; free physical = 9129 ; free virtual = 22490
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17ea1d49e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2651.363 ; gain = 27.742 ; free physical = 9112 ; free virtual = 22473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.494  | TNS=0.000  | WHS=-0.357 | THS=-271.427|

Phase 2 Router Initialization | Checksum: 19e0dab83

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2651.363 ; gain = 27.742 ; free physical = 9110 ; free virtual = 22471

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22dde79df

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9100 ; free virtual = 22462

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1003
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.098  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12fb4ee40

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9089 ; free virtual = 22450
Phase 4 Rip-up And Reroute | Checksum: 12fb4ee40

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9089 ; free virtual = 22450

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10031d8bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.108  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10031d8bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10031d8bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453
Phase 5 Delay and Skew Optimization | Checksum: 10031d8bc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 5e5ed551

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.108  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 129dc9cd8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453
Phase 6 Post Hold Fix | Checksum: 129dc9cd8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.9718 %
  Global Horizontal Routing Utilization  = 3.91702 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 4e6853fe

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4e6853fe

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9091 ; free virtual = 22452

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10521f6d5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9090 ; free virtual = 22451

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.108  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10521f6d5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9092 ; free virtual = 22453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9117 ; free virtual = 22478

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2658.863 ; gain = 35.242 ; free physical = 9117 ; free virtual = 22478
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.863 ; gain = 0.000 ; free physical = 9117 ; free virtual = 22478
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.863 ; gain = 0.000 ; free physical = 9097 ; free virtual = 22465
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2658.863 ; gain = 0.000 ; free physical = 9079 ; free virtual = 22462
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2658.863 ; gain = 0.000 ; free physical = 9114 ; free virtual = 22485
INFO: [runtcl-4] Executing : report_drc -file MNIST_Solver_drc_routed.rpt -pb MNIST_Solver_drc_routed.pb -rpx MNIST_Solver_drc_routed.rpx
Command: report_drc -file MNIST_Solver_drc_routed.rpt -pb MNIST_Solver_drc_routed.pb -rpx MNIST_Solver_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MNIST_Solver_methodology_drc_routed.rpt -pb MNIST_Solver_methodology_drc_routed.pb -rpx MNIST_Solver_methodology_drc_routed.rpx
Command: report_methodology -file MNIST_Solver_methodology_drc_routed.rpt -pb MNIST_Solver_methodology_drc_routed.pb -rpx MNIST_Solver_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MNIST_Solver_power_routed.rpt -pb MNIST_Solver_power_summary_routed.pb -rpx MNIST_Solver_power_routed.rpx
Command: report_power -file MNIST_Solver_power_routed.rpt -pb MNIST_Solver_power_summary_routed.pb -rpx MNIST_Solver_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MNIST_Solver_route_status.rpt -pb MNIST_Solver_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MNIST_Solver_timing_summary_routed.rpt -pb MNIST_Solver_timing_summary_routed.pb -rpx MNIST_Solver_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MNIST_Solver_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MNIST_Solver_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MNIST_Solver_bus_skew_routed.rpt -pb MNIST_Solver_bus_skew_routed.pb -rpx MNIST_Solver_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 16:04:05 2021...
