Information: Updating graph... (UID-83)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Sun Feb 24 11:09:28 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          4.98
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        316
  Leaf Cell Count:              51261
  Buf/Inv Cell Count:            2739
  Buf Cell Count:                1075
  Inv Cell Count:                1664
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     34237
  Sequential Cell Count:        17024
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    85178.649130
  Noncombinational Area:
                        112457.707108
  Buf/Inv Area:           4827.719447
  Total Buffer Area:          2635.98
  Total Inverter Area:        2191.74
  Macro/Black Box Area:      0.000000
  Net Area:             123764.478016
  -----------------------------------
  Cell Area:            197636.356237
  Design Area:          321400.834253


  Design Rules
  -----------------------------------
  Total Number of Nets:         51554
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               7
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   10.27
  Logic Optimization:                 43.00
  Mapping Optimization:             1030.42
  -----------------------------------------
  Overall Compile Time:             1352.43
  Overall Compile Wall Clock Time:  1366.10

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
