#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct 31 14:57:31 2022
# Process ID: 12244
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1
# Command line: vivado.exe -log intellight_v2_action_ram_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source intellight_v2_action_ram_wrapper_0_0.tcl
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/intellight_v2_action_ram_wrapper_0_0.vds
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
source intellight_v2_action_ram_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1382.562 ; gain = 615.008
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/ip 
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1412.664 ; gain = 4.992
Command: synth_design -top intellight_v2_action_ram_wrapper_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8544
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'intellight_v2_action_ram_wrapper_0_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_action_ram_wrapper_0_0/synth/intellight_v2_action_ram_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'action_ram_wrapper' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'action_ram' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:12]
INFO: [Synth 8-6157] synthesizing module 'action_ram_blk_mem_gen_0_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_blk_mem_gen_0_0' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_blk_mem_gen_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'action_ram_blk_mem_gen_0_0' is unconnected for instance 'action_ram_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:74]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'action_ram_blk_mem_gen_0_0' is unconnected for instance 'action_ram_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:74]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'action_ram_blk_mem_gen_0_0' is unconnected for instance 'action_ram_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:74]
WARNING: [Synth 8-7023] instance 'action_ram_0' of module 'action_ram_blk_mem_gen_0_0' has 16 connections declared, but only 13 given [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:74]
INFO: [Synth 8-6157] synthesizing module 'action_ram_action_ram_0_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_action_ram_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_action_ram_0_0' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_action_ram_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'action_ram_action_ram_0_0' is unconnected for instance 'action_ram_1' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:88]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'action_ram_action_ram_0_0' is unconnected for instance 'action_ram_1' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:88]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'action_ram_action_ram_0_0' is unconnected for instance 'action_ram_1' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:88]
WARNING: [Synth 8-7023] instance 'action_ram_1' of module 'action_ram_action_ram_0_0' has 16 connections declared, but only 13 given [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:88]
INFO: [Synth 8-6157] synthesizing module 'action_ram_action_ram_0_1' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_action_ram_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_action_ram_0_1' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_action_ram_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'action_ram_action_ram_0_1' is unconnected for instance 'action_ram_2' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:102]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'action_ram_action_ram_0_1' is unconnected for instance 'action_ram_2' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:102]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'action_ram_action_ram_0_1' is unconnected for instance 'action_ram_2' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:102]
WARNING: [Synth 8-7023] instance 'action_ram_2' of module 'action_ram_action_ram_0_1' has 16 connections declared, but only 13 given [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:102]
INFO: [Synth 8-6157] synthesizing module 'action_ram_action_ram_1_0' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_action_ram_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_action_ram_1_0' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/.Xil/Vivado-12244-DESKTOP-FRUK6JR/realtime/action_ram_action_ram_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'douta' of module 'action_ram_action_ram_1_0' is unconnected for instance 'action_ram_3' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:116]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'action_ram_action_ram_1_0' is unconnected for instance 'action_ram_3' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:116]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'action_ram_action_ram_1_0' is unconnected for instance 'action_ram_3' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:116]
WARNING: [Synth 8-7023] instance 'action_ram_3' of module 'action_ram_action_ram_1_0' has 16 connections declared, but only 13 given [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:116]
INFO: [Synth 8-6157] synthesizing module 'action_ram_const_1_1bit_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_const_1_1bit_0/synth/action_ram_const_1_1bit_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_const_1_1bit_0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_const_1_1bit_0/synth/action_ram_const_1_1bit_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'action_ram_xlconstant_0_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_xlconstant_0_0/synth/action_ram_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_xlconstant_0_0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_xlconstant_0_0/synth/action_ram_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'action_ram' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/synth/action_ram.v:12]
INFO: [Synth 8-6155] done synthesizing module 'action_ram_wrapper' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'intellight_v2_action_ram_wrapper_0_0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_action_ram_wrapper_0_0/synth/intellight_v2_action_ram_wrapper_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_blk_mem_gen_0_0/action_ram_blk_mem_gen_0_0/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_0'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_blk_mem_gen_0_0/action_ram_blk_mem_gen_0_0/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_0'
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_0_0/action_ram_action_ram_0_0/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_1'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_0_0/action_ram_action_ram_0_0/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_1'
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_0_1/action_ram_action_ram_0_1/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_2'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_0_1/action_ram_action_ram_0_1/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_2'
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_1_0/action_ram_action_ram_1_0/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_3'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_1_0/action_ram_action_ram_1_0/action_ram_action_ram_0_1_in_context.xdc] for cell 'inst/action_ram_i/action_ram_3'
Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i/action_ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i/action_ram_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i/action_ram_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i/action_ram_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i/const_1_1bit. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/action_ram_i/const_0_8bit. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:01 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:11 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |action_ram_blk_mem_gen_0_0 |         1|
|2     |action_ram_action_ram_0_0  |         1|
|3     |action_ram_action_ram_0_1  |         1|
|4     |action_ram_action_ram_1_0  |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |action_ram_action_ram_0  |     2|
|3     |action_ram_action_ram_1  |     1|
|4     |action_ram_blk_mem_gen_0 |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 1412.664 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7a258635
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:31 . Memory (MB): peak = 1412.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/intellight_v2_action_ram_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP intellight_v2_action_ram_wrapper_0_0, cache-ID = a9e2e26585ff88d3
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_action_ram_wrapper_0_0_synth_1/intellight_v2_action_ram_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file intellight_v2_action_ram_wrapper_0_0_utilization_synth.rpt -pb intellight_v2_action_ram_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 14:59:58 2022...
