--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MichaelsFPGAVision.twx MichaelsFPGAVision.ncd -o
MichaelsFPGAVision.twr MichaelsFPGAVision.pcf -ucf UCF.ucf

Design file:              MichaelsFPGAVision.ncd
Physical constraint file: MichaelsFPGAVision.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "CLKIN" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.398ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_149/I_36_289 (SLICE_X39Y25.CIN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_237 (FF)
  Destination:          XLXI_149/I_36_289 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_237 to XLXI_149/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.YQ      Tcko                  0.720   XLXI_149/Q<2>
                                                       XLXI_149/I_36_237
    SLICE_X39Y23.G2      net (fanout=1)        1.506   XLXI_149/Q<3>
    SLICE_X39Y23.COUT    Topcyg                1.039   XLXI_149/Q<2>
                                                       XLXI_149/Q<3>_rt
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.COUT    Tbyp                  0.128   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_272
    SLICE_X39Y25.CIN     net (fanout=1)        0.000   XLXI_149/I_36_272/O
    SLICE_X39Y25.CLK     Tcinck                1.005   XLXI_149/Q<6>
                                                       XLXI_149/I_36_285
                                                       XLXI_149/I_36_291
                                                       XLXI_149/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (2.892ns logic, 1.506ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_35 (FF)
  Destination:          XLXI_149/I_36_289 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_35 to XLXI_149/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.YQ      Tcko                  0.720   XLXI_149/Q<0>
                                                       XLXI_149/I_36_35
    SLICE_X39Y22.G2      net (fanout=1)        0.516   XLXI_149/Q<1>
    SLICE_X39Y22.COUT    Topcyg                1.039   XLXI_149/Q<0>
                                                       XLXI_149/Q<1>_rt
                                                       XLXI_149/I_36_26
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   XLXI_149/I_36_26/O
    SLICE_X39Y23.COUT    Tbyp                  0.128   XLXI_149/Q<2>
                                                       XLXI_149/I_36_233
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.COUT    Tbyp                  0.128   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_272
    SLICE_X39Y25.CIN     net (fanout=1)        0.000   XLXI_149/I_36_272/O
    SLICE_X39Y25.CLK     Tcinck                1.005   XLXI_149/Q<6>
                                                       XLXI_149/I_36_285
                                                       XLXI_149/I_36_291
                                                       XLXI_149/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (3.020ns logic, 0.516ns route)
                                                       (85.4% logic, 14.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_263 (FF)
  Destination:          XLXI_149/I_36_289 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_263 to XLXI_149/I_36_289
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.YQ      Tcko                  0.720   XLXI_149/Q<4>
                                                       XLXI_149/I_36_263
    SLICE_X39Y24.G1      net (fanout=1)        0.686   XLXI_149/Q<5>
    SLICE_X39Y24.COUT    Topcyg                1.039   XLXI_149/Q<4>
                                                       XLXI_149/Q<5>_rt
                                                       XLXI_149/I_36_272
    SLICE_X39Y25.CIN     net (fanout=1)        0.000   XLXI_149/I_36_272/O
    SLICE_X39Y25.CLK     Tcinck                1.005   XLXI_149/Q<6>
                                                       XLXI_149/I_36_285
                                                       XLXI_149/I_36_291
                                                       XLXI_149/I_36_289
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (2.764ns logic, 0.686ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_149/I_36_276 (SLICE_X39Y25.CIN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_237 (FF)
  Destination:          XLXI_149/I_36_276 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_237 to XLXI_149/I_36_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.YQ      Tcko                  0.720   XLXI_149/Q<2>
                                                       XLXI_149/I_36_237
    SLICE_X39Y23.G2      net (fanout=1)        1.506   XLXI_149/Q<3>
    SLICE_X39Y23.COUT    Topcyg                1.039   XLXI_149/Q<2>
                                                       XLXI_149/Q<3>_rt
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.COUT    Tbyp                  0.128   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_272
    SLICE_X39Y25.CIN     net (fanout=1)        0.000   XLXI_149/I_36_272/O
    SLICE_X39Y25.CLK     Tcinck                0.986   XLXI_149/Q<6>
                                                       XLXI_149/I_36_278
                                                       XLXI_149/I_36_276
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (2.873ns logic, 1.506ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_35 (FF)
  Destination:          XLXI_149/I_36_276 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_35 to XLXI_149/I_36_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.YQ      Tcko                  0.720   XLXI_149/Q<0>
                                                       XLXI_149/I_36_35
    SLICE_X39Y22.G2      net (fanout=1)        0.516   XLXI_149/Q<1>
    SLICE_X39Y22.COUT    Topcyg                1.039   XLXI_149/Q<0>
                                                       XLXI_149/Q<1>_rt
                                                       XLXI_149/I_36_26
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   XLXI_149/I_36_26/O
    SLICE_X39Y23.COUT    Tbyp                  0.128   XLXI_149/Q<2>
                                                       XLXI_149/I_36_233
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.COUT    Tbyp                  0.128   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_272
    SLICE_X39Y25.CIN     net (fanout=1)        0.000   XLXI_149/I_36_272/O
    SLICE_X39Y25.CLK     Tcinck                0.986   XLXI_149/Q<6>
                                                       XLXI_149/I_36_278
                                                       XLXI_149/I_36_276
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (3.001ns logic, 0.516ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_263 (FF)
  Destination:          XLXI_149/I_36_276 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_263 to XLXI_149/I_36_276
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.YQ      Tcko                  0.720   XLXI_149/Q<4>
                                                       XLXI_149/I_36_263
    SLICE_X39Y24.G1      net (fanout=1)        0.686   XLXI_149/Q<5>
    SLICE_X39Y24.COUT    Topcyg                1.039   XLXI_149/Q<4>
                                                       XLXI_149/Q<5>_rt
                                                       XLXI_149/I_36_272
    SLICE_X39Y25.CIN     net (fanout=1)        0.000   XLXI_149/I_36_272/O
    SLICE_X39Y25.CLK     Tcinck                0.986   XLXI_149/Q<6>
                                                       XLXI_149/I_36_278
                                                       XLXI_149/I_36_276
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (2.745ns logic, 0.686ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_149/I_36_263 (SLICE_X39Y24.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_237 (FF)
  Destination:          XLXI_149/I_36_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_237 to XLXI_149/I_36_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.YQ      Tcko                  0.720   XLXI_149/Q<2>
                                                       XLXI_149/I_36_237
    SLICE_X39Y23.G2      net (fanout=1)        1.506   XLXI_149/Q<3>
    SLICE_X39Y23.COUT    Topcyg                1.039   XLXI_149/Q<2>
                                                       XLXI_149/Q<3>_rt
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.CLK     Tcinck                1.005   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_265
                                                       XLXI_149/I_36_263
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (2.764ns logic, 1.506ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_35 (FF)
  Destination:          XLXI_149/I_36_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_35 to XLXI_149/I_36_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.YQ      Tcko                  0.720   XLXI_149/Q<0>
                                                       XLXI_149/I_36_35
    SLICE_X39Y22.G2      net (fanout=1)        0.516   XLXI_149/Q<1>
    SLICE_X39Y22.COUT    Topcyg                1.039   XLXI_149/Q<0>
                                                       XLXI_149/Q<1>_rt
                                                       XLXI_149/I_36_26
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   XLXI_149/I_36_26/O
    SLICE_X39Y23.COUT    Tbyp                  0.128   XLXI_149/Q<2>
                                                       XLXI_149/I_36_233
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.CLK     Tcinck                1.005   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_265
                                                       XLXI_149/I_36_263
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (2.892ns logic, 0.516ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_149/I_36_36 (FF)
  Destination:          XLXI_149/I_36_263 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 0.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_149/I_36_36 to XLXI_149/I_36_263
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.XQ      Tcko                  0.720   XLXI_149/Q<0>
                                                       XLXI_149/I_36_36
    SLICE_X39Y22.F3      net (fanout=1)        0.399   XLXI_149/Q<0>
    SLICE_X39Y22.COUT    Topcyf                1.027   XLXI_149/Q<0>
                                                       XLXI_149/Q<0>_rt
                                                       XLXI_149/I_36_4
                                                       XLXI_149/I_36_26
    SLICE_X39Y23.CIN     net (fanout=1)        0.000   XLXI_149/I_36_26/O
    SLICE_X39Y23.COUT    Tbyp                  0.128   XLXI_149/Q<2>
                                                       XLXI_149/I_36_233
                                                       XLXI_149/I_36_246
    SLICE_X39Y24.CIN     net (fanout=1)        0.000   XLXI_149/I_36_246/O
    SLICE_X39Y24.CLK     Tcinck                1.005   XLXI_149/Q<4>
                                                       XLXI_149/I_36_259
                                                       XLXI_149/I_36_265
                                                       XLXI_149/I_36_263
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (2.880ns logic, 0.399ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKIN = PERIOD TIMEGRP "CLKIN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_149/I_36_224 (SLICE_X39Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_149/I_36_224 (FF)
  Destination:          XLXI_149/I_36_224 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 20.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_149/I_36_224 to XLXI_149/I_36_224
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.XQ      Tcko                  0.576   XLXI_149/Q<2>
                                                       XLXI_149/I_36_224
    SLICE_X39Y23.F4      net (fanout=1)        0.297   XLXI_149/Q<2>
    SLICE_X39Y23.CLK     Tckf        (-Th)    -0.393   XLXI_149/Q<2>
                                                       XLXI_149/Q<2>_rt
                                                       XLXI_149/I_36_226
                                                       XLXI_149/I_36_224
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.969ns logic, 0.297ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_149/I_36_250 (SLICE_X39Y24.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_149/I_36_250 (FF)
  Destination:          XLXI_149/I_36_250 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 20.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_149/I_36_250 to XLXI_149/I_36_250
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y24.XQ      Tcko                  0.576   XLXI_149/Q<4>
                                                       XLXI_149/I_36_250
    SLICE_X39Y24.F4      net (fanout=1)        0.297   XLXI_149/Q<4>
    SLICE_X39Y24.CLK     Tckf        (-Th)    -0.393   XLXI_149/Q<4>
                                                       XLXI_149/Q<4>_rt
                                                       XLXI_149/I_36_252
                                                       XLXI_149/I_36_250
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.969ns logic, 0.297ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_149/I_36_36 (SLICE_X39Y22.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_149/I_36_36 (FF)
  Destination:          XLXI_149/I_36_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_BUFGP rising at 20.000ns
  Destination Clock:    CLKIN_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_149/I_36_36 to XLXI_149/I_36_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y22.XQ      Tcko                  0.576   XLXI_149/Q<0>
                                                       XLXI_149/I_36_36
    SLICE_X39Y22.F3      net (fanout=1)        0.319   XLXI_149/Q<0>
    SLICE_X39Y22.CLK     Tckf        (-Th)    -0.393   XLXI_149/Q<0>
                                                       XLXI_149/Q<0>_rt
                                                       XLXI_149/I_36_6
                                                       XLXI_149/I_36_36
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.969ns logic, 0.319ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "CLKIN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.486ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.757ns (Tcl)
  Physical resource: XLXI_149/Q<2>/CLK
  Logical resource: XLXI_149/I_36_224/CK
  Location pin: SLICE_X39Y23.CLK
  Clock network: CLKIN_BUFGP
--------------------------------------------------------------------------------
Slack: 18.486ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.757ns (Tch)
  Physical resource: XLXI_149/Q<2>/CLK
  Logical resource: XLXI_149/I_36_224/CK
  Location pin: SLICE_X39Y23.CLK
  Clock network: CLKIN_BUFGP
--------------------------------------------------------------------------------
Slack: 18.486ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.514ns (660.502MHz) (Tcp)
  Physical resource: XLXI_149/Q<2>/CLK
  Logical resource: XLXI_149/I_36_224/CK
  Location pin: SLICE_X39Y23.CLK
  Clock network: CLKIN_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    4.398|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36 paths, 0 nets, and 16 connections

Design statistics:
   Minimum period:   4.398ns{1}   (Maximum frequency: 227.376MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 02 13:38:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



