
           Lattice Mapping Report File for Design Module 'vga_leds'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HC -t TQFP144 -s 5 -oc Commercial
     vga_leds_seg7_impl1.ngd -o vga_leds_seg7_impl1_map.ncd -pr
     vga_leds_seg7_impl1.prf -mp vga_leds_seg7_impl1.mrp -lpf E:/projects/prj_fp
     ga_lattice/prj_VE-LCMXO27000HC/lcmx_prj/projects/vga_leds_seg7/impl1/vga_le
     ds_seg7_impl1.lpf -lpf E:/projects/prj_fpga_lattice/prj_VE-LCMXO27000HC/lcm
     x_prj/projects/vga_leds_seg7/vga_leds_seg7.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HCTQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  11/23/17  22:17:30

Design Summary
--------------

   Number of registers:    138 out of  7209 (2%)
      PFU registers:          138 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       184 out of  3432 (5%)
      SLICEs as Logic/ROM:    184 out of  3432 (5%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         34 out of  3432 (1%)
   Number of LUT4s:        361 out of  6864 (5%)
      Number used as logic LUTs:        293
      Number used as distributed RAM:     0
      Number used as ripple logic:       68
      Number used as shift registers:     0
   Number of PIO sites used: 25 + 4(JTAG) out of 115 (25%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net w_clk_video: 69 loads, 69 rising, 0 falling (Driver:
     main_pll_inst/PLLInst_0 )

                                    Page 1




Design:  vga_leds                                      Date:  11/23/17  22:17:30

Design Summary (cont)
---------------------
     Net CLK50MHZ_c: 1 loads, 1 rising, 0 falling (Driver: PIO CLK50MHZ )
     Net r_3__I_0/w_hsync: 7 loads, 7 rising, 0 falling (Driver:
     r_3__I_0/u_hvsync/hsync_25 )
   Number of Clock Enables:  2
     Net KEY1_c: 21 loads, 21 LSLICEs
     Net r_3__I_0/red_leds_fixed_15__N_208: 13 loads, 13 LSLICEs
   Number of LSRs:  2
     Net w_locked: 14 loads, 14 LSLICEs
     Net r_3__I_0/color_2__N_205: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net r_3__I_0/w_pixel_count_5: 40 loads
     Net r_3__I_0/w_pixel_count_6: 31 loads
     Net r_3__I_0/w_pixel_count_7: 29 loads
     Net KEY1_c: 21 loads
     Net r_3__I_0/n4586: 16 loads
     Net r_3__I_0/w_line_count_4: 16 loads
     Net r_3__I_0/w_pixel_count_8: 16 loads
     Net r_3__I_0/w_line_count_5: 15 loads
     Net r_3__I_0/w_pixel_count_4: 15 loads
     Net r_3__I_0/n4566: 14 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LED[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| KEY1                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| KEY0                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CLK50MHZ            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[2]                | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  vga_leds                                      Date:  11/23/17  22:17:30

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| b[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| g[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| r[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| vsync               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| hsync               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| LED[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i4201 undriven or does not drive anything - clipped.
Signal r_3__I_0/led_idx_1 was merged into signal r_3__I_0/w_pixel_count_6
Signal w_locked_N_2 was merged into signal w_locked
Signal VCC_net undriven or does not drive anything - clipped.
Signal r_3__I_0/u_hvsync/pixel_count_305_306_add_4_11/CO undriven or does not
     drive anything - clipped.
Signal r_3__I_0/u_hvsync/add_15_1/S0 undriven or does not drive anything -
     clipped.
Signal r_3__I_0/u_hvsync/add_15_1/CI undriven or does not drive anything -
     clipped.
Signal r_3__I_0/u_hvsync/add_15_13/S1 undriven or does not drive anything -
     clipped.
Signal r_3__I_0/u_hvsync/add_15_13/CO undriven or does not drive anything -
     clipped.
Signal r_3__I_0/u_hvsync/pixel_count_305_306_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal r_3__I_0/u_hvsync/pixel_count_305_306_add_4_1/CI undriven or does not

                                    Page 3




Design:  vga_leds                                      Date:  11/23/17  22:17:30

Removed logic (cont)
--------------------
     drive anything - clipped.
Signal counter_303_389_add_4_41/S1 undriven or does not drive anything -
     clipped.
Signal counter_303_389_add_4_41/CO undriven or does not drive anything -
     clipped.
Signal counter_303_389_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal counter_303_389_add_4_1/CI undriven or does not drive anything - clipped.
     
Block r_3__I_0/u_hvsync/i1582_1_lut was optimized away.
Block w_locked_I_0_1_lut was optimized away.

Memory Usage
------------


     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                main_pll_inst/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      CLK50MHZ_c
  Output Clock(P):                         NODE     w_clk_video
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     main_pll_inst/CLKFB_t
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                         NODE     w_locked
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE

                                    Page 4




Design:  vga_leds                                      Date:  11/23/17  22:17:30

PLL/DLL Summary (cont)
----------------------
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      50.0000
  Output Clock(P) Frequency (MHz):                  75.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          INT_OP
  CLKI Divider:                                     2
  CLKFB Divider:                                    3
  CLKOP Divider:                                    7
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: main_pll_inst/PLLInst_0
         Type: EHXPLLJ

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'KEY0_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global

                                    Page 5




Design:  vga_leds                                      Date:  11/23/17  22:17:30

GSR Usage (cont)
----------------
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'KEY0_c' via the GSR component.

     Type and number of components of the type: 
   Register = 98 

     Type and instance name of component: 
   Register : r_3__I_0/r_vsync_212
   Register : r_3__I_0/r_vsync__213
   Register : r_3__I_0/seg7_0_i0
   Register : r_3__I_0/seg7_1_i0
   Register : r_3__I_0/seg7_2_i0
   Register : r_3__I_0/seg7_3_i0
   Register : r_3__I_0/seg7_4_i0
   Register : r_3__I_0/seg7_5_i0
   Register : r_3__I_0/color_fixed_i0
   Register : r_3__I_0/green_leds_fixed_i0_i0
   Register : r_3__I_0/r_hsync_211
   Register : r_3__I_0/green_leds_fixed_i0_i9
   Register : r_3__I_0/green_leds_fixed_i0_i8
   Register : r_3__I_0/segments_fixed_i0_i6
   Register : r_3__I_0/segments_fixed_i0_i5
   Register : r_3__I_0/segments_fixed_i0_i0
   Register : r_3__I_0/segments_fixed_i0_i4
   Register : r_3__I_0/segments_fixed_i0_i3
   Register : r_3__I_0/color_fixed_i2
   Register : r_3__I_0/color_fixed_i1
   Register : r_3__I_0/seg7_5_i6
   Register : r_3__I_0/seg7_5_i5
   Register : r_3__I_0/seg7_5_i4
   Register : r_3__I_0/seg7_5_i3
   Register : r_3__I_0/seg7_5_i2
   Register : r_3__I_0/seg7_5_i1
   Register : r_3__I_0/seg7_4_i6
   Register : r_3__I_0/seg7_4_i5
   Register : r_3__I_0/seg7_4_i4
   Register : r_3__I_0/seg7_4_i3
   Register : r_3__I_0/seg7_4_i2
   Register : r_3__I_0/seg7_4_i1
   Register : r_3__I_0/seg7_3_i6
   Register : r_3__I_0/seg7_3_i5
   Register : r_3__I_0/seg7_3_i4
   Register : r_3__I_0/seg7_3_i3
   Register : r_3__I_0/seg7_3_i2
   Register : r_3__I_0/seg7_3_i1
   Register : r_3__I_0/segments_fixed_i0_i2
   Register : r_3__I_0/seg7_2_i6
   Register : r_3__I_0/seg7_2_i5
   Register : r_3__I_0/seg7_2_i4

                                    Page 6




Design:  vga_leds                                      Date:  11/23/17  22:17:30

GSR Usage (cont)
----------------
   Register : r_3__I_0/seg7_2_i3
   Register : r_3__I_0/seg7_2_i2
   Register : r_3__I_0/seg7_2_i1
   Register : r_3__I_0/seg7_1_i6
   Register : r_3__I_0/seg7_1_i5
   Register : r_3__I_0/seg7_1_i4
   Register : r_3__I_0/seg7_1_i3
   Register : r_3__I_0/seg7_1_i2
   Register : r_3__I_0/seg7_1_i1
   Register : r_3__I_0/seg7_0_i6
   Register : r_3__I_0/seg7_0_i5
   Register : r_3__I_0/seg7_0_i4
   Register : r_3__I_0/seg7_0_i3
   Register : r_3__I_0/seg7_0_i2
   Register : r_3__I_0/seg7_0_i1
   Register : r_3__I_0/red_leds_fixed_i0_i15
   Register : r_3__I_0/red_leds_fixed_i0_i14
   Register : r_3__I_0/red_leds_fixed_i0_i13
   Register : r_3__I_0/red_leds_fixed_i0_i12
   Register : r_3__I_0/red_leds_fixed_i0_i11
   Register : r_3__I_0/red_leds_fixed_i0_i10
   Register : r_3__I_0/red_leds_fixed_i0_i9
   Register : r_3__I_0/red_leds_fixed_i0_i1
   Register : r_3__I_0/segments_fixed_i0_i23
   Register : r_3__I_0/segments_fixed_i0_i22
   Register : r_3__I_0/segments_fixed_i0_i21
   Register : r_3__I_0/segments_fixed_i0_i20
   Register : r_3__I_0/segments_fixed_i0_i19
   Register : r_3__I_0/segments_fixed_i0_i18
   Register : r_3__I_0/segments_fixed_i0_i17
   Register : r_3__I_0/segments_fixed_i0_i16
   Register : r_3__I_0/u_hvsync/line_count__i10
   Register : r_3__I_0/u_hvsync/line_count__i9
   Register : r_3__I_0/u_hvsync/line_count__i8
   Register : r_3__I_0/u_hvsync/line_count__i7
   Register : r_3__I_0/u_hvsync/line_count__i6
   Register : r_3__I_0/u_hvsync/line_count__i5
   Register : r_3__I_0/u_hvsync/line_count__i4
   Register : r_3__I_0/u_hvsync/line_count__i3
   Register : r_3__I_0/u_hvsync/vsync_27
   Register : r_3__I_0/u_hvsync/line_count__i2
   Register : r_3__I_0/u_hvsync/hsync_25
   Register : r_3__I_0/u_hvsync/line_count__i1
   Register : r_3__I_0/u_hvsync/line_count__i0
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i1
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i11
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i10
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i9
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i8
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i7
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i6
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i5
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i4
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i3
   Register : r_3__I_0/u_hvsync/pixel_count_305_306__i2
   Register : r_3__I_0/u_hvsync/line_count__i11

                                    Page 7




Design:  vga_leds                                      Date:  11/23/17  22:17:30


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        



















































                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
