{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432075475968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432075475976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 15:44:35 2015 " "Processing started: Tue May 19 15:44:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432075475976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432075475976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432075475976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1432075476411 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switchesqsys.qsys " "Elaborating Qsys system entity \"switchesqsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075476470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:37 Progress: Loading qsys_tutorial/switchesqsys.qsys " "2015.05.19.15:44:37 Progress: Loading qsys_tutorial/switchesqsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075477596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:37 Progress: Reading input file " "2015.05.19.15:44:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075477812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:37 Progress: Adding clk_0 \[clock_source 14.0\] " "2015.05.19.15:44:37 Progress: Adding clk_0 \[clock_source 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075477902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module clk_0 " "2015.05.19.15:44:38 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding nios2_processor \[altera_nios2_qsys 14.0\] " "2015.05.19.15:44:38 Progress: Adding nios2_processor \[altera_nios2_qsys 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module nios2_processor " "2015.05.19.15:44:38 Progress: Parameterizing module nios2_processor" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 14.0\] " "2015.05.19.15:44:38 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module onchip_memory " "2015.05.19.15:44:38 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding switches \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding switches \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module switches " "2015.05.19.15:44:38 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding LEDs \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding LEDs \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module LEDs " "2015.05.19.15:44:38 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.0\] " "2015.05.19.15:44:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module jtag_uart " "2015.05.19.15:44:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding readyToDownload1 \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding readyToDownload1 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module readyToDownload1 " "2015.05.19.15:44:38 Progress: Parameterizing module readyToDownload1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding outSignal \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding outSignal \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module outSignal " "2015.05.19.15:44:38 Progress: Parameterizing module outSignal" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding curByte1 \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding curByte1 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module curByte1 " "2015.05.19.15:44:38 Progress: Parameterizing module curByte1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding readyToDownload2 \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding readyToDownload2 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module readyToDownload2 " "2015.05.19.15:44:38 Progress: Parameterizing module readyToDownload2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Adding curByte2 \[altera_avalon_pio 14.0\] " "2015.05.19.15:44:38 Progress: Adding curByte2 \[altera_avalon_pio 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing module curByte2 " "2015.05.19.15:44:38 Progress: Parameterizing module curByte2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Building connections " "2015.05.19.15:44:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Parameterizing connections " "2015.05.19.15:44:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:38 Progress: Validating " "2015.05.19.15:44:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075478843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.05.19.15:44:39 Progress: Done reading input file " "2015.05.19.15:44:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release. " "Switchesqsys.nios2_processor: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.readyToDownload1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.readyToDownload1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.curByte1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.curByte1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.readyToDownload2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.readyToDownload2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys.curByte2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Switchesqsys.curByte2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075479819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys: Generating switchesqsys \"switchesqsys\" for QUARTUS_SYNTH " "Switchesqsys: Generating switchesqsys \"switchesqsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075481420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Starting RTL generation for module 'switchesqsys_nios2_processor' " "Nios2_processor: Starting RTL generation for module 'switchesqsys_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075485501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor:   Generation command is \[exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=switchesqsys_nios2_processor --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0001_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0001_nios2_processor_gen//switchesqsys_nios2_processor_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_processor:   Generation command is \[exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=switchesqsys_nios2_processor --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0001_nios2_processor_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0001_nios2_processor_gen//switchesqsys_nios2_processor_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075485502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:44:45 (*) Starting Nios II generation " "Nios2_processor: # 2015.05.19 15:44:45 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:44:45 (*)   Checking for plaintext license. " "Nios2_processor: # 2015.05.19 15:44:45 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:44:47 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64 " "Nios2_processor: # 2015.05.19 15:44:47 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:44:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_processor: # 2015.05.19 15:44:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:07 (*)   Plaintext license not found. " "Nios2_processor: # 2015.05.19 15:45:07 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:07 (*)   No license required to generate encrypted Nios II/e. " "Nios2_processor: # 2015.05.19 15:45:07 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:07 (*)   Elaborating CPU configuration settings " "Nios2_processor: # 2015.05.19 15:45:07 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:07 (*)   Creating all objects for CPU " "Nios2_processor: # 2015.05.19 15:45:07 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:08 (*)   Generating RTL from CPU objects " "Nios2_processor: # 2015.05.19 15:45:08 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:08 (*)   Creating plain-text RTL " "Nios2_processor: # 2015.05.19 15:45:08 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: # 2015.05.19 15:45:10 (*) Done Nios II generation " "Nios2_processor: # 2015.05.19 15:45:10 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: Done RTL generation for module 'switchesqsys_nios2_processor' " "Nios2_processor: Done RTL generation for module 'switchesqsys_nios2_processor'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor: \"switchesqsys\" instantiated altera_nios2_qsys \"nios2_processor\" " "Nios2_processor: \"switchesqsys\" instantiated altera_nios2_qsys \"nios2_processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'switchesqsys_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'switchesqsys_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=switchesqsys_onchip_memory --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0002_onchip_memory_gen//switchesqsys_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=switchesqsys_onchip_memory --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0002_onchip_memory_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0002_onchip_memory_gen//switchesqsys_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'switchesqsys_onchip_memory' " "Onchip_memory: Done RTL generation for module 'switchesqsys_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"switchesqsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"switchesqsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'switchesqsys_switches' " "Switches: Starting RTL generation for module 'switchesqsys_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_switches --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0003_switches_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0003_switches_gen//switchesqsys_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_switches --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0003_switches_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0003_switches_gen//switchesqsys_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'switchesqsys_switches' " "Switches: Done RTL generation for module 'switchesqsys_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"switchesqsys\" instantiated altera_avalon_pio \"switches\" " "Switches: \"switchesqsys\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'switchesqsys_LEDs' " "LEDs: Starting RTL generation for module 'switchesqsys_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_LEDs --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0004_LEDs_gen//switchesqsys_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_LEDs --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0004_LEDs_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0004_LEDs_gen//switchesqsys_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'switchesqsys_LEDs' " "LEDs: Done RTL generation for module 'switchesqsys_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"switchesqsys\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"switchesqsys\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'switchesqsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'switchesqsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=switchesqsys_jtag_uart --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0005_jtag_uart_gen//switchesqsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=switchesqsys_jtag_uart --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0005_jtag_uart_gen//switchesqsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075510820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'switchesqsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'switchesqsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"switchesqsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"switchesqsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ReadyToDownload1: Starting RTL generation for module 'switchesqsys_readyToDownload1' " "ReadyToDownload1: Starting RTL generation for module 'switchesqsys_readyToDownload1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ReadyToDownload1:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_readyToDownload1 --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0006_readyToDownload1_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0006_readyToDownload1_gen//switchesqsys_readyToDownload1_component_configuration.pl  --do_build_sim=0  \] " "ReadyToDownload1:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_readyToDownload1 --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0006_readyToDownload1_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0006_readyToDownload1_gen//switchesqsys_readyToDownload1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ReadyToDownload1: Done RTL generation for module 'switchesqsys_readyToDownload1' " "ReadyToDownload1: Done RTL generation for module 'switchesqsys_readyToDownload1'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ReadyToDownload1: \"switchesqsys\" instantiated altera_avalon_pio \"readyToDownload1\" " "ReadyToDownload1: \"switchesqsys\" instantiated altera_avalon_pio \"readyToDownload1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OutSignal: Starting RTL generation for module 'switchesqsys_outSignal' " "OutSignal: Starting RTL generation for module 'switchesqsys_outSignal'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OutSignal:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_outSignal --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0007_outSignal_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0007_outSignal_gen//switchesqsys_outSignal_component_configuration.pl  --do_build_sim=0  \] " "OutSignal:   Generation command is \[exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=switchesqsys_outSignal --dir=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0007_outSignal_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/klholden/AppData/Local/Temp/alt6574_3267912646260626051.dir/0007_outSignal_gen//switchesqsys_outSignal_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OutSignal: Done RTL generation for module 'switchesqsys_outSignal' " "OutSignal: Done RTL generation for module 'switchesqsys_outSignal'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OutSignal: \"switchesqsys\" instantiated altera_avalon_pio \"outSignal\" " "OutSignal: \"switchesqsys\" instantiated altera_avalon_pio \"outSignal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075511444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"switchesqsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"switchesqsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"switchesqsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"switchesqsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"switchesqsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"switchesqsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_instruction_master_translator\" " "Nios2_processor_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_processor_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_processor_jtag_debug_module_translator\" " "Nios2_processor_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_processor_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_instruction_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_instruction_master_agent\" " "Nios2_processor_instruction_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_processor_instruction_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_jtag_debug_module_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_processor_jtag_debug_module_agent\" " "Nios2_processor_jtag_debug_module_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_processor_jtag_debug_module_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_processor_jtag_debug_module_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_processor_jtag_debug_module_agent_rsp_fifo\" " "Nios2_processor_jtag_debug_module_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_processor_jtag_debug_module_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switchesqsys: Done \"switchesqsys\" with 27 modules, 41 files " "Switchesqsys: Done \"switchesqsys\" with 27 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1432075513305 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "switchesqsys.qsys " "Finished elaborating Qsys system entity \"switchesqsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075514516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 3 3 " "Found 3 design units, including 3 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514567 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockDivider " "Found entity 2: ClockDivider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514567 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_testbench " "Found entity 3: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Camera.sv(189) " "Verilog HDL information at Camera.sv(189): always construct contains both blocking and non-blocking assignments" {  } { { "Camera.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Camera.sv" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1432075514569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.sv 2 2 " "Found 2 design units, including 2 entities, in source file camera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Camera " "Found entity 1: Camera" {  } { { "Camera.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Camera.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514570 ""} { "Info" "ISGN_ENTITY_NAME" "2 Camera_testbench " "Found entity 2: Camera_testbench" {  } { { "Camera.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Camera.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countup.sv 2 2 " "Found 2 design units, including 2 entities, in source file countup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CountUp " "Found entity 1: CountUp" {  } { { "CountUp.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/CountUp.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514572 ""} { "Info" "ISGN_ENTITY_NAME" "2 CountUpTestbench " "Found entity 2: CountUpTestbench" {  } { { "CountUp.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/CountUp.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DFlipFlop.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UserInput " "Found entity 1: UserInput" {  } { { "UserInput.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/UserInput.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Percents.sv(28) " "Verilog HDL information at Percents.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "Percents.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Percents.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1432075514578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "percents.sv 2 2 " "Found 2 design units, including 2 entities, in source file percents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Percents " "Found entity 1: Percents" {  } { { "Percents.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Percents.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514578 ""} { "Info" "ISGN_ENTITY_NAME" "2 PercentTestbench " "Found entity 2: PercentTestbench" {  } { { "Percents.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Percents.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Buffer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/switchesqsys/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/switchesqsys/submodules/altera_reset_controller.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/switchesqsys/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_LEDs " "Found entity 1: switchesqsys_LEDs" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_leds.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_irq_mapper " "Found entity 1: switchesqsys_irq_mapper" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_irq_mapper.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_jtag_uart_sim_scfifo_w " "Found entity 1: switchesqsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514614 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_jtag_uart_scfifo_w " "Found entity 2: switchesqsys_jtag_uart_scfifo_w" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514614 ""} { "Info" "ISGN_ENTITY_NAME" "3 switchesqsys_jtag_uart_sim_scfifo_r " "Found entity 3: switchesqsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514614 ""} { "Info" "ISGN_ENTITY_NAME" "4 switchesqsys_jtag_uart_scfifo_r " "Found entity 4: switchesqsys_jtag_uart_scfifo_r" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514614 ""} { "Info" "ISGN_ENTITY_NAME" "5 switchesqsys_jtag_uart " "Found entity 5: switchesqsys_jtag_uart" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0 " "Found entity 1: switchesqsys_mm_interconnect_0" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_demux " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_mux " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: switchesqsys_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514637 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router " "Found entity 2: switchesqsys_mm_interconnect_0_router" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514640 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router_001 " "Found entity 2: switchesqsys_mm_interconnect_0_router_001" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514643 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router_002 " "Found entity 2: switchesqsys_mm_interconnect_0_router_002" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel switchesqsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel switchesqsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at switchesqsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432075514645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: switchesqsys_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514645 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_mm_interconnect_0_router_004 " "Found entity 2: switchesqsys_mm_interconnect_0_router_004" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: switchesqsys_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_rsp_mux " "Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: switchesqsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_register_bank_a_module " "Found entity 1: switchesqsys_nios2_processor_register_bank_a_module" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "2 switchesqsys_nios2_processor_register_bank_b_module " "Found entity 2: switchesqsys_nios2_processor_register_bank_b_module" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "3 switchesqsys_nios2_processor_nios2_oci_debug " "Found entity 3: switchesqsys_nios2_processor_nios2_oci_debug" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "4 switchesqsys_nios2_processor_ociram_sp_ram_module " "Found entity 4: switchesqsys_nios2_processor_ociram_sp_ram_module" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "5 switchesqsys_nios2_processor_nios2_ocimem " "Found entity 5: switchesqsys_nios2_processor_nios2_ocimem" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "6 switchesqsys_nios2_processor_nios2_avalon_reg " "Found entity 6: switchesqsys_nios2_processor_nios2_avalon_reg" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "7 switchesqsys_nios2_processor_nios2_oci_break " "Found entity 7: switchesqsys_nios2_processor_nios2_oci_break" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "8 switchesqsys_nios2_processor_nios2_oci_xbrk " "Found entity 8: switchesqsys_nios2_processor_nios2_oci_xbrk" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "9 switchesqsys_nios2_processor_nios2_oci_dbrk " "Found entity 9: switchesqsys_nios2_processor_nios2_oci_dbrk" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "10 switchesqsys_nios2_processor_nios2_oci_itrace " "Found entity 10: switchesqsys_nios2_processor_nios2_oci_itrace" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "11 switchesqsys_nios2_processor_nios2_oci_td_mode " "Found entity 11: switchesqsys_nios2_processor_nios2_oci_td_mode" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "12 switchesqsys_nios2_processor_nios2_oci_dtrace " "Found entity 12: switchesqsys_nios2_processor_nios2_oci_dtrace" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "13 switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt " "Found entity 13: switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "14 switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc " "Found entity 14: switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "15 switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc " "Found entity 15: switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "16 switchesqsys_nios2_processor_nios2_oci_fifo " "Found entity 16: switchesqsys_nios2_processor_nios2_oci_fifo" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "17 switchesqsys_nios2_processor_nios2_oci_pib " "Found entity 17: switchesqsys_nios2_processor_nios2_oci_pib" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "18 switchesqsys_nios2_processor_nios2_oci_im " "Found entity 18: switchesqsys_nios2_processor_nios2_oci_im" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "19 switchesqsys_nios2_processor_nios2_performance_monitors " "Found entity 19: switchesqsys_nios2_processor_nios2_performance_monitors" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "20 switchesqsys_nios2_processor_nios2_oci " "Found entity 20: switchesqsys_nios2_processor_nios2_oci" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""} { "Info" "ISGN_ENTITY_NAME" "21 switchesqsys_nios2_processor " "Found entity 21: switchesqsys_nios2_processor" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_jtag_debug_module_sysclk " "Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_sysclk" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_jtag_debug_module_tck " "Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_tck" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_jtag_debug_module_wrapper " "Found entity 1: switchesqsys_nios2_processor_jtag_debug_module_wrapper" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_oci_test_bench " "Found entity 1: switchesqsys_nios2_processor_oci_test_bench" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_oci_test_bench.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_nios2_processor_test_bench " "Found entity 1: switchesqsys_nios2_processor_test_bench" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_test_bench.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_onchip_memory " "Found entity 1: switchesqsys_onchip_memory" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_outsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_outsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_outSignal " "Found entity 1: switchesqsys_outSignal" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_outsignal.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_outsignal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_readytodownload1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_readytodownload1.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_readyToDownload1 " "Found entity 1: switchesqsys_readyToDownload1" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_readytodownload1.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_readytodownload1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/submodules/switchesqsys_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/submodules/switchesqsys_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys_switches " "Found entity 1: switchesqsys_switches" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_switches.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switchesqsys/switchesqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switchesqsys/switchesqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 switchesqsys " "Found entity 1: switchesqsys" {  } { { "db/ip/switchesqsys/switchesqsys.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075514697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075514697 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "curByte2 DE1_SoC.sv(142) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(142): created implicit net for \"curByte2\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075514698 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "switchesqsys_nios2_processor.v(1605) " "Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432075514722 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "switchesqsys_nios2_processor.v(1607) " "Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432075514722 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "switchesqsys_nios2_processor.v(1763) " "Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432075514722 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "switchesqsys_nios2_processor.v(2587) " "Verilog HDL or VHDL warning at switchesqsys_nios2_processor.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1432075514725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432075514913 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..5\] DE1_SoC.sv(20) " "Output port \"LEDR\[7..5\]\" at DE1_SoC.sv(20) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1432075514917 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2..0\] DE1_SoC.sv(20) " "Output port \"LEDR\[2..0\]\" at DE1_SoC.sv(20) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1432075514917 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cdiv " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cdiv\"" {  } { { "DE1_SoC.sv" "cdiv" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CountUp CountUp:countUpCam1 " "Elaborating entity \"CountUp\" for hierarchy \"CountUp:countUpCam1\"" {  } { { "DE1_SoC.sv" "countUpCam1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:downloadStuff " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:downloadStuff\"" {  } { { "DE1_SoC.sv" "downloadStuff" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserInput UserInput:resetInput " "Elaborating entity \"UserInput\" for hierarchy \"UserInput:resetInput\"" {  } { { "DE1_SoC.sv" "resetInput" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Percents Percents:cam1Percent " "Elaborating entity \"Percents\" for hierarchy \"Percents:cam1Percent\"" {  } { { "DE1_SoC.sv" "cam1Percent" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera Camera:camera1 " "Elaborating entity \"Camera\" for hierarchy \"Camera:camera1\"" {  } { { "DE1_SoC.sv" "camera1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer Buffer:buf1 " "Elaborating entity \"Buffer\" for hierarchy \"Buffer:buf1\"" {  } { { "DE1_SoC.sv" "buf1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys switchesqsys:u0 " "Elaborating entity \"switchesqsys\" for hierarchy \"switchesqsys:u0\"" {  } { { "DE1_SoC.sv" "u0" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor " "Elaborating entity \"switchesqsys_nios2_processor\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "nios2_processor" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_test_bench switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_test_bench:the_switchesqsys_nios2_processor_test_bench " "Elaborating entity \"switchesqsys_nios2_processor_test_bench\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_test_bench:the_switchesqsys_nios2_processor_test_bench\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_test_bench" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_register_bank_a_module switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a " "Elaborating entity \"switchesqsys_nios2_processor_register_bank_a_module\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "switchesqsys_nios2_processor_register_bank_a" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075514995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_altsyncram" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file switchesqsys_nios2_processor_rf_ram_a.mif " "Parameter \"init_file\" = \"switchesqsys_nios2_processor_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515031 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5o1 " "Found entity 1: altsyncram_d5o1" {  } { { "db/altsyncram_d5o1.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_d5o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5o1 switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d5o1:auto_generated " "Elaborating entity \"altsyncram_d5o1\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d5o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_register_bank_b_module switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b " "Elaborating entity \"switchesqsys_nios2_processor_register_bank_b_module\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "switchesqsys_nios2_processor_register_bank_b" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_altsyncram" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file switchesqsys_nios2_processor_rf_ram_b.mif " "Parameter \"init_file\" = \"switchesqsys_nios2_processor_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515128 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5o1 " "Found entity 1: altsyncram_e5o1" {  } { { "db/altsyncram_e5o1.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_e5o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5o1 switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e5o1:auto_generated " "Elaborating entity \"altsyncram_e5o1\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e5o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_debug switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_debug\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_debug" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_altera_std_synchronizer" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_debug:the_switchesqsys_nios2_processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515229 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_ocimem switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem " "Elaborating entity \"switchesqsys_nios2_processor_nios2_ocimem\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_ocimem" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_ociram_sp_ram_module switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram " "Elaborating entity \"switchesqsys_nios2_processor_ociram_sp_ram_module\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "switchesqsys_nios2_processor_ociram_sp_ram" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_altsyncram" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file switchesqsys_nios2_processor_ociram_default_contents.mif " "Parameter \"init_file\" = \"switchesqsys_nios2_processor_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515243 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cg1 " "Found entity 1: altsyncram_0cg1" {  } { { "db/altsyncram_0cg1.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_0cg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0cg1 switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0cg1:auto_generated " "Elaborating entity \"altsyncram_0cg1\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem\|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_avalon_reg switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg " "Elaborating entity \"switchesqsys_nios2_processor_nios2_avalon_reg\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_avalon_reg:the_switchesqsys_nios2_processor_nios2_avalon_reg\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_avalon_reg" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_break switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_break\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_break:the_switchesqsys_nios2_processor_nios2_oci_break\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_break" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_xbrk switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_xbrk:the_switchesqsys_nios2_processor_nios2_oci_xbrk " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_xbrk\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_xbrk:the_switchesqsys_nios2_processor_nios2_oci_xbrk\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_xbrk" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_dbrk switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_dbrk\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_dbrk:the_switchesqsys_nios2_processor_nios2_oci_dbrk\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_dbrk" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_itrace switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_itrace:the_switchesqsys_nios2_processor_nios2_oci_itrace " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_itrace\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_itrace:the_switchesqsys_nios2_processor_nios2_oci_itrace\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_itrace" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_dtrace switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_dtrace\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_dtrace" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_td_mode switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace\|switchesqsys_nios2_processor_nios2_oci_td_mode:switchesqsys_nios2_processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_td_mode\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_dtrace:the_switchesqsys_nios2_processor_nios2_oci_dtrace\|switchesqsys_nios2_processor_nios2_oci_td_mode:switchesqsys_nios2_processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "switchesqsys_nios2_processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_fifo switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_fifo\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_fifo" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt:the_switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt:the_switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc:the_switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_oci_test_bench switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_oci_test_bench:the_switchesqsys_nios2_processor_oci_test_bench " "Elaborating entity \"switchesqsys_nios2_processor_oci_test_bench\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_fifo:the_switchesqsys_nios2_processor_nios2_oci_fifo\|switchesqsys_nios2_processor_oci_test_bench:the_switchesqsys_nios2_processor_oci_test_bench\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_oci_test_bench" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_pib switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_pib:the_switchesqsys_nios2_processor_nios2_oci_pib " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_pib\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_pib:the_switchesqsys_nios2_processor_nios2_oci_pib\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_pib" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_nios2_oci_im switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_im:the_switchesqsys_nios2_processor_nios2_oci_im " "Elaborating entity \"switchesqsys_nios2_processor_nios2_oci_im\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_nios2_oci_im:the_switchesqsys_nios2_processor_nios2_oci_im\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_nios2_oci_im" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_jtag_debug_module_wrapper switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper " "Elaborating entity \"switchesqsys_nios2_processor_jtag_debug_module_wrapper\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" "the_switchesqsys_nios2_processor_jtag_debug_module_wrapper" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_jtag_debug_module_tck switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck " "Elaborating entity \"switchesqsys_nios2_processor_jtag_debug_module_tck\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|switchesqsys_nios2_processor_jtag_debug_module_tck:the_switchesqsys_nios2_processor_jtag_debug_module_tck\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "the_switchesqsys_nios2_processor_jtag_debug_module_tck" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_nios2_processor_jtag_debug_module_sysclk switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk " "Elaborating entity \"switchesqsys_nios2_processor_jtag_debug_module_sysclk\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|switchesqsys_nios2_processor_jtag_debug_module_sysclk:the_switchesqsys_nios2_processor_jtag_debug_module_sysclk\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "the_switchesqsys_nios2_processor_jtag_debug_module_sysclk" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "switchesqsys_nios2_processor_jtag_debug_module_phy" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515389 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"switchesqsys:u0\|switchesqsys_nios2_processor:nios2_processor\|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci\|switchesqsys_nios2_processor_jtag_debug_module_wrapper:the_switchesqsys_nios2_processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:switchesqsys_nios2_processor_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_onchip_memory switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory " "Elaborating entity \"switchesqsys_onchip_memory\" for hierarchy \"switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "onchip_memory" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" "the_altsyncram" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file switchesqsys_onchip_memory.hex " "Parameter \"init_file\" = \"switchesqsys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515403 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lj1 " "Found entity 1: altsyncram_9lj1" {  } { { "db/altsyncram_9lj1.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_9lj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lj1 switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9lj1:auto_generated " "Elaborating entity \"altsyncram_9lj1\" for hierarchy \"switchesqsys:u0\|switchesqsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9lj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_switches switchesqsys:u0\|switchesqsys_switches:switches " "Elaborating entity \"switchesqsys_switches\" for hierarchy \"switchesqsys:u0\|switchesqsys_switches:switches\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "switches" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_LEDs switchesqsys:u0\|switchesqsys_LEDs:leds " "Elaborating entity \"switchesqsys_LEDs\" for hierarchy \"switchesqsys:u0\|switchesqsys_LEDs:leds\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "leds" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_jtag_uart switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart " "Elaborating entity \"switchesqsys_jtag_uart\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "jtag_uart" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_jtag_uart_scfifo_w switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w " "Elaborating entity \"switchesqsys_jtag_uart_scfifo_w\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "the_switchesqsys_jtag_uart_scfifo_w" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "wfifo" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515528 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075515767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075515767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_jtag_uart_scfifo_r switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r " "Elaborating entity \"switchesqsys_jtag_uart_scfifo_r\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "the_switchesqsys_jtag_uart_scfifo_r" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "switchesqsys_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075515872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"switchesqsys:u0\|switchesqsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:switchesqsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515872 ""}  } { { "db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075515872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_readyToDownload1 switchesqsys:u0\|switchesqsys_readyToDownload1:readytodownload1 " "Elaborating entity \"switchesqsys_readyToDownload1\" for hierarchy \"switchesqsys:u0\|switchesqsys_readyToDownload1:readytodownload1\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "readytodownload1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_outSignal switchesqsys:u0\|switchesqsys_outSignal:outsignal " "Elaborating entity \"switchesqsys_outSignal\" for hierarchy \"switchesqsys:u0\|switchesqsys_outSignal:outsignal\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "outsignal" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"switchesqsys_mm_interconnect_0\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "mm_interconnect_0" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075515883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_instruction_master_translator" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_data_master_translator" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_jtag_debug_module_translator\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_translator" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_instruction_master_agent" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_data_master_agent" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_agent" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_jtag_debug_module_agent_rsp_fifo\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "nios2_processor_jtag_debug_module_agent_rsp_fifo" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router:router " "Elaborating entity \"switchesqsys_mm_interconnect_0_router\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "router" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 2881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_default_decode switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router:router\|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_default_decode\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router:router\|switchesqsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_001 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_001\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_001_default_decode switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_001:router_001\|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_001:router_001\|switchesqsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_002 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_002\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_002_default_decode switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_002:router_002\|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_002:router_002\|switchesqsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_004 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_004\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "router_004" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 2945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_router_004_default_decode switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_004:router_004\|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"switchesqsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_router_004:router_004\|switchesqsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_cmd_demux switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"switchesqsys_mm_interconnect_0_cmd_demux\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_cmd_demux_001 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"switchesqsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_cmd_mux switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"switchesqsys_mm_interconnect_0_cmd_mux\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_cmd_mux_002 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"switchesqsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_rsp_demux_002 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"switchesqsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_rsp_mux switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"switchesqsys_mm_interconnect_0_rsp_mux\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_mm_interconnect_0_rsp_mux_001 switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"switchesqsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0.v" 3609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"switchesqsys:u0\|switchesqsys_mm_interconnect_0:mm_interconnect_0\|switchesqsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchesqsys_irq_mapper switchesqsys:u0\|switchesqsys_irq_mapper:irq_mapper " "Elaborating entity \"switchesqsys_irq_mapper\" for hierarchy \"switchesqsys:u0\|switchesqsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "irq_mapper" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller switchesqsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"switchesqsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/switchesqsys/switchesqsys.v" "rst_controller" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/switchesqsys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer switchesqsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"switchesqsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/switchesqsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer switchesqsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"switchesqsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/switchesqsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075516379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k784 " "Found entity 1: altsyncram_k784" {  } { { "db/altsyncram_k784.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_k784.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075518604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075518604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075518652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075518652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mib " "Found entity 1: mux_mib" {  } { { "db/mux_mib.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/mux_mib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075518702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075518702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075518822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075518822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075518887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075518887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8i " "Found entity 1: cntr_r8i" {  } { { "db/cntr_r8i.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cntr_r8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075518977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075518977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075519021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075519021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cntr_85j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075519102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075519102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075519177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075519177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075519221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075519221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075519293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075519293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075519337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075519337 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "Flushing_Download_back_to_LP_SB_Active " "Analysis and Synthesis generated SignalTap II or debug node instance \"Flushing_Download_back_to_LP_SB_Active\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075519440 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Buffer:buf1\|memory_rtl_0 " "Inferred RAM node \"Buffer:buf1\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1432075521574 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Buffer:buf2\|memory " "RAM logic \"Buffer:buf2\|memory\" is uninferred due to inappropriate RAM size" {  } { { "Buffer.sv" "memory" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/Buffer.sv" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1432075521575 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1432075521575 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DE1_SoC\|Camera:camera2\|ps " "Flipped 1 bits in user-encoded state machine \|DE1_SoC\|Camera:camera2\|ps" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 1 0 "Quartus II" 0 -1 1432075522221 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DE1_SoC\|Camera:camera1\|ps " "Flipped 1 bits in user-encoded state machine \|DE1_SoC\|Camera:camera1\|ps" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 1 0 "Quartus II" 0 -1 1432075522222 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Buffer:buf1\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Buffer:buf1\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432075522438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432075522438 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432075522438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Buffer:buf1\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Buffer:buf1\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Buffer:buf1\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Buffer:buf1\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432075522475 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432075522475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivm1 " "Found entity 1: altsyncram_ivm1" {  } { { "db/altsyncram_ivm1.tdf" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/db/altsyncram_ivm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432075522519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432075522519 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432075522817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432075525619 "|DE1_SoC|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1432075525619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075525847 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432075526868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/klholden/Documents/nightmares/Lab 3copy/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/klholden/Documents/nightmares/Lab 3copy/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432075527134 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "Flushing_Download_back_to_LP_SB_Active 44 " "Succesfully connected in-system debug instance \"Flushing_Download_back_to_LP_SB_Active\" to all 44 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1432075528058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432075528172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075528172 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432075529453 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1432075529453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2880 " "Implemented 2880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432075529480 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432075529480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2500 " "Implemented 2500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432075529480 ""} { "Info" "ICUT_CUT_TM_RAMS" "308 " "Implemented 308 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1432075529480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432075529480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432075529553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 15:45:29 2015 " "Processing ended: Tue May 19 15:45:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432075529553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432075529553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432075529553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432075529553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432075533327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432075533333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 15:45:31 2015 " "Processing started: Tue May 19 15:45:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432075533333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1432075533333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1432075533333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1432075533823 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1432075533823 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1432075533823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1432075534089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1432075534299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1432075534386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1432075534386 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1432075535263 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1432075536202 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1432075536290 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1432075543228 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 5 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 5 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1432075543454 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1432075543454 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432075543665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1432075543800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1432075543805 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1432075543814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1432075543838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1432075543838 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1432075543842 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432075546182 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1432075546182 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432075546223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546225 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546225 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546225 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546226 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546226 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546226 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546227 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1432075546227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546227 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546228 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546228 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546228 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546229 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546229 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546229 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546229 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546230 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546230 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546230 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546230 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546230 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546231 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546231 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546231 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546231 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546232 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546232 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546232 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546233 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546233 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546233 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546234 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546234 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546234 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546234 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546235 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546235 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546235 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546235 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546236 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546236 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546236 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546237 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1432075546237 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432075546237 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc " "Reading SDC File: 'c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432075546245 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1432075546250 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc " "Synopsys Design Constraints File file not found: 'c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1432075546250 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[6\] " "Node: ClockDivider:cdiv\|divided_clocks\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Percents:cam1Percent\|clkCounter\[7\] ClockDivider:cdiv\|divided_clocks\[6\] " "Register Percents:cam1Percent\|clkCounter\[7\] is being clocked by ClockDivider:cdiv\|divided_clocks\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075546260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1432075546260 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[5\] " "Node: ClockDivider:cdiv\|divided_clocks\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[34\] ClockDivider:cdiv\|divided_clocks\[5\] " "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[34\] is being clocked by ClockDivider:cdiv\|divided_clocks\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075546260 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1432075546260 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[5]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1432075546325 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1432075546334 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432075546335 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1432075546335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1432075546530 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1432075546537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1432075546537 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1432075547086 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1432075547086 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432075547093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1432075553051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432075554768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1432075554926 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1432075559976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432075559976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1432075562490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/klholden/Documents/nightmares/Lab 3copy/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 11 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1432075573656 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1432075573656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432075593766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1432075593768 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1432075593768 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.72 " "Total time spent on timing analysis during the Fitter is 3.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1432075599104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1432075599379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1432075602173 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1432075602289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1432075604761 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432075613929 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1432075614409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/klholden/Documents/nightmares/Lab 3copy/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/klholden/Documents/nightmares/Lab 3copy/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1432075614887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2330 " "Peak virtual memory: 2330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432075616936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 15:46:56 2015 " "Processing ended: Tue May 19 15:46:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432075616936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432075616936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432075616936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1432075616936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1432075620125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432075620140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 15:46:59 2015 " "Processing started: Tue May 19 15:46:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432075620140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1432075620140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1432075620141 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1432075631798 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "C:/Users/codyohl/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/../../../switchesqsys.sopcinfo " "The file, C:/Users/codyohl/Documents/nightmares/Lab 3copy/db/ip/switchesqsys/../../../switchesqsys.sopcinfo, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tool, such as SystemConsole, may not function fully." 0 0 "Assembler" 0 -1 1432075631845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432075634839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 15:47:14 2015 " "Processing ended: Tue May 19 15:47:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432075634839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432075634839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432075634839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1432075634839 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1432075635715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1432075637304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432075637310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 15:47:16 2015 " "Processing started: Tue May 19 15:47:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432075637310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432075637310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432075637310 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1432075637387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1432075638291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1432075638344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1432075638344 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432075640116 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1432075640116 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1432075640168 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640170 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640170 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640171 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640171 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640171 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640172 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1432075640172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640172 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640173 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640173 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640173 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640174 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640174 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640174 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640175 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640175 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640175 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640175 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640176 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640176 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640176 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640177 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640177 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640177 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640177 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640178 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640178 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640178 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640179 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640179 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640179 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640180 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640180 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640180 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640180 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640181 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640181 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640181 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640182 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640182 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1432075640182 ""}  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" "" { Text "C:/Users/klholden/Documents/nightmares/Lab 3copy/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1432075640182 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1432075640186 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc " "Reading SDC File: 'c:/users/klholden/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1432075640198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1432075640212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc " "Synopsys Design Constraints File file not found: 'c:/users/codyohl/documents/nightmares/lab 3copy/db/ip/switchesqsys/submodules/switchesqsys_nios2_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1432075640212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[6\] " "Node: ClockDivider:cdiv\|divided_clocks\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Percents:cam1Percent\|clkCounter\[7\] ClockDivider:cdiv\|divided_clocks\[6\] " "Register Percents:cam1Percent\|clkCounter\[7\] is being clocked by ClockDivider:cdiv\|divided_clocks\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075640225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075640225 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[5\] " "Node: ClockDivider:cdiv\|divided_clocks\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] ClockDivider:cdiv\|divided_clocks\[5\] " "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by ClockDivider:cdiv\|divided_clocks\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075640225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075640225 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[5]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641386 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1432075641407 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1432075641427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.159 " "Worst-case setup slack is 10.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.159               0.000 altera_reserved_tck  " "   10.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.827               0.000 CLOCK_50  " "   16.827               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075641536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 altera_reserved_tck  " "    0.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK_50  " "    0.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075641557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.364 " "Worst-case recovery slack is 15.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.364               0.000 altera_reserved_tck  " "   15.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075641568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.611 " "Worst-case removal slack is 0.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 altera_reserved_tck  " "    0.611               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075641579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.627 " "Worst-case minimum pulse width slack is 8.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.627               0.000 CLOCK_50  " "    8.627               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.908               0.000 altera_reserved_tck  " "   14.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075641589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.793 ns " "Worst Case Available Settling Time: 62.793 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075641746 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1432075641755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1432075641832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1432075645271 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[6\] " "Node: ClockDivider:cdiv\|divided_clocks\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Percents:cam1Percent\|clkCounter\[7\] ClockDivider:cdiv\|divided_clocks\[6\] " "Register Percents:cam1Percent\|clkCounter\[7\] is being clocked by ClockDivider:cdiv\|divided_clocks\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075645594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075645594 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[5\] " "Node: ClockDivider:cdiv\|divided_clocks\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] ClockDivider:cdiv\|divided_clocks\[5\] " "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by ClockDivider:cdiv\|divided_clocks\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075645594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075645594 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[5]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.346 " "Worst-case setup slack is 10.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.346               0.000 altera_reserved_tck  " "   10.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.521               0.000 CLOCK_50  " "   16.521               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075646770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 altera_reserved_tck  " "    0.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLOCK_50  " "    0.392               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075646791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.454 " "Worst-case recovery slack is 15.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.454               0.000 altera_reserved_tck  " "   15.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075646807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 altera_reserved_tck  " "    0.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075646819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.618 " "Worst-case minimum pulse width slack is 8.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.618               0.000 CLOCK_50  " "    8.618               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.898               0.000 altera_reserved_tck  " "   14.898               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075646824 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.877 ns " "Worst Case Available Settling Time: 62.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075646909 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1432075646917 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1432075647135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1432075650527 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[6\] " "Node: ClockDivider:cdiv\|divided_clocks\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Percents:cam1Percent\|clkCounter\[7\] ClockDivider:cdiv\|divided_clocks\[6\] " "Register Percents:cam1Percent\|clkCounter\[7\] is being clocked by ClockDivider:cdiv\|divided_clocks\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075650851 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075650851 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[5\] " "Node: ClockDivider:cdiv\|divided_clocks\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] ClockDivider:cdiv\|divided_clocks\[5\] " "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by ClockDivider:cdiv\|divided_clocks\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075650852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075650852 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[5]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432075651960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.072 " "Worst-case setup slack is 13.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.072               0.000 altera_reserved_tck  " "   13.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.233               0.000 CLOCK_50  " "   18.233               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075652000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 altera_reserved_tck  " "    0.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLOCK_50  " "    0.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075652029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.291 " "Worst-case recovery slack is 16.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.291               0.000 altera_reserved_tck  " "   16.291               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075652040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.265 " "Worst-case removal slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 altera_reserved_tck  " "    0.265               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075652051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.622 " "Worst-case minimum pulse width slack is 8.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.622               0.000 CLOCK_50  " "    8.622               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.585               0.000 altera_reserved_tck  " "   14.585               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075652057 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.025 ns " "Worst Case Available Settling Time: 64.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075652142 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1432075652153 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[6\] " "Node: ClockDivider:cdiv\|divided_clocks\[6\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Percents:cam1Percent\|clkCounter\[7\] ClockDivider:cdiv\|divided_clocks\[6\] " "Register Percents:cam1Percent\|clkCounter\[7\] is being clocked by ClockDivider:cdiv\|divided_clocks\[6\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075652836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075652836 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockDivider:cdiv\|divided_clocks\[5\] " "Node: ClockDivider:cdiv\|divided_clocks\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] ClockDivider:cdiv\|divided_clocks\[5\] " "Register sld_signaltap:Flushing_Download_back_to_LP_SB_Active\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by ClockDivider:cdiv\|divided_clocks\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432075652836 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1432075652836 "|DE1_SoC|ClockDivider:cdiv|divided_clocks[5]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.528 " "Worst-case setup slack is 13.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.528               0.000 altera_reserved_tck  " "   13.528               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.206               0.000 CLOCK_50  " "   18.206               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075653974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 altera_reserved_tck  " "    0.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075653994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075653994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.425 " "Worst-case recovery slack is 16.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.425               0.000 altera_reserved_tck  " "   16.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075654005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.240 " "Worst-case removal slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 altera_reserved_tck  " "    0.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075654016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.623 " "Worst-case minimum pulse width slack is 8.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.623               0.000 CLOCK_50  " "    8.623               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.567               0.000 altera_reserved_tck  " "   14.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1432075654022 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 64.185 ns " "Worst Case Available Settling Time: 64.185 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1432075654107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1432075655758 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1432075655758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/klholden/Documents/nightmares/Lab 3copy/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/Users/klholden/Documents/nightmares/Lab 3copy/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432075655810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432075655943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 15:47:35 2015 " "Processing ended: Tue May 19 15:47:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432075655943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432075655943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432075655943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432075655943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432075658439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432075658454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 19 15:47:38 2015 " "Processing started: Tue May 19 15:47:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432075658454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432075658454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432075658454 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 1 0 "Quartus II" 0 -1 1432075659761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/Users/klholden/Documents/nightmares/Lab 3copy/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/Users/klholden/Documents/nightmares/Lab 3copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1432075660739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432075660995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 19 15:47:40 2015 " "Processing ended: Tue May 19 15:47:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432075660995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432075660995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432075660995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432075660995 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432075661799 ""}
