# SPI-Slave-with-Single-Port-RAM
Project Overview

MEM.dat: which represents the memory for the testbench

run.do: do file to run simulation in QuestaSim or ModelSim

SPI_Slave.v: design of SPI block

RAM.v: design of RAM block

SPI_RAM.v: top module

run_tcl.tcl: tcl file to run design on Vivado and extract elaboration_shcematic.pdf, synthesized_shcematic.pdf, utilization report and report timing in addition to run elaboration, synthesis, implementation and generates bitstream file
