Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c2ea4c34ac2d4fdc913633f7cfee15b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ilpes/Desktop/Didattica2022/project_3/project_3.srcs/sources_1/new/full_add.v" Line 1. Module full_add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
