# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pila_MemPrograma.srcs/sources_1/new/MemPrograma2.vhd" \
"../../../../Pila_MemPrograma.srcs/sources_1/new/Pila2.vhd" \
"../../../../Pila_MemPrograma.srcs/sources_1/new/Pila_MemPrograma.vhd" \
"../../../../Pila_MemPrograma.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
