<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>Xlinx DSP 48E1（二） - 编程爱好者博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="Xlinx DSP 48E1（二）" />
<meta property="og:description" content="chapter1 Overview 目录
chapter1 Overview
1.DSP48E1 Slice Overview
2.相对于上一代的特征
3.Device Resources
4.Design Recommendations 5.Stacked Silicon Interconnect
1.DSP48E1 Slice Overview FPGA对数字信号处理（DSP）应用非常有效，因为它们可以实现定制，以及完全并行算法。 DSP应用使用了许多二进制乘法器和累加器，而它们最好要在专用DSP Slice中实现。 所有7系列FPGA具有许多专用的、全定制的低功耗DSP Slice，结合了高速和小尺寸的特点，同时能保持系统设计灵活性。 DSP Slice还提高了除了数字信号处理以外的许多应用的速度和效率，例如宽动态总线移位器，存储器地址发生器，宽总线多路复用器和存储器映射I / O寄存器。 DSP48E1 Slice的基本功能如图1-1所示。 有关完整的详细信息，请参阅图2-1和第2章，DSP48E1描述和细节。 DSP功能的一些亮点（Highlights）包括： 25 × 18 two’s-complement multiplier（25×18二进制补码乘法器）: Dynamic bypass(动态旁路)
48-bit accumulator（48位累加器）: Can be used as a synchronous up/down counter(可以用作同步向上/向下计数器)
Power saving pre-adder（省电预加法器）: Optimizes symmetrical filter applications and reduces DSP slice requirements（优化对称滤波器应用并降低DSP Slice要求）
Single-instruction-multiple-data (SIMD) arithmetic unit（单指令多数据（SIMD）算术单元）: Dual 24-bit or quad 12-bit add/subtract/accumulate（双24位或四通道12位加/减/累加）" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bchobby.github.io/posts/96b7e7c073b93e2da7b0379bf6c44b0d/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2018-10-25T15:30:41+08:00" />
<meta property="article:modified_time" content="2018-10-25T15:30:41+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程爱好者博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程爱好者博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Xlinx DSP 48E1（二）</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <h2 id="%C2%A0chapter1%C2%A0Overview"> chapter1 Overview</h2> 
<hr> 
<p> </p> 
<p id="main-toc"><strong>目录</strong></p> 
<p id="%C2%A0chapter1%C2%A0Overview-toc" style="margin-left:0px;"><a href="#%C2%A0chapter1%C2%A0Overview" rel="nofollow"> chapter1 Overview</a></p> 
<p id="%C2%A0%20%C2%A01.DSP48E1%20Slice%20Overview-toc" style="margin-left:40px;"><a href="#%C2%A0%20%C2%A01.DSP48E1%20Slice%20Overview" rel="nofollow">1.DSP48E1 Slice Overview</a></p> 
<p id="2.%E7%9B%B8%E5%AF%B9%E4%BA%8E%E4%B8%8A%E4%B8%80%E4%BB%A3%E7%9A%84%E7%89%B9%E5%BE%81-toc" style="margin-left:40px;"><a href="#2.%E7%9B%B8%E5%AF%B9%E4%BA%8E%E4%B8%8A%E4%B8%80%E4%BB%A3%E7%9A%84%E7%89%B9%E5%BE%81" rel="nofollow">2.相对于上一代的特征</a></p> 
<p id="3.Device%20Resources-toc" style="margin-left:40px;"><a href="#3.Device%20Resources" rel="nofollow">3.Device Resources</a></p> 
<p id="4.Design%20Recommendations%C2%A0-toc" style="margin-left:40px;"><a href="#4.Design%20Recommendations%C2%A0" rel="nofollow">4.Design Recommendations </a></p> 
<p id="5.Stacked%20Silicon%20Interconnect-toc" style="margin-left:40px;"><a href="#5.Stacked%20Silicon%20Interconnect" rel="nofollow">5.Stacked Silicon Interconnect</a></p> 
<hr id="hr-toc"> 
<h3 id="%C2%A0%20%C2%A01.DSP48E1%20Slice%20Overview">1.DSP48E1 Slice Overview</h3> 
<p>      FPGA对数字信号处理（DSP）应用非常有效，因为它们可以实现定制，以及完全并行算法。 DSP应用使用了许多二进制乘法器和累加器，而它们最好要在专用DSP Slice中实现。 所有7系列FPGA具有许多专用的、全定制的低功耗DSP Slice，结合了高速和小尺寸的特点，同时能保持系统设计灵活性。 DSP Slice还提高了除了数字信号处理以外的许多应用的速度和效率，例如宽动态总线移位器，存储器地址发生器，宽总线多路复用器和存储器映射I / O寄存器。 DSP48E1 Slice的基本功能如图1-1所示。 有关完整的详细信息，请参阅图2-1和第2章，DSP48E1描述和细节。 </p> 
<p><img alt="" class="has" height="463" src="https://images2.imgbox.com/e4/db/TcW4ocwz_o.png" width="1027"></p> 
<p>DSP功能的一些亮点（Highlights）包括： </p> 
<ul><li> 25 × 18 two’s-complement multiplier（25×18二进制补码乘法器）:</li></ul> 
<p>          Dynamic bypass(动态旁路)</p> 
<ul><li> 48-bit accumulator（48位累加器）:</li></ul> 
<p>         Can be used as a synchronous up/down counter(可以用作同步向上/向下计数器)</p> 
<ul><li> Power saving pre-adder（省电预加法器）:</li></ul> 
<p>         Optimizes symmetrical filter applications and reduces DSP slice requirements（优化对称滤波器应用并降低DSP Slice要求）</p> 
<ul><li> Single-instruction-multiple-data (SIMD) arithmetic unit（单指令多数据（SIMD）算术单元）:</li></ul> 
<p>         Dual 24-bit or quad 12-bit add/subtract/accumulate（双24位或四通道12位加/减/累加）</p> 
<ul><li>Optional logic unit（可选逻辑单元）:</li></ul> 
<p>        Can generate any one of ten different logic functions of the two operands（可以生成两个操作数的十个不同逻辑函数中的任何一个）</p> 
<ul><li>Pattern detector（模式检测器）:</li></ul> 
<p>       Convergent or symmetric rounding收敛或对称舍入<br>        96-bit-wide logic functions when used in conjunction with the logic unit与逻辑单元一起使用时，96位逻辑功能</p> 
<ul><li>Advanced features高级功能:</li></ul> 
<p>            Optional pipelining and dedicated buses for cascading用于级联的可选流水线和专用总线</p> 
<h3 id="2.%E7%9B%B8%E5%AF%B9%E4%BA%8E%E4%B8%8A%E4%B8%80%E4%BB%A3%E7%9A%84%E7%89%B9%E5%BE%81">2.相对于上一代的特征</h3> 
<p>    7系列FPGA DSP48E1 Slice功能相当，完全兼容Virtex®-6 FPGA DSP48E1 Slice，以及Virtex-5 FPGA DSP48E Slice的超集。 7系列FPGA DSP48E1 Slice提供的功能比Spartan®-6 FPGA系列的DSP48A1片有更多功能： </p> 
<p>Wider functionality in DSP48E1 than DSP48A1:</p> 
<ul><li>           Multiplier width is improved from <strong>18 x 18 </strong>in the Spartan-6 family to <strong>25 x 18</strong> in the 7series</li><li>          The A register width is improved from <strong>18 bits</strong> in the Spartan-6 family to<strong> 30 bits</strong> in the 7 series:</li></ul> 
<p>                  - A and B registers can be concatenated （串联）in the 7 series</p> 
<p>                  - The A register feeds the pre-adder in the 7 series instead of the B register</p> 
<ul><li>         Cascading capability on both pipeline paths for larger multipliers and larger post-adders</li></ul> 
<p>Unique features in DSP48E1 over DSP48A1:</p> 
<ul><li> Arithmetic logic unit (ALU)</li><li> SIMD mode</li><li> Pattern detector</li><li> 17-bit shifter</li></ul> 
<p>Virtex-6系列DSP设计直接迁移到7系列的DSP资源。具有级联DSP片的设计迁移应考虑每列DSP片的数量。 Spartan-6系列DSP设计可以转换为7系列，但设计人员应该研究如何利用DSP48E1 Slice的更强大功能。 有关更多信息，请参阅<a href="https://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migration.pdf" rel="nofollow">UG429</a>,7系列FPGA移植用户指南。</p> 
<h3 id="3.Device%20Resources">3.Device Resources</h3> 
<p>       DSP资源在所有7系列系列中进行了优化和扩展，提供了一种通用架构，可提高实施效率，IP实施和设计迁移。 DSP48E1 Slice的数量以及DSP与其他器件资源之间的比例区分了7系列系列。<br>      7系列系列之间的迁移不需要对DSP48E1进行任何设计更改。<br> 有关7系列FPGA的DSP48E1可用资源，请参见表2-1。 有关所有7系列FPGA的最新信息，请参见7系列FPGA概述[参考2]。</p> 
<h3 id="4.Design%20Recommendations%C2%A0">4.Design Recommendations </h3> 
<p>       许多DSP设计非常适合7系列架构。 为了最好地使用该体系结构，需要了解底层特性和功能，以便设计输入代码可以利用这些资源。 DSP48E1资源自动用于大多数DSP功能和许多算术功能。 在大多数情况下，应推断出DSP资源。 请参阅您首选的综合工具文档，以获取有关确保DSP48E1切片正确推断的指南[Ref3] [Ref4]。 综合工具可以推断资源。 实例化可用于直接访问特定的DSP48E1切片功能。 使用DSP48E1切片的建议包括：</p> 
<p>  Use signed values in HDL source<br> Pipeline for performance and lower power, both in the DSP48E1 slice and fabric</p> 
<ul><li>Use the configurable logic block (CLB) carry logic (进位逻辑)to implement small multipliers, adders, and counters</li><li>Use CLB SRLs, CLB distributed RAM, and/or block RAM to store filter coefficients（使用CLB SRL，CLB分布式RAM和/或Block RAM来存储滤波器系数）</li><li>Set USE_MULT to NONE when using only the adder/logic unit to save power</li><li>Cascade using the dedicated resources rather than fabric, keeping usage to one column for highest performance and lowest power</li><li>Consider using time multiplexing for the design</li></ul> 
<p>有关设计技术的更多信息，请参见第3章，DSP48E1设计注意事项。</p> 
<p> </p> 
<h3 id="5.Stacked%20Silicon%20Interconnect">5.Stacked Silicon Interconnect</h3> 
<p>    DSP切片不能跨插入器（超逻辑区域（SLR）边界）级联。 有关堆叠硅互连（stacked silicon interconnect SSI）技术的更多信息，请参阅WP380，Xilinx堆叠硅互连技术可提供突破性的FPGA容量，带宽和功效。</p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/748ba58472f00f86cd37c4ce9baaacc9/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Flutter ListView 列表点击和网页加载</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/d0ee34d14fb3436deee72429977b485a/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">DB2数据库联邦(跨库查询)</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程爱好者博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151260"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>