

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Thu Aug 15 19:17:05 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        MP113_DMA
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ example            |     -|  3.82|        -|       -|         -|        -|     -|        no|     -|   -|  86 (~0%)|  206 (~0%)|    -|
    | o VITIS_LOOP_58_1   |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|   -|         -|          -|    -|
    |  o VITIS_LOOP_75_3  |     -|  7.30|        -|       -|         1|        -|     -|        no|     -|   -|         -|          -|    -|
    |  o VITIS_LOOP_75_3  |     -|  7.30|        -|       -|         1|        -|     -|        no|     -|   -|         -|          -|    -|
    |  o VITIS_LOOP_75_3  |     -|  7.30|        -|       -|         1|        -|     -|        no|     -|   -|         -|          -|    -|
    |  o VITIS_LOOP_75_3  |     -|  7.30|        -|       -|         1|        -|     -|        no|     -|   -|         -|          -|    -|
    +---------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| A         | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* AP_FIFO
+-----------+-----------+------------+
| Interface | Direction | Data Width |
+-----------+-----------+------------+
| fifo_out  | out       | 8          |
+-----------+-----------+------------+

* Other Ports
+---------+--------+-----------+----------+
| Port    | Mode   | Direction | Bitwidth |
+---------+--------+-----------+----------+
| COUNTER | ap_vld | out       | 32       |
| STATUS  | ap_vld | out       | 32       |
+---------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| A        | in        | stream<hls::axis<ap_int<32>, 2, 5, 6, '8', false>, 0>& |
| fifo_out | out       | stream<ap_uint<8>, 0>&                                 |
| STATUS   | out       | pointer                                                |
| COUNTER  | out       | pointer                                                |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+----------------+-----------+
| Argument | HW Interface   | HW Type   |
+----------+----------------+-----------+
| A        | A              | interface |
| fifo_out | fifo_out       | interface |
| STATUS   | STATUS         | port      |
| STATUS   | STATUS_ap_vld  | port      |
| COUNTER  | COUNTER        | port      |
| COUNTER  | COUNTER_ap_vld | port      |
+----------+----------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + example         |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+-------------------------------------+
| Type      | Options               | Location                            |
+-----------+-----------------------+-------------------------------------+
| interface | axis port=A           | example.cpp:50 in example, A        |
| interface | ap_fifo port=fifo_out | example.cpp:51 in example, fifo_out |
| interface | s_axilite port=return | example.cpp:52 in example, return   |
| pipeline  | II=1                  | example.cpp:60 in example           |
+-----------+-----------------------+-------------------------------------+


