/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module decimal_counter (
        input wire clk,
        input wire rst,
        input wire inc,
        output reg ovf,
        output reg [5:0] value
    );
    logic [5:0] D_val_d, D_val_q = 0;
    always @* begin
        D_val_d = D_val_q;
        
        value = D_val_q;
        ovf = D_val_q == 4'h9 && inc;
        if (inc) begin
            if (D_val_q == 4'h9) begin
                D_val_d = 1'h0;
            end else begin
                D_val_d = D_val_q + 1'h1;
            end
        end
    end
    
    
    always @(posedge (clk)) begin
        if ((rst) == 1'b1) begin
            D_val_q <= 0;
        end else begin
            D_val_q <= D_val_d;
        end
    end
endmodule