================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 1,060        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   942        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   705        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   720        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   720        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |   704        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   704        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   704        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   704        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   712        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   704        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   704        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   704        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   704        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   704        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   773        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+----------+-------------+----------------+---------------+---------------+---------------+---------------+
| Function | Location    | Compile/Link   | Unroll/Inline | Array/Struct  | Performance   | HW Transforms |
+----------+-------------+----------------+---------------+---------------+---------------+---------------+
| + main   | los.cpp:409 | 1,060          | 720           | 712           | 704           | 773           |
|    _rand | los.cpp:16  |  216 (8 calls) | 128 (8 calls) | 128 (8 calls) | 128 (8 calls) | 128 (8 calls) |
|    los   | los.cpp:24  |  697           | 521           | 529           | 521           | 585           |
+----------+-------------+----------------+---------------+---------------+---------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


