// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +experimental-zvfh -disable-O0-optnone  \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

void test_vsseg4e16_v_f16mf4(_Float16 *base, vfloat16mf4_t v0, vfloat16mf4_t v1, vfloat16mf4_t v2, vfloat16mf4_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16mf4(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16mf2(_Float16 *base, vfloat16mf2_t v0, vfloat16mf2_t v1, vfloat16mf2_t v2, vfloat16mf2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16mf2(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16m1(_Float16 *base, vfloat16m1_t v0, vfloat16m1_t v1, vfloat16m1_t v2, vfloat16m1_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16m1(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16m2(_Float16 *base, vfloat16m2_t v0, vfloat16m2_t v1, vfloat16m2_t v2, vfloat16m2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16m2(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16mf4(int16_t *base, vint16mf4_t v0, vint16mf4_t v1, vint16mf4_t v2, vint16mf4_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16mf4(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16mf2(int16_t *base, vint16mf2_t v0, vint16mf2_t v1, vint16mf2_t v2, vint16mf2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16mf2(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16m1(int16_t *base, vint16m1_t v0, vint16m1_t v1, vint16m1_t v2, vint16m1_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16m1(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16m2(int16_t *base, vint16m2_t v0, vint16m2_t v1, vint16m2_t v2, vint16m2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16m2(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16mf4(uint16_t *base, vuint16mf4_t v0, vuint16mf4_t v1, vuint16mf4_t v2, vuint16mf4_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16mf4(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16mf2(uint16_t *base, vuint16mf2_t v0, vuint16mf2_t v1, vuint16mf2_t v2, vuint16mf2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16mf2(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16m1(uint16_t *base, vuint16m1_t v0, vuint16m1_t v1, vuint16m1_t v2, vuint16m1_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16m1(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16m2(uint16_t *base, vuint16m2_t v0, vuint16m2_t v1, vuint16m2_t v2, vuint16m2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16m2(base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16mf4_m(vbool64_t mask, _Float16 *base, vfloat16mf4_t v0, vfloat16mf4_t v1, vfloat16mf4_t v2, vfloat16mf4_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16mf4_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16mf2_m(vbool32_t mask, _Float16 *base, vfloat16mf2_t v0, vfloat16mf2_t v1, vfloat16mf2_t v2, vfloat16mf2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16mf2_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16m1_m(vbool16_t mask, _Float16 *base, vfloat16m1_t v0, vfloat16m1_t v1, vfloat16m1_t v2, vfloat16m1_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16m1_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_f16m2_m(vbool8_t mask, _Float16 *base, vfloat16m2_t v0, vfloat16m2_t v1, vfloat16m2_t v2, vfloat16m2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_f16m2_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16mf4_m(vbool64_t mask, int16_t *base, vint16mf4_t v0, vint16mf4_t v1, vint16mf4_t v2, vint16mf4_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16mf4_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16mf2_m(vbool32_t mask, int16_t *base, vint16mf2_t v0, vint16mf2_t v1, vint16mf2_t v2, vint16mf2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16mf2_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16m1_m(vbool16_t mask, int16_t *base, vint16m1_t v0, vint16m1_t v1, vint16m1_t v2, vint16m1_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16m1_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_i16m2_m(vbool8_t mask, int16_t *base, vint16m2_t v0, vint16m2_t v1, vint16m2_t v2, vint16m2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_i16m2_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16mf4_m(vbool64_t mask, uint16_t *base, vuint16mf4_t v0, vuint16mf4_t v1, vuint16mf4_t v2, vuint16mf4_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16mf4_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16mf2_m(vbool32_t mask, uint16_t *base, vuint16mf2_t v0, vuint16mf2_t v1, vuint16mf2_t v2, vuint16mf2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16mf2_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16m1_m(vbool16_t mask, uint16_t *base, vuint16m1_t v0, vuint16m1_t v1, vuint16m1_t v2, vuint16m1_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16m1_m(mask, base, v0, v1, v2, v3, vl);
}

void test_vsseg4e16_v_u16m2_m(vbool8_t mask, uint16_t *base, vuint16m2_t v0, vuint16m2_t v1, vuint16m2_t v2, vuint16m2_t v3, size_t vl) {
  return __riscv_vsseg4e16_v_u16m2_m(mask, base, v0, v1, v2, v3, vl);
}

