0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sim_1/imports/new/testbench.v,1578489517,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_accurate.vhd,1510747664,vhdl,,,,mult_accurate,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_approx_a8.vhd,1507531904,vhdl,,,,mult_approx_a8,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_approx_d4.vhd,1506661456,vhdl,,,,mult_approx_d4,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_approx_o4.vhd,1578489563,vhdl,,,,mult_approx_o4,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_mod_16_AccAccAccAcc_AccAccAccAcc_a8_dAccod.vhd,1578480804,vhdl,,,,mult_mod_16_accaccaccacc_accaccaccacc_a8_daccod,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_mod_8_AccAccAccAcc.vhd,1578401945,vhdl,,,,mult_mod_8_accaccaccacc,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/Project/mult_mod_8_dAccod.vhd,1578488787,vhdl,,,,mult_mod_8_daccod,,,,,,,,
C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sources_1/imports/new/I.v,1578489462,verilog,,C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H6/H6.srcs/sim_1/imports/new/testbench.v,,H6,,,,,,,,
