From 1e9e8301d402df60ffe1cc37218bc345d6a00d3e Mon Sep 17 00:00:00 2001
From: Yelena <yelena@marvell.com>
Date: Wed, 12 Mar 2014 11:23:29 +0200
Subject: [PATCH 1474/1825] pp3: configure PEX0 with 256M window size

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 874c04322354e3c8a894dbc64b4822d5645c1ed2

	Relevant only for PP3 on FPGA system

Change-Id: Iababff06a332bc785f09ce33e897d40b11e29fea
Signed-off-by: Yelena <yelena@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/6346
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Yehuda Yitschak <yehuday@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mach-armada38x/include/mach/armada38x.h |   18 ++++++++++++++++++
 1 files changed, 18 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-armada38x/include/mach/armada38x.h b/arch/arm/mach-armada38x/include/mach/armada38x.h
index 8a3cd7c..49137f7 100644
--- a/arch/arm/mach-armada38x/include/mach/armada38x.h
+++ b/arch/arm/mach-armada38x/include/mach/armada38x.h
@@ -31,6 +31,16 @@
  */
 #define INTER_REGS_PHYS_BASE		0xF1000000
 
+#ifdef CONFIG_MV_PP3
+#define PEX0_MEM_PHYS_BASE		0xD0000000
+#define PEX0_MEM_SIZE			_256M
+#define PEX1_MEM_PHYS_BASE		0xE0000000
+#define PEX1_MEM_SIZE			_8M
+#define PEX2_MEM_PHYS_BASE		0xE0800000
+#define PEX2_MEM_SIZE			_4M
+#define PEX3_MEM_PHYS_BASE		0xE0C00000
+#define PEX3_MEM_SIZE			_4M
+#else
 #define PEX0_MEM_PHYS_BASE		0xE0000000
 #define PEX0_MEM_SIZE			_16M
 #define PEX1_MEM_PHYS_BASE		0xE2000000
@@ -39,6 +49,7 @@
 #define PEX2_MEM_SIZE			_16M
 #define PEX3_MEM_PHYS_BASE		0xE6000000
 #define PEX3_MEM_SIZE			_16M
+#endif /* CONFIG_MV_PP3 */
 
 #define PEX0_IO_PHYS_BASE		0xF1100000
 #define PEX0_IO_SIZE			_1M
@@ -99,10 +110,17 @@
 #define PEX2_IO_VIRT_BASE		0xFBE00000
 #define PEX3_IO_VIRT_BASE		0xFBF00000
 
+#ifdef CONFIG_MV_PP3
+#define PEX0_MEM_VIRT_BASE		0xE2000000
+#define PEX1_MEM_VIRT_BASE		0xF5000000
+#define PEX2_MEM_VIRT_BASE		0xF6000000
+#define PEX3_MEM_VIRT_BASE		0xF7000000
+#else
 #define PEX0_MEM_VIRT_BASE		0xF5000000
 #define PEX1_MEM_VIRT_BASE		0xF6000000
 #define PEX2_MEM_VIRT_BASE		0xF7000000
 #define PEX3_MEM_VIRT_BASE		0xF8000000
+#endif /* CONFIG_MV_PP3 */
 
 #define IOCC_WA_WIN0_VIRT_BASE		0xFC000000
 
-- 
1.7.5.4

