Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  8 18:16:42 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           23 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             252 |          144 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | processor/datapath/fetch_ff          | reset_IBUF       |                5 |              8 |
|  clk_IBUF_BUFG | buffer_out/temp                      |                  |                3 |              8 |
|  clk_IBUF_BUFG | processor/control_unit/Q[3]          | reset_IBUF       |                4 |             15 |
|  clk_IBUF_BUFG | processor/control_unit/E[0]          | reset_IBUF       |               27 |             32 |
|  clk_IBUF_BUFG | processor/control_unit/Q[6]          | reset_IBUF       |               21 |             32 |
|  clk_IBUF_BUFG | processor/control_unit/Q[9]          | reset_IBUF       |               14 |             32 |
|  clk_IBUF_BUFG | processor/control_unit/Q[7]          | reset_IBUF       |               17 |             32 |
|  clk_IBUF_BUFG | processor/control_unit/Q[5]          | reset_IBUF       |               21 |             32 |
|  clk_IBUF_BUFG | processor/control_unit/Q[8]          | reset_IBUF       |               16 |             32 |
|  clk_IBUF_BUFG |                                      | reset_IBUF       |               23 |             37 |
|  clk_IBUF_BUFG | processor/control_unit/Q[4]          | reset_IBUF       |               19 |             37 |
|  clk_IBUF_BUFG | processor/datapath/mar_reg_reg[6]_0  |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/mar_reg_reg[6]_1  |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/t_data_out_2__0_0 |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/t_data_out_2__1   |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/mar_reg_reg[6]_3  |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/t_data_out_2__0   |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/mar_reg_reg[6]_2  |                  |               22 |             88 |
|  clk_IBUF_BUFG | processor/datapath/t_data_out_2__1_0 |                  |               22 |             88 |
+----------------+--------------------------------------+------------------+------------------+----------------+


