strict digraph "compose( ,  )" {
	node [label="\N"];
	"1316:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d6df10>",
		fillcolor=springgreen,
		label="1316:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1317:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a17d6ddd0>",
		fillcolor=turquoise,
		label="1317:BL
csr0 <= 13'h0;
csr1 <= 13'h0;
ots_stop <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d6dc90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a17d6de10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d6df50>]",
		style=filled,
		typ=Block];
	"1316:IF" -> "1317:BL"	 [cond="['rst']",
		label="(!rst)",
		lineno=1316];
	"1323:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d5d710>",
		fillcolor=springgreen,
		label="1323:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1316:IF" -> "1323:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1316];
	"1581:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17df9cd0>",
		fillcolor=springgreen,
		label="1581:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1583:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17df9e50>",
		fillcolor=springgreen,
		label="1583:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1581:IF" -> "1583:IF"	 [cond="['dma_ack']",
		label="!(dma_ack)",
		lineno=1581];
	"1581:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9c90>",
		fillcolor=firebrick,
		label="1581:NS
dma_ack_wr1 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1581:IF" -> "1581:NS"	 [cond="['dma_ack']",
		label=dma_ack,
		lineno=1581];
	"1449:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18078690>",
		fillcolor=firebrick,
		label="1449:NS
inta <= int_stat[0] & iena[0] | int_stat[1] & iena[1] | int_stat[2] & iena[2] | int_stat[3] & iena[3] | int_stat[4] & iena[\
3] | int_stat[5] & iena[4] | int_stat[6] & iena[5];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18078690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1448:AL"	 [def_var="['inta']",
		label="Leaf_1448:AL"];
	"1449:NS" -> "Leaf_1448:AL"	 [cond="[]",
		lineno=None];
	"1412:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8ba50>",
		fillcolor=springgreen,
		label="1412:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a18074ad0>",
		fillcolor=turquoise,
		label="1413:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1412:IF" -> "1413:BL"	 [cond="['ep_match_r']",
		label=ep_match_r,
		lineno=1412];
	"1361:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88bd0>",
		fillcolor=firebrick,
		label="1361:NS
buf0 <= buf0_orig;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1355:AL"	 [def_var="['buf0']",
		label="Leaf_1355:AL"];
	"1361:NS" -> "Leaf_1355:AL"	 [cond="[]",
		lineno=None];
	"1548:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e05210>",
		clk_sens=False,
		fillcolor=gold,
		label="1548:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'dma_ack', 'dma_req_hold', 'r2', 'r1']"];
	"1550:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17e05410>",
		fillcolor=springgreen,
		label="1550:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1548:AL" -> "1550:IF"	 [cond="[]",
		lineno=None];
	"1372:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e2d0>",
		fillcolor=firebrick,
		label="1372:NS
buf1 <= din;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e2d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1368:AL"	 [def_var="['buf1']",
		label="Leaf_1368:AL"];
	"1372:NS" -> "Leaf_1368:AL"	 [cond="[]",
		lineno=None];
	"1502:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18089590>",
		fillcolor=springgreen,
		label="1502:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1503:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089910>",
		fillcolor=firebrick,
		label="1503:NS
dma_in_cnt <= dma_in_cnt - { 3'h0, max_pl_sz[10:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1502:IF" -> "1503:NS"	 [cond="['ep_match_r', 'set_r', 'buf0_set', 'buf0_rl']",
		label="(ep_match_r && (set_r || buf0_set || buf0_rl))",
		lineno=1502];
	"1437:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a18087250>",
		clk_sens=True,
		fillcolor=gold,
		label="1437:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ep_match_r', 'rst', 'uc_bsel_set', 'idin']"];
	"1439:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18087450>",
		fillcolor=springgreen,
		label="1439:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1437:AL" -> "1439:IF"	 [cond="[]",
		lineno=None];
	"1419:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074a50>",
		fillcolor=firebrick,
		label="1419:NS
int_stat[1] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1406:AL"	 [def_var="['int_stat']",
		label="Leaf_1406:AL"];
	"1419:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1534:AL"	 [def_var="['dma_req_in_hold2']",
		label="Leaf_1534:AL"];
	"1540:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17e04d50>",
		def_var="['dma_req_hold']",
		fillcolor=deepskyblue,
		label="1540:AS
dma_req_hold = (ep_out)? dma_req_out_hold : dma_req_in_hold & dma_req_in_hold2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ep_out', 'dma_req_out_hold', 'dma_req_in_hold', 'dma_req_in_hold2']"];
	"Leaf_1534:AL" -> "1540:AS";
	"1368:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d88a50>",
		clk_sens=True,
		fillcolor=gold,
		label="1368:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out_to_small', 'din', 'we3', 'ep_match_r', 'buf1_set', 'idin', 'rst']"];
	"1370:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d88fd0>",
		fillcolor=springgreen,
		label="1370:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1368:AL" -> "1370:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1380:AL"	 [def_var="['buf0_orig']",
		label="Leaf_1380:AL"];
	"1513:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a18089d10>",
		clk_sens=True,
		fillcolor=gold,
		label="1513:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_orig', 'dma_out_cnt']"];
	"Leaf_1380:AL" -> "1513:AL";
	"1529:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e02ed0>",
		clk_sens=False,
		fillcolor=gold,
		label="1529:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_orig']"];
	"Leaf_1380:AL" -> "1529:AL";
	"1355:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d883d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1355:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_set', 'din', 'buf0_rl', 'we2', 'idin', 'rst', 'buf0_orig', 'ep_match_r']"];
	"Leaf_1380:AL" -> "1355:AL";
	"1537:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e04750>",
		clk_sens=False,
		fillcolor=gold,
		label="1537:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_orig', 'ep_in']"];
	"Leaf_1380:AL" -> "1537:AL";
	"1526:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17e02f10>",
		def_var="['dma_req_in_d']",
		fillcolor=deepskyblue,
		label="1526:AS
dma_req_in_d = ep_in & (dma_in_cnt < buf0_orig[30:19]);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ep_in', 'dma_in_cnt', 'buf0_orig']"];
	"Leaf_1380:AL" -> "1526:AS";
	"1299:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1a10>",
		fillcolor=cadetblue,
		label="1299:BS
dout = csr;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_1297:AL"	 [def_var="['dout']",
		label="Leaf_1297:AL"];
	"1299:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1363:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88ed0>",
		fillcolor=firebrick,
		label="1363:NS
buf0 <= idin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1363:NS" -> "Leaf_1355:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1562:AL"	 [def_var="['r2']",
		label="Leaf_1562:AL"];
	"Leaf_1562:AL" -> "1548:AL";
	"1556:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e05310>",
		clk_sens=False,
		fillcolor=gold,
		label="1556:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r4', 'r5', 'r2', 'dma_req_d']"];
	"Leaf_1562:AL" -> "1556:AL";
	"1568:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9650>",
		fillcolor=firebrick,
		label="1568:NS
r2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1568:NS" -> "Leaf_1562:AL"	 [cond="[]",
		lineno=None];
	"1441:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18087610>",
		fillcolor=springgreen,
		label="1441:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1441:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087790>",
		fillcolor=firebrick,
		label="1441:NS
uc_bsel <= idin[1:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1441:IF" -> "1441:NS"	 [cond="['ep_match_r', 'uc_bsel_set']",
		label="(ep_match_r && uc_bsel_set)",
		lineno=1441];
	"Leaf_1513:AL"	 [def_var="['dma_out_left']",
		label="Leaf_1513:AL"];
	"1516:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e02110>",
		clk_sens=True,
		fillcolor=gold,
		label="1516:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['max_pl_sz', 'dma_out_left']"];
	"Leaf_1513:AL" -> "1516:AL";
	"1552:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17e05750>",
		fillcolor=springgreen,
		label="1552:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1554:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17e05990>",
		fillcolor=springgreen,
		label="1554:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1552:IF" -> "1554:IF"	 [cond="['r1', 'r2']",
		label="!((r1 && !r2))",
		lineno=1552];
	"1552:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05710>",
		fillcolor=firebrick,
		label="1552:NS
dma_req_r <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1552:IF" -> "1552:NS"	 [cond="['r1', 'r2']",
		label="(r1 && !r2)",
		lineno=1552];
	"1370:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e050>",
		fillcolor=firebrick,
		label="1370:NS
buf1 <= 32'hffff_ffff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1370:NS" -> "Leaf_1368:AL"	 [cond="[]",
		lineno=None];
	"1340:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a17d5dcd0>",
		fillcolor=turquoise,
		label="1340:BL
ienb <= 6'h0;
iena <= 6'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5dc90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a17d5de10>]",
		style=filled,
		typ=Block];
	"Leaf_1337:AL"	 [def_var="['iena', 'ienb']",
		label="Leaf_1337:AL"];
	"1340:BL" -> "Leaf_1337:AL"	 [cond="[]",
		lineno=None];
	"1429:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074d90>",
		fillcolor=firebrick,
		label="1429:NS
uc_dpd <= 2'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1427:AL"	 [def_var="['uc_dpd']",
		label="Leaf_1427:AL"];
	"1429:NS" -> "Leaf_1427:AL"	 [cond="[]",
		lineno=None];
	"1286:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a1819abd0>",
		def_var="['int']",
		fillcolor=deepskyblue,
		label="1286:AS
int = { 2'h0, iena, 2'h0, ienb, 9'h0, int_stat };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['iena', 'ienb', 'int_stat']"];
	"1297:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a181a1850>",
		clk_sens=False,
		fillcolor=gold,
		label="1297:AL",
		sens="['adr', 'csr', 'int', 'buf0', 'buf1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf1', 'buf0', 'int', 'adr', 'csr']"];
	"1286:AS" -> "1297:AL";
	"1406:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d8b490>",
		clk_sens=True,
		fillcolor=gold,
		label="1406:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out_to_small', 'int_crc16_set', 'int_seqerr_set', 'int_upid_set', 'ep_match_r', 'rst', 'int_buf0_set', 'int_re', 'int_to_set', '\
int_buf1_set']"];
	"1408:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8b690>",
		fillcolor=springgreen,
		label="1408:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1406:AL" -> "1408:IF"	 [cond="[]",
		lineno=None];
	"1550:IF" -> "1552:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1550];
	"1550:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e053d0>",
		fillcolor=firebrick,
		label="1550:NS
dma_req_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e053d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1550:IF" -> "1550:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1550];
	"1394:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d8ed10>",
		def_var="['ep_match']",
		fillcolor=deepskyblue,
		label="1394:AS
ep_match = ep_sel == csr[21:18];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ep_sel', 'csr']"];
	"1396:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d8ecd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1396:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ep_match']"];
	"1394:AS" -> "1396:AL";
	"1359:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d888d0>",
		fillcolor=firebrick,
		label="1359:NS
buf0 <= din;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d888d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1359:NS" -> "Leaf_1355:AL"	 [cond="[]",
		lineno=None];
	"1583:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9f50>",
		fillcolor=firebrick,
		label="1583:NS
dma_ack_wr1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1583:IF" -> "1583:NS"	 [cond="['dma_ack_clr1']",
		label=dma_ack_clr1,
		lineno=1583];
	"1514:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e02090>",
		fillcolor=firebrick,
		label="1514:NS
dma_out_left <= buf0_orig[30:19] - dma_out_cnt;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e02090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1513:AL" -> "1514:NS"	 [cond="[]",
		lineno=None];
	"1345:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d5df90>",
		fillcolor=springgreen,
		label="1345:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1346:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a17d88210>",
		fillcolor=turquoise,
		label="1346:BL
ienb <= din[21:16];
iena <= din[29:24];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88190>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a17d88390>]",
		style=filled,
		typ=Block];
	"1345:IF" -> "1346:BL"	 [cond="['we1']",
		label=we1,
		lineno=1345];
	"1588:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17de6090>",
		clk_sens=True,
		fillcolor=gold,
		label="1588:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_ack_wr1']"];
	"1589:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17de6290>",
		fillcolor=firebrick,
		label="1589:NS
r4 <= dma_ack_wr1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17de6290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1588:AL" -> "1589:NS"	 [cond="[]",
		lineno=None];
	"1554:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05a90>",
		fillcolor=firebrick,
		label="1554:NS
dma_req_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1554:IF" -> "1554:NS"	 [cond="['dma_ack', 'dma_req_hold']",
		label="(dma_ack && !dma_req_hold)",
		lineno=1554];
	"1285:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a1819a910>",
		def_var="['csr']",
		fillcolor=deepskyblue,
		label="1285:AS
csr = { uc_bsel, uc_dpd, csr1, 1'h0, ots_stop, csr0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['uc_bsel', 'uc_dpd', 'csr1', 'ots_stop', 'csr0']"];
	"Leaf_1427:AL" -> "1285:AS";
	"1591:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17de6310>",
		clk_sens=True,
		fillcolor=gold,
		label="1591:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r4']"];
	"1592:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17de6510>",
		fillcolor=firebrick,
		label="1592:NS
r5 <= r4;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17de6510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1591:AL" -> "1592:NS"	 [cond="[]",
		lineno=None];
	"1374:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8e490>",
		fillcolor=springgreen,
		label="1374:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1375:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e690>",
		fillcolor=firebrick,
		label="1375:NS
buf1 <= idin;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1374:IF" -> "1375:NS"	 [cond="['ep_match_r', 'buf1_set', 'out_to_small']",
		label="(ep_match_r && (buf1_set || out_to_small))",
		lineno=1374];
	"Leaf_1355:AL" -> "1297:AL";
	"1534:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e04450>",
		clk_sens=False,
		fillcolor=gold,
		label="1534:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_in_cnt', 'buf0_orig_m3']"];
	"1535:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04710>",
		fillcolor=firebrick,
		label="1535:NS
dma_req_in_hold2 <= dma_in_cnt < buf0_orig_m3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1534:AL" -> "1535:NS"	 [cond="[]",
		lineno=None];
	"1491:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a1808d590>",
		clk_sens=False,
		fillcolor=gold,
		label="1491:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ep_out', 'dma_out_cnt']"];
	"1492:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d8d0>",
		fillcolor=firebrick,
		label="1492:NS
dma_req_out_hold <= |dma_out_cnt[11:2] & ep_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1491:AL" -> "1492:NS"	 [cond="[]",
		lineno=None];
	"Leaf_1491:AL"	 [def_var="['dma_req_out_hold']",
		label="Leaf_1491:AL"];
	"1492:NS" -> "Leaf_1491:AL"	 [cond="[]",
		lineno=None];
	"1540:AS" -> "1548:AL";
	"1415:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8bed0>",
		fillcolor=springgreen,
		label="1415:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1415:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074050>",
		fillcolor=firebrick,
		label="1415:NS
int_stat[5] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1415:IF" -> "1415:NS"	 [cond="['int_seqerr_set']",
		label=int_seqerr_set,
		lineno=1415];
	"1339:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d5ddd0>",
		fillcolor=springgreen,
		label="1339:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1339:IF" -> "1340:BL"	 [cond="['rst']",
		label="(!rst)",
		lineno=1339];
	"1339:IF" -> "1345:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1339];
	"1517:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e02610>",
		fillcolor=firebrick,
		label="1517:NS
dma_out_buf_avail <= dma_out_left >= { 3'h0, max_pl_sz[10:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e02610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1516:AL"	 [def_var="['dma_out_buf_avail']",
		label="Leaf_1516:AL"];
	"1517:NS" -> "Leaf_1516:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1577:AL"	 [def_var="['dma_ack_wr1']",
		label="Leaf_1577:AL"];
	"Leaf_1577:AL" -> "1588:AL";
	"Leaf_1437:AL"	 [def_var="['uc_bsel']",
		label="Leaf_1437:AL"];
	"1441:NS" -> "Leaf_1437:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1497:AL"	 [def_var="['dma_in_cnt']",
		label="Leaf_1497:AL"];
	"Leaf_1497:AL" -> "1534:AL";
	"1497:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a1808dd90>",
		clk_sens=True,
		fillcolor=gold,
		label="1497:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_set', 'dma_ack_i', 'dma_en', 'buf0_rl', 'set_r', 'ep_match_r', 'dma_in_cnt', 'max_pl_sz']"];
	"Leaf_1497:AL" -> "1497:AL";
	"1507:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a1808de90>",
		clk_sens=True,
		fillcolor=gold,
		label="1507:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dma_in_cnt', 'max_pl_sz']"];
	"Leaf_1497:AL" -> "1507:AL";
	"Leaf_1497:AL" -> "1526:AS";
	"1363:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d88dd0>",
		fillcolor=springgreen,
		label="1363:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1363:IF" -> "1363:NS"	 [cond="['ep_match_r', 'buf0_set']",
		label="(ep_match_r && buf0_set)",
		lineno=1363];
	"1324:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0a17d5d450>",
		fillcolor=turquoise,
		label="1324:BL
csr0 <= din[12:0];
ots_stop <= din[13];
csr1 <= din[27:15];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5d2d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0a17d5d4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5d690>]",
		style=filled,
		typ=Block];
	"Leaf_1314:AL"	 [def_var="['csr0', 'csr1', 'ots_stop']",
		label="Leaf_1314:AL"];
	"1324:BL" -> "Leaf_1314:AL"	 [cond="[]",
		lineno=None];
	"1317:BL" -> "Leaf_1314:AL"	 [cond="[]",
		lineno=None];
	"1384:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8eb10>",
		fillcolor=firebrick,
		label="1384:NS
buf0_orig <= din;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8eb10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1384:NS" -> "Leaf_1380:AL"	 [cond="[]",
		lineno=None];
	"1508:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089c90>",
		fillcolor=firebrick,
		label="1508:NS
dma_in_buf_sz1 <= (dma_in_cnt >= { 3'h0, max_pl_sz[10:2] }) & (max_pl_sz[10:0] != 11'h0);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1507:AL"	 [def_var="['dma_in_buf_sz1']",
		label="Leaf_1507:AL"];
	"1508:NS" -> "Leaf_1507:AL"	 [cond="[]",
		lineno=None];
	"1483:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d550>",
		fillcolor=firebrick,
		label="1483:NS
set_r <= dma_ack_i & (buf0_set | buf0_rl);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1482:AL"	 [def_var="['set_r']",
		label="Leaf_1482:AL"];
	"1483:NS" -> "Leaf_1482:AL"	 [cond="[]",
		lineno=None];
	"1382:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e890>",
		fillcolor=firebrick,
		label="1382:NS
buf0_orig <= 32'hffff_ffff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8e890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1382:NS" -> "Leaf_1380:AL"	 [cond="[]",
		lineno=None];
	"1361:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d88c10>",
		fillcolor=springgreen,
		label="1361:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1361:IF" -> "1361:NS"	 [cond="['ep_match_r', 'buf0_rl']",
		label="(ep_match_r && buf0_rl)",
		lineno=1361];
	"1361:IF" -> "1363:IF"	 [cond="['ep_match_r', 'buf0_rl']",
		label="!((ep_match_r && buf0_rl))",
		lineno=1361];
	"1357:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d88690>",
		fillcolor=springgreen,
		label="1357:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1357:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88650>",
		fillcolor=firebrick,
		label="1357:NS
buf0 <= 32'hffff_ffff;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d88650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1357:IF" -> "1357:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1357];
	"1359:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d88910>",
		fillcolor=springgreen,
		label="1359:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1357:IF" -> "1359:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1357];
	"1498:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a1808df90>",
		fillcolor=springgreen,
		label="1498:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1497:AL" -> "1498:IF"	 [cond="[]",
		lineno=None];
	"1566:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17df9410>",
		fillcolor=springgreen,
		label="1566:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1568:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17df9550>",
		fillcolor=springgreen,
		label="1568:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1566:IF" -> "1568:IF"	 [cond="['r1']",
		label="!(r1)",
		lineno=1566];
	"1566:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df93d0>",
		fillcolor=firebrick,
		label="1566:NS
r2 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df93d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1566:IF" -> "1566:NS"	 [cond="['r1']",
		label=r1,
		lineno=1566];
	"Leaf_1437:AL" -> "1285:AS";
	"1410:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8b910>",
		fillcolor=springgreen,
		label="1410:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1410:IF" -> "1412:IF"	 [cond="['int_re']",
		label="!(int_re)",
		lineno=1410];
	"1410:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b8d0>",
		fillcolor=firebrick,
		label="1410:NS
int_stat <= 7'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1410:IF" -> "1410:NS"	 [cond="['int_re']",
		label=int_re,
		lineno=1410];
	"1448:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a18087350>",
		clk_sens=False,
		fillcolor=gold,
		label="1448:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['int_stat', 'iena']"];
	"1448:AL" -> "1449:NS"	 [cond="[]",
		lineno=None];
	"1357:NS" -> "Leaf_1355:AL"	 [cond="[]",
		lineno=None];
	"1514:NS" -> "Leaf_1513:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1396:AL"	 [def_var="['ep_match_r']",
		label="Leaf_1396:AL"];
	"Leaf_1396:AL" -> "1437:AL";
	"Leaf_1396:AL" -> "1368:AL";
	"Leaf_1396:AL" -> "1406:AL";
	"Leaf_1396:AL" -> "1497:AL";
	"1472:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a1808b910>",
		clk_sens=True,
		fillcolor=gold,
		label="1472:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_set', 'dma_ack_i', 'dma_en', 'buf0_rl', 'set_r', 'ep_match_r', 'dma_out_cnt', 'max_pl_sz']"];
	"Leaf_1396:AL" -> "1472:AL";
	"Leaf_1396:AL" -> "1355:AL";
	"1427:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d8b890>",
		clk_sens=True,
		fillcolor=gold,
		label="1427:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ep_match_r', 'rst', 'idin', 'uc_dpd_set']"];
	"Leaf_1396:AL" -> "1427:AL";
	"Leaf_1591:AL"	 [def_var="['r5']",
		label="Leaf_1591:AL"];
	"1594:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17de6690>",
		def_var="['dma_ack_i']",
		fillcolor=deepskyblue,
		label="1594:AS
dma_ack_i = r5;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r5']"];
	"Leaf_1591:AL" -> "1594:AS";
	"Leaf_1591:AL" -> "1556:AL";
	"1337:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d5d750>",
		clk_sens=True,
		fillcolor=gold,
		label="1337:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'we1', 'din']"];
	"1337:AL" -> "1339:IF"	 [cond="[]",
		lineno=None];
	"1498:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808df50>",
		fillcolor=firebrick,
		label="1498:NS
dma_in_cnt <= 12'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808df50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1498:NS" -> "Leaf_1497:AL"	 [cond="[]",
		lineno=None];
	"1299:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a181a1910>",
		fillcolor=lightcyan,
		label="1299:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1299:CA" -> "1299:BS"	 [cond="[]",
		lineno=None];
	"1298:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f0a181a1d90>",
		fillcolor=linen,
		label="1298:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1297:AL" -> "1298:CS"	 [cond="[]",
		lineno=None];
	"1416:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074190>",
		fillcolor=springgreen,
		label="1416:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1416:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a180742d0>",
		fillcolor=firebrick,
		label="1416:NS
int_stat[4] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a180742d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1416:IF" -> "1416:NS"	 [cond="['int_buf1_set']",
		label=int_buf1_set,
		lineno=1416];
	"1520:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17e028d0>",
		def_var="['dma_req_d']",
		fillcolor=deepskyblue,
		label="1520:AS
dma_req_d = dma_en & (dma_req_in_d | dma_req_out_d);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dma_en', 'dma_req_in_d', 'dma_req_out_d']"];
	"1520:AS" -> "1556:AL";
	"1285:AS" -> "1394:AS";
	"1285:AS" -> "1297:AL";
	"1290:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a181a1490>",
		def_var="['ep_out']",
		fillcolor=deepskyblue,
		label="1290:AS
ep_out = csr[27:26] == 2'b10;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['csr']"];
	"1285:AS" -> "1290:AS";
	"1287:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a1819ad50>",
		def_var="['dma_en']",
		fillcolor=deepskyblue,
		label="1287:AS
dma_en = csr[15];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['csr']"];
	"1285:AS" -> "1287:AS";
	"1289:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a181a1210>",
		def_var="['ep_in']",
		fillcolor=deepskyblue,
		label="1289:AS
ep_in = csr[27:26] == 2'b01;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['csr']"];
	"1285:AS" -> "1289:AS";
	"1288:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a1819af10>",
		def_var="['max_pl_sz']",
		fillcolor=deepskyblue,
		label="1288:AS
max_pl_sz = csr[10:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['csr']"];
	"1285:AS" -> "1288:AS";
	"1568:IF" -> "1568:NS"	 [cond="['r4']",
		label=r4,
		lineno=1568];
	"1564:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9150>",
		fillcolor=firebrick,
		label="1564:NS
r2 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1564:NS" -> "Leaf_1562:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1548:AL"	 [def_var="['dma_req_r']",
		label="Leaf_1548:AL"];
	"1552:NS" -> "Leaf_1548:AL"	 [cond="[]",
		lineno=None];
	"1300:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a181a1b10>",
		fillcolor=lightcyan,
		label="1300:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1300:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1c10>",
		fillcolor=cadetblue,
		label="1300:BS
dout = int;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1300:CA" -> "1300:BS"	 [cond="[]",
		lineno=None];
	"1550:NS" -> "Leaf_1548:AL"	 [cond="[]",
		lineno=None];
	"1562:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17e05f50>",
		clk_sens=False,
		fillcolor=gold,
		label="1562:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'r4', 'r1']"];
	"1564:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17df9190>",
		fillcolor=springgreen,
		label="1564:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1562:AL" -> "1564:IF"	 [cond="[]",
		lineno=None];
	"1359:IF" -> "1359:NS"	 [cond="['we2']",
		label=we2,
		lineno=1359];
	"1359:IF" -> "1361:IF"	 [cond="['we2']",
		label="!(we2)",
		lineno=1359];
	"Leaf_1588:AL"	 [def_var="['r4']",
		label="Leaf_1588:AL"];
	"Leaf_1588:AL" -> "1591:AL";
	"Leaf_1588:AL" -> "1562:AL";
	"1585:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17df9950>",
		clk_sens=False,
		fillcolor=gold,
		label="1585:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r4']"];
	"Leaf_1588:AL" -> "1585:AL";
	"Leaf_1588:AL" -> "1556:AL";
	"1290:AS" -> "1491:AL";
	"1290:AS" -> "1540:AS";
	"1523:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17e02b50>",
		def_var="['dma_req_out_d']",
		fillcolor=deepskyblue,
		label="1523:AS
dma_req_out_d = ep_out & !dma_out_cnt_is_zero;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ep_out', 'dma_out_cnt_is_zero']"];
	"1290:AS" -> "1523:AS";
	"1308:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d850>",
		def_var="['we3']",
		fillcolor=deepskyblue,
		label="1308:AS
we3 = (adr == 2'h3) & we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr', 'we']"];
	"1308:AS" -> "1368:AL";
	"Leaf_1399:AL"	 [def_var="['int_re']",
		label="Leaf_1399:AL"];
	"Leaf_1399:AL" -> "1406:AL";
	"1420:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074b50>",
		fillcolor=springgreen,
		label="1420:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1420:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074c90>",
		fillcolor=firebrick,
		label="1420:NS
int_stat[0] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074c90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1420:IF" -> "1420:NS"	 [cond="['int_to_set']",
		label=int_to_set,
		lineno=1420];
	"1507:AL" -> "1508:NS"	 [cond="[]",
		lineno=None];
	"1372:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8e310>",
		fillcolor=springgreen,
		label="1372:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1372:IF" -> "1372:NS"	 [cond="['we3']",
		label=we3,
		lineno=1372];
	"1372:IF" -> "1374:IF"	 [cond="['we3']",
		label="!(we3)",
		lineno=1372];
	"1418:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074690>",
		fillcolor=springgreen,
		label="1418:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1418:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a180747d0>",
		fillcolor=firebrick,
		label="1418:NS
int_stat[2] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a180747d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1418:IF" -> "1418:NS"	 [cond="['int_upid_set']",
		label=int_upid_set,
		lineno=1418];
	"1516:AL" -> "1517:NS"	 [cond="[]",
		lineno=None];
	"1397:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8eed0>",
		fillcolor=firebrick,
		label="1397:NS
ep_match_r <= ep_match;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8eed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1396:AL" -> "1397:NS"	 [cond="[]",
		lineno=None];
	"Leaf_1406:AL" -> "1286:AS";
	"Leaf_1406:AL" -> "1448:AL";
	"1457:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a18078710>",
		clk_sens=False,
		fillcolor=gold,
		label="1457:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['int_stat', 'ienb']"];
	"Leaf_1406:AL" -> "1457:AL";
	"1564:IF" -> "1566:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1564];
	"1564:IF" -> "1564:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1564];
	"1594:AS" -> "1497:AL";
	"1594:AS" -> "1472:AL";
	"1482:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a1808ba10>",
		clk_sens=True,
		fillcolor=gold,
		label="1482:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_set', 'dma_ack_i', 'buf0_rl']"];
	"1594:AS" -> "1482:AL";
	"1330:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d5da50>",
		fillcolor=springgreen,
		label="1330:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1331:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5dad0>",
		fillcolor=firebrick,
		label="1331:NS
csr1[8:7] <= 2'b01;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d5dad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1330:IF" -> "1331:NS"	 [cond="['ots_stop', 'out_to_small']",
		label="(ots_stop && out_to_small)",
		lineno=1330];
	"1566:NS" -> "Leaf_1562:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1457:AL"	 [def_var="['intb']",
		label="Leaf_1457:AL"];
	"1579:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9a10>",
		fillcolor=firebrick,
		label="1579:NS
dma_ack_wr1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9a10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1579:NS" -> "Leaf_1577:AL"	 [cond="[]",
		lineno=None];
	"1420:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1301:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1dd0>",
		fillcolor=cadetblue,
		label="1301:BS
dout = buf0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1dd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1301:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1287:AS" -> "1497:AL";
	"1287:AS" -> "1520:AS";
	"1287:AS" -> "1472:AL";
	"1475:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808bdd0>",
		fillcolor=firebrick,
		label="1475:NS
dma_out_cnt <= dma_out_cnt - 12'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808bdd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1472:AL"	 [def_var="['dma_out_cnt']",
		label="Leaf_1472:AL"];
	"1475:NS" -> "Leaf_1472:AL"	 [cond="[]",
		lineno=None];
	"1380:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d8e5d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1380:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'we2', 'din']"];
	"1382:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8e8d0>",
		fillcolor=springgreen,
		label="1382:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1380:AL" -> "1382:IF"	 [cond="[]",
		lineno=None];
	"1307:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d610>",
		def_var="['we2']",
		fillcolor=deepskyblue,
		label="1307:AS
we2 = (adr == 2'h2) & we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr', 'we']"];
	"1307:AS" -> "1380:AL";
	"1307:AS" -> "1355:AL";
	"1414:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8bc10>",
		fillcolor=springgreen,
		label="1414:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1414:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8bd50>",
		fillcolor=firebrick,
		label="1414:NS
int_stat[6] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8bd50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1414:IF" -> "1414:NS"	 [cond="['out_to_small']",
		label=out_to_small,
		lineno=1414];
	"Leaf_1368:AL" -> "1297:AL";
	"1306:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d3d0>",
		def_var="['we1']",
		fillcolor=deepskyblue,
		label="1306:AS
we1 = (adr == 2'h1) & we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr', 'we']"];
	"1306:AS" -> "1337:AL";
	"Leaf_1491:AL" -> "1540:AS";
	"1586:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9fd0>",
		fillcolor=firebrick,
		label="1586:NS
dma_ack_clr1 <= r4;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17df9fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1585:AL"	 [def_var="['dma_ack_clr1']",
		label="Leaf_1585:AL"];
	"1586:NS" -> "Leaf_1585:AL"	 [cond="[]",
		lineno=None];
	"1473:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a1808bb10>",
		fillcolor=springgreen,
		label="1473:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1472:AL" -> "1473:IF"	 [cond="[]",
		lineno=None];
	"1581:NS" -> "Leaf_1577:AL"	 [cond="[]",
		lineno=None];
	"1458:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808b6d0>",
		fillcolor=firebrick,
		label="1458:NS
intb <= int_stat[0] & ienb[0] | int_stat[1] & ienb[1] | int_stat[2] & ienb[2] | int_stat[3] & ienb[3] | int_stat[4] & ienb[\
3] | int_stat[5] & ienb[4] | int_stat[6] & ienb[5];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808b6d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1457:AL" -> "1458:NS"	 [cond="[]",
		lineno=None];
	"1302:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a181a1ed0>",
		fillcolor=lightcyan,
		label="1302:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1302:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1fd0>",
		fillcolor=cadetblue,
		label="1302:BS
dout = buf1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0a181a1fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"1302:CA" -> "1302:BS"	 [cond="[]",
		lineno=None];
	"1473:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808bad0>",
		fillcolor=firebrick,
		label="1473:NS
dma_out_cnt <= 12'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808bad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1473:IF" -> "1473:NS"	 [cond="['dma_en']",
		label="(!dma_en)",
		lineno=1473];
	"1475:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a1808be10>",
		fillcolor=springgreen,
		label="1475:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1473:IF" -> "1475:IF"	 [cond="['dma_en']",
		label="!((!dma_en))",
		lineno=1473];
	"Leaf_1314:AL" -> "1285:AS";
	"1314:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d6da90>",
		clk_sens=True,
		fillcolor=gold,
		label="1314:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out_to_small', 'rst', 'din', 'we0', 'ots_stop']"];
	"Leaf_1314:AL" -> "1314:AL";
	"1408:IF" -> "1410:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1408];
	"1408:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b650>",
		fillcolor=firebrick,
		label="1408:NS
int_stat <= 7'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1408:IF" -> "1408:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1408];
	"1478:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d490>",
		fillcolor=firebrick,
		label="1478:NS
dma_out_cnt <= dma_out_cnt + { 3'h0, max_pl_sz[10:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a1808d490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1478:NS" -> "Leaf_1472:AL"	 [cond="[]",
		lineno=None];
	"1543:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17e05050>",
		def_var="['dma_req']",
		fillcolor=deepskyblue,
		label="1543:AS
dma_req = dma_req_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dma_req_r']"];
	"Leaf_1548:AL" -> "1543:AS";
	"1400:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b290>",
		fillcolor=firebrick,
		label="1400:NS
int_re <= re & (adr == 2'h1);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17d8b290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1400:NS" -> "Leaf_1399:AL"	 [cond="[]",
		lineno=None];
	"1289:AS" -> "1537:AL";
	"1289:AS" -> "1526:AS";
	"1431:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074f90>",
		fillcolor=springgreen,
		label="1431:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1431:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087150>",
		fillcolor=firebrick,
		label="1431:NS
uc_dpd <= idin[3:2];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1431:IF" -> "1431:NS"	 [cond="['ep_match_r', 'uc_dpd_set']",
		label="(ep_match_r && uc_dpd_set)",
		lineno=1431];
	"1530:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04250>",
		fillcolor=firebrick,
		label="1530:NS
buf0_orig_m3 <= buf0_orig[30:19] - 12'h3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1529:AL" -> "1530:NS"	 [cond="[]",
		lineno=None];
	"1482:AL" -> "1483:NS"	 [cond="[]",
		lineno=None];
	"1585:AL" -> "1586:NS"	 [cond="[]",
		lineno=None];
	"1439:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087410>",
		fillcolor=firebrick,
		label="1439:NS
uc_bsel <= 2'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18087410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1439:NS" -> "Leaf_1437:AL"	 [cond="[]",
		lineno=None];
	"1577:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17df9850>",
		clk_sens=False,
		fillcolor=gold,
		label="1577:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'dma_ack_clr1', 'dma_ack']"];
	"1579:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17df9a50>",
		fillcolor=springgreen,
		label="1579:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1577:AL" -> "1579:IF"	 [cond="[]",
		lineno=None];
	"1473:NS" -> "Leaf_1472:AL"	 [cond="[]",
		lineno=None];
	"1346:BL" -> "Leaf_1337:AL"	 [cond="[]",
		lineno=None];
	"1323:IF" -> "1324:BL"	 [cond="['we0']",
		label=we0,
		lineno=1323];
	"1323:IF" -> "1330:IF"	 [cond="['we0']",
		label="!(we0)",
		lineno=1323];
	"1375:NS" -> "Leaf_1368:AL"	 [cond="[]",
		lineno=None];
	"1500:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089290>",
		fillcolor=firebrick,
		label="1500:NS
dma_in_cnt <= dma_in_cnt + 12'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18089290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1500:NS" -> "Leaf_1497:AL"	 [cond="[]",
		lineno=None];
	"1355:AL" -> "1357:IF"	 [cond="[]",
		lineno=None];
	"1557:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05bd0>",
		fillcolor=firebrick,
		label="1557:NS
r1 <= dma_req_d & !r2 & !r4 & !r5;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e05bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1556:AL" -> "1557:NS"	 [cond="[]",
		lineno=None];
	"1429:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074dd0>",
		fillcolor=springgreen,
		label="1429:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1429:IF" -> "1429:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1429];
	"1429:IF" -> "1431:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1429];
	"Leaf_1585:AL" -> "1577:AL";
	"1475:IF" -> "1475:NS"	 [cond="['dma_ack_i']",
		label=dma_ack_i,
		lineno=1475];
	"1477:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a1808d110>",
		fillcolor=springgreen,
		label="1477:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1475:IF" -> "1477:IF"	 [cond="['dma_ack_i']",
		label="!(dma_ack_i)",
		lineno=1475];
	"Leaf_1472:AL" -> "1513:AL";
	"Leaf_1472:AL" -> "1491:AL";
	"Leaf_1472:AL" -> "1472:AL";
	"1494:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a1808dbd0>",
		def_var="['dma_out_cnt_is_zero']",
		fillcolor=deepskyblue,
		label="1494:AS
dma_out_cnt_is_zero = dma_out_cnt == 12'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dma_out_cnt']"];
	"Leaf_1472:AL" -> "1494:AS";
	"Leaf_1556:AL"	 [def_var="['r1']",
		label="Leaf_1556:AL"];
	"Leaf_1556:AL" -> "1548:AL";
	"Leaf_1556:AL" -> "1562:AL";
	"1431:NS" -> "Leaf_1427:AL"	 [cond="[]",
		lineno=None];
	"1414:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1589:NS" -> "Leaf_1588:AL"	 [cond="[]",
		lineno=None];
	"1500:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a180892d0>",
		fillcolor=springgreen,
		label="1500:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1500:IF" -> "1502:IF"	 [cond="['dma_ack_i']",
		label="!(dma_ack_i)",
		lineno=1500];
	"1500:IF" -> "1500:NS"	 [cond="['dma_ack_i']",
		label=dma_ack_i,
		lineno=1500];
	"1535:NS" -> "Leaf_1534:AL"	 [cond="[]",
		lineno=None];
	"1300:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1477:IF" -> "1478:NS"	 [cond="['ep_match_r', 'set_r', 'buf0_set', 'buf0_rl']",
		label="(ep_match_r && (set_r || buf0_set || buf0_rl))",
		lineno=1477];
	"1538:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04ad0>",
		fillcolor=firebrick,
		label="1538:NS
dma_req_in_hold <= ep_in & |buf0_orig[30:21];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a17e04ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1537:AL"	 [def_var="['dma_req_in_hold']",
		label="Leaf_1537:AL"];
	"1538:NS" -> "Leaf_1537:AL"	 [cond="[]",
		lineno=None];
	"1557:NS" -> "Leaf_1556:AL"	 [cond="[]",
		lineno=None];
	"1554:NS" -> "Leaf_1548:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1529:AL"	 [def_var="['buf0_orig_m3']",
		label="Leaf_1529:AL"];
	"1530:NS" -> "Leaf_1529:AL"	 [cond="[]",
		lineno=None];
	"1415:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1523:AS" -> "1520:AS";
	"1370:IF" -> "1370:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1370];
	"1370:IF" -> "1372:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1370];
	"1298:CS" -> "1299:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1298:CS" -> "1300:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1298:CS" -> "1302:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1301:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f0a181a1cd0>",
		fillcolor=lightcyan,
		label="1301:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1298:CS" -> "1301:CA"	 [cond="['adr']",
		label=adr,
		lineno=1298];
	"1410:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1416:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1399:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a17d8ef50>",
		clk_sens=True,
		fillcolor=gold,
		label="1399:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['re', 'adr']"];
	"1399:AL" -> "1400:NS"	 [cond="[]",
		lineno=None];
	"1305:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a17d6d190>",
		def_var="['we0']",
		fillcolor=deepskyblue,
		label="1305:AS
we0 = (adr == 2'h0) & we;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['adr', 'we']"];
	"1305:AS" -> "1314:AL";
	"1537:AL" -> "1538:NS"	 [cond="[]",
		lineno=None];
	"1384:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a17d8ea10>",
		fillcolor=springgreen,
		label="1384:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1384:IF" -> "1384:NS"	 [cond="['we2']",
		label=we2,
		lineno=1384];
	"1439:IF" -> "1441:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1439];
	"1439:IF" -> "1439:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1439];
	"1503:NS" -> "Leaf_1497:AL"	 [cond="[]",
		lineno=None];
	"1592:NS" -> "Leaf_1591:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1482:AL" -> "1497:AL";
	"Leaf_1482:AL" -> "1472:AL";
	"Leaf_1337:AL" -> "1286:AS";
	"Leaf_1337:AL" -> "1448:AL";
	"Leaf_1337:AL" -> "1457:AL";
	"1579:IF" -> "1581:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1579];
	"1579:IF" -> "1579:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1579];
	"1526:AS" -> "1520:AS";
	"1288:AS" -> "1497:AL";
	"1288:AS" -> "1507:AL";
	"1288:AS" -> "1516:AL";
	"1288:AS" -> "1472:AL";
	"1417:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074550>",
		fillcolor=firebrick,
		label="1417:NS
int_stat[3] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a18074550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1417:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1314:AL" -> "1316:IF"	 [cond="[]",
		lineno=None];
	"1382:IF" -> "1382:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=1382];
	"1382:IF" -> "1384:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=1382];
	"1418:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"1408:NS" -> "Leaf_1406:AL"	 [cond="[]",
		lineno=None];
	"Leaf_1537:AL" -> "1540:AS";
	"1302:BS" -> "Leaf_1297:AL"	 [cond="[]",
		lineno=None];
	"1417:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074410>",
		fillcolor=springgreen,
		label="1417:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1417:IF" -> "1417:NS"	 [cond="['int_buf0_set']",
		label=int_buf0_set,
		lineno=1417];
	"1498:IF" -> "1498:NS"	 [cond="['dma_en']",
		label="(!dma_en)",
		lineno=1498];
	"1498:IF" -> "1500:IF"	 [cond="['dma_en']",
		label="!((!dma_en))",
		lineno=1498];
	"1494:AS" -> "1523:AS";
	"1413:BL" -> "1415:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1416:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1420:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1418:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1414:IF"	 [cond="[]",
		lineno=None];
	"1413:BL" -> "1417:IF"	 [cond="[]",
		lineno=None];
	"1419:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a18074910>",
		fillcolor=springgreen,
		label="1419:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1413:BL" -> "1419:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1529:AL" -> "1534:AL";
	"1331:NS" -> "Leaf_1314:AL"	 [cond="[]",
		lineno=None];
	"1419:IF" -> "1419:NS"	 [cond="['int_crc16_set']",
		label=int_crc16_set,
		lineno=1419];
	"1427:AL" -> "1429:IF"	 [cond="[]",
		lineno=None];
	"1397:NS" -> "Leaf_1396:AL"	 [cond="[]",
		lineno=None];
	"1583:NS" -> "Leaf_1577:AL"	 [cond="[]",
		lineno=None];
	"1458:NS" -> "Leaf_1457:AL"	 [cond="[]",
		lineno=None];
	"1301:CA" -> "1301:BS"	 [cond="[]",
		lineno=None];
}
