# cpsc420-hw

1. multiplier and divider in verilog

2. implemented pipelined processor for subset of MIPS ISA

3. extended previous processor by converting it into a superscalar processor which fetches 2 instructions per cycle

4. Extended processor in 2 with out of order execution using a scoreboard
