// Seed: 81855772
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input uwire _id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri id_7
);
  logic ["" : -1] id_9 = 1;
  parameter id_10 = 1;
  wire [id_0 : -1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9
  );
endmodule
