--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf pin.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clkin to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hout        |         5.327(R)|      SLOW  |         3.081(R)|      FAST  |CLK_OUT1          |   0.000|
rout<0>     |         4.294(R)|      SLOW  |         2.141(R)|      FAST  |CLK_OUT1          |   0.000|
rout<1>     |         4.299(R)|      SLOW  |         2.146(R)|      FAST  |CLK_OUT1          |   0.000|
rout<2>     |         4.299(R)|      SLOW  |         2.146(R)|      FAST  |CLK_OUT1          |   0.000|
rout<3>     |         4.300(R)|      SLOW  |         2.147(R)|      FAST  |CLK_OUT1          |   0.000|
rout<4>     |         4.300(R)|      SLOW  |         2.147(R)|      FAST  |CLK_OUT1          |   0.000|
rout<5>     |         4.297(R)|      SLOW  |         2.144(R)|      FAST  |CLK_OUT1          |   0.000|
vout        |         5.384(R)|      SLOW  |         3.099(R)|      FAST  |CLK_OUT1          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    4.745|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 28 11:49:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 234 MB



