// Seed: 2745309149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_12;
  wire  id_13;
  id_14(
      .id_0(id_7),
      .id_1(id_6),
      .id_2(1'b0 == id_12),
      .id_3(1),
      .id_4(1'b0),
      .id_5(),
      .id_6(id_12),
      .id_7(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0(
      id_3, id_1, id_1, id_6, id_1, id_1, id_5, id_5, id_4, id_6, id_6
  );
  wire id_7;
  assign id_2[1] = 1 ? 1 : id_1;
  not (id_2, id_1);
endmodule
