Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 00:09:00 2023
| Host         : LAPTOP-JGC28878 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 497 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PS2/U1/ps2c_int_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.016     -114.551                     12                  144        0.249        0.000                      0                  144        3.000        0.000                       0                    79  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
VGA/pixel_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/pixel_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -14.016     -114.551                     12                  144        0.249        0.000                      0                  144        4.130        0.000                       0                    75  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/pixel_clock/inst/clk_in1
  To Clock:  VGA/pixel_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/pixel_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack      -14.016ns,  Total Violation     -114.551ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.016ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.147ns  (logic 9.971ns (43.076%)  route 13.176ns (56.924%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.476    24.075    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.199 r  VGA/vga_green_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.509    24.708    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X15Y49         FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X15Y49         FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.040    10.692    VGA/vga_green_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                         -24.708    
  -------------------------------------------------------------------
                         slack                                -14.016    

Slack (VIOLATED) :        -13.856ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.987ns  (logic 9.971ns (43.376%)  route 13.016ns (56.624%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.476    24.075    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.199 r  VGA/vga_green_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.349    24.548    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X13Y47         FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.040    10.692    VGA/vga_green_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         10.692    
                         arrival time                         -24.548    
  -------------------------------------------------------------------
                         slack                                -13.856    

Slack (VIOLATED) :        -13.856ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.984ns  (logic 9.971ns (43.382%)  route 13.013ns (56.618%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.487    24.086    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.210 r  VGA/vga_red_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.335    24.544    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X13Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.043    10.689    VGA/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                         -24.544    
  -------------------------------------------------------------------
                         slack                                -13.856    

Slack (VIOLATED) :        -13.852ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.984ns  (logic 9.971ns (43.382%)  route 13.013ns (56.618%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.487    24.086    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.210 r  VGA/vga_red_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.335    24.544    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X12Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)       -0.039    10.693    VGA/vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         10.693    
                         arrival time                         -24.544    
  -------------------------------------------------------------------
                         slack                                -13.852    

Slack (VIOLATED) :        -13.836ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.994ns  (logic 9.971ns (43.363%)  route 13.023ns (56.637%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.476    24.075    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.199 r  VGA/vga_green_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.356    24.555    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X14Y48         FDRE                                         r  VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.013    10.719    VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                         -24.555    
  -------------------------------------------------------------------
                         slack                                -13.836    

Slack (VIOLATED) :        -13.829ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.984ns  (logic 9.971ns (43.382%)  route 13.013ns (56.618%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.487    24.086    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.210 r  VGA/vga_red_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.335    24.544    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X12Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)       -0.016    10.716    VGA/vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.716    
                         arrival time                         -24.544    
  -------------------------------------------------------------------
                         slack                                -13.829    

Slack (VIOLATED) :        -13.397ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.649ns  (logic 9.971ns (44.024%)  route 12.678ns (55.976%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.487    24.086    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I4_O)        0.124    24.210 r  VGA/vga_red_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.000    24.210    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X14Y48         FDRE                                         r  VGA/vga_red_reg_reg[3]/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.081    10.813    VGA/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                         -24.210    
  -------------------------------------------------------------------
                         slack                                -13.397    

Slack (VIOLATED) :        -13.390ns  (required time - arrival time)
  Source:                 VGA/X_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.638ns  (logic 9.971ns (44.045%)  route 12.667ns (55.955%))
  Logic Levels:           30  (CARRY4=14 LUT3=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 10.711 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 f  VGA/X_reg[4]/Q
                         net (fo=17, routed)          0.667     2.746    VGA/X[4]
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.870 r  VGA/vga_red_reg[3]_i_49/O
                         net (fo=69, routed)          0.548     3.418    VGA/vga_red_reg[3]_i_49_n_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I1_O)        0.124     3.542 r  VGA/vga_red_reg[3]_i_31/O
                         net (fo=84, routed)          0.592     4.134    VGA/g0_b0_i_344_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.258 r  VGA/g0_b0_i_349/O
                         net (fo=4, routed)           0.677     4.934    VGA/g0_b0_i_349_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.319 r  VGA/g0_b0_i_497/CO[3]
                         net (fo=1, routed)           0.000     5.319    VGA/g0_b0_i_497_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  VGA/g0_b0_i_346/CO[3]
                         net (fo=1, routed)           0.000     5.433    VGA/g0_b0_i_346_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.590 r  VGA/g0_b0_i_207/CO[1]
                         net (fo=31, routed)          0.552     6.143    VGA/X_reg[9]_8[0]
    SLICE_X13Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     6.940 r  VGA/g0_b0_i_204/CO[2]
                         net (fo=5, routed)           0.516     7.456    VGA/X_reg[8]_4[0]
    SLICE_X14Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     8.253 r  VGA/g0_b0_i_206/CO[2]
                         net (fo=9, routed)           0.415     8.668    VGA/X_reg[8]_6[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794     9.462 r  VGA/g0_b0_i_470/CO[2]
                         net (fo=33, routed)          0.533     9.996    VGA_n_166
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.310    10.306 r  g0_b0_i_775/O
                         net (fo=1, routed)           0.641    10.947    VGA/g0_b0_i_804[0]
    SLICE_X9Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.473 r  VGA/g0_b0_i_694/CO[3]
                         net (fo=1, routed)           0.000    11.473    VGA/g0_b0_i_694_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.807 r  VGA/g0_b0_i_584/O[1]
                         net (fo=9, routed)           0.952    12.758    VGA_n_216
    SLICE_X10Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.061 r  g0_b0_i_578/O
                         net (fo=1, routed)           0.340    13.401    g0_b0_i_578_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.921 r  g0_b0_i_450/CO[3]
                         net (fo=1, routed)           0.000    13.921    g0_b0_i_450_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.244 r  g0_b0_i_307/O[1]
                         net (fo=3, routed)           0.326    14.571    VGA/g0_b0_i_187_0[1]
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.306    14.877 r  VGA/g0_b0_i_442/O
                         net (fo=1, routed)           0.764    15.640    VGA/g0_b0_i_442_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.025 r  VGA/g0_b0_i_298/CO[3]
                         net (fo=1, routed)           0.000    16.025    VGA/g0_b0_i_298_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.139 r  VGA/g0_b0_i_187/CO[3]
                         net (fo=1, routed)           0.000    16.139    VGA/g0_b0_i_187_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.296 r  VGA/g0_b0_i_85/CO[1]
                         net (fo=5, routed)           0.667    16.963    VGA/g0_b0_i_85_n_2
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.329    17.292 r  VGA/g0_b0_i_39/O
                         net (fo=6, routed)           0.476    17.768    VGA/g0_b0_i_39_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124    17.892 r  VGA/g0_b0_i_12/O
                         net (fo=2, routed)           0.603    18.495    VGA/s[1][0]
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.619 r  VGA/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    18.619    VGA/g0_b0_i_15_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.199 r  VGA/g0_b0_i_4/O[2]
                         net (fo=231, routed)         1.171    20.370    VGA/g0_b0_i_4_n_5
    SLICE_X9Y49          LUT6 (Prop_lut6_I5_O)        0.302    20.672 r  VGA/g25_b1/O
                         net (fo=1, routed)           0.000    20.672    VGA/g25_b1_n_0
    SLICE_X9Y49          MUXF7 (Prop_muxf7_I1_O)      0.245    20.917 r  VGA/vga_red_reg_reg[3]_i_685/O
                         net (fo=1, routed)           0.000    20.917    VGA/vga_red_reg_reg[3]_i_685_n_0
    SLICE_X9Y49          MUXF8 (Prop_muxf8_I0_O)      0.104    21.021 r  VGA/vga_red_reg_reg[3]_i_367/O
                         net (fo=1, routed)           0.980    22.000    VGA/vga_red_reg_reg[3]_i_367_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I1_O)        0.316    22.316 r  VGA/vga_red_reg[3]_i_144/O
                         net (fo=1, routed)           0.000    22.316    VGA/vga_red_reg[3]_i_144_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    22.530 r  VGA/vga_red_reg_reg[3]_i_48/O
                         net (fo=1, routed)           0.772    23.302    VGA/vga_red_reg_reg[3]_i_48_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I5_O)        0.297    23.599 r  VGA/vga_red_reg[3]_i_11/O
                         net (fo=2, routed)           0.476    24.075    VGA/vga_red_reg[3]_i_11_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.199 r  VGA/vga_green_reg[3]_i_1_comp/O
                         net (fo=4, routed)           0.000    24.199    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.451    10.711    VGA/pxl_clk
    SLICE_X14Y48         FDRE                                         r  VGA/vga_green_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.094    10.805    
                         clock uncertainty           -0.073    10.732    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.077    10.809    VGA/vga_green_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                         -24.199    
  -------------------------------------------------------------------
                         slack                                -13.390    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 VGA/X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 1.889ns (18.699%)  route 8.213ns (81.301%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 10.769 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  VGA/X_reg[9]/Q
                         net (fo=87, routed)          4.322     6.400    VGA/X[9]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  VGA/vga_red_reg[3]_i_544/O
                         net (fo=1, routed)           0.000     6.524    VGA/vga_red_reg[3]_i_544_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.060 f  VGA/vga_red_reg_reg[3]_i_280/CO[2]
                         net (fo=1, routed)           0.716     7.776    VGA/Red296_in
    SLICE_X2Y6           LUT4 (Prop_lut4_I2_O)        0.313     8.089 f  VGA/vga_red_reg[3]_i_105/O
                         net (fo=1, routed)           0.903     8.992    VGA/vga_red_reg[3]_i_105_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     9.116 f  VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.161     9.277    VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  VGA/vga_red_reg[3]_i_5/O
                         net (fo=4, routed)           1.558    10.960    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.150    11.110 r  VGA/vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.553    11.663    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.509    10.769    VGA/pxl_clk
    SLICE_X0Y31          FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.080    10.849    
                         clock uncertainty           -0.073    10.776    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.271    10.505    VGA/vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 VGA/X_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 1.889ns (18.758%)  route 8.181ns (81.242%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 10.772 - 9.259 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.560     1.560    VGA/pxl_clk
    SLICE_X12Y32         FDRE                                         r  VGA/X_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     2.078 r  VGA/X_reg[9]/Q
                         net (fo=87, routed)          4.322     6.400    VGA/X[9]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.124     6.524 r  VGA/vga_red_reg[3]_i_544/O
                         net (fo=1, routed)           0.000     6.524    VGA/vga_red_reg[3]_i_544_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.060 f  VGA/vga_red_reg_reg[3]_i_280/CO[2]
                         net (fo=1, routed)           0.716     7.776    VGA/Red296_in
    SLICE_X2Y6           LUT4 (Prop_lut4_I2_O)        0.313     8.089 f  VGA/vga_red_reg[3]_i_105/O
                         net (fo=1, routed)           0.903     8.992    VGA/vga_red_reg[3]_i_105_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     9.116 f  VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.161     9.277    VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.124     9.401 r  VGA/vga_red_reg[3]_i_5/O
                         net (fo=4, routed)           1.558    10.960    VGA/vga_red_reg[3]_i_5_n_0
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.150    11.110 r  VGA/vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.521    11.631    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          1.512    10.772    VGA/pxl_clk
    SLICE_X0Y33          FDRE                                         r  VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    10.852    
                         clock uncertainty           -0.073    10.779    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.285    10.494    VGA/vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                 -1.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.167%)  route 0.210ns (59.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582     0.582    VGA/pxl_clk
    SLICE_X0Y25          FDRE                                         r  VGA/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VGA/v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.210     0.933    VGA/v_cntr_reg_reg[10]
    SLICE_X5Y25          FDRE                                         r  VGA/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.848     0.848    VGA/pxl_clk
    SLICE_X5Y25          FDRE                                         r  VGA/Y_reg[10]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.070     0.684    VGA/Y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.097%)  route 0.211ns (59.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582     0.582    VGA/pxl_clk
    SLICE_X0Y25          FDRE                                         r  VGA/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VGA/v_cntr_reg_reg[9]/Q
                         net (fo=6, routed)           0.211     0.933    VGA/v_cntr_reg_reg[9]
    SLICE_X4Y27          FDRE                                         r  VGA/Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.851     0.851    VGA/pxl_clk
    SLICE_X4Y27          FDRE                                         r  VGA/Y_reg[9]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.066     0.683    VGA/Y_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/X_reg[1]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.553%)  route 0.207ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.585     0.585    VGA/pxl_clk
    SLICE_X0Y28          FDRE                                         r  VGA/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  VGA/h_cntr_reg_reg[1]/Q
                         net (fo=12, routed)          0.207     0.932    VGA/h_cntr_reg_reg[1]
    SLICE_X1Y27          FDRE                                         r  VGA/X_reg[1]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.853     0.853    VGA/pxl_clk
    SLICE_X1Y27          FDRE                                         r  VGA/X_reg[1]_replica_5/C
                         clock pessimism             -0.255     0.598    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070     0.668    VGA/X_reg[1]_replica_5
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.583     0.583    VGA/pxl_clk
    SLICE_X0Y23          FDRE                                         r  VGA/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  VGA/v_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.134     0.857    VGA/v_cntr_reg_reg[2]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.968 r  VGA/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.968    VGA/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X0Y23          FDRE                                         r  VGA/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.851     0.851    VGA/pxl_clk
    SLICE_X0Y23          FDRE                                         r  VGA/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     0.688    VGA/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.515%)  route 0.145ns (36.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.587     0.587    VGA/pxl_clk
    SLICE_X0Y30          FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.145     0.872    VGA/h_cntr_reg_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.983 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.983    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.856     0.856    VGA/pxl_clk
    SLICE_X0Y30          FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     0.692    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.515%)  route 0.145ns (36.485%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582     0.582    VGA/pxl_clk
    SLICE_X0Y24          FDRE                                         r  VGA/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VGA/v_cntr_reg_reg[6]/Q
                         net (fo=6, routed)           0.145     0.867    VGA/v_cntr_reg_reg[6]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.978 r  VGA/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.978    VGA/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X0Y24          FDRE                                         r  VGA/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.850     0.850    VGA/pxl_clk
    SLICE_X0Y24          FDRE                                         r  VGA/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     0.687    VGA/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.620%)  route 0.157ns (38.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.586     0.586    VGA/pxl_clk
    SLICE_X0Y29          FDRE                                         r  VGA/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  VGA/h_cntr_reg_reg[6]/Q
                         net (fo=6, routed)           0.157     0.884    VGA/h_cntr_reg_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.995 r  VGA/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.995    VGA/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  VGA/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.855     0.855    VGA/pxl_clk
    SLICE_X0Y29          FDRE                                         r  VGA/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     0.691    VGA/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.582%)  route 0.157ns (38.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582     0.582    VGA/pxl_clk
    SLICE_X0Y25          FDRE                                         r  VGA/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VGA/v_cntr_reg_reg[10]/Q
                         net (fo=8, routed)           0.157     0.880    VGA/v_cntr_reg_reg[10]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.991 r  VGA/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.991    VGA/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X0Y25          FDRE                                         r  VGA/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.850     0.850    VGA/pxl_clk
    SLICE_X0Y25          FDRE                                         r  VGA/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     0.687    VGA/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.953%)  route 0.274ns (66.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.582     0.582    VGA/pxl_clk
    SLICE_X0Y25          FDRE                                         r  VGA/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  VGA/v_cntr_reg_reg[8]/Q
                         net (fo=8, routed)           0.274     0.997    VGA/v_cntr_reg_reg[8]
    SLICE_X5Y27          FDRE                                         r  VGA/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.851     0.851    VGA/pxl_clk
    SLICE_X5Y27          FDRE                                         r  VGA/Y_reg[8]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.072     0.689    VGA/Y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.583     0.583    VGA/pxl_clk
    SLICE_X0Y23          FDRE                                         r  VGA/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  VGA/v_cntr_reg_reg[2]/Q
                         net (fo=6, routed)           0.134     0.857    VGA/v_cntr_reg_reg[2]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.001 r  VGA/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.001    VGA/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X0Y23          FDRE                                         r  VGA/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=498, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=73, routed)          0.851     0.851    VGA/pxl_clk
    SLICE_X0Y23          FDRE                                         r  VGA/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     0.688    VGA/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    VGA/pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y29      VGA/h_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y29      VGA/h_cntr_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y29      VGA/h_cntr_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y29      VGA/h_cntr_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y30      VGA/h_cntr_reg_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X0Y30      VGA/h_cntr_reg_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y48     VGA/vga_red_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y48     VGA/vga_red_reg_reg[3]_lopt_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y28      VGA/h_sync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y28      VGA/h_sync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y23      VGA/v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y37      VGA/X_reg[1]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y34     VGA/X_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y25      VGA/v_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y25      VGA/v_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y23      VGA/v_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y23      VGA/v_cntr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y23      VGA/v_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y29      VGA/h_cntr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y29      VGA/h_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y29      VGA/h_cntr_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y29      VGA/h_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y30      VGA/h_cntr_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y30      VGA/h_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA/vga_blue_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y31      VGA/vga_blue_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y33      VGA/vga_blue_reg_reg[3]_lopt_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    VGA/pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



