Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/sandy/XilinX2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 547ea1b607044a40b85afc29e188a679 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reg_write [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:577]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reg_MEM_WB is not permitted [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:577]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on reg_MEM_WB [E:/sandy/projects/co 2/mips/test/test.srcs/sources_1/new/test.v:528]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
