<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Nov 22 14:20:24 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            242 items scored, 242 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.842ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             select_segment_i18  (from clk_c +)
   Destination:    FD1P3AX    SP             baseboard_state__i1  (to clk_c +)

   Delay:                  10.583ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.583ns data_path select_segment_i18 to baseboard_state__i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.842ns

 Path Details: select_segment_i18 to baseboard_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              select_segment_i18 (from clk_c)
Route         3   e 1.099                                  select_segment[18]
LUT4        ---     0.448              B to Z              i10_2_lut
Route         1   e 0.788                                  n38
LUT4        ---     0.448              C to Z              i24_4_lut
Route         1   e 0.788                                  n52_adj_8
LUT4        ---     0.448              B to Z              i26_4_lut
Route         1   e 0.788                                  n54
LUT4        ---     0.448              B to Z              i27_4_lut
Route         3   e 1.051                                  n4194
LUT4        ---     0.448              A to Z              i3261_2_lut_rep_59
Route         1   e 0.788                                  n6163
LUT4        ---     0.448              D to Z              i1_4_lut_adj_22
Route         1   e 0.788                                  n8_adj_15
LUT4        ---     0.448              B to Z              i3367_4_lut
Route         2   e 0.954                                  clk_c_enable_80
                  --------
                   10.583  (33.4% logic, 66.6% route), 8 logic levels.


Error:  The following path violates requirements by 5.842ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             select_segment_i18  (from clk_c +)
   Destination:    FD1P3AX    SP             baseboard_state__i2  (to clk_c +)

   Delay:                  10.583ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.583ns data_path select_segment_i18 to baseboard_state__i2 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.842ns

 Path Details: select_segment_i18 to baseboard_state__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              select_segment_i18 (from clk_c)
Route         3   e 1.099                                  select_segment[18]
LUT4        ---     0.448              B to Z              i10_2_lut
Route         1   e 0.788                                  n38
LUT4        ---     0.448              C to Z              i24_4_lut
Route         1   e 0.788                                  n52_adj_8
LUT4        ---     0.448              B to Z              i26_4_lut
Route         1   e 0.788                                  n54
LUT4        ---     0.448              B to Z              i27_4_lut
Route         3   e 1.051                                  n4194
LUT4        ---     0.448              A to Z              i3261_2_lut_rep_59
Route         1   e 0.788                                  n6163
LUT4        ---     0.448              D to Z              i1_4_lut_adj_22
Route         1   e 0.788                                  n8_adj_15
LUT4        ---     0.448              B to Z              i3367_4_lut
Route         2   e 0.954                                  clk_c_enable_80
                  --------
                   10.583  (33.4% logic, 66.6% route), 8 logic levels.


Error:  The following path violates requirements by 5.842ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             select_segment_i30  (from clk_c +)
   Destination:    FD1P3AX    SP             baseboard_state__i1  (to clk_c +)

   Delay:                  10.583ns  (33.4% logic, 66.6% route), 8 logic levels.

 Constraint Details:

     10.583ns data_path select_segment_i30 to baseboard_state__i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 5.842ns

 Path Details: select_segment_i30 to baseboard_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              select_segment_i30 (from clk_c)
Route         3   e 1.099                                  select_segment[30]
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n48
LUT4        ---     0.448              B to Z              i24_4_lut
Route         1   e 0.788                                  n52_adj_8
LUT4        ---     0.448              B to Z              i26_4_lut
Route         1   e 0.788                                  n54
LUT4        ---     0.448              B to Z              i27_4_lut
Route         3   e 1.051                                  n4194
LUT4        ---     0.448              A to Z              i3261_2_lut_rep_59
Route         1   e 0.788                                  n6163
LUT4        ---     0.448              D to Z              i1_4_lut_adj_22
Route         1   e 0.788                                  n8_adj_15
LUT4        ---     0.448              B to Z              i3367_4_lut
Route         2   e 0.954                                  clk_c_enable_80
                  --------
                   10.583  (33.4% logic, 66.6% route), 8 logic levels.

Warning: 10.842 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_input]
            146 items scored, 23 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.689ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             duty_i0  (from clk_input +)
   Destination:    FD1P3AX    D              duty_i2  (to clk_input +)

   Delay:                   6.543ns  (29.9% logic, 70.1% route), 5 logic levels.

 Constraint Details:

      6.543ns data_path duty_i0 to duty_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.689ns

 Path Details: duty_i0 to duty_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              duty_i0 (from clk_input)
Route         6   e 1.266                                  duty[0]
LUT4        ---     0.448              B to Z              duty[1]_bdd_3_lut_3390
Route         2   e 0.954                                  n6029
MUXL5       ---     0.212           BLUT to Z              i3391
Route         1   e 0.788                                  n6032
LUT4        ---     0.448              A to Z              n6032_bdd_3_lut
Route         1   e 0.788                                  n6033
LUT4        ---     0.448              C to Z              n6034_bdd_4_lut_3_lut_4_lut
Route         1   e 0.788                                  duty_2__N_165[2]
                  --------
                    6.543  (29.9% logic, 70.1% route), 5 logic levels.


Error:  The following path violates requirements by 1.645ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             duty_i1  (from clk_input +)
   Destination:    FD1P3AX    D              duty_i2  (to clk_input +)

   Delay:                   6.499ns  (30.1% logic, 69.9% route), 5 logic levels.

 Constraint Details:

      6.499ns data_path duty_i1 to duty_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.645ns

 Path Details: duty_i1 to duty_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              duty_i1 (from clk_input)
Route         5   e 1.222                                  duty[1]
LUT4        ---     0.448              A to Z              duty[1]_bdd_3_lut_3390
Route         2   e 0.954                                  n6029
MUXL5       ---     0.212           BLUT to Z              i3391
Route         1   e 0.788                                  n6032
LUT4        ---     0.448              A to Z              n6032_bdd_3_lut
Route         1   e 0.788                                  n6033
LUT4        ---     0.448              C to Z              n6034_bdd_4_lut_3_lut_4_lut
Route         1   e 0.788                                  duty_2__N_165[2]
                  --------
                    6.499  (30.1% logic, 69.9% route), 5 logic levels.


Error:  The following path violates requirements by 1.591ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             duty_i2  (from clk_input +)
   Destination:    FD1P3AX    D              duty_i2  (to clk_input +)

   Delay:                   6.445ns  (30.4% logic, 69.6% route), 5 logic levels.

 Constraint Details:

      6.445ns data_path duty_i2 to duty_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.591ns

 Path Details: duty_i2 to duty_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              duty_i2 (from clk_input)
Route         4   e 1.168                                  duty[2]
LUT4        ---     0.448              C to Z              duty[1]_bdd_3_lut_3390
Route         2   e 0.954                                  n6029
MUXL5       ---     0.212           BLUT to Z              i3391
Route         1   e 0.788                                  n6032
LUT4        ---     0.448              A to Z              n6032_bdd_3_lut
Route         1   e 0.788                                  n6033
LUT4        ---     0.448              C to Z              n6034_bdd_4_lut_3_lut_4_lut
Route         1   e 0.788                                  duty_2__N_165[2]
                  --------
                    6.445  (30.4% logic, 69.6% route), 5 logic levels.

Warning: 6.689 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|    10.842 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_input]               |     5.000 ns|     6.689 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n6167                                   |       6|      88|     33.21%
                                        |        |        |
n4194                                   |       3|      86|     32.45%
                                        |        |        |
n5743                                   |       7|      82|     30.94%
                                        |        |        |
n54                                     |       1|      74|     27.92%
                                        |        |        |
n52_adj_8                               |       1|      58|     21.89%
                                        |        |        |
clk_c_enable_28                         |       1|      56|     21.13%
                                        |        |        |
n30_adj_9                               |       1|      50|     18.87%
                                        |        |        |
n5421                                   |       1|      50|     18.87%
                                        |        |        |
n5422                                   |       1|      50|     18.87%
                                        |        |        |
n5423                                   |       1|      50|     18.87%
                                        |        |        |
n5424                                   |       1|      50|     18.87%
                                        |        |        |
clk_c_enable_78                         |       1|      44|     16.60%
                                        |        |        |
clk_c_enable_80                         |       2|      44|     16.60%
                                        |        |        |
n8_adj_15                               |       1|      44|     16.60%
                                        |        |        |
n5991                                   |       1|      44|     16.60%
                                        |        |        |
n6163                                   |       1|      44|     16.60%
                                        |        |        |
n6193                                   |       1|      44|     16.60%
                                        |        |        |
n6172                                   |      12|      42|     15.85%
                                        |        |        |
n4093                                   |       7|      40|     15.09%
                                        |        |        |
n5425                                   |       1|      40|     15.09%
                                        |        |        |
n5865                                   |       1|      40|     15.09%
                                        |        |        |
clk_c_enable_43                         |      16|      36|     13.58%
                                        |        |        |
n48                                     |       1|      36|     13.58%
                                        |        |        |
n5420                                   |       1|      30|     11.32%
                                        |        |        |
n28                                     |       1|      28|     10.57%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 265  Score: 1129662

Constraints cover  8628 paths, 494 nets, and 1303 connections (95.2% coverage)


Peak memory: 89718784 bytes, TRCE: 557056 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
