/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2019 MediaTek Inc.
 */

#ifndef IOMMU_PORT_H
#define IOMMU_PORT_H

#include "mtk_iommu.h"

enum port_type {
	NORMAL,
	SPECIAL,
	CCU_FAKE,
	GCE_VIDEOUP_FAKE
};

struct mtk_iommu_port {
	char *name;
	/* iommu: m4u_id, smmu: smmu common id */
	unsigned id: 2;
	unsigned larb_id: 6;
	unsigned port_id: 8;
	/* 14 bits */
	unsigned tf_id: 14;
	bool enable_tf;
	unsigned port_type: 4;
	/* larb id start bit in bus id */
	unsigned larb_start: 4;
	/* port id start bit in bus id */
	unsigned port_start: 4;
};

#define MM_IOMMU_PORT_INIT(name, id, larb_id, tf_larb, port_id)  {\
	name, id, larb_id, port_id, (((tf_larb)<<7)|((port_id)<<2)), 1\
}

#define MM_IOMMU_SPEC_PORT_INIT( \
	name, id, larb_id, larb_s_b, port_s_b, tf_larb, port_id)  { \
	name, id, larb_id, port_id, (((tf_larb)<<larb_s_b)|((port_id)<<port_s_b)), \
	1, SPECIAL, larb_s_b, port_s_b \
}

#define MM_IOMMU_FAKE_PORT_INIT( \
		name, id, larb_id, tf_larb, port_id, port_type)  { \
	name, id, larb_id, port_id, (((tf_larb)<<7)|((port_id)<<2)), 1, \
		port_type \
}

#define APU_IOMMU_PORT_INIT(name, id, larb_id, port_id, tf_id) {\
	name, id, larb_id, port_id, tf_id\
}

#define PERI_IOMMU_PORT_INIT(name, id, larb_id, port_id, tf_id) {\
	name, id, larb_id, port_id, tf_id\
}

static const struct mtk_iommu_port iommu_port_mt6761[] = {
	/*Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DISP_2L_OVL0_LARB0", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", 0, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_MDP_RDMA0", 0, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_MDP_WDMA0", 0, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_MDP_WROT0", 0, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 7),
	/*Larb1 */
	MM_IOMMU_PORT_INIT("L1_VENC_RCPU", 0, 1, 0x1, 0),
	MM_IOMMU_PORT_INIT("L1_VENC_REC", 0, 1, 0x1, 1),
	MM_IOMMU_PORT_INIT("L1_VENC_BSDMA", 0, 1, 0x1, 2),
	MM_IOMMU_PORT_INIT("L1_VENC_SV_COMV", 0, 1, 0x1, 3),
	MM_IOMMU_PORT_INIT("L1_VENC_RD_COMV", 0, 1, 0x1, 4),
	MM_IOMMU_PORT_INIT("L1_JPGENC_RDMA", 0, 1, 0x1, 5),
	MM_IOMMU_PORT_INIT("L1_JPGENC_BSDMA", 0, 1, 0x1, 6),
	MM_IOMMU_PORT_INIT("L1_VENC_CUR_LUMA", 0, 1, 0x1, 7),
	MM_IOMMU_PORT_INIT("L1_VENC_CUR_CHROMA", 0, 1, 0x1, 8),
	MM_IOMMU_PORT_INIT("L1_VENC_REF_LUMA", 0, 1, 0x1, 9),
	MM_IOMMU_PORT_INIT("L1_VENC_REF_CHROMA", 0, 1, 0x1, 10),
	/*Larb2 */
	MM_IOMMU_PORT_INIT("L2_CAM_IMGO", 0, 2, 0x2, 0),
	MM_IOMMU_PORT_INIT("L2_CAM_RRZO", 0, 2, 0x2, 1),
	MM_IOMMU_PORT_INIT("L2_CAM_AAO", 0, 2, 0x2, 2),
	MM_IOMMU_PORT_INIT("L2_CAM_LCSO", 0, 2, 0x2, 3),
	MM_IOMMU_PORT_INIT("L2_CAM_ESFKO", 0, 2, 0x2, 4),
	MM_IOMMU_PORT_INIT("L2_CAM_IMGO_S", 0, 2, 0x2, 5),
	MM_IOMMU_PORT_INIT("L2_CAM_IMGO_S2", 0, 2, 0x2, 6),
	MM_IOMMU_PORT_INIT("L2_CAM_LSCI", 0, 2, 0x2, 7),
	MM_IOMMU_PORT_INIT("L2_CAM_LSCI_D", 0, 2, 0x2, 8),
	MM_IOMMU_PORT_INIT("L2_CAM_AFO", 0, 2, 0x2, 9),
	MM_IOMMU_PORT_INIT("L2_CAM_AFO_D", 0, 2, 0x2, 10),
	MM_IOMMU_PORT_INIT("L2_CAM_BPCI", 0, 2, 0x2, 11),
	MM_IOMMU_PORT_INIT("L2_CAM_BPCI_D", 0, 2, 0x2, 12),
	MM_IOMMU_PORT_INIT("L2_CAM_UFDI", 0, 2, 0x2, 13),
	MM_IOMMU_PORT_INIT("L2_CAM_IMGI", 0, 2, 0x2, 14),
	MM_IOMMU_PORT_INIT("L2_CAM_IMG2O", 0, 2, 0x2, 15),
	MM_IOMMU_PORT_INIT("L2_CAM_IMG3O", 0, 2, 0x2, 16),
	MM_IOMMU_PORT_INIT("L2_CAM_VIPI", 0, 2, 0x2, 17),
	MM_IOMMU_PORT_INIT("L2_CAM_VIP2I", 0, 2, 0x2, 18),
	MM_IOMMU_PORT_INIT("L2_CAM_VIP3I", 0, 2, 0x2, 19),
	MM_IOMMU_PORT_INIT("L2_CAM_ICEI", 0, 2, 0x2, 20),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_RP", 0, 2, 0x2, 21),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_WR", 0, 2, 0x2, 22),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_RB", 0, 2, 0x2, 23),

	MM_IOMMU_PORT_INIT("UNKNOWN", 0, 0, 0x0, 0)
};

static const struct mtk_iommu_port iommu_port_mt6765[] = {
	/*Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DISP_2L_OVL0_LARB0", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", 0, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_MDP_RDMA0", 0, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_MDP_WDMA0", 0, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_MDP_WROT0", 0, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 7),
	/*Larb1 */
	MM_IOMMU_PORT_INIT("L1_VENC_RCPU", 0, 1, 0x1, 0),
	MM_IOMMU_PORT_INIT("L1_VENC_REC", 0, 1, 0x1, 1),
	MM_IOMMU_PORT_INIT("L1_VENC_BSDMA", 0, 1, 0x1, 2),
	MM_IOMMU_PORT_INIT("L1_VENC_SV_COMV", 0, 1, 0x1, 3),
	MM_IOMMU_PORT_INIT("L1_VENC_RD_COMV", 0, 1, 0x1, 4),
	MM_IOMMU_PORT_INIT("L1_JPGENC_RDMA", 0, 1, 0x1, 5),
	MM_IOMMU_PORT_INIT("L1_JPGENC_BSDMA", 0, 1, 0x1, 6),
	MM_IOMMU_PORT_INIT("L1_VENC_CUR_LUMA", 0, 1, 0x1, 7),
	MM_IOMMU_PORT_INIT("L1_VENC_CUR_CHROMA", 0, 1, 0x1, 8),
	MM_IOMMU_PORT_INIT("L1_VENC_REF_LUMA", 0, 1, 0x1, 9),
	MM_IOMMU_PORT_INIT("L1_VENC_REF_CHROMA", 0, 1, 0x1, 10),
	/*Larb2 */
	MM_IOMMU_PORT_INIT("L2_CAM_IMGI", 0, 2, 0x2, 0),
	MM_IOMMU_PORT_INIT("L2_CAM_IMG2O", 0, 2, 0x2, 1),
	MM_IOMMU_PORT_INIT("L2_CAM_IMG3O", 0, 2, 0x2, 2),
	MM_IOMMU_PORT_INIT("L2_CAM_VIPI", 0, 2, 0x2, 3),
	MM_IOMMU_PORT_INIT("L2_CAM_LCEI", 0, 2, 0x2, 4),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_RP", 0, 2, 0x2, 5),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_WR", 0, 2, 0x2, 6),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_RB", 0, 2, 0x2, 7),
	MM_IOMMU_PORT_INIT("L2_CAM_DPE_RDMA", 0, 2, 0x2, 8),
	MM_IOMMU_PORT_INIT("L2_CAM_DPE_WDMA", 0, 2, 0x2, 9),
	MM_IOMMU_PORT_INIT("L2_CAM_RSC_RDMA0", 0, 2, 0x2, 10),
	MM_IOMMU_PORT_INIT("L2_CAM_RSC_WDMA", 0, 2, 0x2, 11),
	/*Larb3 */
	MM_IOMMU_PORT_INIT("L3_CAM_IMGO", 0, 3, 0x3, 0),
	MM_IOMMU_PORT_INIT("L3_CAM_RRZO", 0, 3, 0x3, 1),
	MM_IOMMU_PORT_INIT("L3_CAM_AAO", 0, 3, 0x3, 2),
	MM_IOMMU_PORT_INIT("L3_CAM_AFO", 0, 3, 0x3, 3),
	MM_IOMMU_PORT_INIT("L3_CAM_LSCI0", 0, 3, 0x3, 4),
	MM_IOMMU_PORT_INIT("L3_CAM_LSCI1", 0, 3, 0x3, 5),
	MM_IOMMU_PORT_INIT("L3_CAM_PDO", 0, 3, 0x3, 6),
	MM_IOMMU_PORT_INIT("L3_CAM_BPCI", 0, 3, 0x3, 7),
	MM_IOMMU_PORT_INIT("L3_CAM_LCSO", 0, 3, 0x3, 8),
	MM_IOMMU_PORT_INIT("L3_CAM_RSSO_A", 0, 3, 0x3, 9),
	MM_IOMMU_PORT_INIT("L3_CAM_RSSO_B", 0, 3, 0x3, 10),
	MM_IOMMU_PORT_INIT("L3_CAM_UFEO", 0, 3, 0x3, 11),
	MM_IOMMU_PORT_INIT("L3_CAM_SOCO", 0, 3, 0x3, 12),
	MM_IOMMU_PORT_INIT("L3_CAM_SOC1", 0, 3, 0x3, 13),
	MM_IOMMU_PORT_INIT("L3_CAM_SOC2", 0, 3, 0x3, 14),
	MM_IOMMU_PORT_INIT("L3_CAM_CCUI", 0, 3, 0x3, 15),
	MM_IOMMU_PORT_INIT("L3_CAM_CCUO", 0, 3, 0x3, 16),
	MM_IOMMU_PORT_INIT("L3_CAM_CACI", 0, 3, 0x3, 17),
	MM_IOMMU_PORT_INIT("L3_CAM_RAWI_A", 0, 3, 0x3, 18),
	MM_IOMMU_PORT_INIT("L3_CAM_RAWI_B", 0, 3, 0x3, 19),
	MM_IOMMU_PORT_INIT("L3_CAM_CCUG", 0, 3, 0x3, 20),

	MM_IOMMU_PORT_INIT("UNKNOWN", 0, 0, 0x0, 0)
};

static const struct mtk_iommu_port iommu_port_mt6768[] = {
	/*Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DISP_2L_OVL0_LARB0", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", 0, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_MDP_RDMA0", 0, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_MDP_WDMA0", 0, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_MDP_WROT0", 0, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 7),
	/*Larb1 */
	MM_IOMMU_PORT_INIT("L1_VDEC_MC", 0, 1, 0x1, 0),
	MM_IOMMU_PORT_INIT("L1_VDEC_PP", 0, 1, 0x1, 1),
	MM_IOMMU_PORT_INIT("L1_VDEC_VLD", 0, 1, 0x1, 2),
	MM_IOMMU_PORT_INIT("L1_VDEC_VLD2", 0, 1, 0x1, 3),
	MM_IOMMU_PORT_INIT("L1_VDEC_AVC_MV", 0, 1, 0x1, 4),
	MM_IOMMU_PORT_INIT("L1_VDEC_PRED_RD", 0, 1, 0x1, 5),
	MM_IOMMU_PORT_INIT("L1_VDEC_PRED_WR", 0, 1, 0x1, 6),
	MM_IOMMU_PORT_INIT("L1_VDEC_PPWRAP", 0, 1, 0x1, 7),
	MM_IOMMU_PORT_INIT("L1_VDEC_TILE", 0, 1, 0x1, 8),
	/*Larb2 */
	MM_IOMMU_PORT_INIT("L2_CAM_IMGI", 0, 2, 0x2, 0),
	MM_IOMMU_PORT_INIT("L2_CAM_IMG2O", 0, 2, 0x2, 1),
	MM_IOMMU_PORT_INIT("L2_CAM_IMG3O", 0, 2, 0x2, 2),
	MM_IOMMU_PORT_INIT("L2_CAM_VIPI", 0, 2, 0x2, 3),
	MM_IOMMU_PORT_INIT("L2_CAM_LCEI", 0, 2, 0x2, 4),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_RP", 0, 2, 0x2, 5),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_WR", 0, 2, 0x2, 6),
	MM_IOMMU_PORT_INIT("L2_CAM_FD_RB", 0, 2, 0x2, 7),
	MM_IOMMU_PORT_INIT("L2_CAM_DPE_RDMA", 0, 2, 0x2, 8),
	MM_IOMMU_PORT_INIT("L2_CAM_DPE_WDMA", 0, 2, 0x2, 9),
	MM_IOMMU_PORT_INIT("L2_CAM_RSC_RDMA", 0, 2, 0x2, 10),
	MM_IOMMU_PORT_INIT("L2_CAM_RSC_WDMA", 0, 2, 0x2, 11),
	/*Larb3 */
	MM_IOMMU_PORT_INIT("L3_CAM_IMGO", 0, 3, 0x3, 0),
	MM_IOMMU_PORT_INIT("L3_CAM_RRZO", 0, 3, 0x3, 1),
	MM_IOMMU_PORT_INIT("L3_CAM_AAO", 0, 3, 0x3, 2),
	MM_IOMMU_PORT_INIT("L3_CAM_AFO", 0, 3, 0x3, 3),
	MM_IOMMU_PORT_INIT("L3_CAM_LSCI0", 0, 3, 0x3, 4),
	MM_IOMMU_PORT_INIT("L3_CAM_LSCI1", 0, 3, 0x3, 5),
	MM_IOMMU_PORT_INIT("L3_CAM_PDO", 0, 3, 0x3, 6),
	MM_IOMMU_PORT_INIT("L3_CAM_BPCI", 0, 3, 0x3, 7),
	MM_IOMMU_PORT_INIT("L3_CAM_LCSO", 0, 3, 0x3, 8),
	MM_IOMMU_PORT_INIT("L3_CAM_RSSO_A", 0, 3, 0x3, 9),
	MM_IOMMU_PORT_INIT("L3_CAM_RSSO_B", 0, 3, 0x3, 10),
	MM_IOMMU_PORT_INIT("L3_CAM_UFEO", 0, 3, 0x3, 11),
	MM_IOMMU_PORT_INIT("L3_CAM_SOCO", 0, 3, 0x3, 12),
	MM_IOMMU_PORT_INIT("L3_CAM_SOC1", 0, 3, 0x3, 13),
	MM_IOMMU_PORT_INIT("L3_CAM_SOC2", 0, 3, 0x3, 14),
	MM_IOMMU_PORT_INIT("L3_CAM_CCUI", 0, 3, 0x3, 15),
	MM_IOMMU_PORT_INIT("L3_CAM_CCUO", 0, 3, 0x3, 16),
	MM_IOMMU_PORT_INIT("L3_CAM_CACI", 0, 3, 0x3, 17),
	MM_IOMMU_PORT_INIT("L3_CAM_RAWI_A", 0, 3, 0x3, 18),
	MM_IOMMU_PORT_INIT("L3_CAM_RAWI_B", 0, 3, 0x3, 19),
	MM_IOMMU_PORT_INIT("L3_CAM_CCUG", 0, 3, 0x3, 20),
	/*Larb4 */
	MM_IOMMU_PORT_INIT("L4_VENC_RCPU", 0, 4, 0x4, 0),
	MM_IOMMU_PORT_INIT("L4_VENC_REC", 0, 4, 0x4, 1),
	MM_IOMMU_PORT_INIT("L4_VENC_BSDMA", 0, 4, 0x4, 2),
	MM_IOMMU_PORT_INIT("L4_VENC_SV_COMV", 0, 4, 0x4, 3),
	MM_IOMMU_PORT_INIT("L4_VENC_RD_COMV", 0, 4, 0x4, 4),
	MM_IOMMU_PORT_INIT("L4_JPGENC_RDMA", 0, 4, 0x4, 5),
	MM_IOMMU_PORT_INIT("L4_JPGENC_BSDMA", 0, 4, 0x4, 6),
	MM_IOMMU_PORT_INIT("L4_VENC_CUR_LUMA", 0, 4, 0x4, 7),
	MM_IOMMU_PORT_INIT("L4_VENC_CUR_CHROMA", 0, 4, 0x4, 8),
	MM_IOMMU_PORT_INIT("L4_VENC_REF_LUMA", 0, 4, 0x4, 9),
	MM_IOMMU_PORT_INIT("L4_VENC_REF_CHROMA", 0, 4, 0x4, 10),

	MM_IOMMU_PORT_INIT("UNKNOWN", 0, 0, 0x0, 0)
};

struct mtk_iommu_port mm_port_mt6781[] = {
	/* Larb0 -- 4 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0, 0, 0x0, 3),
	/* Larb1 -- 5(9) */
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA0", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA0", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 4),
	/* Larb2 --5(14) */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 0, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", 0, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 0, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", 0, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", 0, 2, 0x10, 4),
	/* Larb4 -- 14(28) */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", 0, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", 0, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", 0, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", 0, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", 0, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", 0, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", 0, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", 0, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", 0, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", 0, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_ENC_EXT", 0, 4, 0x8, 10),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT", 0, 4, 0x8, 11),
	MM_IOMMU_PORT_INIT("L4_MINI_MDP_R0_EXT", 0, 4, 0x8, 12),
	MM_IOMMU_PORT_INIT("L4_MINI_MDP_W0_EXT", 0, 4, 0x8, 13),
	/* Larb7 --13(41) */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", 0, 7, 0xc, 12),
	/*Larb9 -- 29(70) */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1", 0, 9, 0x14, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1", 0, 9, 0x14, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1", 0, 9, 0x14, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1", 0, 9, 0x14, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1", 0, 9, 0x14, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1", 0, 9, 0x14, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2", 0, 9, 0x14, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1", 0, 9, 0x14, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1", 0, 9, 0x14, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1", 0, 9, 0x14, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1", 0, 9, 0x14, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5", 0, 9, 0x14, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1", 0, 9, 0x14, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0", 0, 9, 0x14, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0", 0, 9, 0x14, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1", 0, 9, 0x14, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0", 0, 9, 0x14, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA", 0, 9, 0x14, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0", 0, 9, 0x14, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1", 0, 9, 0x14, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2", 0, 9, 0x14, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3", 0, 9, 0x14, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4", 0, 9, 0x14, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5", 0, 9, 0x14, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0", 0, 9, 0x14, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1", 0, 9, 0x14, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6", 0, 9, 0x14, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7", 0, 9, 0x14, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8", 0, 9, 0x14, 28),
	/*Larb11 -- 29(99) */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1", 0, 11, 0x15, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1", 0, 11, 0x15, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1", 0, 11, 0x15, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1", 0, 11, 0x15, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1", 0, 11, 0x15, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1", 0, 11, 0x15, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2", 0, 11, 0x15, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1", 0, 11, 0x15, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1", 0, 11, 0x15, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1", 0, 11, 0x15, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1", 0, 11, 0x15, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5", 0, 11, 0x15, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1", 0, 11, 0x15, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0", 0, 11, 0x15, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0", 0, 11, 0x15, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1", 0, 11, 0x15, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0", 0, 11, 0x15, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA", 0, 11, 0x15, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0", 0, 11, 0x15, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1", 0, 11, 0x15, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2", 0, 11, 0x15, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3", 0, 11, 0x15, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4", 0, 11, 0x15, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5", 0, 11, 0x15, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0", 0, 11, 0x15, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1", 0, 11, 0x15, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6", 0, 11, 0x15, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7", 0, 11, 0x15, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8", 0, 11, 0x15, 28),
	/*Larb13 -- 12(111) */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI", 0, 13, 0x1d, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0", 0, 13, 0x1d, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1", 0, 13, 0x1d, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE1", 0, 13, 0x1d, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE2", 0, 13, 0x1d, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE3", 0, 13, 0x1d, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4", 0, 13, 0x1d, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5", 0, 13, 0x1d, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6", 0, 13, 0x1d, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI", 0, 13, 0x1d, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO", 0, 13, 0x1d, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE", 0, 13, 0x1d, 11),
	/*Larb14 -- 6(117) */
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE1", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE2", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE3", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE4", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO", 0, 14, 0x19, 5),
	/*Larb16 -- 17(134) */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A", 0, 16, 0x1a, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A", 0, 16, 0x1a, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A", 0, 16, 0x1a, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A", 0, 16, 0x1a, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A", 0, 16, 0x1a, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A", 0, 16, 0x1a, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A", 0, 16, 0x1a, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A", 0, 16, 0x1a, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A", 0, 16, 0x1a, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A", 0, 16, 0x1a, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A", 0, 16, 0x1a, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A", 0, 16, 0x1a, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A", 0, 16, 0x1a, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A", 0, 16, 0x1a, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A", 0, 16, 0x1a, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_", 0, 16, 0x1a, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A", 0, 16, 0x1a, 16),
	/*Larb17 -- 17(151) */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B", 0, 17, 0x1f, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B", 0, 17, 0x1f, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B", 0, 17, 0x1f, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B", 0, 17, 0x1f, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B", 0, 17, 0x1f, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B", 0, 17, 0x1f, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B", 0, 17, 0x1f, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B", 0, 17, 0x1f, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B", 0, 17, 0x1f, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B", 0, 17, 0x1f, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B", 0, 17, 0x1f, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B", 0, 17, 0x1f, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B", 0, 17, 0x1f, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B", 0, 17, 0x1f, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B", 0, 17, 0x1f, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B", 0, 17, 0x1f, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B", 0, 17, 0x1f, 16),
	/*Larb18 -- 17(168) */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C", 0, 18, 0x1e, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C", 0, 18, 0x1e, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C", 0, 18, 0x1e, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C", 0, 18, 0x1e, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C", 0, 18, 0x1e, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C", 0, 18, 0x1e, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C", 0, 18, 0x1e, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C", 0, 18, 0x1e, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C", 0, 18, 0x1e, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C", 0, 18, 0x1e, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C", 0, 18, 0x1e, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C", 0, 18, 0x1e, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C", 0, 18, 0x1e, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C", 0, 18, 0x1e, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C", 0, 18, 0x1e, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C", 0, 18, 0x1e, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C", 0, 18, 0x1e, 16),
	/*Larb19 -- 4(172) */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA", 0, 19, 0x16, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA", 0, 19, 0x16, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA", 0, 19, 0x16, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA", 0, 19, 0x16, 3),
	/*Larb20 -- 6(178) */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA", 0, 20, 0x17, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB", 0, 20, 0x17, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA", 0, 20, 0x17, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB", 0, 20, 0x17, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0", 0, 20, 0x17, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA", 0, 20, 0x17, 5),
	/* only atf maybe need it, but kernel can't delete it,
	 *  otherwise it affect index.
	 */
	/*Larb22 -- 1(182) */
	MM_IOMMU_PORT_INIT("L22_CCU0", 0, 22, 0x1c, 0),
	/*Larb23  -- 1(183) */
	MM_IOMMU_PORT_INIT("L23_CCU1", 0, 23, 0x18, 0),

	/*Larb23  -- 1(184: 0~183) */
	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6781[] = {
	/*Larb21 -- 3(181) */
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_CODE", 1, 21, 0x0, 0),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_DATA", 1, 21, 0x0, 1),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_VLM", 1, 21, 0x0, 2),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port mm_port_mt6833[] = {
	/* Larb0 -- 4 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 3),
	/* Larb1 -- 5(4) */
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA0", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA0", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 4),
	/* Larb2 --5(9) */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 0, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", 0, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 0, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", 0, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", 0, 2, 0x10, 4),
	/* Larb4 -- 12(30) */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", 0, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", 0, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", 0, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", 0, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", 0, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", 0, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", 0, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", 0, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", 0, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", 0, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT", 0, 4, 0x8, 11),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_ENC_EXT", 0, 4, 0x8, 10),

	/* Larb7 --13(53) */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", 0, 7, 0xc, 12),
	/*Larb9 -- 29(82) */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1", 0, 9, 0x14, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1", 0, 9, 0x14, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1", 0, 9, 0x14, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1", 0, 9, 0x14, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1", 0, 9, 0x14, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1", 0, 9, 0x14, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2", 0, 9, 0x14, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1", 0, 9, 0x14, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1", 0, 9, 0x14, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1", 0, 9, 0x14, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1", 0, 9, 0x14, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5", 0, 9, 0x14, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1", 0, 9, 0x14, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0", 0, 9, 0x14, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0", 0, 9, 0x14, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1", 0, 9, 0x14, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0", 0, 9, 0x14, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA", 0, 9, 0x14, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0", 0, 9, 0x14, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1", 0, 9, 0x14, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2", 0, 9, 0x14, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3", 0, 9, 0x14, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4", 0, 9, 0x14, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5", 0, 9, 0x14, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0", 0, 9, 0x14, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1", 0, 9, 0x14, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6", 0, 9, 0x14, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7", 0, 9, 0x14, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8", 0, 9, 0x14, 28),
	/*Larb11 -- 29(82) */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1", 0, 11, 0x15, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1", 0, 11, 0x15, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1", 0, 11, 0x15, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1", 0, 11, 0x15, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1", 0, 11, 0x15, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1", 0, 11, 0x15, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2", 0, 11, 0x15, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1", 0, 11, 0x15, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1", 0, 11, 0x15, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1", 0, 11, 0x15, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1", 0, 11, 0x15, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5", 0, 11, 0x15, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1", 0, 11, 0x15, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0", 0, 11, 0x15, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0", 0, 11, 0x15, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1", 0, 11, 0x15, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0", 0, 11, 0x15, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA", 0, 11, 0x15, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0", 0, 11, 0x15, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1", 0, 11, 0x15, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2", 0, 11, 0x15, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3", 0, 11, 0x15, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4", 0, 11, 0x15, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5", 0, 11, 0x15, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0", 0, 11, 0x15, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1", 0, 11, 0x15, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6", 0, 11, 0x15, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7", 0, 11, 0x15, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8", 0, 11, 0x15, 28),
	/*Larb13 -- 12(123) */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI", 0, 13, 0x1d, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0", 0, 13, 0x1d, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1", 0, 13, 0x1d, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE1", 0, 13, 0x1d, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE2", 0, 13, 0x1d, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE3", 0, 13, 0x1d, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4", 0, 13, 0x1d, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5", 0, 13, 0x1d, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6", 0, 13, 0x1d, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI", 0, 13, 0x1d, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO", 0, 13, 0x1d, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE", 0, 13, 0x1d, 11),
	/*Larb14 -- 6(129) */
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE1", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE2", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE3", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE4", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO", 0, 14, 0x19, 5),
	/*Larb16 -- 17(146) */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A", 0, 16, 0x1a, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A", 0, 16, 0x1a, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A", 0, 16, 0x1a, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A", 0, 16, 0x1a, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A", 0, 16, 0x1a, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A", 0, 16, 0x1a, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A", 0, 16, 0x1a, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A", 0, 16, 0x1a, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A", 0, 16, 0x1a, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A", 0, 16, 0x1a, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A", 0, 16, 0x1a, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A", 0, 16, 0x1a, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A", 0, 16, 0x1a, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A", 0, 16, 0x1a, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A", 0, 16, 0x1a, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_", 0, 16, 0x1a, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A", 0, 16, 0x1a, 16),
	/*Larb17 -- 17(163) */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B", 0, 17, 0x1f, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B", 0, 17, 0x1f, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B", 0, 17, 0x1f, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B", 0, 17, 0x1f, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B", 0, 17, 0x1f, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B", 0, 17, 0x1f, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B", 0, 17, 0x1f, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B", 0, 17, 0x1f, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B", 0, 17, 0x1f, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B", 0, 17, 0x1f, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B", 0, 17, 0x1f, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B", 0, 17, 0x1f, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B", 0, 17, 0x1f, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B", 0, 17, 0x1f, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B", 0, 17, 0x1f, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B", 0, 17, 0x1f, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B", 0, 17, 0x1f, 16),
	/*Larb18 -- 17(180) */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C", 0, 18, 0x1e, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C", 0, 18, 0x1e, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C", 0, 18, 0x1e, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C", 0, 18, 0x1e, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C", 0, 18, 0x1e, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C", 0, 18, 0x1e, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C", 0, 18, 0x1e, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C", 0, 18, 0x1e, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C", 0, 18, 0x1e, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C", 0, 18, 0x1e, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C", 0, 18, 0x1e, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C", 0, 18, 0x1e, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C", 0, 18, 0x1e, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C", 0, 18, 0x1e, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C", 0, 18, 0x1e, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C", 0, 18, 0x1e, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C", 0, 18, 0x1e, 16),
	/*Larb19 -- 4(184) */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA", 0, 19, 0x16, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA", 0, 19, 0x16, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA", 0, 19, 0x16, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA", 0, 19, 0x16, 3),
	/*Larb20 -- 6(190) */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA", 0, 20, 0x17, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB", 0, 20, 0x17, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA", 0, 20, 0x17, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB", 0, 20, 0x17, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0", 0, 20, 0x17, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA", 0, 20, 0x17, 5),

	/*Larb22 -- 1(191) */
	MM_IOMMU_FAKE_PORT_INIT("L22_CCU0", 0, 22, 0x1c, 0, CCU_FAKE),
	/*Larb23  -- 1(192) */
	MM_IOMMU_FAKE_PORT_INIT("L23_CCU1", 0, 23, 0x18, 0, CCU_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port iommu_port_mt6877[] = {
	/* larb0 -- 5 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", 0, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 4),
	/* larb1 -- 7 */
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA0", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA0", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 4),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA1_HDR", 0, 1, 0x4, 5),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA1", 0, 1, 0x4, 6),
	/* larb2 -- 5 */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 0, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", 0, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 0, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", 0, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", 0, 2, 0x10, 4),
	/* larb4 -- 12 */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", 0, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", 0, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", 0, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", 0, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", 0, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", 0, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", 0, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", 0, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", 0, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", 0, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_ENC_EXT", 0, 4, 0x8, 10),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT", 0, 4, 0x8, 11),
	/* larb7 -- 15 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC	", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", 0, 7, 0xc, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", 0, 7, 0xc, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", 0, 7, 0xc, 14),
	/* larb8 -- null */
	/* larb9 -- 29 */
	/* port0~port14 is used, port15~port28 is not used */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1", 0, 9, 0x14, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1", 0, 9, 0x14, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1", 0, 9, 0x14, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1", 0, 9, 0x14, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1", 0, 9, 0x14, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1", 0, 9, 0x14, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2", 0, 9, 0x14, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1", 0, 9, 0x14, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1", 0, 9, 0x14, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1", 0, 9, 0x14, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1", 0, 9, 0x14, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5", 0, 9, 0x14, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1", 0, 9, 0x14, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0", 0, 9, 0x14, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0", 0, 9, 0x14, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1", 0, 9, 0x14, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0", 0, 9, 0x14, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA", 0, 9, 0x14, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0", 0, 9, 0x14, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1", 0, 9, 0x14, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2", 0, 9, 0x14, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3", 0, 9, 0x14, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4", 0, 9, 0x14, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5", 0, 9, 0x14, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0", 0, 9, 0x14, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1", 0, 9, 0x14, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6", 0, 9, 0x14, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7", 0, 9, 0x14, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8", 0, 9, 0x14, 28),
	/* larb10 -- null */
	/* larb11 -- 29 */
	/* port15~port25 is used, port0 ~ port14, port 26~port28 is not used */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1", 0, 11, 0x15, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1", 0, 11, 0x15, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1", 0, 11, 0x15, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1", 0, 11, 0x15, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1", 0, 11, 0x15, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1", 0, 11, 0x15, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2", 0, 11, 0x15, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1", 0, 11, 0x15, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1", 0, 11, 0x15, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1", 0, 11, 0x15, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1", 0, 11, 0x15, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5", 0, 11, 0x15, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1", 0, 11, 0x15, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0", 0, 11, 0x15, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0", 0, 11, 0x15, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1", 0, 11, 0x15, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0", 0, 11, 0x15, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA", 0, 11, 0x15, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0", 0, 11, 0x15, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1", 0, 11, 0x15, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2", 0, 11, 0x15, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3", 0, 11, 0x15, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4", 0, 11, 0x15, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5", 0, 11, 0x15, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0", 0, 11, 0x15, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1", 0, 11, 0x15, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6", 0, 11, 0x15, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7", 0, 11, 0x15, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8", 0, 11, 0x15, 28),
	/* larb12 -- null */
	/* larb13 -- 15 */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI", 0, 13, 0x1d, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0", 0, 13, 0x1d, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1", 0, 13, 0x1d, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV1", 0, 13, 0x1d, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV2", 0, 13, 0x1d, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV3", 0, 13, 0x1d, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4", 0, 13, 0x1d, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5", 0, 13, 0x1d, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6", 0, 13, 0x1d, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI", 0, 13, 0x1d, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO", 0, 13, 0x1d, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE", 0, 13, 0x1d, 11),
	MM_IOMMU_PORT_INIT("L13_CAM_PADI0", 0, 13, 0x1d, 12),
	MM_IOMMU_PORT_INIT("L13_CAM_PADI1", 0, 13, 0x1d, 13),
	MM_IOMMU_PORT_INIT("L13_CAM_PDAO", 0, 13, 0x1d, 14),
	/* larb14 -- 10 */
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE1", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE2", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE3", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE4", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO", 0, 14, 0x19, 5),
	MM_IOMMU_PORT_INIT("L14_CAMSV7	", 0, 14, 0x19, 6),
	MM_IOMMU_PORT_INIT("L14_CAMSV8	", 0, 14, 0x19, 7),
	MM_IOMMU_PORT_INIT("L14_CAMSV9	", 0, 14, 0x19, 8),
	MM_IOMMU_PORT_INIT("L14_CAMSV10	", 0, 14, 0x19, 9),
	/* larb15 -- null */
	/* larb16 -- 17 */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A", 0, 16, 0x1a, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A", 0, 16, 0x1a, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A", 0, 16, 0x1a, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A", 0, 16, 0x1a, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A", 0, 16, 0x1a, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A", 0, 16, 0x1a, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A", 0, 16, 0x1a, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A", 0, 16, 0x1a, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A", 0, 16, 0x1a, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A", 0, 16, 0x1a, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A", 0, 16, 0x1a, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A", 0, 16, 0x1a, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A", 0, 16, 0x1a, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A", 0, 16, 0x1a, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A", 0, 16, 0x1a, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A", 0, 16, 0x1a, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A", 0, 16, 0x1a, 16),
	/* larb17 -- 17 */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B", 0, 17, 0x1f, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B", 0, 17, 0x1f, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B", 0, 17, 0x1f, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B", 0, 17, 0x1f, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B", 0, 17, 0x1f, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B", 0, 17, 0x1f, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B", 0, 17, 0x1f, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B", 0, 17, 0x1f, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B", 0, 17, 0x1f, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B", 0, 17, 0x1f, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B", 0, 17, 0x1f, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B", 0, 17, 0x1f, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B", 0, 17, 0x1f, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B", 0, 17, 0x1f, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B", 0, 17, 0x1f, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B", 0, 17, 0x1f, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B", 0, 17, 0x1f, 16),
	/* larb18 -- 17 */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C", 0, 18, 0x1e, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C", 0, 18, 0x1e, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C", 0, 18, 0x1e, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C", 0, 18, 0x1e, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C", 0, 18, 0x1e, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C", 0, 18, 0x1e, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C", 0, 18, 0x1e, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C", 0, 18, 0x1e, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C", 0, 18, 0x1e, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C", 0, 18, 0x1e, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C", 0, 18, 0x1e, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C", 0, 18, 0x1e, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C", 0, 18, 0x1e, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C", 0, 18, 0x1e, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C", 0, 18, 0x1e, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C", 0, 18, 0x1e, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C", 0, 18, 0x1e, 16),
	/* larb19 -- 4 */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA", 0, 19, 0x16, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA", 0, 19, 0x16, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA", 0, 19, 0x16, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA", 0, 19, 0x16, 3),
	/* larb20 -- 6 */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA", 0, 20, 0x17, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB", 0, 20, 0x17, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA", 0, 20, 0x17, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB", 0, 20, 0x17, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0", 0, 20, 0x17, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA", 0, 20, 0x17, 5),
	/* larb22 */
	MM_IOMMU_FAKE_PORT_INIT("L22_CCU0", 0, 22, 0x1c, 0, CCU_FAKE),
	/* larb23 */
	MM_IOMMU_FAKE_PORT_INIT("L23_CCU1", 0, 23, 0x18, 0, CCU_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6877[] = {
	/* Larb21 */
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_CODE", 1, 21, 0x0, 0),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_DATA", 1, 21, 0x1, 1),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_VLM", 1, 21, 0x2, 2),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x0)
};

static const struct mtk_iommu_port mm_port_mt6853[] = {
	/* Larb0 -- 6 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 3),
	/* Larb1 -- 8(14) */
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA0", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA0", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 4),
	/* Larb2 --5(19) */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 0, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", 0, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 0, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", 0, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", 0, 2, 0x10, 4),
	/* Larb4 -- 11(30) */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", 0, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", 0, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", 0, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", 0, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", 0, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", 0, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", 0, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", 0, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", 0, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", 0, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT", 0, 4, 0x8, 10),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_ENC_EXT", 0, 4, 0x8, 11),
	/* Larb7 --15(53) */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", 0, 7, 0xc, 12),
	/*Larb9 -- 29(82) */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1", 0, 9, 0x14, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1", 0, 9, 0x14, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1", 0, 9, 0x14, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1", 0, 9, 0x14, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1", 0, 9, 0x14, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1", 0, 9, 0x14, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2", 0, 9, 0x14, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1", 0, 9, 0x14, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1", 0, 9, 0x14, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1", 0, 9, 0x14, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1", 0, 9, 0x14, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5", 0, 9, 0x14, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1", 0, 9, 0x14, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0", 0, 9, 0x14, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0", 0, 9, 0x14, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1", 0, 9, 0x14, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0", 0, 9, 0x14, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA", 0, 9, 0x14, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0", 0, 9, 0x14, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1", 0, 9, 0x14, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2", 0, 9, 0x14, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3", 0, 9, 0x14, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4", 0, 9, 0x14, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5", 0, 9, 0x14, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0", 0, 9, 0x14, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1", 0, 9, 0x14, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6", 0, 9, 0x14, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7", 0, 9, 0x14, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8", 0, 9, 0x14, 28),
	/*Larb11 -- 29(111) */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1", 0, 11, 0x15, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1", 0, 11, 0x15, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1", 0, 11, 0x15, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1", 0, 11, 0x15, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1", 0, 11, 0x15, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1", 0, 11, 0x15, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2", 0, 11, 0x15, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1", 0, 11, 0x15, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1", 0, 11, 0x15, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1", 0, 11, 0x15, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1", 0, 11, 0x15, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5", 0, 11, 0x15, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1", 0, 11, 0x15, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0", 0, 11, 0x15, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0", 0, 11, 0x15, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1", 0, 11, 0x15, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0", 0, 11, 0x15, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA", 0, 11, 0x15, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0", 0, 11, 0x15, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1", 0, 11, 0x15, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2", 0, 11, 0x15, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3", 0, 11, 0x15, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4", 0, 11, 0x15, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5", 0, 11, 0x15, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0", 0, 11, 0x15, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1", 0, 11, 0x15, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6", 0, 11, 0x15, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7", 0, 11, 0x15, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8", 0, 11, 0x15, 28),
	/*Larb13 -- 12(123) */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI", 0, 13, 0x1d, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0", 0, 13, 0x1d, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1", 0, 13, 0x1d, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE1", 0, 13, 0x1d, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE2", 0, 13, 0x1d, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE3", 0, 13, 0x1d, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4", 0, 13, 0x1d, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5", 0, 13, 0x1d, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6", 0, 13, 0x1d, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI", 0, 13, 0x1d, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO", 0, 13, 0x1d, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE", 0, 13, 0x1d, 11),
	/*Larb14 -- 6(129) */
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE1", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE2", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE3", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE4", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO", 0, 14, 0x19, 5),
	/*Larb16 -- 17(146) */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A", 0, 16, 0x1a, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A", 0, 16, 0x1a, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A", 0, 16, 0x1a, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A", 0, 16, 0x1a, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A", 0, 16, 0x1a, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A", 0, 16, 0x1a, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A", 0, 16, 0x1a, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A", 0, 16, 0x1a, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A", 0, 16, 0x1a, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A", 0, 16, 0x1a, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A", 0, 16, 0x1a, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A", 0, 16, 0x1a, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A", 0, 16, 0x1a, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A", 0, 16, 0x1a, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A", 0, 16, 0x1a, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_", 0, 16, 0x1a, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A", 0, 16, 0x1a, 16),
	/*Larb17 -- 17(163) */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B", 0, 17, 0x1f, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B", 0, 17, 0x1f, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B", 0, 17, 0x1f, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B", 0, 17, 0x1f, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B", 0, 17, 0x1f, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B", 0, 17, 0x1f, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B", 0, 17, 0x1f, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B", 0, 17, 0x1f, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B", 0, 17, 0x1f, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B", 0, 17, 0x1f, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B", 0, 17, 0x1f, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B", 0, 17, 0x1f, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B", 0, 17, 0x1f, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B", 0, 17, 0x1f, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B", 0, 17, 0x1f, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B", 0, 17, 0x1f, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B", 0, 17, 0x1f, 16),
	/*Larb18 -- 17(180) */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C", 0, 18, 0x1e, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C", 0, 18, 0x1e, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C", 0, 18, 0x1e, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C", 0, 18, 0x1e, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C", 0, 18, 0x1e, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C", 0, 18, 0x1e, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C", 0, 18, 0x1e, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C", 0, 18, 0x1e, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C", 0, 18, 0x1e, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C", 0, 18, 0x1e, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C", 0, 18, 0x1e, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C", 0, 18, 0x1e, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C", 0, 18, 0x1e, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C", 0, 18, 0x1e, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C", 0, 18, 0x1e, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C", 0, 18, 0x1e, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C", 0, 18, 0x1e, 16),
	/*Larb19 -- 4(184) */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA", 0, 19, 0x16, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA", 0, 19, 0x16, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA", 0, 19, 0x16, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA", 0, 19, 0x16, 3),
	/*Larb20 -- 6(190) */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA", 0, 20, 0x17, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB", 0, 20, 0x17, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA", 0, 20, 0x17, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB", 0, 20, 0x17, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0", 0, 20, 0x17, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA", 0, 20, 0x17, 5),
	/*Larb22 -- 1(191) */
	MM_IOMMU_FAKE_PORT_INIT("L22_CCU0", 0, 22, 0x1c, 0, CCU_FAKE),
	/*Larb23  -- 1(192) */
	MM_IOMMU_FAKE_PORT_INIT("L23_CCU1", 0, 23, 0x18, 0, CCU_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6853[] = {
	/* 8 */
	APU_IOMMU_PORT_INIT("APU_VP6_0", 0, 0, 0, 0x0),
	APU_IOMMU_PORT_INIT("APU_VP6_1", 0, 0, 0, 0x1),
	APU_IOMMU_PORT_INIT("APU_UP", 0, 0, 0, 0x2),
	APU_IOMMU_PORT_INIT("APU_XPU", 0, 0, 0, 0x3),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0xf)
};

static const struct mtk_iommu_port mm_port_mt6855[] = {
	/* Larb0 */
	MM_IOMMU_PORT_INIT("LARB0_PORT0", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("LARB0_PORT1", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("LARB0_PORT2", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("LARB0_PORT3", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("LARB0_PORT4", DISP_IOMMU, 0, 0x0, 4),

	/* Larb1 */
	MM_IOMMU_PORT_INIT("LARB1_PORT0", DISP_IOMMU, 1, 0x8, 0),
	MM_IOMMU_PORT_INIT("LARB1_PORT1", DISP_IOMMU, 1, 0x8, 1),
	MM_IOMMU_PORT_INIT("LARB1_PORT2", DISP_IOMMU, 1, 0x8, 2),
	MM_IOMMU_PORT_INIT("LARB1_PORT3", DISP_IOMMU, 1, 0x8, 3),
	MM_IOMMU_PORT_INIT("LARB1_PORT4", DISP_IOMMU, 1, 0x8, 4),

	/* larb2 */
	MM_IOMMU_PORT_INIT("LARB2_PORT0", DISP_IOMMU, 2, 0x12, 0),
	MM_IOMMU_PORT_INIT("LARB2_PORT1", DISP_IOMMU, 2, 0x12, 1),
	MM_IOMMU_PORT_INIT("LARB2_PORT2", DISP_IOMMU, 2, 0x12, 2),
	MM_IOMMU_PORT_INIT("LARB2_PORT3", DISP_IOMMU, 2, 0x12, 3),

	/* larb4 */
	MM_IOMMU_PORT_INIT("LARB4_PORT0", DISP_IOMMU, 4, 0x28, 0),
	MM_IOMMU_PORT_INIT("LARB4_PORT1", DISP_IOMMU, 4, 0x28, 1),
	MM_IOMMU_PORT_INIT("LARB4_PORT2", DISP_IOMMU, 4, 0x28, 2),
	MM_IOMMU_PORT_INIT("LARB4_PORT3", DISP_IOMMU, 4, 0x28, 3),
	MM_IOMMU_PORT_INIT("LARB4_PORT4", DISP_IOMMU, 4, 0x28, 4),
	MM_IOMMU_PORT_INIT("LARB4_PORT5", DISP_IOMMU, 4, 0x28, 5),
	MM_IOMMU_PORT_INIT("LARB4_PORT6", DISP_IOMMU, 4, 0x28, 6),
	MM_IOMMU_PORT_INIT("LARB4_PORT7", DISP_IOMMU, 4, 0x28, 7),
	MM_IOMMU_PORT_INIT("LARB4_PORT8", DISP_IOMMU, 4, 0x28, 8),
	MM_IOMMU_PORT_INIT("LARB4_PORT9", DISP_IOMMU, 4, 0x28, 9),
	MM_IOMMU_PORT_INIT("LARB4_PORT10", DISP_IOMMU, 4, 0x28, 10),
	MM_IOMMU_PORT_INIT("LARB4_PORT11", DISP_IOMMU, 4, 0x28, 11),
	MM_IOMMU_PORT_INIT("LARB4_PORT12", DISP_IOMMU, 4, 0x28, 12),

	/* larb7 */
	MM_IOMMU_PORT_INIT("LARB7_PORT0", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("LARB7_PORT1", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("LARB7_PORT2", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("LARB7_PORT3", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("LARB7_PORT4", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("LARB7_PORT5", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("LARB7_PORT6", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("LARB7_PORT7", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("LARB7_PORT8", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("LARB7_PORT9", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("LARB7_PORT10", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("LARB7_PORT11", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("LARB7_PORT12", DISP_IOMMU, 7, 0x20, 12),

	/* larb9 */
	MM_IOMMU_PORT_INIT("LARB9_PORT0", DISP_IOMMU, 9, 0x1a, 0),
	MM_IOMMU_PORT_INIT("LARB9_PORT1", DISP_IOMMU, 9, 0x1a, 1),
	MM_IOMMU_PORT_INIT("LARB9_PORT2", DISP_IOMMU, 9, 0x1a, 2),
	MM_IOMMU_PORT_INIT("LARB9_PORT3", DISP_IOMMU, 9, 0x1a, 3),
	MM_IOMMU_PORT_INIT("LARB9_PORT4", DISP_IOMMU, 9, 0x1a, 4),
	MM_IOMMU_PORT_INIT("LARB9_PORT5", DISP_IOMMU, 9, 0x1a, 5),
	MM_IOMMU_PORT_INIT("LARB9_PORT6", DISP_IOMMU, 9, 0x1a, 6),
	MM_IOMMU_PORT_INIT("LARB9_PORT7", DISP_IOMMU, 9, 0x1a, 7),
	MM_IOMMU_PORT_INIT("LARB9_PORT8", DISP_IOMMU, 9, 0x1a, 8),
	MM_IOMMU_PORT_INIT("LARB9_PORT9", DISP_IOMMU, 9, 0x1a, 9),
	MM_IOMMU_PORT_INIT("LARB9_PORT10", DISP_IOMMU, 9, 0x1a, 10),
	MM_IOMMU_PORT_INIT("LARB9_PORT11", DISP_IOMMU, 9, 0x1a, 11),
	MM_IOMMU_PORT_INIT("LARB9_PORT12", DISP_IOMMU, 9, 0x1a, 12),
	MM_IOMMU_PORT_INIT("LARB9_PORT13", DISP_IOMMU, 9, 0x1a, 13),
	MM_IOMMU_PORT_INIT("LARB9_PORT14", DISP_IOMMU, 9, 0x1a, 14),
	MM_IOMMU_PORT_INIT("LARB9_PORT15", DISP_IOMMU, 9, 0x1a, 15),
	MM_IOMMU_PORT_INIT("LARB9_PORT16", DISP_IOMMU, 9, 0x1a, 16),
	MM_IOMMU_PORT_INIT("LARB9_PORT17", DISP_IOMMU, 9, 0x1a, 17),
	MM_IOMMU_PORT_INIT("LARB9_PORT18", DISP_IOMMU, 9, 0x1a, 18),
	MM_IOMMU_PORT_INIT("LARB9_PORT19", DISP_IOMMU, 9, 0x1a, 19),
	MM_IOMMU_PORT_INIT("LARB9_PORT20", DISP_IOMMU, 9, 0x1a, 20),
	MM_IOMMU_PORT_INIT("LARB9_PORT21", DISP_IOMMU, 9, 0x1a, 21),
	MM_IOMMU_PORT_INIT("LARB9_PORT22", DISP_IOMMU, 9, 0x1a, 22),
	MM_IOMMU_PORT_INIT("LARB9_PORT23", DISP_IOMMU, 9, 0x1a, 23),
	MM_IOMMU_PORT_INIT("LARB9_PORT24", DISP_IOMMU, 9, 0x1a, 24),
	MM_IOMMU_PORT_INIT("LARB9_PORT25", DISP_IOMMU, 9, 0x1a, 25),
	MM_IOMMU_PORT_INIT("LARB9_PORT26", DISP_IOMMU, 9, 0x1a, 26),
	MM_IOMMU_PORT_INIT("LARB9_PORT27", DISP_IOMMU, 9, 0x1a, 27),
	MM_IOMMU_PORT_INIT("LARB9_PORT28", DISP_IOMMU, 9, 0x1a, 28),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("LARB11_PORT0", DISP_IOMMU, 11, 0x1b, 0),
	MM_IOMMU_PORT_INIT("LARB11_PORT1", DISP_IOMMU, 11, 0x1b, 1),
	MM_IOMMU_PORT_INIT("LARB11_PORT2", DISP_IOMMU, 11, 0x1b, 2),
	MM_IOMMU_PORT_INIT("LARB11_PORT3", DISP_IOMMU, 11, 0x1b, 3),
	MM_IOMMU_PORT_INIT("LARB11_PORT4", DISP_IOMMU, 11, 0x1b, 4),
	MM_IOMMU_PORT_INIT("LARB11_PORT5", DISP_IOMMU, 11, 0x1b, 5),
	MM_IOMMU_PORT_INIT("LARB11_PORT6", DISP_IOMMU, 11, 0x1b, 6),
	MM_IOMMU_PORT_INIT("LARB11_PORT7", DISP_IOMMU, 11, 0x1b, 7),
	MM_IOMMU_PORT_INIT("LARB11_PORT8", DISP_IOMMU, 11, 0x1b, 8),
	MM_IOMMU_PORT_INIT("LARB11_PORT9", DISP_IOMMU, 11, 0x1b, 9),
	MM_IOMMU_PORT_INIT("LARB11_PORT10", DISP_IOMMU, 11, 0x1b, 10),
	MM_IOMMU_PORT_INIT("LARB11_PORT11", DISP_IOMMU, 11, 0x1b, 11),
	MM_IOMMU_PORT_INIT("LARB11_PORT12", DISP_IOMMU, 11, 0x1b, 12),
	MM_IOMMU_PORT_INIT("LARB11_PORT13", DISP_IOMMU, 11, 0x1b, 13),
	MM_IOMMU_PORT_INIT("LARB11_PORT14", DISP_IOMMU, 11, 0x1b, 14),
	MM_IOMMU_PORT_INIT("LARB11_PORT15", DISP_IOMMU, 11, 0x1b, 15),
	MM_IOMMU_PORT_INIT("LARB11_PORT16", DISP_IOMMU, 11, 0x1b, 16),
	MM_IOMMU_PORT_INIT("LARB11_PORT17", DISP_IOMMU, 11, 0x1b, 17),
	MM_IOMMU_PORT_INIT("LARB11_PORT18", DISP_IOMMU, 11, 0x1b, 18),
	MM_IOMMU_PORT_INIT("LARB11_PORT19", DISP_IOMMU, 11, 0x1b, 19),
	MM_IOMMU_PORT_INIT("LARB11_PORT20", DISP_IOMMU, 11, 0x1b, 20),
	MM_IOMMU_PORT_INIT("LARB11_PORT21", DISP_IOMMU, 11, 0x1b, 21),
	MM_IOMMU_PORT_INIT("LARB11_PORT22", DISP_IOMMU, 11, 0x1b, 22),
	MM_IOMMU_PORT_INIT("LARB11_PORT23", DISP_IOMMU, 11, 0x1b, 23),
	MM_IOMMU_PORT_INIT("LARB11_PORT24", DISP_IOMMU, 11, 0x1b, 24),
	MM_IOMMU_PORT_INIT("LARB11_PORT25", DISP_IOMMU, 11, 0x1b, 25),
	MM_IOMMU_PORT_INIT("LARB11_PORT26", DISP_IOMMU, 11, 0x1b, 26),
	MM_IOMMU_PORT_INIT("LARB11_PORT27", DISP_IOMMU, 11, 0x1b, 27),
	MM_IOMMU_PORT_INIT("LARB11_PORT28", DISP_IOMMU, 11, 0x1b, 28),

	/* larb13 */
	MM_IOMMU_PORT_INIT("LARB13_PORT0", DISP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("LARB13_PORT1", DISP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("LARB13_PORT2", DISP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("LARB13_PORT3", DISP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("LARB13_PORT4", DISP_IOMMU, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("LARB13_PORT5", DISP_IOMMU, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("LARB13_PORT6", DISP_IOMMU, 13, 0x30, 6),
	MM_IOMMU_PORT_INIT("LARB13_PORT7", DISP_IOMMU, 13, 0x30, 7),
	MM_IOMMU_PORT_INIT("LARB13_PORT8", DISP_IOMMU, 13, 0x30, 8),
	MM_IOMMU_PORT_INIT("LARB13_PORT9", DISP_IOMMU, 13, 0x30, 9),
	MM_IOMMU_PORT_INIT("LARB13_PORT10", DISP_IOMMU, 13, 0x30, 10),
	MM_IOMMU_PORT_INIT("LARB13_PORT11", DISP_IOMMU, 13, 0x30, 11),
	MM_IOMMU_PORT_INIT("LARB13_PORT12", DISP_IOMMU, 13, 0x30, 12),
	MM_IOMMU_PORT_INIT("LARB13_PORT13", DISP_IOMMU, 13, 0x30, 13),
	MM_IOMMU_PORT_INIT("LARB13_PORT14", DISP_IOMMU, 13, 0x30, 14),

	/* larb14 */
	MM_IOMMU_PORT_INIT("LARB14_PORT0", DISP_IOMMU, 14, 0x38, 0),
	MM_IOMMU_PORT_INIT("LARB14_PORT1", DISP_IOMMU, 14, 0x38, 1),
	MM_IOMMU_PORT_INIT("LARB14_PORT2", DISP_IOMMU, 14, 0x38, 2),
	MM_IOMMU_PORT_INIT("LARB14_PORT3", DISP_IOMMU, 14, 0x38, 3),
	MM_IOMMU_PORT_INIT("LARB14_PORT4", DISP_IOMMU, 14, 0x38, 4),
	MM_IOMMU_PORT_INIT("LARB14_PORT5", DISP_IOMMU, 14, 0x38, 5),
	MM_IOMMU_PORT_INIT("LARB14_PORT6", DISP_IOMMU, 14, 0x38, 6),
	MM_IOMMU_PORT_INIT("LARB14_PORT7", DISP_IOMMU, 14, 0x38, 7),
	MM_IOMMU_PORT_INIT("LARB14_PORT8", DISP_IOMMU, 14, 0x38, 8),
	MM_IOMMU_PORT_INIT("LARB14_PORT9", DISP_IOMMU, 14, 0x38, 9),

	/* larb16 */
	MM_IOMMU_PORT_INIT("LARB16_PORT0", DISP_IOMMU, 16, 0x39, 0),
	MM_IOMMU_PORT_INIT("LARB16_PORT1", DISP_IOMMU, 16, 0x39, 1),
	MM_IOMMU_PORT_INIT("LARB16_PORT2", DISP_IOMMU, 16, 0x39, 2),
	MM_IOMMU_PORT_INIT("LARB16_PORT3", DISP_IOMMU, 16, 0x39, 3),
	MM_IOMMU_PORT_INIT("LARB16_PORT4", DISP_IOMMU, 16, 0x39, 4),
	MM_IOMMU_PORT_INIT("LARB16_PORT5", DISP_IOMMU, 16, 0x39, 5),
	MM_IOMMU_PORT_INIT("LARB16_PORT6", DISP_IOMMU, 16, 0x39, 6),
	MM_IOMMU_PORT_INIT("LARB16_PORT7", DISP_IOMMU, 16, 0x39, 7),
	MM_IOMMU_PORT_INIT("LARB16_PORT8", DISP_IOMMU, 16, 0x39, 8),
	MM_IOMMU_PORT_INIT("LARB16_PORT9", DISP_IOMMU, 16, 0x39, 9),
	MM_IOMMU_PORT_INIT("LARB16_PORT10", DISP_IOMMU, 16, 0x39, 10),
	MM_IOMMU_PORT_INIT("LARB16_PORT11", DISP_IOMMU, 16, 0x39, 11),
	MM_IOMMU_PORT_INIT("LARB16_PORT12", DISP_IOMMU, 16, 0x39, 12),
	MM_IOMMU_PORT_INIT("LARB16_PORT13", DISP_IOMMU, 16, 0x39, 13),
	MM_IOMMU_PORT_INIT("LARB16_PORT14", DISP_IOMMU, 16, 0x39, 14),
	MM_IOMMU_PORT_INIT("LARB16_PORT15", DISP_IOMMU, 16, 0x39, 15),
	MM_IOMMU_PORT_INIT("LARB16_PORT16", DISP_IOMMU, 16, 0x39, 16),

	/* larb17 */
	MM_IOMMU_PORT_INIT("LARB17_PORT0", DISP_IOMMU, 17, 0x31, 0),
	MM_IOMMU_PORT_INIT("LARB17_PORT1", DISP_IOMMU, 17, 0x31, 1),
	MM_IOMMU_PORT_INIT("LARB17_PORT2", DISP_IOMMU, 17, 0x31, 2),
	MM_IOMMU_PORT_INIT("LARB17_PORT3", DISP_IOMMU, 17, 0x31, 3),
	MM_IOMMU_PORT_INIT("LARB17_PORT4", DISP_IOMMU, 17, 0x31, 4),
	MM_IOMMU_PORT_INIT("LARB17_PORT5", DISP_IOMMU, 17, 0x31, 5),
	MM_IOMMU_PORT_INIT("LARB17_PORT6", DISP_IOMMU, 17, 0x31, 6),
	MM_IOMMU_PORT_INIT("LARB17_PORT7", DISP_IOMMU, 17, 0x31, 7),
	MM_IOMMU_PORT_INIT("LARB17_PORT8", DISP_IOMMU, 17, 0x31, 8),
	MM_IOMMU_PORT_INIT("LARB17_PORT9", DISP_IOMMU, 17, 0x31, 9),
	MM_IOMMU_PORT_INIT("LARB17_PORT10", DISP_IOMMU, 17, 0x31, 10),
	MM_IOMMU_PORT_INIT("LARB17_PORT11", DISP_IOMMU, 17, 0x31, 11),
	MM_IOMMU_PORT_INIT("LARB17_PORT12", DISP_IOMMU, 17, 0x31, 12),
	MM_IOMMU_PORT_INIT("LARB17_PORT13", DISP_IOMMU, 17, 0x31, 13),
	MM_IOMMU_PORT_INIT("LARB17_PORT14", DISP_IOMMU, 17, 0x31, 14),
	MM_IOMMU_PORT_INIT("LARB17_PORT15", DISP_IOMMU, 17, 0x31, 15),
	MM_IOMMU_PORT_INIT("LARB17_PORT16", DISP_IOMMU, 17, 0x31, 16),

	/* larb19 */
	MM_IOMMU_PORT_INIT("LARB19_PORT0", DISP_IOMMU, 19, 0x3d, 0),
	MM_IOMMU_PORT_INIT("LARB19_PORT1", DISP_IOMMU, 19, 0x3d, 1),
	MM_IOMMU_PORT_INIT("LARB19_PORT2", DISP_IOMMU, 19, 0x3d, 2),
	MM_IOMMU_PORT_INIT("LARB19_PORT3", DISP_IOMMU, 19, 0x3d, 3),

	/* larb20 */
	MM_IOMMU_PORT_INIT("LARB20_PORT0", DISP_IOMMU, 20, 0x19, 0),
	MM_IOMMU_PORT_INIT("LARB20_PORT1", DISP_IOMMU, 20, 0x19, 1),
	MM_IOMMU_PORT_INIT("LARB20_PORT2", DISP_IOMMU, 20, 0x19, 2),
	MM_IOMMU_PORT_INIT("LARB20_PORT3", DISP_IOMMU, 20, 0x19, 3),
	MM_IOMMU_PORT_INIT("LARB20_PORT4", DISP_IOMMU, 20, 0x19, 4),
	MM_IOMMU_PORT_INIT("LARB20_PORT5", DISP_IOMMU, 20, 0x19, 5),

	/* Larb32 -- 3 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", DISP_IOMMU, 32, 0x8, 0,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", DISP_IOMMU, 32, 0x8, 1,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", DISP_IOMMU, 32, 0x8, 2,
				GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port mm_port_mt6983[] = {
	/* Larb0 -- 16 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DMDP_RDMA0", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_HDR", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_HDR", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_HDR", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_NWCG_HDR", DISP_IOMMU, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_NWCG_HDR", DISP_IOMMU, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_0_DISP", DISP_IOMMU, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_0", DISP_IOMMU, 0, 0x0, 8),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_0", DISP_IOMMU, 0, 0x0, 9),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_NWCG_0", DISP_IOMMU, 0, 0x0, 10),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_NWCG_0", DISP_IOMMU, 0, 0x0, 11),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", DISP_IOMMU, 0, 0x0, 12),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", DISP_IOMMU, 0, 0x0, 13),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", DISP_IOMMU, 0, 0x0, 14),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", DISP_IOMMU, 0, 0x0, 15),

	/* Larb1 -- 8() */
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_1", MDP_IOMMU, 1, 0x0, 0),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_2L_1", MDP_IOMMU, 1, 0x0, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_1", MDP_IOMMU, 1, 0x0, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_2L_NWCG_1", MDP_IOMMU, 1, 0x0, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_NWCG_1", MDP_IOMMU, 1, 0x0, 4),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA1", MDP_IOMMU, 1, 0x0, 5),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA1", MDP_IOMMU, 1, 0x0, 6),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", MDP_IOMMU, 1, 0x0, 7),

	/* larb2  */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", DISP_IOMMU, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA2", DISP_IOMMU, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", DISP_IOMMU, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT2", DISP_IOMMU, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", DISP_IOMMU, 2, 0x10, 4),
	MM_IOMMU_PORT_INIT("L2_MDP_FILMGRAIN0", DISP_IOMMU, 2, 0x10, 5),
	MM_IOMMU_PORT_INIT("L2_MDP_FILMGRAIN2", DISP_IOMMU, 2, 0x10, 6),
	MM_IOMMU_PORT_INIT("L2_MDP_WDMA0", DISP_IOMMU, 2, 0x10, 7),
	MM_IOMMU_PORT_INIT("L2_MDP_WDMA2", DISP_IOMMU, 2, 0x10, 8),

	/* larb3  */
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA1", MDP_IOMMU, 3, 0x10, 0),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA3", MDP_IOMMU, 3, 0x10, 1),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT1", MDP_IOMMU, 3, 0x10, 2),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT3", MDP_IOMMU, 3, 0x10, 3),
	MM_IOMMU_PORT_INIT("L3_MDP_DISP_FAKE1", MDP_IOMMU, 3, 0x10, 4),
	MM_IOMMU_PORT_INIT("L3_MDP_FILMGRAIN1", MDP_IOMMU, 3, 0x10, 5),
	MM_IOMMU_PORT_INIT("L3_MDP_FILMGRAIN3", MDP_IOMMU, 3, 0x10, 6),
	MM_IOMMU_PORT_INIT("L3_MDP_WDMA1", MDP_IOMMU, 3, 0x10, 7),
	MM_IOMMU_PORT_INIT("L3_MDP_WDMA3", MDP_IOMMU, 3, 0x10, 8),

	/* larb4 */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", MDP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", MDP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", MDP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", MDP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", MDP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", MDP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", MDP_IOMMU, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", MDP_IOMMU, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", MDP_IOMMU, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", MDP_IOMMU, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT_C", MDP_IOMMU, 4, 0x18, 10),

	/* larb5 */
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD_EXT", DISP_IOMMU, 5, 0x18, 0),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD2_EXT", DISP_IOMMU, 5, 0x18, 1),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_AVC_MV_EXT", DISP_IOMMU, 5, 0x18, 2),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_PRED_RD_EXT", DISP_IOMMU, 5, 0x18, 3),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_TILE_EXT", DISP_IOMMU, 5, 0x18, 4),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_WDMA_EXT", DISP_IOMMU, 5, 0x18, 5),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT", DISP_IOMMU, 5, 0x18, 6),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT_C", DISP_IOMMU, 5, 0x18, 7),
	MM_IOMMU_PORT_INIT("L5_VDEC_MC_EXT_C", DISP_IOMMU, 5, 0x18, 8),

	/* larb6 */
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_R0_EXT", DISP_IOMMU, 6, 0x38, 0),
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_W0_EXT", DISP_IOMMU, 6, 0x38, 1),
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_R1_EXT", DISP_IOMMU, 6, 0x38, 2),
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_W1_EXT", DISP_IOMMU, 6, 0x38, 3),

	/* larb7 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU_DISP", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC_DISP", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA_DISP", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV_DISP", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV_DISP", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_DISP", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_LITE_DISP", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA_DISP", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA_DISP", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE_DISP", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA_DISP", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_RDMA_DISP", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("L7_VENC_EC_WPP_BSDMA_DISP", DISP_IOMMU, 7, 0x20, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_EC_WPP_RDMA_DISP", DISP_IOMMU, 7, 0x20, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_DB_SYSRAM_WDMA_DISP", DISP_IOMMU, 7, 0x20, 14),
	MM_IOMMU_PORT_INIT("L7_VENC_DB_SYSRAM_RDMA_DISP", DISP_IOMMU, 7, 0x20, 15),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA_DISP", DISP_IOMMU, 7, 0x20, 16),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_WDMA_0_DISP", DISP_IOMMU, 7, 0x20, 17),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_BSDMA_0_DISP", DISP_IOMMU, 7, 0x20, 18),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_DISP", DISP_IOMMU, 7, 0x20, 19),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_LITE_DISP", DISP_IOMMU, 7, 0x20, 20),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA_DISP", DISP_IOMMU, 7, 0x20, 21),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA_DISP", DISP_IOMMU, 7, 0x20, 22),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA_DISP", DISP_IOMMU, 7, 0x20, 23),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA_DISP", DISP_IOMMU, 7, 0x20, 24),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA_DISP", DISP_IOMMU, 7, 0x20, 25),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_WDMA_DISP", DISP_IOMMU, 7, 0x20, 26),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_WDMA_1_DISP", DISP_IOMMU, 7, 0x20, 27),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_BSDMA_1_DISP", DISP_IOMMU, 7, 0x20, 28),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_HUFF_OFFSET_1_DISP", DISP_IOMMU, 7, 0x20, 29),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_HUFF_OFFSET_0_DISP", DISP_IOMMU, 7, 0x20, 30),

	/* larb8 */
	MM_IOMMU_PORT_INIT("L8_VENC_RCPU_MDP", MDP_IOMMU, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_VENC_REC_MDP", MDP_IOMMU, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_VENC_BSDMA_MDP", MDP_IOMMU, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_VENC_SV_COMV_MDP", MDP_IOMMU, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_VENC_RD_COMV_MDP", MDP_IOMMU, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_MDP", MDP_IOMMU, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_LITE_MDP", MDP_IOMMU, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Y_RDMA_MDP", MDP_IOMMU, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_JPGENC_C_RDMA_MDP", MDP_IOMMU, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Q_TABLE_MDP", MDP_IOMMU, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_W_LUMA_MDP", MDP_IOMMU, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_RDMA_MDP", MDP_IOMMU, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_VENC_EC_WPP_BSDMA_MDP", MDP_IOMMU, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_VENC_EC_WPP_RDMA_MDP", MDP_IOMMU, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_VENC_DB_SYSRAM_WDMA_MDP", MDP_IOMMU, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_VENC_DB_SYSRAM_RDMA_MDP", MDP_IOMMU, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA_MDP", MDP_IOMMU, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_WDMA_0_MDP", MDP_IOMMU, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_BSDMA_0_MDP", MDP_IOMMU, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_MDP", MDP_IOMMU, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_LITE_MDP", MDP_IOMMU, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_LUMA_MDP", MDP_IOMMU, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_CHROMA_MDP", MDP_IOMMU, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_LUMA_MDP", MDP_IOMMU, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_CHROMA_MDP", MDP_IOMMU, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_R_LUMA_MDP", MDP_IOMMU, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_WDMA_MDP", MDP_IOMMU, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_WDMA_1_MDP", MDP_IOMMU, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_BSDMA_1_MDP", MDP_IOMMU, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_HUFF_OFFSET_1_MDP", MDP_IOMMU, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_HUFF_OFFSET_0_MDP", MDP_IOMMU, 8, 0x20, 30),

	/* larb9 */
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGI_T1_A", DISP_IOMMU, 9, 0x28, 0),
	MM_IOMMU_PORT_INIT("L9_IMG1_UFDI_T1_A", DISP_IOMMU, 9, 0x28, 1),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGBI_T1_A", DISP_IOMMU, 9, 0x28, 2),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGCI_T1_A", DISP_IOMMU, 9, 0x28, 3),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTI_T1_A", DISP_IOMMU, 9, 0x28, 4),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTI_T4_A", DISP_IOMMU, 9, 0x28, 5),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSTI_T1_A", DISP_IOMMU, 9, 0x28, 6),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSTI_T4_A", DISP_IOMMU, 9, 0x28, 7),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T1_A", DISP_IOMMU, 9, 0x28, 8),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVBO_T1_A", DISP_IOMMU, 9, 0x28, 9),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVCO_T1_A", DISP_IOMMU, 9, 0x28, 10),
	MM_IOMMU_PORT_INIT("L9_IMG1_TIMGO_T1_A", DISP_IOMMU, 9, 0x28, 11),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T2_A", DISP_IOMMU, 9, 0x28, 12),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T5_A", DISP_IOMMU, 9, 0x28, 13),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGI_T1_B", DISP_IOMMU, 9, 0x28, 14),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGBI_T1_B", DISP_IOMMU, 9, 0x28, 15),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGCI_T1_B", DISP_IOMMU, 9, 0x28, 16),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTI_T4_B", DISP_IOMMU, 9, 0x28, 17),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSO_T1_A", DISP_IOMMU, 9, 0x28, 18),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTO_T1_A", DISP_IOMMU, 9, 0x28, 19),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTO_T4_A", DISP_IOMMU, 9, 0x28, 20),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSTO_T1_A", DISP_IOMMU, 9, 0x28, 21),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T2_B", DISP_IOMMU, 9, 0x28, 22),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T5_B", DISP_IOMMU, 9, 0x28, 23),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTO_T4_B", DISP_IOMMU, 9, 0x28, 24),

	/* larb10 */
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGI_D1", DISP_IOMMU, 10, 0x29, 0),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGBI_D1", DISP_IOMMU, 10, 0x29, 1),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGCI_D1", DISP_IOMMU, 10, 0x29, 2),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGDI_D1", DISP_IOMMU, 10, 0x29, 3),
	MM_IOMMU_PORT_INIT("L10_IMG2_DEPI_D1", DISP_IOMMU, 10, 0x29, 4),
	MM_IOMMU_PORT_INIT("L10_IMG2_DMGI_D1", DISP_IOMMU, 10, 0x29, 5),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTI_D1", DISP_IOMMU, 10, 0x29, 6),
	MM_IOMMU_PORT_INIT("L10_IMG2_RECI_D1", DISP_IOMMU, 10, 0x29, 7),
	MM_IOMMU_PORT_INIT("L10_IMG2_RECI_D1_N", DISP_IOMMU, 10, 0x29, 8),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRWI_D1", DISP_IOMMU, 10, 0x29, 9),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRCI_D1", DISP_IOMMU, 10, 0x29, 10),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRCI_D1_N", DISP_IOMMU, 10, 0x29, 11),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMG4O_D1", DISP_IOMMU, 10, 0x29, 12),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMG4BO_D1", DISP_IOMMU, 10, 0x29, 13),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTI_D8", DISP_IOMMU, 10, 0x29, 14),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTO_D1", DISP_IOMMU, 10, 0x29, 15),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRMO_D1", DISP_IOMMU, 10, 0x29, 16),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRMO_D1_N", DISP_IOMMU, 10, 0x29, 17),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTO_D8", DISP_IOMMU, 10, 0x29, 18),
	MM_IOMMU_PORT_INIT("L10_IMG2_DBGO_D1", DISP_IOMMU, 10, 0x29, 19),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA0", DISP_IOMMU, 11, 0x2a, 0),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA1", DISP_IOMMU, 11, 0x2a, 1),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA_4P0", DISP_IOMMU, 11, 0x2a, 2),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA_4P1", DISP_IOMMU, 11, 0x2a, 3),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_CQ0", DISP_IOMMU, 11, 0x2a, 4),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_CQ1", DISP_IOMMU, 11, 0x2a, 5),
	MM_IOMMU_PORT_INIT("L11_IMG2_PIMGI_P1", DISP_IOMMU, 11, 0x2a, 6),
	MM_IOMMU_PORT_INIT("L11_IMG2_PIMGBI_P1", DISP_IOMMU, 11, 0x2a, 7),
	MM_IOMMU_PORT_INIT("L11_IMG2_PIMGCI_P1", DISP_IOMMU, 11, 0x2a, 8),
	MM_IOMMU_PORT_INIT("L11_IMG2_IMGI_T1_C", DISP_IOMMU, 11, 0x2a, 9),
	MM_IOMMU_PORT_INIT("L11_IMG2_IMGBI_T1_C", DISP_IOMMU, 11, 0x2a, 10),
	MM_IOMMU_PORT_INIT("L11_IMG2_IMGCI_T1_C", DISP_IOMMU, 11, 0x2a, 11),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTI_T1_C", DISP_IOMMU, 11, 0x2a, 12),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTI_T4_C", DISP_IOMMU, 11, 0x2a, 13),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTI_T6_C", DISP_IOMMU, 11, 0x2a, 14),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVO_T1_C", DISP_IOMMU, 11, 0x2a, 15),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVBO_T1_C", DISP_IOMMU, 11, 0x2a, 16),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVCO_T1_C", DISP_IOMMU, 11, 0x2a, 17),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_WDMA0", DISP_IOMMU, 11, 0x2a, 18),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_WDMA_4P0", DISP_IOMMU, 11, 0x2a, 19),
	MM_IOMMU_PORT_INIT("L11_IMG2_WROT_P1", DISP_IOMMU, 11, 0x2a, 20),
	MM_IOMMU_PORT_INIT("L11_IMG2_TCCSO_P1", DISP_IOMMU, 11, 0x2a, 21),
	MM_IOMMU_PORT_INIT("L11_IMG2_TCCSI_P1", DISP_IOMMU, 11, 0x2a, 22),
	MM_IOMMU_PORT_INIT("L11_IMG2_TIMGO_T1_C", DISP_IOMMU, 11, 0x2a, 23),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVO_T2_C", DISP_IOMMU, 11, 0x2a, 24),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVO_T5_C", DISP_IOMMU, 11, 0x2a, 25),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTO_T1_C", DISP_IOMMU, 11, 0x2a, 26),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTO_T4_C", DISP_IOMMU, 11, 0x2a, 27),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTO_T6_C", DISP_IOMMU, 11, 0x2a, 28),
	MM_IOMMU_PORT_INIT("L11_IMG2_DBGO_T1_C", DISP_IOMMU, 11, 0x2a, 29),

	/* larb12 */
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_RDA0", MDP_IOMMU, 12, 0x28, 0),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_RDB0", MDP_IOMMU, 12, 0x28, 1),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_WRA0", MDP_IOMMU, 12, 0x28, 2),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_WR0B", MDP_IOMMU, 12, 0x28, 3),
	MM_IOMMU_PORT_INIT("L12_IPE_ME_RDMA", MDP_IOMMU, 12, 0x28, 4),
	MM_IOMMU_PORT_INIT("L12_IPE_ME_WDMA", MDP_IOMMU, 12, 0x28, 5),
	MM_IOMMU_PORT_INIT("L12_IPE_DVS_RDMA", MDP_IOMMU, 12, 0x28, 6),
	MM_IOMMU_PORT_INIT("L12_IPE_DVS_WDMA", MDP_IOMMU, 12, 0x28, 7),
	MM_IOMMU_PORT_INIT("L12_IPE_DVP_RDMA", MDP_IOMMU, 12, 0x28, 8),
	MM_IOMMU_PORT_INIT("L12_IPE_DVP_WDMA", MDP_IOMMU, 12, 0x28, 9),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_RDA0", MDP_IOMMU, 12, 0x28, 10),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_RDB0", MDP_IOMMU, 12, 0x28, 11),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_WRA0", MDP_IOMMU, 12, 0x28, 12),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_WRB0", MDP_IOMMU, 12, 0x28, 13),
	MM_IOMMU_PORT_INIT("L12_IPE_DHZEI_E1", MDP_IOMMU, 12, 0x28, 14),
	MM_IOMMU_PORT_INIT("L12_IPE_DHZEO_E1", MDP_IOMMU, 12, 0x28, 15),

	/* larb13 */
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_E1", DISP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_E2", DISP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_IMGO_1", DISP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_IMGO_1", DISP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_IMGO_2", DISP_IOMMU, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_IMGO_2", DISP_IOMMU, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAI_A_0", DISP_IOMMU, 13, 0x30, 6),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAI_A_1", DISP_IOMMU, 13, 0x30, 7),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_B_E1", DISP_IOMMU, 13, 0x30, 8),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_B_E2", DISP_IOMMU, 13, 0x30, 9),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_C_E1", DISP_IOMMU, 13, 0x30, 10),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_C_E2", DISP_IOMMU, 13, 0x30, 11),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_IMGO_1", DISP_IOMMU, 13, 0x30, 12),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_IMGO_2", DISP_IOMMU, 13, 0x30, 13),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_UFEO_1", DISP_IOMMU, 13, 0x30, 14),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_UFEO_1", DISP_IOMMU, 13, 0x30, 15),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_UFEO_2", DISP_IOMMU, 13, 0x30, 16),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_UFEO_2", DISP_IOMMU, 13, 0x30, 17),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_UFEO_1", DISP_IOMMU, 13, 0x30, 18),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_UFEO_2", DISP_IOMMU, 13, 0x30, 19),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_G_IMGO_1", DISP_IOMMU, 13, 0x30, 20),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_G_IMGO_2", DISP_IOMMU, 13, 0x30, 21),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAO_A", DISP_IOMMU, 13, 0x30, 22),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAO_C", DISP_IOMMU, 13, 0x30, 23),

	/* larb14 */
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_IMGO_1", MDP_IOMMU, 14, 0x30, 0),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_IMGO_2", MDP_IOMMU, 14, 0x30, 1),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_A_IMGO_1", MDP_IOMMU, 14, 0x30, 2),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_A_IMGO_2", MDP_IOMMU, 14, 0x30, 3),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_B_IMGO_1", MDP_IOMMU, 14, 0x30, 4),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_B_IMGO_2", MDP_IOMMU, 14, 0x30, 5),
	MM_IOMMU_PORT_INIT("L14_CAM1_PDAI_B_0", MDP_IOMMU, 14, 0x30, 6),
	MM_IOMMU_PORT_INIT("L14_CAM1_PDAI_B_1", MDP_IOMMU, 14, 0x30, 7),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_IMGO_1", MDP_IOMMU, 14, 0x30, 8),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_IMGO_2", MDP_IOMMU, 14, 0x30, 9),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_F_IMGO_1", MDP_IOMMU, 14, 0x30, 10),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_F_IMGO_2", MDP_IOMMU, 14, 0x30, 11),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_H_IMGO_1", MDP_IOMMU, 14, 0x30, 12),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_H_IMGO_2", MDP_IOMMU, 14, 0x30, 13),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_UFEO_1", MDP_IOMMU, 14, 0x30, 14),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_UFEO_2", MDP_IOMMU, 14, 0x30, 15),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_UFEO_1", MDP_IOMMU, 14, 0x30, 16),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_UFEO_2", MDP_IOMMU, 14, 0x30, 17),
	MM_IOMMU_PORT_INIT("L14_CAM1_PDAO_B", MDP_IOMMU, 14, 0x30, 18),
	MM_IOMMU_PORT_INIT("L14_CAM1_IPUI", MDP_IOMMU, 14, 0x30, 19),
	MM_IOMMU_PORT_INIT("L14_CAM1_IPUO", MDP_IOMMU, 14, 0x30, 20),
	MM_IOMMU_PORT_INIT("L14_CAM1_IPU3O", MDP_IOMMU, 14, 0x30, 21),

	/* Larb15 */
	MM_IOMMU_PORT_INIT("L15_IMG2_VIP1_D1", MDP_IOMMU, 15, 0x29, 0),
	MM_IOMMU_PORT_INIT("L15_IMG2_VIPBI_D1", MDP_IOMMU, 15, 0x29, 1),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTI_D6", MDP_IOMMU, 15, 0x29, 2),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSTI_D1", MDP_IOMMU, 15, 0x29, 3),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSTI_D4", MDP_IOMMU, 15, 0x29, 4),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTI_D4", MDP_IOMMU, 15, 0x29, 5),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG3O_D1", MDP_IOMMU, 15, 0x29, 6),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG3BO_D1", MDP_IOMMU, 15, 0x29, 7),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG3CO_D1", MDP_IOMMU, 15, 0x29, 8),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG2O_D1", MDP_IOMMU, 15, 0x29, 9),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTI_D9", MDP_IOMMU, 15, 0x29, 10),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTO_D4", MDP_IOMMU, 15, 0x29, 11),
	MM_IOMMU_PORT_INIT("L15_IMG2_FEO_D1", MDP_IOMMU, 15, 0x29, 12),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSO_D1", MDP_IOMMU, 15, 0x29, 13),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSTO_D1", MDP_IOMMU, 15, 0x29, 14),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTO_D6", MDP_IOMMU, 15, 0x29, 15),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTO_D9", MDP_IOMMU, 15, 0x29, 16),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCO_D1", MDP_IOMMU, 15, 0x29, 17),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCO_D1_N", MDP_IOMMU, 15, 0x29, 18),

	/* larb16 */
	MM_IOMMU_PORT_INIT("L16_CAM2_IMGP_R1", MDP_IOMMU, 16, 0x32, 0),
	MM_IOMMU_PORT_INIT("L16_CAM2_CQI_R1", MDP_IOMMU, 16, 0x32, 1),
	MM_IOMMU_PORT_INIT("L16_CAM2_CQI_R2", MDP_IOMMU, 16, 0x32, 2),
	MM_IOMMU_PORT_INIT("L16_CAM2_BPCI_R1", MDP_IOMMU, 16, 0x32, 3),
	MM_IOMMU_PORT_INIT("L16_CAM2_LSCI_R1", MDP_IOMMU, 16, 0x32, 4),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R2", MDP_IOMMU, 16, 0x32, 5),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R3", MDP_IOMMU, 16, 0x32, 6),
	MM_IOMMU_PORT_INIT("L16_CAM2_UFDI_R2", MDP_IOMMU, 16, 0x32, 7),
	MM_IOMMU_PORT_INIT("L16_CAM2_UFDI_R3", MDP_IOMMU, 16, 0x32, 8),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R4", MDP_IOMMU, 16, 0x32, 9),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R5", MDP_IOMMU, 16, 0x32, 10),
	MM_IOMMU_PORT_INIT("L16_CAM2_AAI_R1", MDP_IOMMU, 16, 0x32, 11),
	MM_IOMMU_PORT_INIT("L16_CAM2_UFDI_R5", MDP_IOMMU, 16, 0x32, 12),
	MM_IOMMU_PORT_INIT("L16_CAM2_FHO_R1", MDP_IOMMU, 16, 0x32, 13),
	MM_IOMMU_PORT_INIT("L16_CAM2_AAO_R1", MDP_IOMMU, 16, 0x32, 14),
	MM_IOMMU_PORT_INIT("L16_CAM2_TSFSO_R1", MDP_IOMMU, 16, 0x32, 15),
	MM_IOMMU_PORT_INIT("L16_CAM2_FLKO_R1", MDP_IOMMU, 16, 0x32, 16),

	/* larb17 */
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVO_R1", MDP_IOMMU, 17, 0x33, 0),
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVO_R3", MDP_IOMMU, 17, 0x33, 1),
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVCO_R1", MDP_IOMMU, 17, 0x33, 2),
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVO_R2", MDP_IOMMU, 17, 0x33, 3),
	MM_IOMMU_PORT_INIT("L17_CAM3_RZH1N2TO_R1", MDP_IOMMU, 17, 0x33, 4),
	MM_IOMMU_PORT_INIT("L17_CAM3_DRZS4NO_R1", MDP_IOMMU, 17, 0x33, 5),
	MM_IOMMU_PORT_INIT("L17_CAM3_TNCSO_R1", MDP_IOMMU, 17, 0x33, 6),

	/* larb18 */
	MM_IOMMU_PORT_INIT("L18_IMGADL0_CQI_E1", MDP_IOMMU, 18, 0x2b, 0),
	MM_IOMMU_PORT_INIT("L18_IMGADL0_CQI_E2", MDP_IOMMU, 18, 0x2b, 1),
	MM_IOMMU_PORT_INIT("L18_IMGADL0_IPUI_E1", MDP_IOMMU, 18, 0x2b, 2),
	MM_IOMMU_PORT_INIT("L18_IMGADL0_IPUO_E1", MDP_IOMMU, 18, 0x2b, 3),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_CQI_E1", MDP_IOMMU, 18, 0x2b, 4),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_CQI_E2", MDP_IOMMU, 18, 0x2b, 5),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_IPUI_E1", MDP_IOMMU, 18, 0x2b, 6),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_IPUO_E1", MDP_IOMMU, 18, 0x2b, 7),

	/* larb19 */
	MM_IOMMU_PORT_INIT("L19_CAM_CCUI", MDP_IOMMU, 19, 0x35, 0),
	MM_IOMMU_PORT_INIT("L19_CAM_CCUO", MDP_IOMMU, 19, 0x35, 1),
	MM_IOMMU_PORT_INIT("L19_CAM_CCUI2", MDP_IOMMU, 19, 0x35, 2),
	MM_IOMMU_PORT_INIT("L19_CAM_CCUO2", MDP_IOMMU, 19, 0x35, 3),

	/* larb20 */
	MM_IOMMU_PORT_INIT("L20_DISP_POSTMASK0", MDP_IOMMU, 20, 0x8, 0),
	MM_IOMMU_PORT_INIT("L20_DMDP_RDMA0", MDP_IOMMU, 20, 0x8, 1),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_HDR", MDP_IOMMU, 20, 0x8, 2),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_HDR", MDP_IOMMU, 20, 0x8, 3),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_HDR", MDP_IOMMU, 20, 0x8, 4),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_NWCG_HDR", MDP_IOMMU, 20, 0x8, 5),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_NWCG_HDR", MDP_IOMMU, 20, 0x8, 6),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_0", MDP_IOMMU, 20, 0x8, 7),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_0", MDP_IOMMU, 20, 0x8, 8),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_0", MDP_IOMMU, 20, 0x8, 9),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_NWCG_0", MDP_IOMMU, 20, 0x8, 10),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_NWCG_0", MDP_IOMMU, 20, 0x8, 11),
	MM_IOMMU_PORT_INIT("L20_DISP_RDMA0", MDP_IOMMU, 20, 0x8, 12),
	MM_IOMMU_PORT_INIT("L20_DISP_WDMA0", MDP_IOMMU, 20, 0x8, 13),
	MM_IOMMU_PORT_INIT("L20_DISP_UFBC_WDMA0", MDP_IOMMU, 20, 0x8, 14),
	MM_IOMMU_PORT_INIT("L20_DISP_FAKE0", MDP_IOMMU, 20, 0x8, 15),

	/* larb21 */
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_1", DISP_IOMMU, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_2L_1", DISP_IOMMU, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL1_2L_1", DISP_IOMMU, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_2L_NWCG1", DISP_IOMMU, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL1_2L_NWCG1", DISP_IOMMU, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("L21_DISP_RDMA1", DISP_IOMMU, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("L21_DISP_WDMA1", DISP_IOMMU, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("L21_DISP_FAKE1", DISP_IOMMU, 21, 0x8, 7),

	/* Larb22 */
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA0", MDP_IOMMU, 22, 0x2a, 0),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA1", MDP_IOMMU, 22, 0x2a, 1),
	MM_IOMMU_PORT_INIT("L22_IMG2_UFDI_T1_C", MDP_IOMMU, 22, 0x2a, 2),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA_4P1", MDP_IOMMU, 22, 0x2a, 3),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_CQ0", MDP_IOMMU, 22, 0x2a, 4),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_CQ1", MDP_IOMMU, 22, 0x2a, 5),
	MM_IOMMU_PORT_INIT("L22_IMG2_PIMGI_P1", MDP_IOMMU, 22, 0x2a, 6),
	MM_IOMMU_PORT_INIT("L22_IMG2_PIMGBI_P1", MDP_IOMMU, 22, 0x2a, 7),
	MM_IOMMU_PORT_INIT("L22_IMG2_PIMGCI_P1", MDP_IOMMU, 22, 0x2a, 8),
	MM_IOMMU_PORT_INIT("L22_IMG2_IMGI_T1_C", MDP_IOMMU, 22, 0x2a, 9),
	MM_IOMMU_PORT_INIT("L22_IMG2_IMGBI_T1_C", MDP_IOMMU, 22, 0x2a, 10),
	MM_IOMMU_PORT_INIT("L22_IMG2_IMGCI_T1_C", MDP_IOMMU, 22, 0x2a, 11),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTI_T1_C", MDP_IOMMU, 22, 0x2a, 12),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTI_T4_C", MDP_IOMMU, 22, 0x2a, 13),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTI_T6_C", MDP_IOMMU, 22, 0x2a, 14),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVO_T1_C", MDP_IOMMU, 22, 0x2a, 15),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVBO_T1_C", MDP_IOMMU, 22, 0x2a, 16),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVCO_T1_C", MDP_IOMMU, 22, 0x2a, 17),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_WDMA0", MDP_IOMMU, 22, 0x2a, 18),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_WDMA_4P0", MDP_IOMMU, 22, 0x2a, 19),
	MM_IOMMU_PORT_INIT("L22_IMG2_WROT_P1", MDP_IOMMU, 22, 0x2a, 20),
	MM_IOMMU_PORT_INIT("L22_IMG2_TCCSO_P1", MDP_IOMMU, 22, 0x2a, 21),
	MM_IOMMU_PORT_INIT("L22_IMG2_TCCSI_P1", MDP_IOMMU, 22, 0x2a, 22),
	MM_IOMMU_PORT_INIT("L22_IMG2_TIMGO_T1_C", MDP_IOMMU, 22, 0x2a, 23),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVO_T2_C", MDP_IOMMU, 22, 0x2a, 24),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVO_T5_C", MDP_IOMMU, 22, 0x2a, 25),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTO_T1_C", MDP_IOMMU, 22, 0x2a, 26),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTO_T4_C", MDP_IOMMU, 22, 0x2a, 27),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTO_T6_C", MDP_IOMMU, 22, 0x2a, 28),
	MM_IOMMU_PORT_INIT("L22_IMG2_DBGO_T1_C", MDP_IOMMU, 22, 0x2a, 29),

	/* Larb23 */
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA0", DISP_IOMMU, 23, 0x2b, 0),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA1", DISP_IOMMU, 23, 0x2b, 1),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA_4P0", DISP_IOMMU, 23, 0x2b, 2),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA_4P1", DISP_IOMMU, 23, 0x2b, 3),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_CQ0", DISP_IOMMU, 23, 0x2b, 4),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_CQ1", DISP_IOMMU, 23, 0x2b, 5),
	MM_IOMMU_PORT_INIT("L23_IMG2_PIMGI_P1", DISP_IOMMU, 23, 0x2b, 6),
	MM_IOMMU_PORT_INIT("L23_IMG2_PIMGBI_P1", DISP_IOMMU, 23, 0x2b, 7),
	MM_IOMMU_PORT_INIT("L23_IMG2_PIMGCI_P1", DISP_IOMMU, 23, 0x2b, 8),
	MM_IOMMU_PORT_INIT("L23_IMG2_IMGI_T1_C", DISP_IOMMU, 23, 0x2b, 9),
	MM_IOMMU_PORT_INIT("L23_IMG2_IMGBI_T1_C", DISP_IOMMU, 23, 0x2b, 10),
	MM_IOMMU_PORT_INIT("L23_IMG2_IMGCI_T1_C", DISP_IOMMU, 23, 0x2b, 11),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTI_T1_C", DISP_IOMMU, 23, 0x2b, 12),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTI_T4_C", DISP_IOMMU, 23, 0x2b, 13),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTI_T6_C", DISP_IOMMU, 23, 0x2b, 14),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVO_T1_C", DISP_IOMMU, 23, 0x2b, 15),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVBO_T1_C", DISP_IOMMU, 23, 0x2b, 16),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVCO_T1_C", DISP_IOMMU, 23, 0x2b, 17),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_WDMA0", DISP_IOMMU, 23, 0x2b, 18),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_WDMA_4P0", DISP_IOMMU, 23, 0x2b, 19),
	MM_IOMMU_PORT_INIT("L23_IMG2_WROT_P1", DISP_IOMMU, 23, 0x2b, 20),
	MM_IOMMU_PORT_INIT("L23_IMG2_TCCSO_P1", DISP_IOMMU, 23, 0x2b, 21),
	MM_IOMMU_PORT_INIT("L23_IMG2_TCCSI_P1", DISP_IOMMU, 23, 0x2b, 22),
	MM_IOMMU_PORT_INIT("L23_IMG2_TIMGO_T1_C", DISP_IOMMU, 23, 0x2b, 23),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVO_T2_C", DISP_IOMMU, 23, 0x2b, 24),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVO_T5_C", DISP_IOMMU, 23, 0x2b, 25),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTO_T1_C", DISP_IOMMU, 23, 0x2b, 26),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTO_T4_C", DISP_IOMMU, 23, 0x2b, 27),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTO_T6_C", DISP_IOMMU, 23, 0x2b, 28),
	MM_IOMMU_PORT_INIT("L23_IMG2_DBGO_T1_C", DISP_IOMMU, 23, 0x2b, 29),

	/* larb25 */
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_LSCI_M1", DISP_IOMMU, 25, 0x31, 0),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_CQI_M1", DISP_IOMMU, 25, 0x31, 1),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_CQI_M2", DISP_IOMMU, 25, 0x31, 2),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_IMGO_M1", DISP_IOMMU, 25, 0x31, 3),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_IMGBO_M1", DISP_IOMMU, 25, 0x31, 4),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_LSCI_M1", DISP_IOMMU, 25, 0x31, 5),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_CQI_M1", DISP_IOMMU, 25, 0x31, 6),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_CQI_M2", DISP_IOMMU, 25, 0x31, 7),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_IMGO_M1", DISP_IOMMU, 25, 0x31, 8),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_IMGBO_M1", DISP_IOMMU, 25, 0x31, 9),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_AFO_M1", DISP_IOMMU, 25, 0x31, 10),
	MM_IOMMU_PORT_INIT("L25_CAM_PDAI_A0", DISP_IOMMU, 25, 0x31, 11),
	MM_IOMMU_PORT_INIT("L25_CAM_PDAI_A1", DISP_IOMMU, 25, 0x31, 12),
	MM_IOMMU_PORT_INIT("L25_CAM_PDAO_A", DISP_IOMMU, 25, 0x31, 13),

	/* larb26 */
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_LSCI_M1", MDP_IOMMU, 26, 0x31, 0),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_CQI_M1", MDP_IOMMU, 26, 0x31, 1),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_CQI_M2", MDP_IOMMU, 26, 0x31, 2),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_IMGO_M1", MDP_IOMMU, 26, 0x31, 3),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_IMGBO_M1", MDP_IOMMU, 26, 0x31, 4),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_LSCI_M1", MDP_IOMMU, 26, 0x31, 5),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_CQI_M1", MDP_IOMMU, 26, 0x31, 6),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_CQI_M2", MDP_IOMMU, 26, 0x31, 7),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_IMGO_M1", MDP_IOMMU, 26, 0x31, 8),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_IMGBO_M1", MDP_IOMMU, 26, 0x31, 9),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_AFO_M1", MDP_IOMMU, 26, 0x31, 10),
	MM_IOMMU_PORT_INIT("L26_CAM_PDAI_B0", MDP_IOMMU, 26, 0x31, 11),
	MM_IOMMU_PORT_INIT("L26_CAM_PDAI_B1", MDP_IOMMU, 26, 0x31, 12),
	MM_IOMMU_PORT_INIT("L26_CAM_PDAO_B", MDP_IOMMU, 26, 0x31, 13),

	/* larb27 */
	MM_IOMMU_PORT_INIT("L27_CAM2_IMGP_R1", DISP_IOMMU, 27, 0x32, 0),
	MM_IOMMU_PORT_INIT("L27_CAM2_CQI_R1", DISP_IOMMU, 27, 0x32, 1),
	MM_IOMMU_PORT_INIT("L27_CAM2_CQI_R2", DISP_IOMMU, 27, 0x32, 2),
	MM_IOMMU_PORT_INIT("L27_CAM2_BPCI_R1", DISP_IOMMU, 27, 0x32, 3),
	MM_IOMMU_PORT_INIT("L27_CAM2_LSCI_R1", DISP_IOMMU, 27, 0x32, 4),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R2", DISP_IOMMU, 27, 0x32, 5),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R3", DISP_IOMMU, 27, 0x32, 6),
	MM_IOMMU_PORT_INIT("L27_CAM2_UFDI_R2", DISP_IOMMU, 27, 0x32, 7),
	MM_IOMMU_PORT_INIT("L27_CAM2_UFDI_R3", DISP_IOMMU, 27, 0x32, 8),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R4", DISP_IOMMU, 27, 0x32, 9),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R5", DISP_IOMMU, 27, 0x32, 10),
	MM_IOMMU_PORT_INIT("L27_CAM2_AAI_R1", DISP_IOMMU, 27, 0x32, 11),
	MM_IOMMU_PORT_INIT("L27_CAM2_UFDI_R5", DISP_IOMMU, 27, 0x32, 12),
	MM_IOMMU_PORT_INIT("L27_CAM2_FHO_R1", DISP_IOMMU, 27, 0x32, 13),
	MM_IOMMU_PORT_INIT("L27_CAM2_AAO_R1", DISP_IOMMU, 27, 0x32, 14),
	MM_IOMMU_PORT_INIT("L27_CAM2_TSFSO_R1", DISP_IOMMU, 27, 0x32, 15),
	MM_IOMMU_PORT_INIT("L27_CAM2_FLKO_R1", DISP_IOMMU, 27, 0x32, 16),

	/* larb28 */
	MM_IOMMU_PORT_INIT("L28_CAM2_IMGP_R1", MDP_IOMMU, 28, 0x34, 0),
	MM_IOMMU_PORT_INIT("L28_CAM2_CQI_R1", MDP_IOMMU, 28, 0x34, 1),
	MM_IOMMU_PORT_INIT("L28_CAM2_CQI_R2", MDP_IOMMU, 28, 0x34, 2),
	MM_IOMMU_PORT_INIT("L28_CAM2_BPCI_R1", MDP_IOMMU, 28, 0x34, 3),
	MM_IOMMU_PORT_INIT("L28_CAM2_LSCI_R1", MDP_IOMMU, 28, 0x34, 4),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R2", MDP_IOMMU, 28, 0x34, 5),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R3", MDP_IOMMU, 28, 0x34, 6),
	MM_IOMMU_PORT_INIT("L28_CAM2_UFDI_R2", MDP_IOMMU, 28, 0x34, 7),
	MM_IOMMU_PORT_INIT("L28_CAM2_UFDI_R3", MDP_IOMMU, 28, 0x34, 8),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R4", MDP_IOMMU, 28, 0x34, 9),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R5", MDP_IOMMU, 28, 0x34, 10),
	MM_IOMMU_PORT_INIT("L28_CAM2_AAI_R1", MDP_IOMMU, 28, 0x34, 11),
	MM_IOMMU_PORT_INIT("L28_CAM2_UFDI_R5", MDP_IOMMU, 28, 0x34, 12),
	MM_IOMMU_PORT_INIT("L28_CAM2_FHO_R1", MDP_IOMMU, 28, 0x34, 13),
	MM_IOMMU_PORT_INIT("L28_CAM2_AAO_R1", MDP_IOMMU, 28, 0x34, 14),
	MM_IOMMU_PORT_INIT("L28_CAM2_TSFSO_R1", MDP_IOMMU, 28, 0x34, 15),
	MM_IOMMU_PORT_INIT("L28_CAM2_FLKO_R1", MDP_IOMMU, 28, 0x34, 16),

	/* larb29 */
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVO_R1", DISP_IOMMU, 29, 0x33, 0),
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVO_R3", DISP_IOMMU, 29, 0x33, 1),
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVCO_R1", DISP_IOMMU, 29, 0x33, 2),
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVO_R2", DISP_IOMMU, 29, 0x33, 3),
	MM_IOMMU_PORT_INIT("L29_CAM3_RZH1N2TO_R1", DISP_IOMMU, 29, 0x33, 4),
	MM_IOMMU_PORT_INIT("L29_CAM3_DRZS4NO_R1", DISP_IOMMU, 29, 0x33, 5),
	MM_IOMMU_PORT_INIT("L29_CAM3_TNCSO_R1", DISP_IOMMU, 29, 0x33, 6),

	/* larb30 */
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVO_R1", DISP_IOMMU, 30, 0x34, 0),
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVO_R3", DISP_IOMMU, 30, 0x34, 1),
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVCO_R1", DISP_IOMMU, 30, 0x34, 2),
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVO_R2", DISP_IOMMU, 30, 0x34, 3),
	MM_IOMMU_PORT_INIT("L30_CAM3_RZH1N2TO_R1", DISP_IOMMU, 30, 0x34, 4),
	MM_IOMMU_PORT_INIT("L30_CAM3_DRZS4NO_R1", DISP_IOMMU, 30, 0x34, 5),
	MM_IOMMU_PORT_INIT("L30_CAM3_TNCSO_R1", DISP_IOMMU, 30, 0x34, 6),

	/* Larb31 -- 2 */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", MDP_IOMMU, 31, 0x36, 0, CCU_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("CCU1", MDP_IOMMU, 31, 0x37, 1, CCU_FAKE),

	/* Larb32 -- 2 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", MDP_IOMMU, 32, 0x7, 0,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", MDP_IOMMU, 32, 0x7, 1,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", MDP_IOMMU, 32, 0x7, 2,
				GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6983[] = {
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 0, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 0, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 0, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 0, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 0, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 0, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 0, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 0, 0, 0, 8),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 0, 0, 0, 9),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 0, 0, 0, 10),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 0, 0, 0, 11),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 0, 0, 0, 12),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 13),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 0, 0, 0, 14),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 0, 0, 0, 15),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 0, 0, 0, 16),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 0, 0, 0, 17),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 0, 0, 0, 18),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 0, 0, 0, 19),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 0, 0, 0, 20),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 0, 0, 0, 21),
	APU_IOMMU_PORT_INIT("APU_uP", 0, 0, 0, 22),
	APU_IOMMU_PORT_INIT("APU_LOGGER", 0, 0, 0, 23),
	APU_IOMMU_PORT_INIT("APU_APB2AXI", 0, 0, 0, 24),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 1, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 1, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU_EDMA", 1, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 1, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 1, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 1, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 1, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 1, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 1, 0, 0, 8),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 1, 0, 0, 9),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 1, 0, 0, 10),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 1, 0, 0, 11),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 1, 0, 0, 12),
	APU_IOMMU_PORT_INIT("APU_EDMA", 1, 0, 0, 13),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 1, 0, 0, 14),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 1, 0, 0, 15),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 1, 0, 0, 16),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 1, 0, 0, 17),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 1, 0, 0, 18),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 1, 0, 0, 19),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 1, 0, 0, 20),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 1, 0, 0, 21),
	APU_IOMMU_PORT_INIT("APU_uP", 1, 0, 0, 22),
	APU_IOMMU_PORT_INIT("APU_LOGGER", 1, 0, 0, 23),
	APU_IOMMU_PORT_INIT("APU_APB2AXI", 1, 0, 0, 24),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x1f)
};

static const struct mtk_iommu_port mm_port_mt6879[] = {
	/* Larb0 */
	MM_IOMMU_PORT_INIT("LARB0_PORT0", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("LARB0_PORT1", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("LARB0_PORT2", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("LARB0_PORT3", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("LARB0_PORT4", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("LARB0_PORT5", DISP_IOMMU, 0, 0x0, 5),

	/* Larb1 */
	MM_IOMMU_PORT_INIT("LARB1_PORT0", DISP_IOMMU, 1, 0x8, 0),
	MM_IOMMU_PORT_INIT("LARB1_PORT1", DISP_IOMMU, 1, 0x8, 1),
	MM_IOMMU_PORT_INIT("LARB1_PORT2", DISP_IOMMU, 1, 0x8, 2),
	MM_IOMMU_PORT_INIT("LARB1_PORT3", DISP_IOMMU, 1, 0x8, 3),
	MM_IOMMU_PORT_INIT("LARB1_PORT4", DISP_IOMMU, 1, 0x8, 4),
	MM_IOMMU_PORT_INIT("LARB1_PORT5", DISP_IOMMU, 1, 0x8, 5),
	MM_IOMMU_PORT_INIT("LARB1_PORT6", DISP_IOMMU, 1, 0x8, 6),
	MM_IOMMU_PORT_INIT("LARB1_PORT7", DISP_IOMMU, 1, 0x8, 7),

	/* larb2 */
	MM_IOMMU_PORT_INIT("LARB2_PORT0", DISP_IOMMU, 2, 0x14, 0),
	MM_IOMMU_PORT_INIT("LARB2_PORT1", DISP_IOMMU, 2, 0x14, 1),
	MM_IOMMU_PORT_INIT("LARB2_PORT2", DISP_IOMMU, 2, 0x14, 2),
	MM_IOMMU_PORT_INIT("LARB2_PORT3", DISP_IOMMU, 2, 0x14, 3),
	MM_IOMMU_PORT_INIT("LARB2_PORT4", DISP_IOMMU, 2, 0x14, 4),
	MM_IOMMU_PORT_INIT("LARB2_PORT5", DISP_IOMMU, 2, 0x14, 5),

	/* larb4 */
	MM_IOMMU_PORT_INIT("LARB4_PORT0", DISP_IOMMU, 4, 0x1c, 0),
	MM_IOMMU_PORT_INIT("LARB4_PORT1", DISP_IOMMU, 4, 0x1c, 1),
	MM_IOMMU_PORT_INIT("LARB4_PORT2", DISP_IOMMU, 4, 0x1c, 2),
	MM_IOMMU_PORT_INIT("LARB4_PORT3", DISP_IOMMU, 4, 0x1c, 3),
	MM_IOMMU_PORT_INIT("LARB4_PORT4", DISP_IOMMU, 4, 0x1c, 4),
	MM_IOMMU_PORT_INIT("LARB4_PORT5", DISP_IOMMU, 4, 0x1c, 5),
	MM_IOMMU_PORT_INIT("LARB4_PORT6", DISP_IOMMU, 4, 0x1c, 6),
	MM_IOMMU_PORT_INIT("LARB4_PORT7", DISP_IOMMU, 4, 0x1c, 7),
	MM_IOMMU_PORT_INIT("LARB4_PORT8", DISP_IOMMU, 4, 0x1c, 8),
	MM_IOMMU_PORT_INIT("LARB4_PORT9", DISP_IOMMU, 4, 0x1c, 9),
	MM_IOMMU_PORT_INIT("LARB4_PORT10", DISP_IOMMU, 4, 0x1c, 10),
	MM_IOMMU_PORT_INIT("LARB4_PORT11", DISP_IOMMU, 4, 0x1c, 11),
	MM_IOMMU_PORT_INIT("LARB4_PORT12", DISP_IOMMU, 4, 0x1c, 12),
	MM_IOMMU_PORT_INIT("LARB4_PORT13", DISP_IOMMU, 4, 0x1c, 13),
	MM_IOMMU_PORT_INIT("LARB4_PORT14", DISP_IOMMU, 4, 0x1c, 14),
	MM_IOMMU_PORT_INIT("LARB4_PORT15", DISP_IOMMU, 4, 0x1c, 15),

	/* larb7 */
	MM_IOMMU_PORT_INIT("LARB7_PORT0", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("LARB7_PORT1", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("LARB7_PORT2", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("LARB7_PORT3", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("LARB7_PORT4", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("LARB7_PORT5", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("LARB7_PORT6", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("LARB7_PORT7", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("LARB7_PORT8", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("LARB7_PORT9", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("LARB7_PORT10", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("LARB7_PORT11", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("LARB7_PORT12", DISP_IOMMU, 7, 0x20, 12),
	MM_IOMMU_PORT_INIT("LARB7_PORT13", DISP_IOMMU, 7, 0x20, 13),
	MM_IOMMU_PORT_INIT("LARB7_PORT14", DISP_IOMMU, 7, 0x20, 14),


	/* larb9 */
	MM_IOMMU_PORT_INIT("LARB9_PORT0", DISP_IOMMU, 9, 0x28, 0),
	MM_IOMMU_PORT_INIT("LARB9_PORT1", DISP_IOMMU, 9, 0x28, 1),
	MM_IOMMU_PORT_INIT("LARB9_PORT2", DISP_IOMMU, 9, 0x28, 2),
	MM_IOMMU_PORT_INIT("LARB9_PORT3", DISP_IOMMU, 9, 0x28, 3),
	MM_IOMMU_PORT_INIT("LARB9_PORT4", DISP_IOMMU, 9, 0x28, 4),
	MM_IOMMU_PORT_INIT("LARB9_PORT5", DISP_IOMMU, 9, 0x28, 5),
	MM_IOMMU_PORT_INIT("LARB9_PORT6", DISP_IOMMU, 9, 0x28, 6),
	MM_IOMMU_PORT_INIT("LARB9_PORT7", DISP_IOMMU, 9, 0x28, 7),
	MM_IOMMU_PORT_INIT("LARB9_PORT8", DISP_IOMMU, 9, 0x28, 8),
	MM_IOMMU_PORT_INIT("LARB9_PORT9", DISP_IOMMU, 9, 0x28, 9),
	MM_IOMMU_PORT_INIT("LARB9_PORT10", DISP_IOMMU, 9, 0x28, 10),
	MM_IOMMU_PORT_INIT("LARB9_PORT11", DISP_IOMMU, 9, 0x28, 11),
	MM_IOMMU_PORT_INIT("LARB9_PORT12", DISP_IOMMU, 9, 0x28, 12),
	MM_IOMMU_PORT_INIT("LARB9_PORT13", DISP_IOMMU, 9, 0x28, 13),
	MM_IOMMU_PORT_INIT("LARB9_PORT14", DISP_IOMMU, 9, 0x28, 14),
	MM_IOMMU_PORT_INIT("LARB9_PORT15", DISP_IOMMU, 9, 0x28, 15),
	MM_IOMMU_PORT_INIT("LARB9_PORT16", DISP_IOMMU, 9, 0x28, 16),
	MM_IOMMU_PORT_INIT("LARB9_PORT17", DISP_IOMMU, 9, 0x28, 17),
	MM_IOMMU_PORT_INIT("LARB9_PORT18", DISP_IOMMU, 9, 0x28, 18),
	MM_IOMMU_PORT_INIT("LARB9_PORT19", DISP_IOMMU, 9, 0x28, 19),
	MM_IOMMU_PORT_INIT("LARB9_PORT20", DISP_IOMMU, 9, 0x28, 20),
	MM_IOMMU_PORT_INIT("LARB9_PORT21", DISP_IOMMU, 9, 0x28, 21),
	MM_IOMMU_PORT_INIT("LARB9_PORT22", DISP_IOMMU, 9, 0x28, 22),
	MM_IOMMU_PORT_INIT("LARB9_PORT23", DISP_IOMMU, 9, 0x28, 23),
	MM_IOMMU_PORT_INIT("LARB9_PORT24", DISP_IOMMU, 9, 0x28, 24),
	MM_IOMMU_PORT_INIT("LARB9_PORT25", DISP_IOMMU, 9, 0x28, 25),

	/* larb10 */
	MM_IOMMU_PORT_INIT("LARB10_PORT0", DISP_IOMMU, 10, 0x29, 0),
	MM_IOMMU_PORT_INIT("LARB10_PORT1", DISP_IOMMU, 10, 0x29, 1),
	MM_IOMMU_PORT_INIT("LARB10_PORT2", DISP_IOMMU, 10, 0x29, 2),
	MM_IOMMU_PORT_INIT("LARB10_PORT3", DISP_IOMMU, 10, 0x29, 3),
	MM_IOMMU_PORT_INIT("LARB10_PORT4", DISP_IOMMU, 10, 0x29, 4),
	MM_IOMMU_PORT_INIT("LARB10_PORT5", DISP_IOMMU, 10, 0x29, 5),
	MM_IOMMU_PORT_INIT("LARB10_PORT6", DISP_IOMMU, 10, 0x29, 6),
	MM_IOMMU_PORT_INIT("LARB10_PORT7", DISP_IOMMU, 10, 0x29, 7),
	MM_IOMMU_PORT_INIT("LARB10_PORT8", DISP_IOMMU, 10, 0x29, 8),
	MM_IOMMU_PORT_INIT("LARB10_PORT9", DISP_IOMMU, 10, 0x29, 9),
	MM_IOMMU_PORT_INIT("LARB10_PORT10", DISP_IOMMU, 10, 0x29, 10),
	MM_IOMMU_PORT_INIT("LARB10_PORT11", DISP_IOMMU, 10, 0x29, 11),
	MM_IOMMU_PORT_INIT("LARB10_PORT12", DISP_IOMMU, 10, 0x29, 12),
	MM_IOMMU_PORT_INIT("LARB10_PORT13", DISP_IOMMU, 10, 0x29, 13),
	MM_IOMMU_PORT_INIT("LARB10_PORT14", DISP_IOMMU, 10, 0x29, 14),
	MM_IOMMU_PORT_INIT("LARB10_PORT15", DISP_IOMMU, 10, 0x29, 15),
	MM_IOMMU_PORT_INIT("LARB10_PORT16", DISP_IOMMU, 10, 0x29, 16),
	MM_IOMMU_PORT_INIT("LARB10_PORT17", DISP_IOMMU, 10, 0x29, 17),
	MM_IOMMU_PORT_INIT("LARB10_PORT18", DISP_IOMMU, 10, 0x29, 18),
	MM_IOMMU_PORT_INIT("LARB10_PORT19", DISP_IOMMU, 10, 0x29, 19),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("LARB11_PORT0", DISP_IOMMU, 11, 0x2a, 0),
	MM_IOMMU_PORT_INIT("LARB11_PORT1", DISP_IOMMU, 11, 0x2a, 1),
	MM_IOMMU_PORT_INIT("LARB11_PORT2", DISP_IOMMU, 11, 0x2a, 2),
	MM_IOMMU_PORT_INIT("LARB11_PORT3", DISP_IOMMU, 11, 0x2a, 3),
	MM_IOMMU_PORT_INIT("LARB11_PORT4", DISP_IOMMU, 11, 0x2a, 4),
	MM_IOMMU_PORT_INIT("LARB11_PORT5", DISP_IOMMU, 11, 0x2a, 5),
	MM_IOMMU_PORT_INIT("LARB11_PORT6", DISP_IOMMU, 11, 0x2a, 6),
	MM_IOMMU_PORT_INIT("LARB11_PORT7", DISP_IOMMU, 11, 0x2a, 7),
	MM_IOMMU_PORT_INIT("LARB11_PORT8", DISP_IOMMU, 11, 0x2a, 8),
	MM_IOMMU_PORT_INIT("LARB11_PORT9", DISP_IOMMU, 11, 0x2a, 9),
	MM_IOMMU_PORT_INIT("LARB11_PORT10", DISP_IOMMU, 11, 0x2a, 10),
	MM_IOMMU_PORT_INIT("LARB11_PORT11", DISP_IOMMU, 11, 0x2a, 11),
	MM_IOMMU_PORT_INIT("LARB11_PORT12", DISP_IOMMU, 11, 0x2a, 12),
	MM_IOMMU_PORT_INIT("LARB11_PORT13", DISP_IOMMU, 11, 0x2a, 13),
	MM_IOMMU_PORT_INIT("LARB11_PORT14", DISP_IOMMU, 11, 0x2a, 14),
	MM_IOMMU_PORT_INIT("LARB11_PORT15", DISP_IOMMU, 11, 0x2a, 15),
	MM_IOMMU_PORT_INIT("LARB11_PORT16", DISP_IOMMU, 11, 0x2a, 16),
	MM_IOMMU_PORT_INIT("LARB11_PORT17", DISP_IOMMU, 11, 0x2a, 17),
	MM_IOMMU_PORT_INIT("LARB11_PORT18", DISP_IOMMU, 11, 0x2a, 18),
	MM_IOMMU_PORT_INIT("LARB11_PORT19", DISP_IOMMU, 11, 0x2a, 19),
	MM_IOMMU_PORT_INIT("LARB11_PORT20", DISP_IOMMU, 11, 0x2a, 20),
	MM_IOMMU_PORT_INIT("LARB11_PORT21", DISP_IOMMU, 11, 0x2a, 21),
	MM_IOMMU_PORT_INIT("LARB11_PORT22", DISP_IOMMU, 11, 0x2a, 22),
	MM_IOMMU_PORT_INIT("LARB11_PORT23", DISP_IOMMU, 11, 0x2a, 23),
	MM_IOMMU_PORT_INIT("LARB11_PORT24", DISP_IOMMU, 11, 0x2a, 24),
	MM_IOMMU_PORT_INIT("LARB11_PORT25", DISP_IOMMU, 11, 0x2a, 25),
	MM_IOMMU_PORT_INIT("LARB11_PORT26", DISP_IOMMU, 11, 0x2a, 26),
	MM_IOMMU_PORT_INIT("LARB11_PORT27", DISP_IOMMU, 11, 0x2a, 27),
	MM_IOMMU_PORT_INIT("LARB11_PORT28", DISP_IOMMU, 11, 0x2a, 28),
	MM_IOMMU_PORT_INIT("LARB11_PORT29", DISP_IOMMU, 11, 0x2a, 29),

	/* larb12 */
	MM_IOMMU_PORT_INIT("LARB12_PORT0", DISP_IOMMU, 12, 0x18, 0),
	MM_IOMMU_PORT_INIT("LARB12_PORT1", DISP_IOMMU, 12, 0x18, 1),
	MM_IOMMU_PORT_INIT("LARB12_PORT2", DISP_IOMMU, 12, 0x18, 2),
	MM_IOMMU_PORT_INIT("LARB12_PORT3", DISP_IOMMU, 12, 0x18, 3),
	MM_IOMMU_PORT_INIT("LARB12_PORT4", DISP_IOMMU, 12, 0x18, 4),
	MM_IOMMU_PORT_INIT("LARB12_PORT5", DISP_IOMMU, 12, 0x18, 5),
	MM_IOMMU_PORT_INIT("LARB12_PORT6", DISP_IOMMU, 12, 0x18, 6),
	MM_IOMMU_PORT_INIT("LARB12_PORT7", DISP_IOMMU, 12, 0x18, 7),
	MM_IOMMU_PORT_INIT("LARB12_PORT8", DISP_IOMMU, 12, 0x18, 8),
	MM_IOMMU_PORT_INIT("LARB12_PORT9", DISP_IOMMU, 12, 0x18, 9),
	MM_IOMMU_PORT_INIT("LARB12_PORT10", DISP_IOMMU, 12, 0x18, 10),
	MM_IOMMU_PORT_INIT("LARB12_PORT11", DISP_IOMMU, 12, 0x18, 11),
	MM_IOMMU_PORT_INIT("LARB12_PORT12", DISP_IOMMU, 12, 0x18, 12),
	MM_IOMMU_PORT_INIT("LARB12_PORT13", DISP_IOMMU, 12, 0x18, 13),
	MM_IOMMU_PORT_INIT("LARB12_PORT14", DISP_IOMMU, 12, 0x18, 14),
	MM_IOMMU_PORT_INIT("LARB12_PORT15", DISP_IOMMU, 12, 0x18, 15),

	/* larb13 */
	MM_IOMMU_PORT_INIT("LARB13_PORT0", DISP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("LARB13_PORT1", DISP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("LARB13_PORT2", DISP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("LARB13_PORT3", DISP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("LARB13_PORT4", DISP_IOMMU, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("LARB13_PORT5", DISP_IOMMU, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("LARB13_PORT6", DISP_IOMMU, 13, 0x30, 6),
	MM_IOMMU_PORT_INIT("LARB13_PORT7", DISP_IOMMU, 13, 0x30, 7),
	MM_IOMMU_PORT_INIT("LARB13_PORT8", DISP_IOMMU, 13, 0x30, 8),
	MM_IOMMU_PORT_INIT("LARB13_PORT9", DISP_IOMMU, 13, 0x30, 9),
	MM_IOMMU_PORT_INIT("LARB13_PORT10", DISP_IOMMU, 13, 0x30, 10),
	MM_IOMMU_PORT_INIT("LARB13_PORT11", DISP_IOMMU, 13, 0x30, 11),
	MM_IOMMU_PORT_INIT("LARB13_PORT12", DISP_IOMMU, 13, 0x30, 12),
	MM_IOMMU_PORT_INIT("LARB13_PORT13", DISP_IOMMU, 13, 0x30, 13),
	MM_IOMMU_PORT_INIT("LARB13_PORT14", DISP_IOMMU, 13, 0x30, 14),
	MM_IOMMU_PORT_INIT("LARB13_PORT15", DISP_IOMMU, 13, 0x30, 15),
	MM_IOMMU_PORT_INIT("LARB13_PORT16", DISP_IOMMU, 13, 0x30, 16),
	MM_IOMMU_PORT_INIT("LARB13_PORT17", DISP_IOMMU, 13, 0x30, 17),
	MM_IOMMU_PORT_INIT("LARB13_PORT18", DISP_IOMMU, 13, 0x30, 18),
	MM_IOMMU_PORT_INIT("LARB13_PORT19", DISP_IOMMU, 13, 0x30, 19),
	MM_IOMMU_PORT_INIT("LARB13_PORT20", DISP_IOMMU, 13, 0x30, 20),
	MM_IOMMU_PORT_INIT("LARB13_PORT21", DISP_IOMMU, 13, 0x30, 21),
	MM_IOMMU_PORT_INIT("LARB13_PORT22", DISP_IOMMU, 13, 0x30, 22),
	MM_IOMMU_PORT_INIT("LARB13_PORT23", DISP_IOMMU, 13, 0x30, 23),

	/* larb14 */
	MM_IOMMU_PORT_INIT("LARB14_PORT0", DISP_IOMMU, 14, 0x38, 0),
	MM_IOMMU_PORT_INIT("LARB14_PORT1", DISP_IOMMU, 14, 0x38, 1),
	MM_IOMMU_PORT_INIT("LARB14_PORT2", DISP_IOMMU, 14, 0x38, 2),
	MM_IOMMU_PORT_INIT("LARB14_PORT3", DISP_IOMMU, 14, 0x38, 3),
	MM_IOMMU_PORT_INIT("LARB14_PORT4", DISP_IOMMU, 14, 0x38, 4),
	MM_IOMMU_PORT_INIT("LARB14_PORT5", DISP_IOMMU, 14, 0x38, 5),
	MM_IOMMU_PORT_INIT("LARB14_PORT6", DISP_IOMMU, 14, 0x38, 6),
	MM_IOMMU_PORT_INIT("LARB14_PORT7", DISP_IOMMU, 14, 0x38, 7),
	MM_IOMMU_PORT_INIT("LARB14_PORT8", DISP_IOMMU, 14, 0x38, 8),
	MM_IOMMU_PORT_INIT("LARB14_PORT9", DISP_IOMMU, 14, 0x38, 9),
	MM_IOMMU_PORT_INIT("LARB14_PORT10", DISP_IOMMU, 14, 0x38, 10),
	MM_IOMMU_PORT_INIT("LARB14_PORT11", DISP_IOMMU, 14, 0x38, 11),
	MM_IOMMU_PORT_INIT("LARB14_PORT12", DISP_IOMMU, 14, 0x38, 12),
	MM_IOMMU_PORT_INIT("LARB14_PORT13", DISP_IOMMU, 14, 0x38, 13),
	MM_IOMMU_PORT_INIT("LARB14_PORT14", DISP_IOMMU, 14, 0x38, 14),
	MM_IOMMU_PORT_INIT("LARB14_PORT15", DISP_IOMMU, 14, 0x38, 15),
	MM_IOMMU_PORT_INIT("LARB14_PORT16", DISP_IOMMU, 14, 0x38, 16),
	MM_IOMMU_PORT_INIT("LARB14_PORT17", DISP_IOMMU, 14, 0x38, 17),
	MM_IOMMU_PORT_INIT("LARB14_PORT18", DISP_IOMMU, 14, 0x38, 18),
	MM_IOMMU_PORT_INIT("LARB14_PORT19", DISP_IOMMU, 14, 0x38, 19),
	MM_IOMMU_PORT_INIT("LARB14_PORT20", DISP_IOMMU, 14, 0x38, 20),
	MM_IOMMU_PORT_INIT("LARB14_PORT21", DISP_IOMMU, 14, 0x38, 21),
	MM_IOMMU_PORT_INIT("LARB14_PORT22", DISP_IOMMU, 14, 0x38, 22),

	/* Larb15 */
	MM_IOMMU_PORT_INIT("LARB15_PORT0", DISP_IOMMU, 15, 0x19, 0),
	MM_IOMMU_PORT_INIT("LARB15_PORT1", DISP_IOMMU, 15, 0x19, 1),
	MM_IOMMU_PORT_INIT("LARB15_PORT2", DISP_IOMMU, 15, 0x19, 2),
	MM_IOMMU_PORT_INIT("LARB15_PORT3", DISP_IOMMU, 15, 0x19, 3),
	MM_IOMMU_PORT_INIT("LARB15_PORT4", DISP_IOMMU, 15, 0x19, 4),
	MM_IOMMU_PORT_INIT("LARB15_PORT5", DISP_IOMMU, 15, 0x19, 5),
	MM_IOMMU_PORT_INIT("LARB15_PORT6", DISP_IOMMU, 15, 0x19, 6),
	MM_IOMMU_PORT_INIT("LARB15_PORT7", DISP_IOMMU, 15, 0x19, 7),
	MM_IOMMU_PORT_INIT("LARB15_PORT8", DISP_IOMMU, 15, 0x19, 8),
	MM_IOMMU_PORT_INIT("LARB15_PORT9", DISP_IOMMU, 15, 0x19, 9),
	MM_IOMMU_PORT_INIT("LARB15_PORT10", DISP_IOMMU, 15, 0x19, 10),
	MM_IOMMU_PORT_INIT("LARB15_PORT11", DISP_IOMMU, 15, 0x19, 11),
	MM_IOMMU_PORT_INIT("LARB15_PORT12", DISP_IOMMU, 15, 0x19, 12),
	MM_IOMMU_PORT_INIT("LARB15_PORT13", DISP_IOMMU, 15, 0x19, 13),
	MM_IOMMU_PORT_INIT("LARB15_PORT14", DISP_IOMMU, 15, 0x19, 14),
	MM_IOMMU_PORT_INIT("LARB15_PORT15", DISP_IOMMU, 15, 0x19, 15),
	MM_IOMMU_PORT_INIT("LARB15_PORT16", DISP_IOMMU, 15, 0x19, 16),
	MM_IOMMU_PORT_INIT("LARB15_PORT17", DISP_IOMMU, 15, 0x19, 17),
	MM_IOMMU_PORT_INIT("LARB15_PORT18", DISP_IOMMU, 15, 0x19, 18),

	/* larb16 */
	MM_IOMMU_PORT_INIT("LARB16_PORT0", DISP_IOMMU, 16, 0x3a, 0),
	MM_IOMMU_PORT_INIT("LARB16_PORT1", DISP_IOMMU, 16, 0x3a, 1),
	MM_IOMMU_PORT_INIT("LARB16_PORT2", DISP_IOMMU, 16, 0x3a, 2),
	MM_IOMMU_PORT_INIT("LARB16_PORT3", DISP_IOMMU, 16, 0x3a, 3),
	MM_IOMMU_PORT_INIT("LARB16_PORT4", DISP_IOMMU, 16, 0x3a, 4),
	MM_IOMMU_PORT_INIT("LARB16_PORT5", DISP_IOMMU, 16, 0x3a, 5),
	MM_IOMMU_PORT_INIT("LARB16_PORT6", DISP_IOMMU, 16, 0x3a, 6),
	MM_IOMMU_PORT_INIT("LARB16_PORT7", DISP_IOMMU, 16, 0x3a, 7),
	MM_IOMMU_PORT_INIT("LARB16_PORT8", DISP_IOMMU, 16, 0x3a, 8),
	MM_IOMMU_PORT_INIT("LARB16_PORT9", DISP_IOMMU, 16, 0x3a, 9),
	MM_IOMMU_PORT_INIT("LARB16_PORT10", DISP_IOMMU, 16, 0x3a, 10),
	MM_IOMMU_PORT_INIT("LARB16_PORT11", DISP_IOMMU, 16, 0x3a, 11),
	MM_IOMMU_PORT_INIT("LARB16_PORT12", DISP_IOMMU, 16, 0x3a, 12),
	MM_IOMMU_PORT_INIT("LARB16_PORT13", DISP_IOMMU, 16, 0x3a, 13),
	MM_IOMMU_PORT_INIT("LARB16_PORT14", DISP_IOMMU, 16, 0x3a, 14),
	MM_IOMMU_PORT_INIT("LARB16_PORT15", DISP_IOMMU, 16, 0x3a, 15),
	MM_IOMMU_PORT_INIT("LARB16_PORT16", DISP_IOMMU, 16, 0x3a, 16),

	/* larb17 */
	MM_IOMMU_PORT_INIT("LARB17_PORT0", DISP_IOMMU, 17, 0x3b, 0),
	MM_IOMMU_PORT_INIT("LARB17_PORT1", DISP_IOMMU, 17, 0x3b, 1),
	MM_IOMMU_PORT_INIT("LARB17_PORT2", DISP_IOMMU, 17, 0x3b, 2),
	MM_IOMMU_PORT_INIT("LARB17_PORT3", DISP_IOMMU, 17, 0x3b, 3),
	MM_IOMMU_PORT_INIT("LARB17_PORT4", DISP_IOMMU, 17, 0x3b, 4),
	MM_IOMMU_PORT_INIT("LARB17_PORT5", DISP_IOMMU, 17, 0x3b, 5),
	MM_IOMMU_PORT_INIT("LARB17_PORT6", DISP_IOMMU, 17, 0x3b, 6),

	/* larb19 */
	MM_IOMMU_PORT_INIT("LARB19_PORT0", DISP_IOMMU, 19, 0x3d, 0),
	MM_IOMMU_PORT_INIT("LARB19_PORT1", DISP_IOMMU, 19, 0x3d, 1),
	MM_IOMMU_PORT_INIT("LARB19_PORT2", DISP_IOMMU, 19, 0x3d, 2),
	MM_IOMMU_PORT_INIT("LARB19_PORT3", DISP_IOMMU, 19, 0x3d, 3),

	/* Larb22 */
	MM_IOMMU_PORT_INIT("LARB22_PORT0", DISP_IOMMU, 22, 0x1a, 0),
	MM_IOMMU_PORT_INIT("LARB22_PORT1", DISP_IOMMU, 22, 0x1a, 1),
	MM_IOMMU_PORT_INIT("LARB22_PORT2", DISP_IOMMU, 22, 0x1a, 2),
	MM_IOMMU_PORT_INIT("LARB22_PORT3", DISP_IOMMU, 22, 0x1a, 3),
	MM_IOMMU_PORT_INIT("LARB22_PORT4", DISP_IOMMU, 22, 0x1a, 4),
	MM_IOMMU_PORT_INIT("LARB22_PORT5", DISP_IOMMU, 22, 0x1a, 5),
	MM_IOMMU_PORT_INIT("LARB22_PORT6", DISP_IOMMU, 22, 0x1a, 6),
	MM_IOMMU_PORT_INIT("LARB22_PORT7", DISP_IOMMU, 22, 0x1a, 7),
	MM_IOMMU_PORT_INIT("LARB22_PORT8", DISP_IOMMU, 22, 0x1a, 8),
	MM_IOMMU_PORT_INIT("LARB22_PORT9", DISP_IOMMU, 22, 0x1a, 9),
	MM_IOMMU_PORT_INIT("LARB22_PORT10", DISP_IOMMU, 22, 0x1a, 10),
	MM_IOMMU_PORT_INIT("LARB22_PORT11", DISP_IOMMU, 22, 0x1a, 11),
	MM_IOMMU_PORT_INIT("LARB22_PORT12", DISP_IOMMU, 22, 0x1a, 12),
	MM_IOMMU_PORT_INIT("LARB22_PORT13", DISP_IOMMU, 22, 0x1a, 13),
	MM_IOMMU_PORT_INIT("LARB22_PORT14", DISP_IOMMU, 22, 0x1a, 14),
	MM_IOMMU_PORT_INIT("LARB22_PORT15", DISP_IOMMU, 22, 0x1a, 15),
	MM_IOMMU_PORT_INIT("LARB22_PORT16", DISP_IOMMU, 22, 0x1a, 16),
	MM_IOMMU_PORT_INIT("LARB22_PORT17", DISP_IOMMU, 22, 0x1a, 17),
	MM_IOMMU_PORT_INIT("LARB22_PORT18", DISP_IOMMU, 22, 0x1a, 18),
	MM_IOMMU_PORT_INIT("LARB22_PORT19", DISP_IOMMU, 22, 0x1a, 19),
	MM_IOMMU_PORT_INIT("LARB22_PORT20", DISP_IOMMU, 22, 0x1a, 20),
	MM_IOMMU_PORT_INIT("LARB22_PORT21", DISP_IOMMU, 22, 0x1a, 21),
	MM_IOMMU_PORT_INIT("LARB22_PORT22", DISP_IOMMU, 22, 0x1a, 22),
	MM_IOMMU_PORT_INIT("LARB22_PORT23", DISP_IOMMU, 22, 0x1a, 23),
	MM_IOMMU_PORT_INIT("LARB22_PORT24", DISP_IOMMU, 22, 0x1a, 24),
	MM_IOMMU_PORT_INIT("LARB22_PORT25", DISP_IOMMU, 22, 0x1a, 25),
	MM_IOMMU_PORT_INIT("LARB22_PORT26", DISP_IOMMU, 22, 0x1a, 26),
	MM_IOMMU_PORT_INIT("LARB22_PORT27", DISP_IOMMU, 22, 0x1a, 27),
	MM_IOMMU_PORT_INIT("LARB22_PORT28", DISP_IOMMU, 22, 0x1a, 28),
	MM_IOMMU_PORT_INIT("LARB22_PORT29", DISP_IOMMU, 22, 0x1a, 29),

	/* Larb23 */
	MM_IOMMU_PORT_INIT("LARB23_PORT0", DISP_IOMMU, 23, 0x2b, 0),
	MM_IOMMU_PORT_INIT("LARB23_PORT1", DISP_IOMMU, 23, 0x2b, 1),
	MM_IOMMU_PORT_INIT("LARB23_PORT2", DISP_IOMMU, 23, 0x2b, 2),
	MM_IOMMU_PORT_INIT("LARB23_PORT3", DISP_IOMMU, 23, 0x2b, 3),
	MM_IOMMU_PORT_INIT("LARB23_PORT4", DISP_IOMMU, 23, 0x2b, 4),
	MM_IOMMU_PORT_INIT("LARB23_PORT5", DISP_IOMMU, 23, 0x2b, 5),
	MM_IOMMU_PORT_INIT("LARB23_PORT6", DISP_IOMMU, 23, 0x2b, 6),
	MM_IOMMU_PORT_INIT("LARB23_PORT7", DISP_IOMMU, 23, 0x2b, 7),
	MM_IOMMU_PORT_INIT("LARB23_PORT8", DISP_IOMMU, 23, 0x2b, 8),
	MM_IOMMU_PORT_INIT("LARB23_PORT9", DISP_IOMMU, 23, 0x2b, 9),
	MM_IOMMU_PORT_INIT("LARB23_PORT10", DISP_IOMMU, 23, 0x2b, 10),
	MM_IOMMU_PORT_INIT("LARB23_PORT11", DISP_IOMMU, 23, 0x2b, 11),
	MM_IOMMU_PORT_INIT("LARB23_PORT12", DISP_IOMMU, 23, 0x2b, 12),
	MM_IOMMU_PORT_INIT("LARB23_PORT13", DISP_IOMMU, 23, 0x2b, 13),
	MM_IOMMU_PORT_INIT("LARB23_PORT14", DISP_IOMMU, 23, 0x2b, 14),
	MM_IOMMU_PORT_INIT("LARB23_PORT15", DISP_IOMMU, 23, 0x2b, 15),
	MM_IOMMU_PORT_INIT("LARB23_PORT16", DISP_IOMMU, 23, 0x2b, 16),
	MM_IOMMU_PORT_INIT("LARB23_PORT17", DISP_IOMMU, 23, 0x2b, 17),
	MM_IOMMU_PORT_INIT("LARB23_PORT18", DISP_IOMMU, 23, 0x2b, 18),
	MM_IOMMU_PORT_INIT("LARB23_PORT19", DISP_IOMMU, 23, 0x2b, 19),
	MM_IOMMU_PORT_INIT("LARB23_PORT20", DISP_IOMMU, 23, 0x2b, 20),
	MM_IOMMU_PORT_INIT("LARB23_PORT21", DISP_IOMMU, 23, 0x2b, 21),
	MM_IOMMU_PORT_INIT("LARB23_PORT22", DISP_IOMMU, 23, 0x2b, 22),
	MM_IOMMU_PORT_INIT("LARB23_PORT23", DISP_IOMMU, 23, 0x2b, 23),
	MM_IOMMU_PORT_INIT("LARB23_PORT24", DISP_IOMMU, 23, 0x2b, 24),
	MM_IOMMU_PORT_INIT("LARB23_PORT25", DISP_IOMMU, 23, 0x2b, 25),
	MM_IOMMU_PORT_INIT("LARB23_PORT26", DISP_IOMMU, 23, 0x2b, 26),
	MM_IOMMU_PORT_INIT("LARB23_PORT27", DISP_IOMMU, 23, 0x2b, 27),
	MM_IOMMU_PORT_INIT("LARB23_PORT28", DISP_IOMMU, 23, 0x2b, 28),
	MM_IOMMU_PORT_INIT("LARB23_PORT29", DISP_IOMMU, 23, 0x2b, 29),

	/* larb25 */
	MM_IOMMU_PORT_INIT("LARB25_PORT0", DISP_IOMMU, 25, 0x31, 0),
	MM_IOMMU_PORT_INIT("LARB25_PORT1", DISP_IOMMU, 25, 0x31, 1),
	MM_IOMMU_PORT_INIT("LARB25_PORT2", DISP_IOMMU, 25, 0x31, 2),
	MM_IOMMU_PORT_INIT("LARB25_PORT3", DISP_IOMMU, 25, 0x31, 3),
	MM_IOMMU_PORT_INIT("LARB25_PORT4", DISP_IOMMU, 25, 0x31, 4),
	MM_IOMMU_PORT_INIT("LARB25_PORT5", DISP_IOMMU, 25, 0x31, 5),
	MM_IOMMU_PORT_INIT("LARB25_PORT6", DISP_IOMMU, 25, 0x31, 6),
	MM_IOMMU_PORT_INIT("LARB25_PORT7", DISP_IOMMU, 25, 0x31, 7),
	MM_IOMMU_PORT_INIT("LARB25_PORT8", DISP_IOMMU, 25, 0x31, 8),
	MM_IOMMU_PORT_INIT("LARB25_PORT9", DISP_IOMMU, 25, 0x31, 9),
	MM_IOMMU_PORT_INIT("LARB25_PORT10", DISP_IOMMU, 25, 0x31, 10),
	MM_IOMMU_PORT_INIT("LARB25_PORT11", DISP_IOMMU, 25, 0x31, 11),
	MM_IOMMU_PORT_INIT("LARB25_PORT12", DISP_IOMMU, 25, 0x31, 12),
	MM_IOMMU_PORT_INIT("LARB25_PORT13", DISP_IOMMU, 25, 0x31, 13),

	/* larb26 */
	MM_IOMMU_PORT_INIT("LARB26_PORT0", DISP_IOMMU, 26, 0x39, 0),
	MM_IOMMU_PORT_INIT("LARB26_PORT1", DISP_IOMMU, 26, 0x39, 1),
	MM_IOMMU_PORT_INIT("LARB26_PORT2", DISP_IOMMU, 26, 0x39, 2),
	MM_IOMMU_PORT_INIT("LARB26_PORT3", DISP_IOMMU, 26, 0x39, 3),
	MM_IOMMU_PORT_INIT("LARB26_PORT4", DISP_IOMMU, 26, 0x39, 4),
	MM_IOMMU_PORT_INIT("LARB26_PORT5", DISP_IOMMU, 26, 0x39, 5),
	MM_IOMMU_PORT_INIT("LARB26_PORT6", DISP_IOMMU, 26, 0x39, 6),
	MM_IOMMU_PORT_INIT("LARB26_PORT7", DISP_IOMMU, 26, 0x39, 7),
	MM_IOMMU_PORT_INIT("LARB26_PORT8", DISP_IOMMU, 26, 0x39, 8),
	MM_IOMMU_PORT_INIT("LARB26_PORT9", DISP_IOMMU, 26, 0x39, 9),
	MM_IOMMU_PORT_INIT("LARB26_PORT10", DISP_IOMMU, 26, 0x39, 10),
	MM_IOMMU_PORT_INIT("LARB26_PORT11", DISP_IOMMU, 26, 0x39, 11),
	MM_IOMMU_PORT_INIT("LARB26_PORT12", DISP_IOMMU, 26, 0x39, 12),
	MM_IOMMU_PORT_INIT("LARB26_PORT13", DISP_IOMMU, 26, 0x39, 13),

	/* larb27 */
	MM_IOMMU_PORT_INIT("LARB27_PORT0", DISP_IOMMU, 27, 0x32, 0),
	MM_IOMMU_PORT_INIT("LARB27_PORT1", DISP_IOMMU, 27, 0x32, 1),
	MM_IOMMU_PORT_INIT("LARB27_PORT2", DISP_IOMMU, 27, 0x32, 2),
	MM_IOMMU_PORT_INIT("LARB27_PORT3", DISP_IOMMU, 27, 0x32, 3),
	MM_IOMMU_PORT_INIT("LARB27_PORT4", DISP_IOMMU, 27, 0x32, 4),
	MM_IOMMU_PORT_INIT("LARB27_PORT5", DISP_IOMMU, 27, 0x32, 5),
	MM_IOMMU_PORT_INIT("LARB27_PORT6", DISP_IOMMU, 27, 0x32, 6),
	MM_IOMMU_PORT_INIT("LARB27_PORT7", DISP_IOMMU, 27, 0x32, 7),
	MM_IOMMU_PORT_INIT("LARB27_PORT8", DISP_IOMMU, 27, 0x32, 8),
	MM_IOMMU_PORT_INIT("LARB27_PORT9", DISP_IOMMU, 27, 0x32, 9),
	MM_IOMMU_PORT_INIT("LARB27_PORT10", DISP_IOMMU, 27, 0x32, 10),
	MM_IOMMU_PORT_INIT("LARB27_PORT11", DISP_IOMMU, 27, 0x32, 11),
	MM_IOMMU_PORT_INIT("LARB27_PORT12", DISP_IOMMU, 27, 0x32, 12),
	MM_IOMMU_PORT_INIT("LARB27_PORT13", DISP_IOMMU, 27, 0x32, 13),
	MM_IOMMU_PORT_INIT("LARB27_PORT14", DISP_IOMMU, 27, 0x32, 14),
	MM_IOMMU_PORT_INIT("LARB27_PORT15", DISP_IOMMU, 27, 0x32, 15),
	MM_IOMMU_PORT_INIT("LARB27_PORT16", DISP_IOMMU, 27, 0x32, 16),

	/* larb28 */
	MM_IOMMU_PORT_INIT("LARB28_PORT0", DISP_IOMMU, 28, 0x3c, 0),
	MM_IOMMU_PORT_INIT("LARB28_PORT1", DISP_IOMMU, 28, 0x3c, 1),
	MM_IOMMU_PORT_INIT("LARB28_PORT2", DISP_IOMMU, 28, 0x3c, 2),
	MM_IOMMU_PORT_INIT("LARB28_PORT3", DISP_IOMMU, 28, 0x3c, 3),
	MM_IOMMU_PORT_INIT("LARB28_PORT4", DISP_IOMMU, 28, 0x3c, 4),
	MM_IOMMU_PORT_INIT("LARB28_PORT5", DISP_IOMMU, 28, 0x3c, 5),
	MM_IOMMU_PORT_INIT("LARB28_PORT6", DISP_IOMMU, 28, 0x3c, 6),
	MM_IOMMU_PORT_INIT("LARB28_PORT7", DISP_IOMMU, 28, 0x3c, 7),
	MM_IOMMU_PORT_INIT("LARB28_PORT8", DISP_IOMMU, 28, 0x3c, 8),
	MM_IOMMU_PORT_INIT("LARB28_PORT9", DISP_IOMMU, 28, 0x3c, 9),
	MM_IOMMU_PORT_INIT("LARB28_PORT10", DISP_IOMMU, 28, 0x3c, 10),
	MM_IOMMU_PORT_INIT("LARB28_PORT11", DISP_IOMMU, 28, 0x3c, 11),
	MM_IOMMU_PORT_INIT("LARB28_PORT12", DISP_IOMMU, 28, 0x3c, 12),
	MM_IOMMU_PORT_INIT("LARB28_PORT13", DISP_IOMMU, 28, 0x3c, 13),
	MM_IOMMU_PORT_INIT("LARB28_PORT14", DISP_IOMMU, 28, 0x3c, 14),
	MM_IOMMU_PORT_INIT("LARB28_PORT15", DISP_IOMMU, 28, 0x3c, 15),
	MM_IOMMU_PORT_INIT("LARB28_PORT16", DISP_IOMMU, 28, 0x3c, 16),

	/* larb29 */
	MM_IOMMU_PORT_INIT("LARB29_PORT0", DISP_IOMMU, 29, 0x33, 0),
	MM_IOMMU_PORT_INIT("LARB29_PORT1", DISP_IOMMU, 29, 0x33, 1),
	MM_IOMMU_PORT_INIT("LARB29_PORT2", DISP_IOMMU, 29, 0x33, 2),
	MM_IOMMU_PORT_INIT("LARB29_PORT3", DISP_IOMMU, 29, 0x33, 3),
	MM_IOMMU_PORT_INIT("LARB29_PORT4", DISP_IOMMU, 29, 0x33, 4),
	MM_IOMMU_PORT_INIT("LARB29_PORT5", DISP_IOMMU, 29, 0x33, 5),
	MM_IOMMU_PORT_INIT("LARB29_PORT6", DISP_IOMMU, 29, 0x33, 6),

	/* larb30 */
	MM_IOMMU_PORT_INIT("LARB30_PORT0", DISP_IOMMU, 30, 0x34, 0),
	MM_IOMMU_PORT_INIT("LARB30_PORT1", DISP_IOMMU, 30, 0x34, 1),
	MM_IOMMU_PORT_INIT("LARB30_PORT2", DISP_IOMMU, 30, 0x34, 2),
	MM_IOMMU_PORT_INIT("LARB30_PORT3", DISP_IOMMU, 30, 0x34, 3),
	MM_IOMMU_PORT_INIT("LARB30_PORT4", DISP_IOMMU, 30, 0x34, 4),
	MM_IOMMU_PORT_INIT("LARB30_PORT5", DISP_IOMMU, 30, 0x34, 5),
	MM_IOMMU_PORT_INIT("LARB30_PORT6", DISP_IOMMU, 30, 0x34, 6),

	/* Larb31 -- 2 */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", DISP_IOMMU, 31, 0x3e, 0, CCU_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("CCU1", DISP_IOMMU, 31, 0x3f, 1, CCU_FAKE),

	/* Larb32 -- 3 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", DISP_IOMMU, 32, 0x4, 0,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", DISP_IOMMU, 32, 0x4, 1,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", DISP_IOMMU, 32, 0x4, 2,
				GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6879[] = {
	APU_IOMMU_PORT_INIT("APU_PORT0", 0, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU_PORT1", 0, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU_PORT2", 0, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU_PORT3", 0, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU_PORT4", 0, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU_PORT5", 0, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU_PORT6", 0, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU_PORT9", 0, 0, 0, 9),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0xf)
};

static const struct mtk_iommu_port peri_port_mt6879[] = {
	PERI_IOMMU_PORT_INIT("PERI_PORT0", 0, 0, 0, 0),
	PERI_IOMMU_PORT_INIT("PERI_PORT1", 0, 0, 0, 1),
	PERI_IOMMU_PORT_INIT("PERI_PORT2", 0, 0, 0, 2),
	PERI_IOMMU_PORT_INIT("PERI_PORT3", 0, 0, 0, 3),
	PERI_IOMMU_PORT_INIT("PERI_PORT4", 0, 0, 0, 4),
	PERI_IOMMU_PORT_INIT("PERI_PORT5", 1, 0, 0, 5),
	PERI_IOMMU_PORT_INIT("PERI_PORT6", 2, 0, 0, 6),
	PERI_IOMMU_PORT_INIT("PERI_PORT7", 2, 0, 0, 7),
	PERI_IOMMU_PORT_INIT("PERI_PORT8", 2, 0, 0, 8),
	PERI_IOMMU_PORT_INIT("PERI_PORT9", 2, 0, 0, 9),
	PERI_IOMMU_PORT_INIT("PERI_PORT10", 2, 0, 0, 10),
	PERI_IOMMU_PORT_INIT("PERI_PORT11", 2, 0, 0, 11),
	PERI_IOMMU_PORT_INIT("PERI_PORT12", 2, 0, 0, 12),
	PERI_IOMMU_PORT_INIT("PERI_PORT13", 2, 0, 0, 13),

	PERI_IOMMU_PORT_INIT("PERI_UNKNOWN", 0, 0, 0, 0xf)
};

static const struct mtk_iommu_port mm_port_mt6886[] = {
	/* Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_HDR", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_HDR", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_HDR", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_0", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_0", DISP_IOMMU, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_0", DISP_IOMMU, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", DISP_IOMMU, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", DISP_IOMMU, 0, 0x0, 8),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", DISP_IOMMU, 0, 0x0, 9),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", DISP_IOMMU, 0, 0x0, 10),

	/* Larb1 */
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_1", DISP_IOMMU, 1, 0x8, 0),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_2L_1", DISP_IOMMU, 1, 0x8, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_1", DISP_IOMMU, 1, 0x8, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA1", DISP_IOMMU, 1, 0x8, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA1", DISP_IOMMU, 1, 0x8, 4),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", DISP_IOMMU, 1, 0x8, 5),

	/* Larb2 */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", DISP_IOMMU, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", DISP_IOMMU, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", DISP_IOMMU, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", DISP_IOMMU, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_DISP_FAKE0", DISP_IOMMU, 2, 0x10, 4),

	/* Larb4 */
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_MC_EXT", DISP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_UFO_EXT", DISP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PP_EXT", DISP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PRED_RD_EXT", DISP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PRED_WR_EXT", DISP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PPWRAP_EXT", DISP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_TILE_EXT", DISP_IOMMU, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_VLD_EXT", DISP_IOMMU, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_VLD2_EXT", DISP_IOMMU, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_AVC_MV_EXT", DISP_IOMMU, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_RG_CTRL_DMA_EXT", DISP_IOMMU, 4, 0x18, 10),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_UFO_ENC_EXT", DISP_IOMMU, 4, 0x18, 11),
	MM_IOMMU_PORT_INIT("L4_HW_MINI_MDP_R0_EXT", DISP_IOMMU, 4, 0x18, 12),
	MM_IOMMU_PORT_INIT("L4_HW_MINI_MDP_W0_EXT", DISP_IOMMU, 4, 0x18, 13),

	/* Larb7 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", DISP_IOMMU, 7, 0x12, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", DISP_IOMMU, 7, 0x12, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDNA", DISP_IOMMU, 7, 0x12, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", DISP_IOMMU, 7, 0x12, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", DISP_IOMMU, 7, 0x12, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA", DISP_IOMMU, 7, 0x12, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_LITE", DISP_IOMMU, 7, 0x12, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", DISP_IOMMU, 7, 0x12, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", DISP_IOMMU, 7, 0x12, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", DISP_IOMMU, 7, 0x12, 9),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA", DISP_IOMMU, 7, 0x12, 10),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_RDMA", DISP_IOMMU, 7, 0x12, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", DISP_IOMMU, 7, 0x12, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA", DISP_IOMMU, 7, 0x12, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_LITE", DISP_IOMMU, 7, 0x12, 14),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", DISP_IOMMU, 7, 0x12, 15),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", DISP_IOMMU, 7, 0x12, 16),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", DISP_IOMMU, 7, 0x12, 17),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", DISP_IOMMU, 7, 0x12, 18),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA", DISP_IOMMU, 7, 0x12, 19),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_WDMA", DISP_IOMMU, 7, 0x12, 20),

	/* Larb9 */
	MM_IOMMU_PORT_INIT("L9_IMGI_T1_C", DISP_IOMMU, 9, 0x2B, 0),
	MM_IOMMU_PORT_INIT("L9_IMGI_T1_N_C", DISP_IOMMU, 9, 0x2B, 1),
	MM_IOMMU_PORT_INIT("L9_IMGCI_T1_C", DISP_IOMMU, 9, 0x2B, 2),
	MM_IOMMU_PORT_INIT("L9_IMGCI_T1_N_C", DISP_IOMMU, 9, 0x2B, 3),
	MM_IOMMU_PORT_INIT("L9_SMTI_T1_C", DISP_IOMMU, 9, 0x2B, 4),
	MM_IOMMU_PORT_INIT("L9_SMTI_T4_C", DISP_IOMMU, 9, 0x2B, 5),
	MM_IOMMU_PORT_INIT("L9_YUVO_T1_C", DISP_IOMMU, 9, 0x2B, 6),
	MM_IOMMU_PORT_INIT("L9_YUVBO_T1_C", DISP_IOMMU, 9, 0x2B, 7),
	MM_IOMMU_PORT_INIT("L9_YUVCO_T1_C", DISP_IOMMU, 9, 0x2B, 8),
	MM_IOMMU_PORT_INIT("L9_YUVO_T2_C", DISP_IOMMU, 9, 0x2B, 9),
	MM_IOMMU_PORT_INIT("L9_YUVO_T4_C", DISP_IOMMU, 9, 0x2B, 10),
	MM_IOMMU_PORT_INIT("L9_IMGI_T1_B", DISP_IOMMU, 9, 0x2B, 11),
	MM_IOMMU_PORT_INIT("L9_IMGI_T1_N_B", DISP_IOMMU, 9, 0x2B, 12),
	MM_IOMMU_PORT_INIT("L9_IMGCI_T1_B", DISP_IOMMU, 9, 0x2B, 13),
	MM_IOMMU_PORT_INIT("L9_IMGCI_T1_N_B", DISP_IOMMU, 9, 0x2B, 14),
	MM_IOMMU_PORT_INIT("L9_SMTI_T1_B", DISP_IOMMU, 9, 0x2B, 15),
	MM_IOMMU_PORT_INIT("L9_YUVO_T1_B", DISP_IOMMU, 9, 0x2B, 16),
	MM_IOMMU_PORT_INIT("L9_YUVO_T1_N_B", DISP_IOMMU, 9, 0x2B, 17),
	MM_IOMMU_PORT_INIT("L9_YUVCO_T1_B", DISP_IOMMU, 9, 0x2B, 18),
	MM_IOMMU_PORT_INIT("L9_YUVO_T2_B", DISP_IOMMU, 9, 0x2B, 19),
	MM_IOMMU_PORT_INIT("L9_YUVO_T4_B", DISP_IOMMU, 9, 0x2B, 20),
	MM_IOMMU_PORT_INIT("L9_TNCSTO_T1_B", DISP_IOMMU, 9, 0x2B, 21),
	MM_IOMMU_PORT_INIT("L9_SMTO_T1_B", DISP_IOMMU, 9, 0x2B, 25),

	/* Larb10 */
	MM_IOMMU_PORT_INIT("L10_IMG_D1", DISP_IOMMU, 10, 0x21, 0),
	MM_IOMMU_PORT_INIT("L10_IMGCI_D1", DISP_IOMMU, 10, 0x21, 1),
	MM_IOMMU_PORT_INIT("L10_IMGCI_D1_N", DISP_IOMMU, 10, 0x21, 2),
	MM_IOMMU_PORT_INIT("L10_DMGI_D1", DISP_IOMMU, 10, 0x21, 3),
	MM_IOMMU_PORT_INIT("L10_RECI_D1", DISP_IOMMU, 10, 0x21, 4),
	MM_IOMMU_PORT_INIT("L10_TNRAIMI_D1", DISP_IOMMU, 10, 0x21, 5),
	MM_IOMMU_PORT_INIT("L10_RECI_D3", DISP_IOMMU, 10, 0x21, 6),
	MM_IOMMU_PORT_INIT("L10_RECBI_D2", DISP_IOMMU, 10, 0x21, 7),
	MM_IOMMU_PORT_INIT("L10_TNRWI_D1", DISP_IOMMU, 10, 0x21, 8),
	MM_IOMMU_PORT_INIT("L10_TNRCI_D1", DISP_IOMMU, 10, 0x21, 9),
	MM_IOMMU_PORT_INIT("L10_SMTI_D1", DISP_IOMMU, 10, 0x21, 10),
	MM_IOMMU_PORT_INIT("L10_SMTCI_D1", DISP_IOMMU, 10, 0x21, 11),
	MM_IOMMU_PORT_INIT("L10_IMG4O_D1", DISP_IOMMU, 10, 0x21, 12),
	MM_IOMMU_PORT_INIT("L10_IMG4CO_D1", DISP_IOMMU, 10, 0x21, 13),
	MM_IOMMU_PORT_INIT("L10_TNRMO_D1", DISP_IOMMU, 10, 0x21, 14),
	MM_IOMMU_PORT_INIT("L10_SMTO_D1", DISP_IOMMU, 10, 0x21, 15),
	MM_IOMMU_PORT_INIT("L10_SMTCO_D1", DISP_IOMMU, 10, 0x21, 16),
	MM_IOMMU_PORT_INIT("L10_TNRSI_D1", DISP_IOMMU, 10, 0x21, 17),
	MM_IOMMU_PORT_INIT("L10_TNRSO_D1", DISP_IOMMU, 10, 0x21, 18),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_0", DISP_IOMMU, 11, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_1", DISP_IOMMU, 11, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_4P_0", DISP_IOMMU, 11, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_4P_1", DISP_IOMMU, 11, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L11_PIMGI_P1", DISP_IOMMU, 11, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L11_PIMGBI_P1", DISP_IOMMU, 11, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L11_WPE_WDMA_0", DISP_IOMMU, 11, 0x2A, 6),
	MM_IOMMU_PORT_INIT("L11_WPE_WDMA_4P_0", DISP_IOMMU, 11, 0x2A, 7),
	MM_IOMMU_PORT_INIT("L11_WROT_P1", DISP_IOMMU, 11, 0x2A, 8),
	MM_IOMMU_PORT_INIT("L11_TESCO_P1", DISP_IOMMU, 11, 0x2A, 9),

	/* Larb12 */
	MM_IOMMU_PORT_INIT("L12_FDVT_RDA_0", DISP_IOMMU, 12, 0x28, 0),
	MM_IOMMU_PORT_INIT("L12_FDVT_WRA_0", DISP_IOMMU, 12, 0x28, 1),
	MM_IOMMU_PORT_INIT("L12_ME_RDMA_0", DISP_IOMMU, 12, 0x28, 2),
	MM_IOMMU_PORT_INIT("L12_ME_WDMA_0", DISP_IOMMU, 12, 0x28, 3),
	MM_IOMMU_PORT_INIT("L12_MEMMG_RDMA_0", DISP_IOMMU, 12, 0x28, 4),
	MM_IOMMU_PORT_INIT("L12_MEMMG_WDMA_0", DISP_IOMMU, 12, 0x28, 5),
	MM_IOMMU_PORT_INIT("L12_ME_2ND_RDMA_0", DISP_IOMMU, 12, 0x28, 6),
	MM_IOMMU_PORT_INIT("L12_ME_2ND_WDMA_0", DISP_IOMMU, 12, 0x28, 7),
	MM_IOMMU_PORT_INIT("L12_MEMMG_2ND_RDMA_0", DISP_IOMMU, 12, 0x28, 8),
	MM_IOMMU_PORT_INIT("L12_MEMMG_2ND_WDMA_0", DISP_IOMMU, 12, 0x28, 9),

	/* Larb13 */
	MM_IOMMU_PORT_INIT("L13_CAMSV_CQI_E1", DISP_IOMMU, 13, 0x38, 0),
	MM_IOMMU_PORT_INIT("L13_CAMSV_E1_WDMA", DISP_IOMMU, 13, 0x38, 1),
	MM_IOMMU_PORT_INIT("L13_FAKE_ENG", DISP_IOMMU, 13, 0x38, 2),
	MM_IOMMU_PORT_INIT("L13_CAMSV_R_0", DISP_IOMMU, 13, 0x38, 3),
	MM_IOMMU_PORT_INIT("L13_CAMSV_R_1", DISP_IOMMU, 13, 0x38, 4),

	/* Larb14 */
	MM_IOMMU_PORT_INIT("L14_CAMSV_CQI_E0", DISP_IOMMU, 14, 0x30, 0),
	MM_IOMMU_PORT_INIT("L14_CAMSV_E0_WDMA", DISP_IOMMU, 14, 0x30, 1),
	MM_IOMMU_PORT_INIT("L14_CAMSV_R_0_WDMA", DISP_IOMMU, 14, 0x30, 2),
	MM_IOMMU_PORT_INIT("L14_CAMSV_R_1_WDMA", DISP_IOMMU, 14, 0x30, 3),

	/* Larb15 */
	MM_IOMMU_PORT_INIT("L15_VIPI_D1", DISP_IOMMU, 15, 0x29, 0),
	MM_IOMMU_PORT_INIT("L15_VIPI_D1_N", DISP_IOMMU, 15, 0x29, 1),
	MM_IOMMU_PORT_INIT("L15_TNCSTI_D1", DISP_IOMMU, 15, 0x29, 2),
	MM_IOMMU_PORT_INIT("L15_TNCSI_D4", DISP_IOMMU, 15, 0x29, 3),
	MM_IOMMU_PORT_INIT("L15_EECSI_D1", DISP_IOMMU, 15, 0x29, 4),
	MM_IOMMU_PORT_INIT("L15_SNRCSI_D1", DISP_IOMMU, 15, 0x29, 5),
	MM_IOMMU_PORT_INIT("L15_CSMCSI_D1", DISP_IOMMU, 15, 0x29, 6),
	MM_IOMMU_PORT_INIT("L15_SMITI_D4", DISP_IOMMU, 15, 0x29, 7),
	MM_IOMMU_PORT_INIT("L15_SMTI_D6", DISP_IOMMU, 15, 0x29, 8),
	MM_IOMMU_PORT_INIT("L15_IMG3O_D1", DISP_IOMMU, 15, 0x29, 9),
	MM_IOMMU_PORT_INIT("L15_IMG3CO_D1", DISP_IOMMU, 15, 0x29, 10),
	MM_IOMMU_PORT_INIT("L15_IMG2O_D1", DISP_IOMMU, 15, 0x29, 11),
	MM_IOMMU_PORT_INIT("L15_TNCO_D1", DISP_IOMMU, 15, 0x29, 12),
	MM_IOMMU_PORT_INIT("L15_TNCSO_D1", DISP_IOMMU, 15, 0x29, 13),
	MM_IOMMU_PORT_INIT("L15_TNCSTO_D1", DISP_IOMMU, 15, 0x29, 14),
	MM_IOMMU_PORT_INIT("L15_SMTO_D4", DISP_IOMMU, 15, 0x29, 15),
	MM_IOMMU_PORT_INIT("L15_SMTO_D6", DISP_IOMMU, 15, 0x29, 16),

	/* Larb16 */
	MM_IOMMU_PORT_INIT("L16_CQI_R1", DISP_IOMMU, 16, 0x32, 0),
	MM_IOMMU_PORT_INIT("L16_RAWI_R2", DISP_IOMMU, 16, 0x32, 1),
	MM_IOMMU_PORT_INIT("L16_RAWI_R3", DISP_IOMMU, 16, 0x32, 2),
	MM_IOMMU_PORT_INIT("L16_RAWI_R5", DISP_IOMMU, 16, 0x32, 3),
	MM_IOMMU_PORT_INIT("L16_IMGO_R1", DISP_IOMMU, 16, 0x32, 4),
	MM_IOMMU_PORT_INIT("L16_BPCI_R1", DISP_IOMMU, 16, 0x32, 5),
	MM_IOMMU_PORT_INIT("L16_LSCI_R1", DISP_IOMMU, 16, 0x32, 6),
	MM_IOMMU_PORT_INIT("L16_UFEO_R1", DISP_IOMMU, 16, 0x32, 7),
	MM_IOMMU_PORT_INIT("L16_LTMSO_R1", DISP_IOMMU, 16, 0x32, 8),
	MM_IOMMU_PORT_INIT("L16_DRZB2NO_R1", DISP_IOMMU, 16, 0x32, 9),
	MM_IOMMU_PORT_INIT("L16_AAO_R1", DISP_IOMMU, 16, 0x32, 10),
	MM_IOMMU_PORT_INIT("L16_AFO_R1", DISP_IOMMU, 16, 0x32, 11),
	MM_IOMMU_PORT_INIT("L16_RGBWI_R1", DISP_IOMMU, 16, 0x32, 12),
	MM_IOMMU_PORT_INIT("L16_RAW_R_0", DISP_IOMMU, 16, 0x32, 13),
	MM_IOMMU_PORT_INIT("L16_RAW_R_1", DISP_IOMMU, 16, 0x32, 14),
	MM_IOMMU_PORT_INIT("L16_RAW_R_2", DISP_IOMMU, 16, 0x32, 15),

	/* Larb17 */
	MM_IOMMU_PORT_INIT("L17_YUVO_R1", DISP_IOMMU, 17, 0x39, 0),
	MM_IOMMU_PORT_INIT("L17_YUVO_R3", DISP_IOMMU, 17, 0x39, 1),
	MM_IOMMU_PORT_INIT("L17_YUVO_R2", DISP_IOMMU, 17, 0x39, 2),
	MM_IOMMU_PORT_INIT("L17_YUVO_R5", DISP_IOMMU, 17, 0x39, 3),
	MM_IOMMU_PORT_INIT("L17_YUV_R_0", DISP_IOMMU, 17, 0x39, 4),
	MM_IOMMU_PORT_INIT("L17_TCYSO_R1", DISP_IOMMU, 17, 0x39, 5),
	MM_IOMMU_PORT_INIT("L17_DRZHNO_R9", DISP_IOMMU, 17, 0x39, 6),
	MM_IOMMU_PORT_INIT("L17_YUV_R_1", DISP_IOMMU, 17, 0x39, 7),

	/* Larb19 */
	MM_IOMMU_PORT_INIT("L19_CCUI", DISP_IOMMU, 19, 0x36, 0),
	MM_IOMMU_PORT_INIT("L19_CCUO", DISP_IOMMU, 19, 0x36, 1),
	MM_IOMMU_PORT_INIT("L19_CCUI2", DISP_IOMMU, 19, 0x36, 2),
	MM_IOMMU_PORT_INIT("L19_CCUO2", DISP_IOMMU, 19, 0x36, 3),
	MM_IOMMU_PORT_INIT("L19_DVS_RDMA", DISP_IOMMU, 19, 0x36, 4),
	MM_IOMMU_PORT_INIT("L19_DVS_WDMA", DISP_IOMMU, 19, 0x36, 5),
	MM_IOMMU_PORT_INIT("L19_DVP_RDMA", DISP_IOMMU, 19, 0x36, 6),
	MM_IOMMU_PORT_INIT("L19_DVP_WDMA", DISP_IOMMU, 19, 0x36, 7),
	MM_IOMMU_PORT_INIT("L19_DHZE_RDMA", DISP_IOMMU, 19, 0x36, 8),
	MM_IOMMU_PORT_INIT("L19_DHZE_WDMA", DISP_IOMMU, 19, 0x36, 9),
	MM_IOMMU_PORT_INIT("L19_CCU_R_0", DISP_IOMMU, 19, 0x36, 10),
	MM_IOMMU_PORT_INIT("L19_CCU_R_1", DISP_IOMMU, 19, 0x36, 11),

	/* Larb22 */
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_0", DISP_IOMMU, 22, 0x22, 0),
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_1", DISP_IOMMU, 22, 0x22, 1),
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_4P_0", DISP_IOMMU, 22, 0x22, 2),
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_4P_1", DISP_IOMMU, 22, 0x22, 3),
	MM_IOMMU_PORT_INIT("L22_PIMGI_P1", DISP_IOMMU, 22, 0x22, 4),
	MM_IOMMU_PORT_INIT("L22_PIMGBI_P1", DISP_IOMMU, 22, 0x22, 5),
	MM_IOMMU_PORT_INIT("L22_WPE_WDMA_0", DISP_IOMMU, 22, 0x22, 6),
	MM_IOMMU_PORT_INIT("L22_WPE_WDMA_4P_0", DISP_IOMMU, 22, 0x22, 7),
	MM_IOMMU_PORT_INIT("L22_WROT_P1", DISP_IOMMU, 22, 0x22, 8),
	MM_IOMMU_PORT_INIT("L22_TESCO_P1", DISP_IOMMU, 22, 0x22, 9),

	/* Larb23 */
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_0", DISP_IOMMU, 23, 0x23, 0),
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_1", DISP_IOMMU, 23, 0x23, 1),
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_4P_0", DISP_IOMMU, 23, 0x23, 2),
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_4P_1", DISP_IOMMU, 23, 0x23, 3),
	MM_IOMMU_PORT_INIT("L23_PIMGI_P1", DISP_IOMMU, 23, 0x23, 4),
	MM_IOMMU_PORT_INIT("L23_PIMGBI_P1", DISP_IOMMU, 23, 0x23, 5),
	MM_IOMMU_PORT_INIT("L23_WPE_WDMA_0", DISP_IOMMU, 23, 0x23, 6),
	MM_IOMMU_PORT_INIT("L23_WPE_WDMA_4P_0", DISP_IOMMU, 23, 0x23, 7),
	MM_IOMMU_PORT_INIT("L23_WROT_P1", DISP_IOMMU, 23, 0x23, 8),
	MM_IOMMU_PORT_INIT("L23_TESCO_P1", DISP_IOMMU, 23, 0x23, 9),

	/* Larb25 */
	MM_IOMMU_PORT_INIT("L25_MRAW0_CQI_M1", DISP_IOMMU, 25, 0x3E, 0),
	MM_IOMMU_PORT_INIT("L25_MRAW0_IMGO_M1", DISP_IOMMU, 25, 0x3E, 1),
	MM_IOMMU_PORT_INIT("L25_MRAW2_CQI_M1", DISP_IOMMU, 25, 0x3E, 2),
	MM_IOMMU_PORT_INIT("L25_MRAW2_IMGO_M1", DISP_IOMMU, 25, 0x3E, 3),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_0", DISP_IOMMU, 25, 0x3E, 4),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_1", DISP_IOMMU, 25, 0x3E, 5),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_2", DISP_IOMMU, 25, 0x3E, 6),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_3", DISP_IOMMU, 25, 0x3E, 7),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_4", DISP_IOMMU, 25, 0x3E, 8),
	MM_IOMMU_PORT_INIT("L25_PDAO_A_0", DISP_IOMMU, 25, 0x3E, 9),
	MM_IOMMU_PORT_INIT("L25_PDAI_B_0", DISP_IOMMU, 25, 0x3E, 10),
	MM_IOMMU_PORT_INIT("L25_PDAI_B_1", DISP_IOMMU, 25, 0x3E, 11),
	MM_IOMMU_PORT_INIT("L25_PDAI_B_2", DISP_IOMMU, 25, 0x3E, 12),
	MM_IOMMU_PORT_INIT("L25_PDAI_B_3", DISP_IOMMU, 25, 0x3E, 13),
	MM_IOMMU_PORT_INIT("L25_PDAI_B_4", DISP_IOMMU, 25, 0x3E, 14),
	MM_IOMMU_PORT_INIT("L25_PDAO_B_0", DISP_IOMMU, 25, 0x3E, 15),
	MM_IOMMU_PORT_INIT("L25_MRAW0_IMGBO_M1", DISP_IOMMU, 25, 0x3E, 16),
	MM_IOMMU_PORT_INIT("L25_MRAW2_IMGBO_M1", DISP_IOMMU, 25, 0x3E, 17),
	MM_IOMMU_PORT_INIT("L25_MRAW_R_0", DISP_IOMMU, 25, 0x3E, 18),
	MM_IOMMU_PORT_INIT("L25_MRAW_R_1", DISP_IOMMU, 25, 0x3E, 19),

	/* Larb26 */
	MM_IOMMU_PORT_INIT("L26_MRAW1_CQI_M1", DISP_IOMMU, 26, 0x35, 0),
	MM_IOMMU_PORT_INIT("L26_MRAW1_IMGO_M1", DISP_IOMMU, 26, 0x35, 1),
	MM_IOMMU_PORT_INIT("L26_MRAW3_CQI_M1", DISP_IOMMU, 26, 0x35, 2),
	MM_IOMMU_PORT_INIT("L26_MRAW3_IMGO_M1", DISP_IOMMU, 26, 0x35, 3),
	MM_IOMMU_PORT_INIT("L26_MRAW4_CQI_M1", DISP_IOMMU, 26, 0x35, 4),
	MM_IOMMU_PORT_INIT("L26_MRAW4_IMGO_M1", DISP_IOMMU, 26, 0x35, 5),
	MM_IOMMU_PORT_INIT("L26_MRAW1_IMGBO_M1", DISP_IOMMU, 26, 0x35, 6),
	MM_IOMMU_PORT_INIT("L26_MRAW3_IMGBO_M1", DISP_IOMMU, 26, 0x35, 7),
	MM_IOMMU_PORT_INIT("L26_MRAW4_IMGBO_M1", DISP_IOMMU, 26, 0x35, 8),
	MM_IOMMU_PORT_INIT("L26_MRAW_R_0", DISP_IOMMU, 26, 0x35, 9),
	MM_IOMMU_PORT_INIT("L26_MRAW_R_1", DISP_IOMMU, 26, 0x35, 10),

	/* Larb27 */
	MM_IOMMU_PORT_INIT("L27_ADL_IPUI", DISP_IOMMU, 27, 0x3D, 0),
	MM_IOMMU_PORT_INIT("L27_ADL_IPUO", DISP_IOMMU, 27, 0x3D, 1),
	MM_IOMMU_PORT_INIT("L27_ADL_IPU3O", DISP_IOMMU, 27, 0x3D, 2),
	MM_IOMMU_PORT_INIT("L27_UISP_CQI_U1", DISP_IOMMU, 27, 0x3D, 3),
	MM_IOMMU_PORT_INIT("L27_UISP_IMGO_U1", DISP_IOMMU, 27, 0x3D, 4),
	MM_IOMMU_PORT_INIT("L27_UISP_YUVO_U1", DISP_IOMMU, 27, 0x3D, 5),
	MM_IOMMU_PORT_INIT("L27_UISP_R_0", DISP_IOMMU, 27, 0x3D, 6),
	MM_IOMMU_PORT_INIT("L27_UISP_R_1", DISP_IOMMU, 27, 0x3D, 7),

	/* Larb28 */
	MM_IOMMU_PORT_INIT("L28_IMGI_TI_A", DISP_IOMMU, 28, 0x20, 0),
	MM_IOMMU_PORT_INIT("L28_IMGI_TI_N_A", DISP_IOMMU, 28, 0x20, 1),
	MM_IOMMU_PORT_INIT("L28_IMGCI_T1_A", DISP_IOMMU, 28, 0x20, 2),
	MM_IOMMU_PORT_INIT("L28_IMGCI_T1_N_A", DISP_IOMMU, 28, 0x20, 3),
	MM_IOMMU_PORT_INIT("L28_SMTI_T1_A", DISP_IOMMU, 28, 0x20, 4),
	MM_IOMMU_PORT_INIT("L28_SMTI_T4_A", DISP_IOMMU, 28, 0x20, 5),
	MM_IOMMU_PORT_INIT("L28_TNCSTI_T1_A", DISP_IOMMU, 28, 0x20, 6),
	MM_IOMMU_PORT_INIT("L28_TNCSTI_T4_A", DISP_IOMMU, 28, 0x20, 7),
	MM_IOMMU_PORT_INIT("L28_LTMSTI_T1_A", DISP_IOMMU, 28, 0x20, 8),
	MM_IOMMU_PORT_INIT("L28_YUVO_T1_A", DISP_IOMMU, 28, 0x20, 9),
	MM_IOMMU_PORT_INIT("L28_YUVBO_T1_A", DISP_IOMMU, 28, 0x20, 10),
	MM_IOMMU_PORT_INIT("L28_YUVCO_T1_A", DISP_IOMMU, 28, 0x20, 11),
	MM_IOMMU_PORT_INIT("L28_YUVO_T2_A", DISP_IOMMU, 28, 0x20, 12),
	MM_IOMMU_PORT_INIT("L28_YUVO_T4_A", DISP_IOMMU, 28, 0x20, 13),
	MM_IOMMU_PORT_INIT("L28_TNCSO_T1_A", DISP_IOMMU, 28, 0x20, 14),
	MM_IOMMU_PORT_INIT("L28_TMCSTO_T1_A", DISP_IOMMU, 28, 0x20, 15),
	MM_IOMMU_PORT_INIT("L28_SMTO_T1_A", DISP_IOMMU, 28, 0x20, 16),
	MM_IOMMU_PORT_INIT("L28_SMTO_T4_A", DISP_IOMMU, 28, 0x20, 17),
	MM_IOMMU_PORT_INIT("L28_LTMSO_T1_A", DISP_IOMMU, 28, 0x20, 18),
	MM_IOMMU_PORT_INIT("L28_DBGO_T1_N_A", DISP_IOMMU, 28, 0x20, 19),

	/* Larb29 */
	MM_IOMMU_PORT_INIT("L29_CAMSV_CQI_E2", DISP_IOMMU, 29, 0x31, 0),
	MM_IOMMU_PORT_INIT("L29_CAMSV_CQI_E3", DISP_IOMMU, 29, 0x31, 1),
	MM_IOMMU_PORT_INIT("L29_CAMSV_CQI_E4", DISP_IOMMU, 29, 0x31, 2),
	MM_IOMMU_PORT_INIT("L29_CAMSV_CQI_E5", DISP_IOMMU, 29, 0x31, 3),
	MM_IOMMU_PORT_INIT("L29_CAMSV_E2_WDMA", DISP_IOMMU, 29, 0x31, 4),
	MM_IOMMU_PORT_INIT("L29_CAMSV_E3_WDMA", DISP_IOMMU, 29, 0x31, 5),
	MM_IOMMU_PORT_INIT("L29_CAMSV_E4_WDMA", DISP_IOMMU, 29, 0x31, 6),
	MM_IOMMU_PORT_INIT("L29_CAMSV_E5_WDMA", DISP_IOMMU, 29, 0x31, 7),
	MM_IOMMU_PORT_INIT("L29_CAMSV_R_0", DISP_IOMMU, 29, 0x31, 8),
	MM_IOMMU_PORT_INIT("L29_CAMSV_R_1", DISP_IOMMU, 29, 0x31, 9),

	/* Larb30 */
	MM_IOMMU_PORT_INIT("L30_CQI_R1", DISP_IOMMU, 30, 0x3B, 0),
	MM_IOMMU_PORT_INIT("L30_RAWI_R2", DISP_IOMMU, 30, 0x3B, 1),
	MM_IOMMU_PORT_INIT("L30_RAWI_R3", DISP_IOMMU, 30, 0x3B, 2),
	MM_IOMMU_PORT_INIT("L30_RAWI_R5", DISP_IOMMU, 30, 0x3B, 3),
	MM_IOMMU_PORT_INIT("L30_IMGO_R1", DISP_IOMMU, 30, 0x3B, 4),
	MM_IOMMU_PORT_INIT("L30_BPCI_R1", DISP_IOMMU, 30, 0x3B, 5),
	MM_IOMMU_PORT_INIT("L30_LSCI_R1", DISP_IOMMU, 30, 0x3B, 6),
	MM_IOMMU_PORT_INIT("L30_UFEO_R1", DISP_IOMMU, 30, 0x3B, 7),
	MM_IOMMU_PORT_INIT("L30_LTMSO_R1", DISP_IOMMU, 30, 0x3B, 8),
	MM_IOMMU_PORT_INIT("L30_DRZB2NO_R1", DISP_IOMMU, 30, 0x3B, 9),
	MM_IOMMU_PORT_INIT("L30_AAO_R1", DISP_IOMMU, 30, 0x3B, 10),
	MM_IOMMU_PORT_INIT("L30_AFO_R1", DISP_IOMMU, 30, 0x3B, 11),
	MM_IOMMU_PORT_INIT("L30_RGBWI_R1", DISP_IOMMU, 30, 0x3B, 12),
	MM_IOMMU_PORT_INIT("L30_RAW_R_0", DISP_IOMMU, 30, 0x3B, 13),
	MM_IOMMU_PORT_INIT("L30_RAW_R_1", DISP_IOMMU, 30, 0x3B, 14),
	MM_IOMMU_PORT_INIT("L30_RAW_R_2", DISP_IOMMU, 30, 0x3B, 15),

	/* Larb34 */
	MM_IOMMU_PORT_INIT("L34_YUVO_R1", DISP_IOMMU, 34, 0x33, 0),
	MM_IOMMU_PORT_INIT("L34_YUVO_R3", DISP_IOMMU, 34, 0x33, 1),
	MM_IOMMU_PORT_INIT("L34_YUVO_R2", DISP_IOMMU, 34, 0x33, 2),
	MM_IOMMU_PORT_INIT("L34_YUVO_R5", DISP_IOMMU, 34, 0x33, 3),
	MM_IOMMU_PORT_INIT("L34_YUV_R_0", DISP_IOMMU, 34, 0x33, 4),
	MM_IOMMU_PORT_INIT("L34_TCYSO_R1", DISP_IOMMU, 34, 0x33, 5),
	MM_IOMMU_PORT_INIT("L34_DRZHNO_R9", DISP_IOMMU, 34, 0x33, 6),
	MM_IOMMU_PORT_INIT("L34_YUV_R_1", DISP_IOMMU, 34, 0x33, 7),

	/* Larb35 */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", DISP_IOMMU, 35, 0x3A, 0, CCU_FAKE),


	/* Larb36 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", DISP_IOMMU, 36, 0xA, 0,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", DISP_IOMMU, 36, 0xA, 1,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", DISP_IOMMU, 36, 0xA, 2,
				GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6886[] = {
	APU_IOMMU_PORT_INIT("APU_MDLA_AXI0", 0, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU_MDLA_AXI1", 0, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU_MDLA_AXI2", 0, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU_MDLA_AXI3", 0, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU_MVPU_AXI0", 0, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU_MVPU_AXI1", 0, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU_uP", 0, 0, 0, 8),
	APU_IOMMU_PORT_INIT("APU_APB2AXI", 0, 0, 0, 9),
	APU_IOMMU_PORT_INIT("APU_LOGGER", 0, 0, 0, 14),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0xf)
};

static const struct mtk_iommu_port mm_port_mt6893[] = {
	/*Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_MDP_RDMA4", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA1_HDR", 0, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA3_HDR", 0, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA1", 0, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA3", 0, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA1_SYSRAM", 0, 0, 0x0, 8),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA0_SYSRAM", 0, 0, 0x0, 9),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA2_SYSRAM", 0, 0, 0x0, 10),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", 0, 0, 0x0, 11),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0, 0, 0x0, 12),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", 0, 0, 0x0, 13),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 14),
	/*Larb1 */
	MM_IOMMU_PORT_INIT("L1_DISP_POSTMASK1", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_MDP_RDMA5", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_OVL_RDMA1_HDR", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA2_HDR", 0, 1, 0x4, 4),
	MM_IOMMU_PORT_INIT("L1_OVL_RDMA1", 0, 1, 0x4, 5),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 6),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA2", 0, 1, 0x4, 7),
	MM_IOMMU_PORT_INIT("L1_OVL_RDMA0_SYSRAM", 0, 1, 0x4, 8),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA1_SYSRAM", 0, 1, 0x4, 9),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA3_SYSRAM", 0, 1, 0x4, 10),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA1", 0, 1, 0x4, 11),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA1", 0, 1, 0x4, 12),
	MM_IOMMU_PORT_INIT("L1_DISP_UFBC_WDMA1", 0, 1, 0x4, 13),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 14),
	/*Larb2 */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 1, 2, 0x0, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA2", 1, 2, 0x0, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 1, 2, 0x0, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT2", 1, 2, 0x0, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_FILMGRAIN0", 1, 2, 0x0, 4),
	MM_IOMMU_PORT_INIT("L2_MDP_FAKE0", 1, 2, 0x0, 5),
	/*Larb3 */
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA1", 1, 3, 0x4, 0),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA3", 1, 3, 0x4, 1),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT1", 1, 3, 0x4, 2),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT3", 1, 3, 0x4, 3),
	MM_IOMMU_PORT_INIT("L3_MDP_FILMGRAIN1", 1, 3, 0x4, 4),
	MM_IOMMU_PORT_INIT("L3_MDP_FAKE1", 1, 3, 0x4, 5),
	/*Larb4 */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT_MDP", 1, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT_MDP", 1, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT_MDP", 1, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT_MDP", 1, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT_MDP", 1, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT_MDP", 1, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT_MDP", 1, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT_MDP", 1, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT_MDP", 1, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT_MDP", 1, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT_MDP", 1, 4, 0x8, 10),
	/*Larb5 */
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD_EXT_DISP", 0, 5, 0x8, 0),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD2_EXT_DISP", 0, 5, 0x8, 1),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_AVC_MV_EXT_DISP", 0, 5, 0x8, 2),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_PRED_RD_EXT_DISP", 0, 5, 0x8, 3),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_TILE_EXT_DISP", 0, 5, 0x8, 4),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_WDMA_EXT_DISP", 0, 5, 0x8, 5),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_RG_CTRL_DMA_EXT_DISP", 0, 5, 0x8, 6),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT_DISP", 0, 5, 0x8, 7),
	/*Larb7 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU_DISP", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC_DISP", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA_DISP", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV_DISP", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV_DISP", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_DISP", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_LITE_DISP", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA_DISP", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA_DISP", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE_DISP", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA_DISP", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_WDMA0_DISP", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA0_DISP", 0, 7, 0xc, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_DISP", 0, 7, 0xc, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_LITE_DISP", 0, 7, 0xc, 14),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA_DISP", 0, 7, 0xc, 15),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA_DISP", 0, 7, 0xc, 16),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA_DISP", 0, 7, 0xc, 17),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA_DISP", 0, 7, 0xc, 18),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA_DISP", 0, 7, 0xc, 19),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA_DISP", 0, 7, 0xc, 20),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_RDMA_DISP", 0, 7, 0xc, 21),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_WDMA_DISP", 0, 7, 0xc, 22),
	MM_IOMMU_PORT_INIT("L7_JPGENC_WDMA1_DISP", 0, 7, 0xc, 23),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA1_DISP", 0, 7, 0xc, 24),
	MM_IOMMU_PORT_INIT("L7_JPGENC_HUFF_OFFSET1_DISP", 0, 7, 0xc, 25),
	MM_IOMMU_PORT_INIT("L7_JPGENC_HUFF_OFFSET0_DISP", 0, 7, 0xc, 26),
	/*Larb8 */
	MM_IOMMU_PORT_INIT("L8_VENC_RCPU_MDP", 1, 8, 0xc, 0),
	MM_IOMMU_PORT_INIT("L8_VENC_REC_MDP", 1, 8, 0xc, 1),
	MM_IOMMU_PORT_INIT("L8_VENC_BSDMA_MDP", 1, 8, 0xc, 2),
	MM_IOMMU_PORT_INIT("L8_VENC_SV_COMV_MDP", 1, 8, 0xc, 3),
	MM_IOMMU_PORT_INIT("L8_VENC_RD_COMV_MDP", 1, 8, 0xc, 4),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_MDP", 1, 8, 0xc, 5),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_LITE_MDP", 1, 8, 0xc, 6),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Y_RDMA_MDP", 1, 8, 0xc, 7),
	MM_IOMMU_PORT_INIT("L8_JPGENC_C_RDMA_MDP", 1, 8, 0xc, 8),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Q_TABLE_MDP", 1, 8, 0xc, 9),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA_MDP", 1, 8, 0xc, 10),
	MM_IOMMU_PORT_INIT("L8_JPGENC_WDMA0_MDP", 1, 8, 0xc, 11),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA0_MDP", 1, 8, 0xc, 12),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_MDP", 1, 8, 0xc, 13),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_LITE_MDP", 1, 8, 0xc, 14),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_LUMA_MDP", 1, 8, 0xc, 15),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_CHROMA_MDP", 1, 8, 0xc, 16),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_LUMA_MDP", 1, 8, 0xc, 17),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_CHROMA_MDP", 1, 8, 0xc, 18),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_R_LUMA_MDP", 1, 8, 0xc, 19),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_W_LUMA_MDP", 1, 8, 0xc, 20),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_RDMA_MDP", 1, 8, 0xc, 21),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_WDMA_MDP", 1, 8, 0xc, 22),
	MM_IOMMU_PORT_INIT("L8_JPGENC_WDMA1_MDP", 1, 8, 0xc, 23),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA1_MDP", 1, 8, 0xc, 24),
	MM_IOMMU_PORT_INIT("L8_JPGENC_HUFF_OFFSET1_MDP", 1, 8, 0xc, 25),
	MM_IOMMU_PORT_INIT("L8_JPGENC_HUFF_OFFSET0_MDP", 1, 8, 0xc, 26),
	/*Larb9 */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1_MDP", 1, 9, 0x10, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1_MDP", 1, 9, 0x10, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1_MDP", 1, 9, 0x10, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1_MDP", 1, 9, 0x10, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1_MDP", 1, 9, 0x10, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1_MDP", 1, 9, 0x10, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2_MDP", 1, 9, 0x10, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1_MDP", 1, 9, 0x10, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1_MDP", 1, 9, 0x10, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1_MDP", 1, 9, 0x10, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1_MDP", 1, 9, 0x10, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5_MDP", 1, 9, 0x10, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1_MDP", 1, 9, 0x10, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0_MDP", 1, 9, 0x10, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0_MDP", 1, 9, 0x10, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1_MDP", 1, 9, 0x10, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0_MDP", 1, 9, 0x10, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA_MDP", 1, 9, 0x10, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0_MDP", 1, 9, 0x10, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1_MDP", 1, 9, 0x10, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2_MDP", 1, 9, 0x10, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3_MDP", 1, 9, 0x10, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4_MDP", 1, 9, 0x10, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5_MDP", 1, 9, 0x10, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0_MDP", 1, 9, 0x10, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1_MDP", 1, 9, 0x10, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6_MDP", 1, 9, 0x10, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7_MDP", 1, 9, 0x10, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8_MDP", 1, 9, 0x10, 28),
	/*Larb11 */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1_DISP", 0, 11, 0x10, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1_DISP", 0, 11, 0x10, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1_DISP", 0, 11, 0x10, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1_DISP", 0, 11, 0x10, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1_DISP", 0, 11, 0x10, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1_DISP", 0, 11, 0x10, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2_DISP", 0, 11, 0x10, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1_DISP", 0, 11, 0x10, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1_DISP", 0, 11, 0x10, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1_DISP", 0, 11, 0x10, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1_DISP", 0, 11, 0x10, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5_DISP", 0, 11, 0x10, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1_DISP", 0, 11, 0x10, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0_DISP", 0, 11, 0x10, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0_DISP", 0, 11, 0x10, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1_DISP", 0, 11, 0x10, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0_DISP", 0, 11, 0x10, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA_DISP", 0, 11, 0x10, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0_DISP", 0, 11, 0x10, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1_DISP", 0, 11, 0x10, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2_DISP", 0, 11, 0x10, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3_DISP", 0, 11, 0x10, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4_DISP", 0, 11, 0x10, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5_DISP", 0, 11, 0x10, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0_DISP", 0, 11, 0x10, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1_DISP", 0, 11, 0x10, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6_DISP", 0, 11, 0x10, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7_DISP", 0, 11, 0x10, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8_DISP", 0, 11, 0x10, 28),
	/*Larb13 */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI_MDP", 1, 13, 0x19, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0_MDP", 1, 13, 0x19, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1_MDP", 1, 13, 0x19, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV1_MDP", 1, 13, 0x19, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV2_MDP", 1, 13, 0x19, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV3_MDP", 1, 13, 0x19, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4_MDP", 1, 13, 0x19, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5_MDP", 1, 13, 0x19, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6_MDP", 1, 13, 0x19, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI_MDP", 1, 13, 0x19, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO_MDP", 1, 13, 0x19, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE_MDP", 1, 13, 0x19, 11),
	/*Larb14 */
	MM_IOMMU_PORT_INIT("L14_CAM_MRAWI_DISP", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_MRAWO0_DISP", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_MRAWO1_DISP", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_CAMSV0_DISP", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI_DISP", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO_DISP", 0, 14, 0x19, 5),
	/*Larb16 */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A_MDP", 1, 16, 0x1c, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A_MDP", 1, 16, 0x1c, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A_MDP", 1, 16, 0x1c, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A_MDP", 1, 16, 0x1c, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A_MDP", 1, 16, 0x1c, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A_MDP", 1, 16, 0x1c, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A_MDP", 1, 16, 0x1c, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A_MDP", 1, 16, 0x1c, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A_MDP", 1, 16, 0x1c, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A_MDP", 1, 16, 0x1c, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A_MDP", 1, 16, 0x1c, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A_MDP", 1, 16, 0x1c, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A_MDP", 1, 16, 0x1c, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A_MDP", 1, 16, 0x1c, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A_MDP", 1, 16, 0x1c, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_MDP", 1, 16, 0x1c, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A_MDP", 1, 16, 0x1c, 16),
	/*Larb17 */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B_DISP", 0, 17, 0x1c, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B_DISP", 0, 17, 0x1c, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B_DISP", 0, 17, 0x1c, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B_DISP", 0, 17, 0x1c, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B_DISP", 0, 17, 0x1c, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B_DISP", 0, 17, 0x1c, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B_DISP", 0, 17, 0x1c, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B_DISP", 0, 17, 0x1c, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B_DISP", 0, 17, 0x1c, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B_DISP", 0, 17, 0x1c, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B_DISP", 0, 17, 0x1c, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B_DISP", 0, 17, 0x1c, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B_DISP", 0, 17, 0x1c, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B_DISP", 0, 17, 0x1c, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B_DISP", 0, 17, 0x1c, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B_DISP", 0, 17, 0x1c, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B_DISP", 0, 17, 0x1c, 16),
	/*Larb18 */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C_MDP", 1, 18, 0x14, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C_MDP", 1, 18, 0x14, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C_MDP", 1, 18, 0x14, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C_MDP", 1, 18, 0x14, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C_MDP", 1, 18, 0x14, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C_MDP", 1, 18, 0x14, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C_MDP", 1, 18, 0x14, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C_MDP", 1, 18, 0x14, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C_MDP", 1, 18, 0x14, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C_MDP", 1, 18, 0x14, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C_MDP", 1, 18, 0x14, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C_MDP", 1, 18, 0x14, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C_MDP", 1, 18, 0x14, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C_MDP", 1, 18, 0x14, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C_MDP", 1, 18, 0x14, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C_MDP", 1, 18, 0x14, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C_MDP", 1, 18, 0x14, 16),
	/*Larb19 */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA_DISP", 0, 19, 0x14, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA_DISP", 0, 19, 0x14, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA_DISP", 0, 19, 0x14, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA_DISP", 0, 19, 0x14, 3),
	/*Larb20 */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA_DISP", 0, 20, 0x15, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB_DISP", 0, 20, 0x15, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA_DISP", 0, 20, 0x15, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB_DISP", 0, 20, 0x15, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0_DISP", 0, 20, 0x15, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA_DISP", 0, 20, 0x15, 5),
	/*Larb22 */
	MM_IOMMU_FAKE_PORT_INIT("L22_CCU_DISP", 0, 22, 0x18, 0, CCU_FAKE),
	/*Larb23 */
	MM_IOMMU_FAKE_PORT_INIT("L23_CCU_MDP", 1, 23, 0x18, 0, CCU_FAKE),

	MM_IOMMU_PORT_INIT("UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6893[] = {
	/*Larb21 */
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_DATA", 2, 21, 0x0, 0),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_VLM", 2, 21, 0x1, 1),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_CODE", 2, 21, 0x2, 2),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x0)
};

static const struct mtk_iommu_port mm_port_mt6895[] = {
	/* larb0 */
	MM_IOMMU_PORT_INIT("LARB0_PORT0", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("LARB0_PORT1", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("LARB0_PORT2", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("LARB0_PORT3", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("LARB0_PORT4", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("LARB0_PORT5", DISP_IOMMU, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("LARB0_PORT6", DISP_IOMMU, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("LARB0_PORT7", DISP_IOMMU, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("LARB0_PORT8", DISP_IOMMU, 0, 0x0, 8),
	MM_IOMMU_PORT_INIT("LARB0_PORT9", DISP_IOMMU, 0, 0x0, 9),
	MM_IOMMU_PORT_INIT("LARB0_PORT10", DISP_IOMMU, 0, 0x0, 10),
	MM_IOMMU_PORT_INIT("LARB0_PORT11", DISP_IOMMU, 0, 0x0, 11),
	MM_IOMMU_PORT_INIT("LARB0_PORT12", DISP_IOMMU, 0, 0x0, 12),
	MM_IOMMU_PORT_INIT("LARB0_PORT13", DISP_IOMMU, 0, 0x0, 13),
	MM_IOMMU_PORT_INIT("LARB0_PORT14", DISP_IOMMU, 0, 0x0, 14),
	MM_IOMMU_PORT_INIT("LARB0_PORT15", DISP_IOMMU, 0, 0x0, 15),

	/* larb1 */
	MM_IOMMU_PORT_INIT("LARB1_PORT0", MDP_IOMMU, 1, 0x0, 0),
	MM_IOMMU_PORT_INIT("LARB1_PORT1", MDP_IOMMU, 1, 0x0, 1),
	MM_IOMMU_PORT_INIT("LARB1_PORT2", MDP_IOMMU, 1, 0x0, 2),
	MM_IOMMU_PORT_INIT("LARB1_PORT3", MDP_IOMMU, 1, 0x0, 3),
	MM_IOMMU_PORT_INIT("LARB1_PORT4", MDP_IOMMU, 1, 0x0, 4),
	MM_IOMMU_PORT_INIT("LARB1_PORT5", MDP_IOMMU, 1, 0x0, 5),
	MM_IOMMU_PORT_INIT("LARB1_PORT6", MDP_IOMMU, 1, 0x0, 6),
	MM_IOMMU_PORT_INIT("LARB1_PORT7", MDP_IOMMU, 1, 0x0, 7),

	/* larb2 */
	MM_IOMMU_PORT_INIT("LARB2_PORT0", DISP_IOMMU, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("LARB2_PORT1", DISP_IOMMU, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("LARB2_PORT2", DISP_IOMMU, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("LARB2_PORT3", DISP_IOMMU, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("LARB2_PORT4", DISP_IOMMU, 2, 0x10, 4),
	MM_IOMMU_PORT_INIT("LARB2_PORT5", DISP_IOMMU, 2, 0x10, 5),
	MM_IOMMU_PORT_INIT("LARB2_PORT6", DISP_IOMMU, 2, 0x10, 6),
	MM_IOMMU_PORT_INIT("LARB2_PORT7", DISP_IOMMU, 2, 0x10, 7),
	MM_IOMMU_PORT_INIT("LARB2_PORT8", DISP_IOMMU, 2, 0x10, 8),

	/* larb3 */
	MM_IOMMU_PORT_INIT("LARB3_PORT0", MDP_IOMMU, 3, 0x10, 0),
	MM_IOMMU_PORT_INIT("LARB3_PORT1", MDP_IOMMU, 3, 0x10, 1),
	MM_IOMMU_PORT_INIT("LARB3_PORT2", MDP_IOMMU, 3, 0x10, 2),
	MM_IOMMU_PORT_INIT("LARB3_PORT3", MDP_IOMMU, 3, 0x10, 3),
	MM_IOMMU_PORT_INIT("LARB3_PORT4", MDP_IOMMU, 3, 0x10, 4),
	MM_IOMMU_PORT_INIT("LARB3_PORT5", MDP_IOMMU, 3, 0x10, 5),
	MM_IOMMU_PORT_INIT("LARB3_PORT6", MDP_IOMMU, 3, 0x10, 6),
	MM_IOMMU_PORT_INIT("LARB3_PORT7", MDP_IOMMU, 3, 0x10, 7),
	MM_IOMMU_PORT_INIT("LARB3_PORT8", MDP_IOMMU, 3, 0x10, 8),

	/* larb4 */
	MM_IOMMU_PORT_INIT("LARB4_PORT0", MDP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("LARB4_PORT1", MDP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("LARB4_PORT2", MDP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("LARB4_PORT3", MDP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("LARB4_PORT4", MDP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("LARB4_PORT5", MDP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("LARB4_PORT6", MDP_IOMMU, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("LARB4_PORT7", MDP_IOMMU, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("LARB4_PORT8", MDP_IOMMU, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("LARB4_PORT9", MDP_IOMMU, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("LARB4_PORT10", MDP_IOMMU, 4, 0x18, 10),

	/* larb5 */
	MM_IOMMU_PORT_INIT("LARB5_PORT0", DISP_IOMMU, 5, 0x18, 0),
	MM_IOMMU_PORT_INIT("LARB5_PORT1", DISP_IOMMU, 5, 0x18, 1),
	MM_IOMMU_PORT_INIT("LARB5_PORT2", DISP_IOMMU, 5, 0x18, 2),
	MM_IOMMU_PORT_INIT("LARB5_PORT3", DISP_IOMMU, 5, 0x18, 3),
	MM_IOMMU_PORT_INIT("LARB5_PORT4", DISP_IOMMU, 5, 0x18, 4),
	MM_IOMMU_PORT_INIT("LARB5_PORT5", DISP_IOMMU, 5, 0x18, 5),
	MM_IOMMU_PORT_INIT("LARB5_PORT6", DISP_IOMMU, 5, 0x18, 6),
	MM_IOMMU_PORT_INIT("LARB5_PORT7", DISP_IOMMU, 5, 0x18, 7),
	MM_IOMMU_PORT_INIT("LARB5_PORT8", DISP_IOMMU, 5, 0x18, 8),

	/* larb6 */
	MM_IOMMU_PORT_INIT("LARB6_PORT0", DISP_IOMMU, 6, 0x38, 0),
	MM_IOMMU_PORT_INIT("LARB6_PORT1", DISP_IOMMU, 6, 0x38, 1),
	MM_IOMMU_PORT_INIT("LARB6_PORT2", DISP_IOMMU, 6, 0x38, 2),
	MM_IOMMU_PORT_INIT("LARB6_PORT3", DISP_IOMMU, 6, 0x38, 3),

	/* larb7 */
	MM_IOMMU_PORT_INIT("LARB7_PORT0", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("LARB7_PORT1", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("LARB7_PORT2", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("LARB7_PORT3", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("LARB7_PORT4", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("LARB7_PORT5", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("LARB7_PORT6", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("LARB7_PORT7", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("LARB7_PORT8", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("LARB7_PORT9", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("LARB7_PORT10", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("LARB7_PORT11", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("LARB7_PORT12", DISP_IOMMU, 7, 0x20, 12),
	MM_IOMMU_PORT_INIT("LARB7_PORT13", DISP_IOMMU, 7, 0x20, 13),
	MM_IOMMU_PORT_INIT("LARB7_PORT14", DISP_IOMMU, 7, 0x20, 14),
	MM_IOMMU_PORT_INIT("LARB7_PORT15", DISP_IOMMU, 7, 0x20, 15),
	MM_IOMMU_PORT_INIT("LARB7_PORT16", DISP_IOMMU, 7, 0x20, 16),
	MM_IOMMU_PORT_INIT("LARB7_PORT17", DISP_IOMMU, 7, 0x20, 17),
	MM_IOMMU_PORT_INIT("LARB7_PORT18", DISP_IOMMU, 7, 0x20, 18),
	MM_IOMMU_PORT_INIT("LARB7_PORT19", DISP_IOMMU, 7, 0x20, 19),
	MM_IOMMU_PORT_INIT("LARB7_PORT20", DISP_IOMMU, 7, 0x20, 20),
	MM_IOMMU_PORT_INIT("LARB7_PORT21", DISP_IOMMU, 7, 0x20, 21),
	MM_IOMMU_PORT_INIT("LARB7_PORT22", DISP_IOMMU, 7, 0x20, 22),
	MM_IOMMU_PORT_INIT("LARB7_PORT23", DISP_IOMMU, 7, 0x20, 23),
	MM_IOMMU_PORT_INIT("LARB7_PORT24", DISP_IOMMU, 7, 0x20, 24),
	MM_IOMMU_PORT_INIT("LARB7_PORT25", DISP_IOMMU, 7, 0x20, 25),
	MM_IOMMU_PORT_INIT("LARB7_PORT26", DISP_IOMMU, 7, 0x20, 26),
	MM_IOMMU_PORT_INIT("LARB7_PORT27", DISP_IOMMU, 7, 0x20, 27),
	MM_IOMMU_PORT_INIT("LARB7_PORT28", DISP_IOMMU, 7, 0x20, 28),
	MM_IOMMU_PORT_INIT("LARB7_PORT29", DISP_IOMMU, 7, 0x20, 29),
	MM_IOMMU_PORT_INIT("LARB7_PORT30", DISP_IOMMU, 7, 0x20, 30),

	/* larb8 */
	MM_IOMMU_PORT_INIT("LARB8_PORT0", MDP_IOMMU, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("LARB8_PORT1", MDP_IOMMU, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("LARB8_PORT2", MDP_IOMMU, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("LARB8_PORT3", MDP_IOMMU, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("LARB8_PORT4", MDP_IOMMU, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("LARB8_PORT5", MDP_IOMMU, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("LARB8_PORT6", MDP_IOMMU, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("LARB8_PORT7", MDP_IOMMU, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("LARB8_PORT8", MDP_IOMMU, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("LARB8_PORT9", MDP_IOMMU, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("LARB8_PORT10", MDP_IOMMU, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("LARB8_PORT11", MDP_IOMMU, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("LARB8_PORT12", MDP_IOMMU, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("LARB8_PORT13", MDP_IOMMU, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("LARB8_PORT14", MDP_IOMMU, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("LARB8_PORT15", MDP_IOMMU, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("LARB8_PORT16", MDP_IOMMU, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("LARB8_PORT17", MDP_IOMMU, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("LARB8_PORT18", MDP_IOMMU, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("LARB8_PORT19", MDP_IOMMU, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("LARB8_PORT20", MDP_IOMMU, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("LARB8_PORT21", MDP_IOMMU, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("LARB8_PORT22", MDP_IOMMU, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("LARB8_PORT23", MDP_IOMMU, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("LARB8_PORT24", MDP_IOMMU, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("LARB8_PORT25", MDP_IOMMU, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("LARB8_PORT26", MDP_IOMMU, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("LARB8_PORT27", MDP_IOMMU, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("LARB8_PORT28", MDP_IOMMU, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("LARB8_PORT29", MDP_IOMMU, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("LARB8_PORT30", MDP_IOMMU, 8, 0x20, 30),

	/* larb9 */
	MM_IOMMU_PORT_INIT("LARB9_PORT0", DISP_IOMMU, 9, 0x28, 0),
	MM_IOMMU_PORT_INIT("LARB9_PORT1", DISP_IOMMU, 9, 0x28, 1),
	MM_IOMMU_PORT_INIT("LARB9_PORT2", DISP_IOMMU, 9, 0x28, 2),
	MM_IOMMU_PORT_INIT("LARB9_PORT3", DISP_IOMMU, 9, 0x28, 3),
	MM_IOMMU_PORT_INIT("LARB9_PORT4", DISP_IOMMU, 9, 0x28, 4),
	MM_IOMMU_PORT_INIT("LARB9_PORT5", DISP_IOMMU, 9, 0x28, 5),
	MM_IOMMU_PORT_INIT("LARB9_PORT6", DISP_IOMMU, 9, 0x28, 6),
	MM_IOMMU_PORT_INIT("LARB9_PORT7", DISP_IOMMU, 9, 0x28, 7),
	MM_IOMMU_PORT_INIT("LARB9_PORT8", DISP_IOMMU, 9, 0x28, 8),
	MM_IOMMU_PORT_INIT("LARB9_PORT9", DISP_IOMMU, 9, 0x28, 9),
	MM_IOMMU_PORT_INIT("LARB9_PORT10", DISP_IOMMU, 9, 0x28, 10),
	MM_IOMMU_PORT_INIT("LARB9_PORT11", DISP_IOMMU, 9, 0x28, 11),
	MM_IOMMU_PORT_INIT("LARB9_PORT12", DISP_IOMMU, 9, 0x28, 12),
	MM_IOMMU_PORT_INIT("LARB9_PORT13", DISP_IOMMU, 9, 0x28, 13),
	MM_IOMMU_PORT_INIT("LARB9_PORT14", DISP_IOMMU, 9, 0x28, 14),
	MM_IOMMU_PORT_INIT("LARB9_PORT15", DISP_IOMMU, 9, 0x28, 15),
	MM_IOMMU_PORT_INIT("LARB9_PORT16", DISP_IOMMU, 9, 0x28, 16),
	MM_IOMMU_PORT_INIT("LARB9_PORT17", DISP_IOMMU, 9, 0x28, 17),
	MM_IOMMU_PORT_INIT("LARB9_PORT18", DISP_IOMMU, 9, 0x28, 18),
	MM_IOMMU_PORT_INIT("LARB9_PORT19", DISP_IOMMU, 9, 0x28, 19),
	MM_IOMMU_PORT_INIT("LARB9_PORT20", DISP_IOMMU, 9, 0x28, 20),
	MM_IOMMU_PORT_INIT("LARB9_PORT21", DISP_IOMMU, 9, 0x28, 21),
	MM_IOMMU_PORT_INIT("LARB9_PORT22", DISP_IOMMU, 9, 0x28, 22),
	MM_IOMMU_PORT_INIT("LARB9_PORT23", DISP_IOMMU, 9, 0x28, 23),
	MM_IOMMU_PORT_INIT("LARB9_PORT24", DISP_IOMMU, 9, 0x28, 24),

	/* larb10 */
	MM_IOMMU_PORT_INIT("LARB10_PORT0", DISP_IOMMU, 10, 0x29, 0),
	MM_IOMMU_PORT_INIT("LARB10_PORT1", DISP_IOMMU, 10, 0x29, 1),
	MM_IOMMU_PORT_INIT("LARB10_PORT2", DISP_IOMMU, 10, 0x29, 2),
	MM_IOMMU_PORT_INIT("LARB10_PORT3", DISP_IOMMU, 10, 0x29, 3),
	MM_IOMMU_PORT_INIT("LARB10_PORT4", DISP_IOMMU, 10, 0x29, 4),
	MM_IOMMU_PORT_INIT("LARB10_PORT5", DISP_IOMMU, 10, 0x29, 5),
	MM_IOMMU_PORT_INIT("LARB10_PORT6", DISP_IOMMU, 10, 0x29, 6),
	MM_IOMMU_PORT_INIT("LARB10_PORT7", DISP_IOMMU, 10, 0x29, 7),
	MM_IOMMU_PORT_INIT("LARB10_PORT8", DISP_IOMMU, 10, 0x29, 8),
	MM_IOMMU_PORT_INIT("LARB10_PORT9", DISP_IOMMU, 10, 0x29, 9),
	MM_IOMMU_PORT_INIT("LARB10_PORT10", DISP_IOMMU, 10, 0x29, 10),
	MM_IOMMU_PORT_INIT("LARB10_PORT11", DISP_IOMMU, 10, 0x29, 11),
	MM_IOMMU_PORT_INIT("LARB10_PORT12", DISP_IOMMU, 10, 0x29, 12),
	MM_IOMMU_PORT_INIT("LARB10_PORT13", DISP_IOMMU, 10, 0x29, 13),
	MM_IOMMU_PORT_INIT("LARB10_PORT14", DISP_IOMMU, 10, 0x29, 14),
	MM_IOMMU_PORT_INIT("LARB10_PORT15", DISP_IOMMU, 10, 0x29, 15),
	MM_IOMMU_PORT_INIT("LARB10_PORT16", DISP_IOMMU, 10, 0x29, 16),
	MM_IOMMU_PORT_INIT("LARB10_PORT17", DISP_IOMMU, 10, 0x29, 17),
	MM_IOMMU_PORT_INIT("LARB10_PORT18", DISP_IOMMU, 10, 0x29, 18),
	MM_IOMMU_PORT_INIT("LARB10_PORT19", DISP_IOMMU, 10, 0x29, 19),

	/* larb11--Larb11A */
	MM_IOMMU_PORT_INIT("LARB11_PORT0", DISP_IOMMU, 11, 0x2A, 0),
	MM_IOMMU_PORT_INIT("LARB11_PORT1", DISP_IOMMU, 11, 0x2A, 1),
	MM_IOMMU_PORT_INIT("LARB11_PORT2", DISP_IOMMU, 11, 0x2A, 2),
	MM_IOMMU_PORT_INIT("LARB11_PORT3", DISP_IOMMU, 11, 0x2A, 3),
	MM_IOMMU_PORT_INIT("LARB11_PORT4", DISP_IOMMU, 11, 0x2A, 4),
	MM_IOMMU_PORT_INIT("LARB11_PORT5", DISP_IOMMU, 11, 0x2A, 5),
	MM_IOMMU_PORT_INIT("LARB11_PORT6", DISP_IOMMU, 11, 0x2A, 6),
	MM_IOMMU_PORT_INIT("LARB11_PORT7", DISP_IOMMU, 11, 0x2A, 7),
	MM_IOMMU_PORT_INIT("LARB11_PORT8", DISP_IOMMU, 11, 0x2A, 8),
	MM_IOMMU_PORT_INIT("LARB11_PORT9", DISP_IOMMU, 11, 0x2A, 9),
	MM_IOMMU_PORT_INIT("LARB11_PORT10", DISP_IOMMU, 11, 0x2A, 10),
	MM_IOMMU_PORT_INIT("LARB11_PORT11", DISP_IOMMU, 11, 0x2A, 11),
	MM_IOMMU_PORT_INIT("LARB11_PORT12", DISP_IOMMU, 11, 0x2A, 12),
	MM_IOMMU_PORT_INIT("LARB11_PORT13", DISP_IOMMU, 11, 0x2A, 13),
	MM_IOMMU_PORT_INIT("LARB11_PORT14", DISP_IOMMU, 11, 0x2A, 14),
	MM_IOMMU_PORT_INIT("LARB11_PORT15", DISP_IOMMU, 11, 0x2A, 15),
	MM_IOMMU_PORT_INIT("LARB11_PORT16", DISP_IOMMU, 11, 0x2A, 16),
	MM_IOMMU_PORT_INIT("LARB11_PORT17", DISP_IOMMU, 11, 0x2A, 17),
	MM_IOMMU_PORT_INIT("LARB11_PORT18", DISP_IOMMU, 11, 0x2A, 18),
	MM_IOMMU_PORT_INIT("LARB11_PORT19", DISP_IOMMU, 11, 0x2A, 19),
	MM_IOMMU_PORT_INIT("LARB11_PORT20", DISP_IOMMU, 11, 0x2A, 20),
	MM_IOMMU_PORT_INIT("LARB11_PORT21", DISP_IOMMU, 11, 0x2A, 21),
	MM_IOMMU_PORT_INIT("LARB11_PORT22", DISP_IOMMU, 11, 0x2A, 22),
	MM_IOMMU_PORT_INIT("LARB11_PORT23", DISP_IOMMU, 11, 0x2A, 23),
	MM_IOMMU_PORT_INIT("LARB11_PORT24", DISP_IOMMU, 11, 0x2A, 24),
	MM_IOMMU_PORT_INIT("LARB11_PORT25", DISP_IOMMU, 11, 0x2A, 25),
	MM_IOMMU_PORT_INIT("LARB11_PORT26", DISP_IOMMU, 11, 0x2A, 26),
	MM_IOMMU_PORT_INIT("LARB11_PORT27", DISP_IOMMU, 11, 0x2A, 27),
	MM_IOMMU_PORT_INIT("LARB11_PORT28", DISP_IOMMU, 11, 0x2A, 28),
	MM_IOMMU_PORT_INIT("LARB11_PORT29", DISP_IOMMU, 11, 0x2A, 29),

	/* larb12 */
	MM_IOMMU_PORT_INIT("LARB12_PORT0", MDP_IOMMU, 12, 0x28, 0),
	MM_IOMMU_PORT_INIT("LARB12_PORT1", MDP_IOMMU, 12, 0x28, 1),
	MM_IOMMU_PORT_INIT("LARB12_PORT2", MDP_IOMMU, 12, 0x28, 2),
	MM_IOMMU_PORT_INIT("LARB12_PORT3", MDP_IOMMU, 12, 0x28, 3),
	MM_IOMMU_PORT_INIT("LARB12_PORT4", MDP_IOMMU, 12, 0x28, 4),
	MM_IOMMU_PORT_INIT("LARB12_PORT5", MDP_IOMMU, 12, 0x28, 5),
	MM_IOMMU_PORT_INIT("LARB12_PORT6", MDP_IOMMU, 12, 0x28, 6),
	MM_IOMMU_PORT_INIT("LARB12_PORT7", MDP_IOMMU, 12, 0x28, 7),
	MM_IOMMU_PORT_INIT("LARB12_PORT8", MDP_IOMMU, 12, 0x28, 8),
	MM_IOMMU_PORT_INIT("LARB12_PORT9", MDP_IOMMU, 12, 0x28, 9),
	MM_IOMMU_PORT_INIT("LARB12_PORT10", MDP_IOMMU, 12, 0x28, 10),
	MM_IOMMU_PORT_INIT("LARB12_PORT11", MDP_IOMMU, 12, 0x28, 11),
	MM_IOMMU_PORT_INIT("LARB12_PORT12", MDP_IOMMU, 12, 0x28, 12),
	MM_IOMMU_PORT_INIT("LARB12_PORT13", MDP_IOMMU, 12, 0x28, 13),
	MM_IOMMU_PORT_INIT("LARB12_PORT14", MDP_IOMMU, 12, 0x28, 14),
	MM_IOMMU_PORT_INIT("LARB12_PORT15", MDP_IOMMU, 12, 0x28, 15),

	/* larb13 */
	MM_IOMMU_PORT_INIT("LARB13_PORT0", DISP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("LARB13_PORT1", DISP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("LARB13_PORT2", DISP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("LARB13_PORT3", DISP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("LARB13_PORT4", DISP_IOMMU, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("LARB13_PORT5", DISP_IOMMU, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("LARB13_PORT6", DISP_IOMMU, 13, 0x30, 6),
	MM_IOMMU_PORT_INIT("LARB13_PORT7", DISP_IOMMU, 13, 0x30, 7),
	MM_IOMMU_PORT_INIT("LARB13_PORT8", DISP_IOMMU, 13, 0x30, 8),
	MM_IOMMU_PORT_INIT("LARB13_PORT9", DISP_IOMMU, 13, 0x30, 9),
	MM_IOMMU_PORT_INIT("LARB13_PORT10", DISP_IOMMU, 13, 0x30, 10),
	MM_IOMMU_PORT_INIT("LARB13_PORT11", DISP_IOMMU, 13, 0x30, 11),
	MM_IOMMU_PORT_INIT("LARB13_PORT12", DISP_IOMMU, 13, 0x30, 12),
	MM_IOMMU_PORT_INIT("LARB13_PORT13", DISP_IOMMU, 13, 0x30, 13),
	MM_IOMMU_PORT_INIT("LARB13_PORT14", DISP_IOMMU, 13, 0x30, 14),
	MM_IOMMU_PORT_INIT("LARB13_PORT15", DISP_IOMMU, 13, 0x30, 15),
	MM_IOMMU_PORT_INIT("LARB13_PORT16", DISP_IOMMU, 13, 0x30, 16),
	MM_IOMMU_PORT_INIT("LARB13_PORT17", DISP_IOMMU, 13, 0x30, 17),
	MM_IOMMU_PORT_INIT("LARB13_PORT18", DISP_IOMMU, 13, 0x30, 18),
	MM_IOMMU_PORT_INIT("LARB13_PORT19", DISP_IOMMU, 13, 0x30, 19),
	MM_IOMMU_PORT_INIT("LARB13_PORT20", DISP_IOMMU, 13, 0x30, 20),
	MM_IOMMU_PORT_INIT("LARB13_PORT21", DISP_IOMMU, 13, 0x30, 21),
	MM_IOMMU_PORT_INIT("LARB13_PORT22", DISP_IOMMU, 13, 0x30, 22),
	MM_IOMMU_PORT_INIT("LARB13_PORT23", DISP_IOMMU, 13, 0x30, 23),

	/* larb14 */
	MM_IOMMU_PORT_INIT("LARB14_PORT0", MDP_IOMMU, 14, 0x30, 0),
	MM_IOMMU_PORT_INIT("LARB14_PORT1", MDP_IOMMU, 14, 0x30, 1),
	MM_IOMMU_PORT_INIT("LARB14_PORT2", MDP_IOMMU, 14, 0x30, 2),
	MM_IOMMU_PORT_INIT("LARB14_PORT3", MDP_IOMMU, 14, 0x30, 3),
	MM_IOMMU_PORT_INIT("LARB14_PORT4", MDP_IOMMU, 14, 0x30, 4),
	MM_IOMMU_PORT_INIT("LARB14_PORT5", MDP_IOMMU, 14, 0x30, 5),
	MM_IOMMU_PORT_INIT("LARB14_PORT6", MDP_IOMMU, 14, 0x30, 6),
	MM_IOMMU_PORT_INIT("LARB14_PORT7", MDP_IOMMU, 14, 0x30, 7),
	MM_IOMMU_PORT_INIT("LARB14_PORT8", MDP_IOMMU, 14, 0x30, 8),
	MM_IOMMU_PORT_INIT("LARB14_PORT9", MDP_IOMMU, 14, 0x30, 9),
	MM_IOMMU_PORT_INIT("LARB14_PORT10", MDP_IOMMU, 14, 0x30, 10),
	MM_IOMMU_PORT_INIT("LARB14_PORT11", MDP_IOMMU, 14, 0x30, 11),
	MM_IOMMU_PORT_INIT("LARB14_PORT12", MDP_IOMMU, 14, 0x30, 12),
	MM_IOMMU_PORT_INIT("LARB14_PORT13", MDP_IOMMU, 14, 0x30, 13),
	MM_IOMMU_PORT_INIT("LARB14_PORT14", MDP_IOMMU, 14, 0x30, 14),
	MM_IOMMU_PORT_INIT("LARB14_PORT15", MDP_IOMMU, 14, 0x30, 15),
	MM_IOMMU_PORT_INIT("LARB14_PORT16", MDP_IOMMU, 14, 0x30, 16),
	MM_IOMMU_PORT_INIT("LARB14_PORT17", MDP_IOMMU, 14, 0x30, 17),
	MM_IOMMU_PORT_INIT("LARB14_PORT18", MDP_IOMMU, 14, 0x30, 18),
	MM_IOMMU_PORT_INIT("LARB14_PORT19", MDP_IOMMU, 14, 0x30, 19),
	MM_IOMMU_PORT_INIT("LARB14_PORT20", MDP_IOMMU, 14, 0x30, 20),
	MM_IOMMU_PORT_INIT("LARB14_PORT21", MDP_IOMMU, 14, 0x30, 21),
	MM_IOMMU_PORT_INIT("LARB14_PORT22", MDP_IOMMU, 14, 0x30, 22),

	/* larb15 */
	MM_IOMMU_PORT_INIT("LARB15_PORT0", MDP_IOMMU, 15, 0x29, 0),
	MM_IOMMU_PORT_INIT("LARB15_PORT1", MDP_IOMMU, 15, 0x29, 1),
	MM_IOMMU_PORT_INIT("LARB15_PORT2", MDP_IOMMU, 15, 0x29, 2),
	MM_IOMMU_PORT_INIT("LARB15_PORT3", MDP_IOMMU, 15, 0x29, 3),
	MM_IOMMU_PORT_INIT("LARB15_PORT4", MDP_IOMMU, 15, 0x29, 4),
	MM_IOMMU_PORT_INIT("LARB15_PORT5", MDP_IOMMU, 15, 0x29, 5),
	MM_IOMMU_PORT_INIT("LARB15_PORT6", MDP_IOMMU, 15, 0x29, 6),
	MM_IOMMU_PORT_INIT("LARB15_PORT7", MDP_IOMMU, 15, 0x29, 7),
	MM_IOMMU_PORT_INIT("LARB15_PORT8", MDP_IOMMU, 15, 0x29, 8),
	MM_IOMMU_PORT_INIT("LARB15_PORT9", MDP_IOMMU, 15, 0x29, 9),
	MM_IOMMU_PORT_INIT("LARB15_PORT10", MDP_IOMMU, 15, 0x29, 10),
	MM_IOMMU_PORT_INIT("LARB15_PORT11", MDP_IOMMU, 15, 0x29, 11),
	MM_IOMMU_PORT_INIT("LARB15_PORT12", MDP_IOMMU, 15, 0x29, 12),
	MM_IOMMU_PORT_INIT("LARB15_PORT13", MDP_IOMMU, 15, 0x29, 13),
	MM_IOMMU_PORT_INIT("LARB15_PORT14", MDP_IOMMU, 15, 0x29, 14),
	MM_IOMMU_PORT_INIT("LARB15_PORT15", MDP_IOMMU, 15, 0x29, 15),
	MM_IOMMU_PORT_INIT("LARB15_PORT16", MDP_IOMMU, 15, 0x29, 16),
	MM_IOMMU_PORT_INIT("LARB15_PORT17", MDP_IOMMU, 15, 0x29, 17),
	MM_IOMMU_PORT_INIT("LARB15_PORT18", MDP_IOMMU, 15, 0x29, 18),

	/* larb16--larb16A */
	MM_IOMMU_PORT_INIT("LARB16_PORT0", MDP_IOMMU, 16, 0x32, 0),
	MM_IOMMU_PORT_INIT("LARB16_PORT1", MDP_IOMMU, 16, 0x32, 1),
	MM_IOMMU_PORT_INIT("LARB16_PORT2", MDP_IOMMU, 16, 0x32, 2),
	MM_IOMMU_PORT_INIT("LARB16_PORT3", MDP_IOMMU, 16, 0x32, 3),
	MM_IOMMU_PORT_INIT("LARB16_PORT4", MDP_IOMMU, 16, 0x32, 4),
	MM_IOMMU_PORT_INIT("LARB16_PORT5", MDP_IOMMU, 16, 0x32, 5),
	MM_IOMMU_PORT_INIT("LARB16_PORT6", MDP_IOMMU, 16, 0x32, 6),
	MM_IOMMU_PORT_INIT("LARB16_PORT7", MDP_IOMMU, 16, 0x32, 7),
	MM_IOMMU_PORT_INIT("LARB16_PORT8", MDP_IOMMU, 16, 0x32, 8),
	MM_IOMMU_PORT_INIT("LARB16_PORT9", MDP_IOMMU, 16, 0x32, 9),
	MM_IOMMU_PORT_INIT("LARB16_PORT10", MDP_IOMMU, 16, 0x32, 10),
	MM_IOMMU_PORT_INIT("LARB16_PORT11", MDP_IOMMU, 16, 0x32, 11),
	MM_IOMMU_PORT_INIT("LARB16_PORT12", MDP_IOMMU, 16, 0x32, 12),
	MM_IOMMU_PORT_INIT("LARB16_PORT13", MDP_IOMMU, 16, 0x32, 13),
	MM_IOMMU_PORT_INIT("LARB16_PORT14", MDP_IOMMU, 16, 0x32, 14),
	MM_IOMMU_PORT_INIT("LARB16_PORT15", MDP_IOMMU, 16, 0x32, 15),
	MM_IOMMU_PORT_INIT("LARB16_PORT16", MDP_IOMMU, 16, 0x32, 16),

	/* larb17--larb17A */
	MM_IOMMU_PORT_INIT("LARB17_PORT0", MDP_IOMMU, 17, 0x33, 0),
	MM_IOMMU_PORT_INIT("LARB17_PORT1", MDP_IOMMU, 17, 0x33, 1),
	MM_IOMMU_PORT_INIT("LARB17_PORT2", MDP_IOMMU, 17, 0x33, 2),
	MM_IOMMU_PORT_INIT("LARB17_PORT3", MDP_IOMMU, 17, 0x33, 3),
	MM_IOMMU_PORT_INIT("LARB17_PORT4", MDP_IOMMU, 17, 0x33, 4),
	MM_IOMMU_PORT_INIT("LARB17_PORT5", MDP_IOMMU, 17, 0x33, 5),
	MM_IOMMU_PORT_INIT("LARB17_PORT6", MDP_IOMMU, 17, 0x33, 6),

	/* larb18 */
	MM_IOMMU_PORT_INIT("LARB18_PORT0", MDP_IOMMU, 18, 0x2B, 0),
	MM_IOMMU_PORT_INIT("LARB18_PORT1", MDP_IOMMU, 18, 0x2B, 1),
	MM_IOMMU_PORT_INIT("LARB18_PORT2", MDP_IOMMU, 18, 0x2B, 2),
	MM_IOMMU_PORT_INIT("LARB18_PORT3", MDP_IOMMU, 18, 0x2B, 3),
	MM_IOMMU_PORT_INIT("LARB18_PORT4", MDP_IOMMU, 18, 0x2B, 4),
	MM_IOMMU_PORT_INIT("LARB18_PORT5", MDP_IOMMU, 18, 0x2B, 5),
	MM_IOMMU_PORT_INIT("LARB18_PORT6", MDP_IOMMU, 18, 0x2B, 6),
	MM_IOMMU_PORT_INIT("LARB18_PORT7", MDP_IOMMU, 18, 0x2B, 7),

	/* larb19 */
	MM_IOMMU_PORT_INIT("LARB19_PORT0", MDP_IOMMU, 19, 0x35, 0),
	MM_IOMMU_PORT_INIT("LARB19_PORT1", MDP_IOMMU, 19, 0x35, 1),
	MM_IOMMU_PORT_INIT("LARB19_PORT2", MDP_IOMMU, 19, 0x35, 2),
	MM_IOMMU_PORT_INIT("LARB19_PORT3", MDP_IOMMU, 19, 0x35, 3),

	/* larb20 */
	MM_IOMMU_PORT_INIT("LARB20_PORT0", MDP_IOMMU, 20, 0x8, 0),
	MM_IOMMU_PORT_INIT("LARB20_PORT1", MDP_IOMMU, 20, 0x8, 1),
	MM_IOMMU_PORT_INIT("LARB20_PORT2", MDP_IOMMU, 20, 0x8, 2),
	MM_IOMMU_PORT_INIT("LARB20_PORT3", MDP_IOMMU, 20, 0x8, 3),
	MM_IOMMU_PORT_INIT("LARB20_PORT4", MDP_IOMMU, 20, 0x8, 4),
	MM_IOMMU_PORT_INIT("LARB20_PORT5", MDP_IOMMU, 20, 0x8, 5),
	MM_IOMMU_PORT_INIT("LARB20_PORT6", MDP_IOMMU, 20, 0x8, 6),
	MM_IOMMU_PORT_INIT("LARB20_PORT7", MDP_IOMMU, 20, 0x8, 7),
	MM_IOMMU_PORT_INIT("LARB20_PORT8", MDP_IOMMU, 20, 0x8, 8),
	MM_IOMMU_PORT_INIT("LARB20_PORT9", MDP_IOMMU, 20, 0x8, 9),
	MM_IOMMU_PORT_INIT("LARB20_PORT10", MDP_IOMMU, 20, 0x8, 10),
	MM_IOMMU_PORT_INIT("LARB20_PORT11", MDP_IOMMU, 20, 0x8, 11),
	MM_IOMMU_PORT_INIT("LARB20_PORT12", MDP_IOMMU, 20, 0x8, 12),
	MM_IOMMU_PORT_INIT("LARB20_PORT13", MDP_IOMMU, 20, 0x8, 13),
	MM_IOMMU_PORT_INIT("LARB20_PORT14", MDP_IOMMU, 20, 0x8, 14),
	MM_IOMMU_PORT_INIT("LARB20_PORT15", MDP_IOMMU, 20, 0x8, 15),

	/* larb21 */
	MM_IOMMU_PORT_INIT("LARB21_PORT0", DISP_IOMMU, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("LARB21_PORT1", DISP_IOMMU, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("LARB21_PORT2", DISP_IOMMU, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("LARB21_PORT3", DISP_IOMMU, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("LARB21_PORT4", DISP_IOMMU, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("LARB21_PORT5", DISP_IOMMU, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("LARB21_PORT6", DISP_IOMMU, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("LARB21_PORT7", DISP_IOMMU, 21, 0x8, 7),

	/* larb22--Larb11B */
	MM_IOMMU_PORT_INIT("LARB22_PORT0", MDP_IOMMU, 22, 0x2A, 0),
	MM_IOMMU_PORT_INIT("LARB22_PORT1", MDP_IOMMU, 22, 0x2A, 1),
	MM_IOMMU_PORT_INIT("LARB22_PORT2", MDP_IOMMU, 22, 0x2A, 2),
	MM_IOMMU_PORT_INIT("LARB22_PORT3", MDP_IOMMU, 22, 0x2A, 3),
	MM_IOMMU_PORT_INIT("LARB22_PORT4", MDP_IOMMU, 22, 0x2A, 4),
	MM_IOMMU_PORT_INIT("LARB22_PORT5", MDP_IOMMU, 22, 0x2A, 5),
	MM_IOMMU_PORT_INIT("LARB22_PORT6", MDP_IOMMU, 22, 0x2A, 6),
	MM_IOMMU_PORT_INIT("LARB22_PORT7", MDP_IOMMU, 22, 0x2A, 7),
	MM_IOMMU_PORT_INIT("LARB22_PORT8", MDP_IOMMU, 22, 0x2A, 8),
	MM_IOMMU_PORT_INIT("LARB22_PORT9", MDP_IOMMU, 22, 0x2A, 9),
	MM_IOMMU_PORT_INIT("LARB22_PORT10", MDP_IOMMU, 22, 0x2A, 10),
	MM_IOMMU_PORT_INIT("LARB22_PORT11", MDP_IOMMU, 22, 0x2A, 11),
	MM_IOMMU_PORT_INIT("LARB22_PORT12", MDP_IOMMU, 22, 0x2A, 12),
	MM_IOMMU_PORT_INIT("LARB22_PORT13", MDP_IOMMU, 22, 0x2A, 13),
	MM_IOMMU_PORT_INIT("LARB22_PORT14", MDP_IOMMU, 22, 0x2A, 14),
	MM_IOMMU_PORT_INIT("LARB22_PORT15", MDP_IOMMU, 22, 0x2A, 15),
	MM_IOMMU_PORT_INIT("LARB22_PORT16", MDP_IOMMU, 22, 0x2A, 16),
	MM_IOMMU_PORT_INIT("LARB22_PORT17", MDP_IOMMU, 22, 0x2A, 17),
	MM_IOMMU_PORT_INIT("LARB22_PORT18", MDP_IOMMU, 22, 0x2A, 18),
	MM_IOMMU_PORT_INIT("LARB22_PORT19", MDP_IOMMU, 22, 0x2A, 19),
	MM_IOMMU_PORT_INIT("LARB22_PORT20", MDP_IOMMU, 22, 0x2A, 20),
	MM_IOMMU_PORT_INIT("LARB22_PORT21", MDP_IOMMU, 22, 0x2A, 21),
	MM_IOMMU_PORT_INIT("LARB22_PORT22", MDP_IOMMU, 22, 0x2A, 22),
	MM_IOMMU_PORT_INIT("LARB22_PORT23", MDP_IOMMU, 22, 0x2A, 23),
	MM_IOMMU_PORT_INIT("LARB22_PORT24", MDP_IOMMU, 22, 0x2A, 24),
	MM_IOMMU_PORT_INIT("LARB22_PORT25", MDP_IOMMU, 22, 0x2A, 25),
	MM_IOMMU_PORT_INIT("LARB22_PORT26", MDP_IOMMU, 22, 0x2A, 26),
	MM_IOMMU_PORT_INIT("LARB22_PORT27", MDP_IOMMU, 22, 0x2A, 27),
	MM_IOMMU_PORT_INIT("LARB22_PORT28", MDP_IOMMU, 22, 0x2A, 28),
	MM_IOMMU_PORT_INIT("LARB22_PORT29", MDP_IOMMU, 22, 0x2A, 29),

	/* larb23--Larb11C */
	MM_IOMMU_PORT_INIT("LARB23_PORT0", DISP_IOMMU, 23, 0x2B, 0),
	MM_IOMMU_PORT_INIT("LARB23_PORT1", DISP_IOMMU, 23, 0x2B, 1),
	MM_IOMMU_PORT_INIT("LARB23_PORT2", DISP_IOMMU, 23, 0x2B, 2),
	MM_IOMMU_PORT_INIT("LARB23_PORT3", DISP_IOMMU, 23, 0x2B, 3),
	MM_IOMMU_PORT_INIT("LARB23_PORT4", DISP_IOMMU, 23, 0x2B, 4),
	MM_IOMMU_PORT_INIT("LARB23_PORT5", DISP_IOMMU, 23, 0x2B, 5),
	MM_IOMMU_PORT_INIT("LARB23_PORT6", DISP_IOMMU, 23, 0x2B, 6),
	MM_IOMMU_PORT_INIT("LARB23_PORT7", DISP_IOMMU, 23, 0x2B, 7),
	MM_IOMMU_PORT_INIT("LARB23_PORT8", DISP_IOMMU, 23, 0x2B, 8),
	MM_IOMMU_PORT_INIT("LARB23_PORT9", DISP_IOMMU, 23, 0x2B, 9),
	MM_IOMMU_PORT_INIT("LARB23_PORT10", DISP_IOMMU, 23, 0x2B, 10),
	MM_IOMMU_PORT_INIT("LARB23_PORT11", DISP_IOMMU, 23, 0x2B, 11),
	MM_IOMMU_PORT_INIT("LARB23_PORT12", DISP_IOMMU, 23, 0x2B, 12),
	MM_IOMMU_PORT_INIT("LARB23_PORT13", DISP_IOMMU, 23, 0x2B, 13),
	MM_IOMMU_PORT_INIT("LARB23_PORT14", DISP_IOMMU, 23, 0x2B, 14),
	MM_IOMMU_PORT_INIT("LARB23_PORT15", DISP_IOMMU, 23, 0x2B, 15),
	MM_IOMMU_PORT_INIT("LARB23_PORT16", DISP_IOMMU, 23, 0x2B, 16),
	MM_IOMMU_PORT_INIT("LARB23_PORT17", DISP_IOMMU, 23, 0x2B, 17),
	MM_IOMMU_PORT_INIT("LARB23_PORT18", DISP_IOMMU, 23, 0x2B, 18),
	MM_IOMMU_PORT_INIT("LARB23_PORT19", DISP_IOMMU, 23, 0x2B, 19),
	MM_IOMMU_PORT_INIT("LARB23_PORT20", DISP_IOMMU, 23, 0x2B, 20),
	MM_IOMMU_PORT_INIT("LARB23_PORT21", DISP_IOMMU, 23, 0x2B, 21),
	MM_IOMMU_PORT_INIT("LARB23_PORT22", DISP_IOMMU, 23, 0x2B, 22),
	MM_IOMMU_PORT_INIT("LARB23_PORT23", DISP_IOMMU, 23, 0x2B, 23),
	MM_IOMMU_PORT_INIT("LARB23_PORT24", DISP_IOMMU, 23, 0x2B, 24),
	MM_IOMMU_PORT_INIT("LARB23_PORT25", DISP_IOMMU, 23, 0x2B, 25),
	MM_IOMMU_PORT_INIT("LARB23_PORT26", DISP_IOMMU, 23, 0x2B, 26),
	MM_IOMMU_PORT_INIT("LARB23_PORT27", DISP_IOMMU, 23, 0x2B, 27),
	MM_IOMMU_PORT_INIT("LARB23_PORT28", DISP_IOMMU, 23, 0x2B, 28),
	MM_IOMMU_PORT_INIT("LARB23_PORT29", DISP_IOMMU, 23, 0x2B, 29),

	/* larb24--dummy */

	/* larb25 */
	MM_IOMMU_PORT_INIT("LARB25_PORT0", DISP_IOMMU, 25, 0x31, 0),
	MM_IOMMU_PORT_INIT("LARB25_PORT1", DISP_IOMMU, 25, 0x31, 1),
	MM_IOMMU_PORT_INIT("LARB25_PORT2", DISP_IOMMU, 25, 0x31, 2),
	MM_IOMMU_PORT_INIT("LARB25_PORT3", DISP_IOMMU, 25, 0x31, 3),
	MM_IOMMU_PORT_INIT("LARB25_PORT4", DISP_IOMMU, 25, 0x31, 4),
	MM_IOMMU_PORT_INIT("LARB25_PORT5", DISP_IOMMU, 25, 0x31, 5),
	MM_IOMMU_PORT_INIT("LARB25_PORT6", DISP_IOMMU, 25, 0x31, 6),
	MM_IOMMU_PORT_INIT("LARB25_PORT7", DISP_IOMMU, 25, 0x31, 7),
	MM_IOMMU_PORT_INIT("LARB25_PORT8", DISP_IOMMU, 25, 0x31, 8),
	MM_IOMMU_PORT_INIT("LARB25_PORT9", DISP_IOMMU, 25, 0x31, 9),
	MM_IOMMU_PORT_INIT("LARB25_PORT10", DISP_IOMMU, 25, 0x31, 10),
	MM_IOMMU_PORT_INIT("LARB25_PORT11", DISP_IOMMU, 25, 0x31, 11),
	MM_IOMMU_PORT_INIT("LARB25_PORT12", DISP_IOMMU, 25, 0x31, 12),
	MM_IOMMU_PORT_INIT("LARB25_PORT13", DISP_IOMMU, 25, 0x31, 13),

	/* larb26 */
	MM_IOMMU_PORT_INIT("LARB26_PORT0", MDP_IOMMU, 26, 0x31, 0),
	MM_IOMMU_PORT_INIT("LARB26_PORT1", MDP_IOMMU, 26, 0x31, 1),
	MM_IOMMU_PORT_INIT("LARB26_PORT2", MDP_IOMMU, 26, 0x31, 2),
	MM_IOMMU_PORT_INIT("LARB26_PORT3", MDP_IOMMU, 26, 0x31, 3),
	MM_IOMMU_PORT_INIT("LARB26_PORT4", MDP_IOMMU, 26, 0x31, 4),
	MM_IOMMU_PORT_INIT("LARB26_PORT5", MDP_IOMMU, 26, 0x31, 5),
	MM_IOMMU_PORT_INIT("LARB26_PORT6", MDP_IOMMU, 26, 0x31, 6),
	MM_IOMMU_PORT_INIT("LARB26_PORT7", MDP_IOMMU, 26, 0x31, 7),
	MM_IOMMU_PORT_INIT("LARB26_PORT8", MDP_IOMMU, 26, 0x31, 8),
	MM_IOMMU_PORT_INIT("LARB26_PORT9", MDP_IOMMU, 26, 0x31, 9),
	MM_IOMMU_PORT_INIT("LARB26_PORT10", MDP_IOMMU, 26, 0x31, 10),
	MM_IOMMU_PORT_INIT("LARB26_PORT11", MDP_IOMMU, 26, 0x31, 11),
	MM_IOMMU_PORT_INIT("LARB26_PORT12", MDP_IOMMU, 26, 0x31, 12),
	MM_IOMMU_PORT_INIT("LARB26_PORT13", MDP_IOMMU, 26, 0x31, 13),

	/* larb27--larb16B */
	MM_IOMMU_PORT_INIT("LARB27_PORT0", DISP_IOMMU, 27, 0x32, 0),
	MM_IOMMU_PORT_INIT("LARB27_PORT1", DISP_IOMMU, 27, 0x32, 1),
	MM_IOMMU_PORT_INIT("LARB27_PORT2", DISP_IOMMU, 27, 0x32, 2),
	MM_IOMMU_PORT_INIT("LARB27_PORT3", DISP_IOMMU, 27, 0x32, 3),
	MM_IOMMU_PORT_INIT("LARB27_PORT4", DISP_IOMMU, 27, 0x32, 4),
	MM_IOMMU_PORT_INIT("LARB27_PORT5", DISP_IOMMU, 27, 0x32, 5),
	MM_IOMMU_PORT_INIT("LARB27_PORT6", DISP_IOMMU, 27, 0x32, 6),
	MM_IOMMU_PORT_INIT("LARB27_PORT7", DISP_IOMMU, 27, 0x32, 7),
	MM_IOMMU_PORT_INIT("LARB27_PORT8", DISP_IOMMU, 27, 0x32, 8),
	MM_IOMMU_PORT_INIT("LARB27_PORT9", DISP_IOMMU, 27, 0x32, 9),
	MM_IOMMU_PORT_INIT("LARB27_PORT10", DISP_IOMMU, 27, 0x32, 10),
	MM_IOMMU_PORT_INIT("LARB27_PORT11", DISP_IOMMU, 27, 0x32, 11),
	MM_IOMMU_PORT_INIT("LARB27_PORT12", DISP_IOMMU, 27, 0x32, 12),
	MM_IOMMU_PORT_INIT("LARB27_PORT13", DISP_IOMMU, 27, 0x32, 13),
	MM_IOMMU_PORT_INIT("LARB27_PORT14", DISP_IOMMU, 27, 0x32, 14),
	MM_IOMMU_PORT_INIT("LARB27_PORT15", DISP_IOMMU, 27, 0x32, 15),
	MM_IOMMU_PORT_INIT("LARB27_PORT16", DISP_IOMMU, 27, 0x32, 16),

	/* larb28--larb16C */
	MM_IOMMU_PORT_INIT("LARB28_PORT0", MDP_IOMMU, 28, 0x34, 0),
	MM_IOMMU_PORT_INIT("LARB28_PORT1", MDP_IOMMU, 28, 0x34, 1),
	MM_IOMMU_PORT_INIT("LARB28_PORT2", MDP_IOMMU, 28, 0x34, 2),
	MM_IOMMU_PORT_INIT("LARB28_PORT3", MDP_IOMMU, 28, 0x34, 3),
	MM_IOMMU_PORT_INIT("LARB28_PORT4", MDP_IOMMU, 28, 0x34, 4),
	MM_IOMMU_PORT_INIT("LARB28_PORT5", MDP_IOMMU, 28, 0x34, 5),
	MM_IOMMU_PORT_INIT("LARB28_PORT6", MDP_IOMMU, 28, 0x34, 6),
	MM_IOMMU_PORT_INIT("LARB28_PORT7", MDP_IOMMU, 28, 0x34, 7),
	MM_IOMMU_PORT_INIT("LARB28_PORT8", MDP_IOMMU, 28, 0x34, 8),
	MM_IOMMU_PORT_INIT("LARB28_PORT9", MDP_IOMMU, 28, 0x34, 9),
	MM_IOMMU_PORT_INIT("LARB28_PORT10", MDP_IOMMU, 28, 0x34, 10),
	MM_IOMMU_PORT_INIT("LARB28_PORT11", MDP_IOMMU, 28, 0x34, 11),
	MM_IOMMU_PORT_INIT("LARB28_PORT12", MDP_IOMMU, 28, 0x34, 12),
	MM_IOMMU_PORT_INIT("LARB28_PORT13", MDP_IOMMU, 28, 0x34, 13),
	MM_IOMMU_PORT_INIT("LARB28_PORT14", MDP_IOMMU, 28, 0x34, 14),
	MM_IOMMU_PORT_INIT("LARB28_PORT15", MDP_IOMMU, 28, 0x34, 15),
	MM_IOMMU_PORT_INIT("LARB28_PORT16", MDP_IOMMU, 28, 0x34, 16),

	/* larb29--larb17B */
	MM_IOMMU_PORT_INIT("LARB29_PORT0", DISP_IOMMU, 29, 0x33, 0),
	MM_IOMMU_PORT_INIT("LARB29_PORT1", DISP_IOMMU, 29, 0x33, 1),
	MM_IOMMU_PORT_INIT("LARB29_PORT2", DISP_IOMMU, 29, 0x33, 2),
	MM_IOMMU_PORT_INIT("LARB29_PORT3", DISP_IOMMU, 29, 0x33, 3),
	MM_IOMMU_PORT_INIT("LARB29_PORT4", DISP_IOMMU, 29, 0x33, 4),
	MM_IOMMU_PORT_INIT("LARB29_PORT5", DISP_IOMMU, 29, 0x33, 5),
	MM_IOMMU_PORT_INIT("LARB29_PORT6", DISP_IOMMU, 29, 0x33, 6),

	/* larb30--larb17C */
	MM_IOMMU_PORT_INIT("LARB30_PORT0", DISP_IOMMU, 30, 0x34, 0),
	MM_IOMMU_PORT_INIT("LARB30_PORT1", DISP_IOMMU, 30, 0x34, 1),
	MM_IOMMU_PORT_INIT("LARB30_PORT2", DISP_IOMMU, 30, 0x34, 2),
	MM_IOMMU_PORT_INIT("LARB30_PORT3", DISP_IOMMU, 30, 0x34, 3),
	MM_IOMMU_PORT_INIT("LARB30_PORT4", DISP_IOMMU, 30, 0x34, 4),
	MM_IOMMU_PORT_INIT("LARB30_PORT5", DISP_IOMMU, 30, 0x34, 5),
	MM_IOMMU_PORT_INIT("LARB30_PORT6", DISP_IOMMU, 30, 0x34, 6),

	/* larb31--fake */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", MDP_IOMMU, 31, 0x36, 0, CCU_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("CCU1", MDP_IOMMU, 31, 0x37, 1, CCU_FAKE),

	/* larb32--fake */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", MDP_IOMMU, 32, 0x7, 0,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", MDP_IOMMU, 32, 0x7, 1,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", MDP_IOMMU, 32, 0x7, 2,
				GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6895[] = {
	/* APU0 */
	APU_IOMMU_PORT_INIT("APU0_PORT0", APU_IOMMU0, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU0_PORT1", APU_IOMMU0, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU0_PORT2", APU_IOMMU0, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU0_PORT3", APU_IOMMU0, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU0_PORT4", APU_IOMMU0, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU0_PORT5", APU_IOMMU0, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU0_PORT6", APU_IOMMU0, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU0_PORT7", APU_IOMMU0, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU0_PORT8", APU_IOMMU0, 0, 0, 8),
	APU_IOMMU_PORT_INIT("APU0_PORT9", APU_IOMMU0, 0, 0, 9),
	APU_IOMMU_PORT_INIT("APU0_PORT10", APU_IOMMU0, 0, 0, 10),
	APU_IOMMU_PORT_INIT("APU0_PORT11", APU_IOMMU0, 0, 0, 11),
	APU_IOMMU_PORT_INIT("APU0_PORT12", APU_IOMMU0, 0, 0, 12),
	APU_IOMMU_PORT_INIT("APU0_PORT13", APU_IOMMU0, 0, 0, 13),

	/* APU1 */
	APU_IOMMU_PORT_INIT("APU1_PORT0", APU_IOMMU1, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU1_PORT1", APU_IOMMU1, 1, 0, 1),
	APU_IOMMU_PORT_INIT("APU1_PORT2", APU_IOMMU1, 1, 0, 2),
	APU_IOMMU_PORT_INIT("APU1_PORT3", APU_IOMMU1, 1, 0, 3),
	APU_IOMMU_PORT_INIT("APU1_PORT4", APU_IOMMU1, 1, 0, 4),
	APU_IOMMU_PORT_INIT("APU1_PORT5", APU_IOMMU1, 1, 0, 5),
	APU_IOMMU_PORT_INIT("APU1_PORT6", APU_IOMMU1, 1, 0, 6),
	APU_IOMMU_PORT_INIT("APU1_PORT7", APU_IOMMU1, 1, 0, 7),
	APU_IOMMU_PORT_INIT("APU1_PORT8", APU_IOMMU1, 1, 0, 8),
	APU_IOMMU_PORT_INIT("APU1_PORT9", APU_IOMMU1, 1, 0, 9),
	APU_IOMMU_PORT_INIT("APU1_PORT10", APU_IOMMU1, 1, 0, 10),
	APU_IOMMU_PORT_INIT("APU1_PORT11", APU_IOMMU1, 1, 0, 11),
	APU_IOMMU_PORT_INIT("APU1_PORT12", APU_IOMMU1, 1, 0, 12),
	APU_IOMMU_PORT_INIT("APU1_PORT13", APU_IOMMU1, 1, 0, 13),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x1f)
};

static const struct mtk_iommu_port mm_port_mt6897[] = {
	/* Larb0 */
	MM_IOMMU_PORT_INIT("L0_P0_DISP_OVL0_2L_HDR", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_P1_DISP_OVL0_2L_RDMA0", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_P2_DISP_OVL1_2L_RDMA1", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_P3_DISP_OVL2_2L_HDR", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_P4_DISP_OVL2_2L_RDMA0", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_P5_DISP_OVL3_2L_RDMA1", DISP_IOMMU, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_P6_DISP_WDMA0", DISP_IOMMU, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_P7_DISP_FAKE0", DISP_IOMMU, 0, 0x0, 7),

	/* Larb1 */
	MM_IOMMU_PORT_INIT("L1_P0_DISP_OVL0_2L_RDMA1", MDP_IOMMU, 1, 0x0, 0),
	MM_IOMMU_PORT_INIT("L1_P1_DISP_OVL1_2L_HDR", MDP_IOMMU, 1, 0x0, 1),
	MM_IOMMU_PORT_INIT("L1_P2_DISP_OVL1_2L_RDMA0", MDP_IOMMU, 1, 0x0, 2),
	MM_IOMMU_PORT_INIT("L1_P3_DISP_OVL2_2L_RDMA1", MDP_IOMMU, 1, 0x0, 3),
	MM_IOMMU_PORT_INIT("L1_P4_DISP_OVL3_2L_HDR", MDP_IOMMU, 1, 0x0, 4),
	MM_IOMMU_PORT_INIT("L1_P5_DISP_OVL3_2L_RDMA0", MDP_IOMMU, 1, 0x0, 5),
	MM_IOMMU_PORT_INIT("L1_P6_DISP_WDMA2", MDP_IOMMU, 1, 0x0, 6),
	MM_IOMMU_PORT_INIT("L1_P7_DISP_FAKE1", MDP_IOMMU, 1, 0x0, 7),

	/* Larb2 */
	MM_IOMMU_PORT_INIT("L2_P0_MDP_RDMA0", DISP_IOMMU, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_P1_MDP_RDMA1", DISP_IOMMU, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_P2_MDP_WROT0", DISP_IOMMU, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_P3_MDP_WROT1", DISP_IOMMU, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_P4_MDP_FILMGRAIN0", DISP_IOMMU, 2, 0x10, 4),
	MM_IOMMU_PORT_INIT("L2_P5_MDP_FILMGRAIN1", DISP_IOMMU, 2, 0x10, 5),
	MM_IOMMU_PORT_INIT("L2_P6_MDP_RDMA2", DISP_IOMMU, 2, 0x10, 6),
	MM_IOMMU_PORT_INIT("L2_P7_MDP_RDMA3", DISP_IOMMU, 2, 0x10, 7),
	MM_IOMMU_PORT_INIT("L2_P8_MDP_WDMA2", DISP_IOMMU, 2, 0x10, 8),
	MM_IOMMU_PORT_INIT("L2_P9_MDP_WDMA3", DISP_IOMMU, 2, 0x10, 9),
	MM_IOMMU_PORT_INIT("L2_P10_DISP_FAKE0", DISP_IOMMU, 2, 0x10, 10),

	/* Larb3 */
	MM_IOMMU_PORT_INIT("L3_P0_MDP_RDMA0", MDP_IOMMU, 3, 0x10, 0),
	MM_IOMMU_PORT_INIT("L3_P1_MDP_RDMA1", MDP_IOMMU, 3, 0x10, 1),
	MM_IOMMU_PORT_INIT("L3_P2_MDP_WROT0", MDP_IOMMU, 3, 0x10, 2),
	MM_IOMMU_PORT_INIT("L3_P3_MDP_WROT1", MDP_IOMMU, 3, 0x10, 3),
	MM_IOMMU_PORT_INIT("L3_P4_MDP_FILMGRAIN0", MDP_IOMMU, 3, 0x10, 4),
	MM_IOMMU_PORT_INIT("L3_P5_MDP_FILMGRAIN1", MDP_IOMMU, 3, 0x10, 5),
	MM_IOMMU_PORT_INIT("L3_P6_MDP_RDMA2", MDP_IOMMU, 3, 0x10, 6),
	MM_IOMMU_PORT_INIT("L3_P7_MDP_RDMA3", MDP_IOMMU, 3, 0x10, 7),
	MM_IOMMU_PORT_INIT("L3_P8_MDP_WDMA2", MDP_IOMMU, 3, 0x10, 8),
	MM_IOMMU_PORT_INIT("L3_P9_MDP_WDMA3", MDP_IOMMU, 3, 0x10, 9),
	MM_IOMMU_PORT_INIT("L3_P10_DISP_FAKE0", MDP_IOMMU, 3, 0x10, 10),

	/* Larb4 */
	MM_IOMMU_PORT_INIT("L4_P0_HW_VDEC_MC_EXT", MDP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_P1_HW_VDEC_UFO_EXT", MDP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_P2_HW_VDEC_PP_EXT", MDP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_P3_HW_VDEC_UFO_EXT", MDP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_P4_HW_VDEC_PRED_RD_EXT", MDP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_P5_HW_VDEC_PRED_WR_EXT", MDP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_P6_HW_VDEC_PPWRAP_EXT", MDP_IOMMU, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("L4_P7_HW_VDEC_TILE_EXT", MDP_IOMMU, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("L4_P8_HW_VDEC_VLD_EXT", MDP_IOMMU, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("L4_P9_HW_VDEC_VLD2_EXT", MDP_IOMMU, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("L4_P10_HW_VDEC_AVC_MV_EXT", MDP_IOMMU, 4, 0x18, 10),

	/* Larb5 */
	MM_IOMMU_PORT_INIT("L5_P0_HW_VDEC_LAT0_VLD_EXT", DISP_IOMMU, 5, 0x18, 0),
	MM_IOMMU_PORT_INIT("L5_P1_HW_VDEC_LAT0_VLD2_EXT", DISP_IOMMU, 5, 0x18, 1),
	MM_IOMMU_PORT_INIT("L5_P2_HW_VDEC_LAT0_AVC_MV_EXT", DISP_IOMMU, 5, 0x18, 2),
	MM_IOMMU_PORT_INIT("L5_P3_HW_VDEC_LAT0_EXT_EXT_C", DISP_IOMMU, 5, 0x18, 3),
	MM_IOMMU_PORT_INIT("L5_P4_HW_VDEC_LAT0_PRED_RD_EXT", DISP_IOMMU, 5, 0x18, 4),
	MM_IOMMU_PORT_INIT("L5_P5_HW_VDEC_LAT0_TILE_EXT", DISP_IOMMU, 5, 0x18, 5),
	MM_IOMMU_PORT_INIT("L5_P6_HW_VDEC_LAT0_WDMA_EXT", DISP_IOMMU, 5, 0x18, 6),
	MM_IOMMU_PORT_INIT("L5_P7_HW_VDEC_UFO_ENC_EXT", DISP_IOMMU, 5, 0x18, 7),
	MM_IOMMU_PORT_INIT("L5_P8_HW_VDEC_UFO_ENC_EXT_C", DISP_IOMMU, 5, 0x18, 8),

	/* larb6--dummy */

	/* Larb7 */
	MM_IOMMU_PORT_INIT("L7_P0_VENC_RCPU_U0", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("L7_P1_VENC_REC_U0", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("L7_P2_VENC_BSDMA_U0", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("L7_P3_VENC_SV_COMV_U0", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("L7_P4_VENC_RD_COMV_U0", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("L7_P5_VENC_NBM_RDMA_U0", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("L7_P6_VENC_NBM_RDMA_LITE_U0", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("L7_P7_JPGENC_Y_RDMA_U0", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("L7_P8_JPGENC_C_RDMA_U0", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("L7_P9_JPGENC_Q_TABLE_U0", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("L7_P10_VENC_SUB_W_LUMA_U0", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("L7_P11_VENC_FCS_NBM_RDMA_U0", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("L7_P12_VENC_EC_WPP_BSDMA_U0", DISP_IOMMU, 7, 0x20, 12),
	MM_IOMMU_PORT_INIT("L7_P13_VENC_EC_WPP_RDMA_U0", DISP_IOMMU, 7, 0x20, 13),
	MM_IOMMU_PORT_INIT("L7_P14_VENC_DB_SYSRAM_WDMA_U0", DISP_IOMMU, 7, 0x20, 14),
	MM_IOMMU_PORT_INIT("L7_P15_VENC_DB_SYSRAM_RDMA_U0", DISP_IOMMU, 7, 0x20, 15),
	MM_IOMMU_PORT_INIT("L7_P16_JPGENC_BSDMA_U0", DISP_IOMMU, 7, 0x20, 16),
	MM_IOMMU_PORT_INIT("L7_P17_JPGDEC_WDMA_0_U0", DISP_IOMMU, 7, 0x20, 17),
	MM_IOMMU_PORT_INIT("L7_P18_JPGDEC_BSDMA_0_U0", DISP_IOMMU, 7, 0x20, 18),
	MM_IOMMU_PORT_INIT("L7_P19_VENC_NBM_WDMA_U0", DISP_IOMMU, 7, 0x20, 19),
	MM_IOMMU_PORT_INIT("L7_P20_VENC_NBM_WDMA_LITE_U0", DISP_IOMMU, 7, 0x20, 20),
	MM_IOMMU_PORT_INIT("L7_P21_VENC_CUR_LUMA_U0", DISP_IOMMU, 7, 0x20, 21),
	MM_IOMMU_PORT_INIT("L7_P22_VENC_CUR_CHROMA_U0", DISP_IOMMU, 7, 0x20, 22),
	MM_IOMMU_PORT_INIT("L7_P23_VENC_REF_LUMA_U0", DISP_IOMMU, 7, 0x20, 23),
	MM_IOMMU_PORT_INIT("L7_P24_VENC_REF_CHROMA_U0", DISP_IOMMU, 7, 0x20, 24),
	MM_IOMMU_PORT_INIT("L7_P25_VENC_SUB_R_LUMA_U0", DISP_IOMMU, 7, 0x20, 25),
	MM_IOMMU_PORT_INIT("L7_P26_VENC_FCS_NBM_WDMA_U0", DISP_IOMMU, 7, 0x20, 26),
	MM_IOMMU_PORT_INIT("L7_P27_JPGDEC_WDMA_1_U0", DISP_IOMMU, 7, 0x20, 27),
	MM_IOMMU_PORT_INIT("L7_P28_JPGDEC_BSDMA_1_U0", DISP_IOMMU, 7, 0x20, 28),
	MM_IOMMU_PORT_INIT("L7_P29_JPGDEC_HUFF_OFFSET_1_U0", DISP_IOMMU, 7, 0x20, 29),
	MM_IOMMU_PORT_INIT("L7_P30_JPGDEC_HUFF_OFFSET_0_U0", DISP_IOMMU, 7, 0x20, 30),
	MM_IOMMU_PORT_INIT("L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0", DISP_IOMMU, 7, 0x20, 31),

	/* Larb8 */
	MM_IOMMU_PORT_INIT("L8_P0_VENC_RCPU_U0", MDP_IOMMU, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_P1_VENC_REC_U0", MDP_IOMMU, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_P2_VENC_BSDMA_U0", MDP_IOMMU, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_P3_VENC_SV_COMV_U0", MDP_IOMMU, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_P4_VENC_RD_COMV_U0", MDP_IOMMU, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_P5_VENC_NBM_RDMA_U0", MDP_IOMMU, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_P6_VENC_NBM_RDMA_LITE_U0", MDP_IOMMU, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_P7_JPGENC_Y_RDMA_U0", MDP_IOMMU, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_P8_JPGENC_C_RDMA_U0", MDP_IOMMU, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_P9_JPGENC_Q_TABLE_U0", MDP_IOMMU, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_P10_VENC_SUB_W_LUMA_U0", MDP_IOMMU, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_P11_VENC_FCS_NBM_RDMA_U0", MDP_IOMMU, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_P12_VENC_EC_WPP_BSDMA_U0", MDP_IOMMU, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_P13_VENC_EC_WPP_RDMA_U0", MDP_IOMMU, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_P14_VENC_DB_SYSRAM_WDMA_U0", MDP_IOMMU, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_P15_VENC_DB_SYSRAM_RDMA_U0", MDP_IOMMU, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_P16_JPGENC_BSDMA_U0", MDP_IOMMU, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_P17_JPGDEC_WDMA_0_U0", MDP_IOMMU, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_P18_JPGDEC_BSDMA_0_U0", MDP_IOMMU, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_P19_VENC_NBM_WDMA_U0", MDP_IOMMU, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_P20_VENC_NBM_WDMA_LITE_U0", MDP_IOMMU, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_P21_VENC_CUR_LUMA_U0", MDP_IOMMU, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_P22_VENC_CUR_CHROMA_U0", MDP_IOMMU, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_P23_VENC_REF_LUMA_U0", MDP_IOMMU, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_P24_VENC_REF_CHROMA_U0", MDP_IOMMU, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_P25_VENC_SUB_R_LUMA_U0", MDP_IOMMU, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_P26_VENC_FCS_NBM_WDMA_U0", MDP_IOMMU, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_P27_JPGDEC_WDMA_1_U0", MDP_IOMMU, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_P28_JPGDEC_BSDMA_1_U0", MDP_IOMMU, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_P29_JPGDEC_HUFF_OFFSET_1_U0", MDP_IOMMU, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_P30_JPGDEC_HUFF_OFFSET_0_U0", MDP_IOMMU, 8, 0x20, 30),
	MM_IOMMU_PORT_INIT("L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0", MDP_IOMMU, 8, 0x20, 31),

	/* Larb9 */
	MM_IOMMU_PORT_INIT("L9_P0_IMGI_T1_B", MDP_IOMMU, 9, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L9_P1_IMGI_T1_N_B", MDP_IOMMU, 9, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L9_P2_IMGCI_T1_B", MDP_IOMMU, 9, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L9_P3_IMGCI_T1_N_B", MDP_IOMMU, 9, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L9_P4_SMTI_T1_B", MDP_IOMMU, 9, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L9_P5_YUVO_T1_B", MDP_IOMMU, 9, 0x2E, 5),
	MM_IOMMU_PORT_INIT("L9_P6_YUVO_T1_N_B", MDP_IOMMU, 9, 0x2E, 6),
	MM_IOMMU_PORT_INIT("L9_P7_YUVCO_T1_B", MDP_IOMMU, 9, 0x2E, 7),
	MM_IOMMU_PORT_INIT("L9_P8_YUVO_T2_B", MDP_IOMMU, 9, 0x2E, 8),
	MM_IOMMU_PORT_INIT("L9_P9_YUVO_T3_B", MDP_IOMMU, 9, 0x2E, 9),
	MM_IOMMU_PORT_INIT("L9_P10_TNCSTO_T1_B", MDP_IOMMU, 9, 0x2E, 10),
	MM_IOMMU_PORT_INIT("L9_P11_TNCSTI_T1_B", MDP_IOMMU, 9, 0x2E, 11),
	MM_IOMMU_PORT_INIT("L9_P12_TNCSTI_T4_B", MDP_IOMMU, 9, 0x2E, 12),
	MM_IOMMU_PORT_INIT("L9_P13_RESERVED", MDP_IOMMU, 9, 0x2E, 13),
	MM_IOMMU_PORT_INIT("L9_P14_SMTO_T1_B", MDP_IOMMU, 9, 0x2E, 14),
	MM_IOMMU_PORT_INIT("L9_P15_TNCSO_T1_B", MDP_IOMMU, 9, 0x2E, 15),
	MM_IOMMU_PORT_INIT("L9_P16_RESERVED", MDP_IOMMU, 9, 0x2E, 16),
	MM_IOMMU_PORT_INIT("L9_P17_RESERVED", MDP_IOMMU, 9, 0x2E, 17),
	MM_IOMMU_PORT_INIT("L9_P18_RESERVED", MDP_IOMMU, 9, 0x2E, 18),
	MM_IOMMU_PORT_INIT("L9_P19_RESERVED", MDP_IOMMU, 9, 0x2E, 19),
	MM_IOMMU_PORT_INIT("L9_P20_RESERVED", MDP_IOMMU, 9, 0x2E, 20),
	MM_IOMMU_PORT_INIT("L9_P21_RESERVED", MDP_IOMMU, 9, 0x2E, 21),
	MM_IOMMU_PORT_INIT("L9_P22_RESERVED", MDP_IOMMU, 9, 0x2E, 22),
	MM_IOMMU_PORT_INIT("L9_P23_RESERVED", MDP_IOMMU, 9, 0x2E, 23),
	MM_IOMMU_PORT_INIT("L9_P24_RESERVED", MDP_IOMMU, 9, 0x2E, 24),
	MM_IOMMU_PORT_INIT("L9_P25_RESERVED", MDP_IOMMU, 9, 0x2E, 25),

	/* Larb10 */
	MM_IOMMU_PORT_INIT("L10_P0_IMGI_D1", DISP_IOMMU, 10, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L10_P1_IMGCI_D1", DISP_IOMMU, 10, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L10_P2_IMGCI_D1_N", DISP_IOMMU, 10, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L10_P3_DMGI_D1", DISP_IOMMU, 10, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L10_P4_RECI_D1", DISP_IOMMU, 10, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L10_P5_TNRAIMI_D1", DISP_IOMMU, 10, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L10_P6_RECI_D3", DISP_IOMMU, 10, 0x2A, 6),
	MM_IOMMU_PORT_INIT("L10_P7_RECBI_D2", DISP_IOMMU, 10, 0x2A, 7),
	MM_IOMMU_PORT_INIT("L10_P8_TNRWI_D1", DISP_IOMMU, 10, 0x2A, 8),
	MM_IOMMU_PORT_INIT("L10_P9_TNRCI_D1", DISP_IOMMU, 10, 0x2A, 9),
	MM_IOMMU_PORT_INIT("L10_P10_SMTI_D1", DISP_IOMMU, 10, 0x2A, 10),
	MM_IOMMU_PORT_INIT("L10_P11_SMTCI_D1", DISP_IOMMU, 10, 0x2A, 11),
	MM_IOMMU_PORT_INIT("L10_P12_IMG4O_D1", DISP_IOMMU, 10, 0x2A, 12),
	MM_IOMMU_PORT_INIT("L10_P13_IMG4CO_D1", DISP_IOMMU, 10, 0x2A, 13),
	MM_IOMMU_PORT_INIT("L10_P14_TNRMO_D1", DISP_IOMMU, 10, 0x2A, 14),
	MM_IOMMU_PORT_INIT("L10_P15_SMTO_D1", DISP_IOMMU, 10, 0x2A, 15),
	MM_IOMMU_PORT_INIT("L10_P16_SMTCO_D1", DISP_IOMMU, 10, 0x2A, 16),
	MM_IOMMU_PORT_INIT("L10_P17_TNRSI_D1", DISP_IOMMU, 10, 0x2A, 17),
	MM_IOMMU_PORT_INIT("L10_P18_TNRSO_D1", DISP_IOMMU, 10, 0x2A, 18),
	MM_IOMMU_PORT_INIT("L10_P19_RESERVED", DISP_IOMMU, 10, 0x2A, 19),
	MM_IOMMU_PORT_INIT("L10_P20_RESERVED", DISP_IOMMU, 10, 0x2A, 20),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("L11_P0_WPE_RDMA_0", MDP_IOMMU, 11, 0x29, 0),
	MM_IOMMU_PORT_INIT("L11_P1_WPE_RDMA_1", MDP_IOMMU, 11, 0x29, 1),
	MM_IOMMU_PORT_INIT("L11_P2_WPE_RDMA_2", MDP_IOMMU, 11, 0x29, 2),
	MM_IOMMU_PORT_INIT("L11_P3_PIMGI_P1", MDP_IOMMU, 11, 0x29, 3),
	MM_IOMMU_PORT_INIT("L11_P4_PIMGBI_P1", MDP_IOMMU, 11, 0x29, 4),
	MM_IOMMU_PORT_INIT("L11_P5_WPE_WDMA_0", MDP_IOMMU, 11, 0x29, 5),
	MM_IOMMU_PORT_INIT("L11_P6_WROT_P1", MDP_IOMMU, 11, 0x29, 6),
	MM_IOMMU_PORT_INIT("L11_P7_TCCSO_P1", MDP_IOMMU, 11, 0x29, 7),
	MM_IOMMU_PORT_INIT("L11_P8_RESERVED", MDP_IOMMU, 11, 0x29, 8),
	MM_IOMMU_PORT_INIT("L11_P9_RESERVED", MDP_IOMMU, 11, 0x29, 9),
	MM_IOMMU_PORT_INIT("L11_P10_RESERVED", MDP_IOMMU, 11, 0x29, 10),
	MM_IOMMU_PORT_INIT("L11_P11_RESERVED", MDP_IOMMU, 11, 0x29, 11),

	/* Larb12 */
	MM_IOMMU_PORT_INIT("L12_P0_FDVT_RDA_0", DISP_IOMMU, 12, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L12_P1_FDVT_WRA_0", DISP_IOMMU, 12, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L12_P2_ME_RDMA_0", DISP_IOMMU, 12, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L12_P3_ME_WDMA_0", DISP_IOMMU, 12, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L12_P4_MEMMG_RDMA_0", DISP_IOMMU, 12, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L12_P5_MEMMG_WDMA_0", DISP_IOMMU, 12, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L12_P6_RESERVED", DISP_IOMMU, 12, 0x2D, 6),
	MM_IOMMU_PORT_INIT("L12_P7_RESERVED", DISP_IOMMU, 12, 0x2D, 7),
	MM_IOMMU_PORT_INIT("L12_P8_RESERVED", DISP_IOMMU, 12, 0x2D, 8),
	MM_IOMMU_PORT_INIT("L12_P9_RESERVED", DISP_IOMMU, 12, 0x2D, 9),
	MM_IOMMU_PORT_INIT("L12_P10_RESERVED", DISP_IOMMU, 12, 0x2D, 10),
	MM_IOMMU_PORT_INIT("L12_P11_RESERVED", DISP_IOMMU, 12, 0x2D, 11),

	/* Larb13 for DISP */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", DISP_IOMMU, 13, 0x35, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", DISP_IOMMU, 13, 0x35, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", DISP_IOMMU, 13, 0x35, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", DISP_IOMMU, 13, 0x35, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED", DISP_IOMMU, 13, 0x35, 4),

	/* Larb13 for MDP */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", MDP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", MDP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", MDP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", MDP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED", MDP_IOMMU, 13, 0x30, 4),

	/* Larb14 for DISP */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", DISP_IOMMU, 14, 0x36, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", DISP_IOMMU, 14, 0x36, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", DISP_IOMMU, 14, 0x36, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED", DISP_IOMMU, 14, 0x36, 3),

	/* Larb14 for MDP */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", MDP_IOMMU, 14, 0x3C, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", MDP_IOMMU, 14, 0x3C, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", MDP_IOMMU, 14, 0x3C, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED", MDP_IOMMU, 14, 0x3C, 3),

	/* Larb15 */
	MM_IOMMU_PORT_INIT("L15_P0_VIPI_D1", MDP_IOMMU, 15, 0x28, 0),
	MM_IOMMU_PORT_INIT("L15_P1_VIPI_D1_N", MDP_IOMMU, 15, 0x28, 1),
	MM_IOMMU_PORT_INIT("L15_P2_RESERVED", MDP_IOMMU, 15, 0x28, 2),
	MM_IOMMU_PORT_INIT("L15_P3_IMG3O_D1", MDP_IOMMU, 15, 0x28, 3),
	MM_IOMMU_PORT_INIT("L15_P4_IMG3CO_D1", MDP_IOMMU, 15, 0x28, 4),
	MM_IOMMU_PORT_INIT("L15_P5_IMG2O_D1", MDP_IOMMU, 15, 0x28, 5),
	MM_IOMMU_PORT_INIT("L15_P6_RESERVED", MDP_IOMMU, 15, 0x28, 6),
	MM_IOMMU_PORT_INIT("L15_P7_RESERVED", MDP_IOMMU, 15, 0x28, 7),
	MM_IOMMU_PORT_INIT("L15_P8_RESERVED", MDP_IOMMU, 15, 0x28, 8),
	MM_IOMMU_PORT_INIT("L15_P9_RESERVED", MDP_IOMMU, 15, 0x28, 9),
	MM_IOMMU_PORT_INIT("L15_P10_RESERVED", MDP_IOMMU, 15, 0x28, 10),
	MM_IOMMU_PORT_INIT("L15_P11_TNCSTI_D1", MDP_IOMMU, 15, 0x28, 11),
	MM_IOMMU_PORT_INIT("L15_P12_TNCSTI_D4", MDP_IOMMU, 15, 0x28, 12),
	MM_IOMMU_PORT_INIT("L15_P13_EECSI_D1", MDP_IOMMU, 15, 0x28, 13),
	MM_IOMMU_PORT_INIT("L15_P14_SNRCSI_D1", MDP_IOMMU, 15, 0x28, 14),
	MM_IOMMU_PORT_INIT("L15_P15_CSMCSI_D1", MDP_IOMMU, 15, 0x28, 15),
	MM_IOMMU_PORT_INIT("L15_P16_SMTI_D4", MDP_IOMMU, 15, 0x28, 16),
	MM_IOMMU_PORT_INIT("L15_P17_SMTI_D6", MDP_IOMMU, 15, 0x28, 17),
	MM_IOMMU_PORT_INIT("L15_P18_BOKMI_D1", MDP_IOMMU, 15, 0x28, 18),
	MM_IOMMU_PORT_INIT("L15_P19_BOKMO_D1", MDP_IOMMU, 15, 0x28, 19),
	MM_IOMMU_PORT_INIT("L15_P20_BOKPYI_D1", MDP_IOMMU, 15, 0x28, 20),
	MM_IOMMU_PORT_INIT("L15_P21_CNRO_D1", MDP_IOMMU, 15, 0x28, 21),
	MM_IOMMU_PORT_INIT("L15_P22_TNCO_D1", MDP_IOMMU, 15, 0x28, 22),
	MM_IOMMU_PORT_INIT("L15_P23_TNCSO_D1", MDP_IOMMU, 15, 0x28, 23),
	MM_IOMMU_PORT_INIT("L15_P24_TNCSTO_D1", MDP_IOMMU, 15, 0x28, 24),
	MM_IOMMU_PORT_INIT("L15_P25_SMTO_D4", MDP_IOMMU, 15, 0x28, 25),
	MM_IOMMU_PORT_INIT("L15_P26_SMTO_D6", MDP_IOMMU, 15, 0x28, 26),
	MM_IOMMU_PORT_INIT("L15_P27_RESERVED", MDP_IOMMU, 15, 0x28, 27),
	MM_IOMMU_PORT_INIT("L15_P28_RESERVED", MDP_IOMMU, 15, 0x28, 28),

	/* Larb16 */
	MM_IOMMU_PORT_INIT("L16_P0_CQI_R1_U0", DISP_IOMMU, 16, 0x30, 0),
	MM_IOMMU_PORT_INIT("L16_P1_RAWI_R2_U0", DISP_IOMMU, 16, 0x30, 1),
	MM_IOMMU_PORT_INIT("L16_P2_RAWI_R3_U0", DISP_IOMMU, 16, 0x30, 2),
	MM_IOMMU_PORT_INIT("L16_P3_RAWI_R4_U0", DISP_IOMMU, 16, 0x30, 3),
	MM_IOMMU_PORT_INIT("L16_P4_RAWI_R5_U0", DISP_IOMMU, 16, 0x30, 4),
	MM_IOMMU_PORT_INIT("L16_P5_IMGO_R1_U0", DISP_IOMMU, 16, 0x30, 5),
	MM_IOMMU_PORT_INIT("L16_P6_IMGO_R2_U0", DISP_IOMMU, 16, 0x30, 6),
	MM_IOMMU_PORT_INIT("L16_P7_FPRI_R1_U0", DISP_IOMMU, 16, 0x30, 7),
	MM_IOMMU_PORT_INIT("L16_P8_BPCI_R1_U0", DISP_IOMMU, 16, 0x30, 8),
	MM_IOMMU_PORT_INIT("L16_P9_BPCI_R4_U0", DISP_IOMMU, 16, 0x30, 9),
	MM_IOMMU_PORT_INIT("L16_P10_LSCI_R1_U0", DISP_IOMMU, 16, 0x30, 10),
	MM_IOMMU_PORT_INIT("L16_P11_UFEO_R1_U0", DISP_IOMMU, 16, 0x30, 11),
	MM_IOMMU_PORT_INIT("L16_P12_LTMSO_R1_U0", DISP_IOMMU, 16, 0x30, 12),
	MM_IOMMU_PORT_INIT("L16_P13_DRZB2NO_R1_U0", DISP_IOMMU, 16, 0x30, 13),
	MM_IOMMU_PORT_INIT("L16_P14_AFO_R1_U0", DISP_IOMMU, 16, 0x30, 14),
	MM_IOMMU_PORT_INIT("L16_P15_AAO_R1_U0", DISP_IOMMU, 16, 0x30, 15),
	MM_IOMMU_PORT_INIT("L16_P16_RESERVED", DISP_IOMMU, 16, 0x30, 16),

	/* Larb17 for DISP */
	MM_IOMMU_PORT_INIT("L17_P0_YUVO_R1_U0", DISP_IOMMU, 17, 0x39, 0),
	MM_IOMMU_PORT_INIT("L17_P1_YUVO_R3_U0", DISP_IOMMU, 17, 0x39, 1),
	MM_IOMMU_PORT_INIT("L17_P2_YUVO_R2_U0", DISP_IOMMU, 17, 0x39, 2),
	MM_IOMMU_PORT_INIT("L17_P3_YUVO_R5_U0", DISP_IOMMU, 17, 0x39, 3),
	MM_IOMMU_PORT_INIT("L17_P4_RGBWI_R1_U0", DISP_IOMMU, 17, 0x39, 4),
	MM_IOMMU_PORT_INIT("L17_P5_TCYSO_R1_U0", DISP_IOMMU, 17, 0x39, 5),
	MM_IOMMU_PORT_INIT("L17_P6_DRZHNO_R3_U0", DISP_IOMMU, 17, 0x39, 6),
	MM_IOMMU_PORT_INIT("L17_P7_RESERVED", DISP_IOMMU, 17, 0x39, 7),

	/* Larb17 for MDP */
	MM_IOMMU_PORT_INIT("L17_P0_YUVO_R1_U0", MDP_IOMMU, 17, 0x32, 0),
	MM_IOMMU_PORT_INIT("L17_P1_YUVO_R3_U0", MDP_IOMMU, 17, 0x32, 1),
	MM_IOMMU_PORT_INIT("L17_P2_YUVO_R2_U0", MDP_IOMMU, 17, 0x32, 2),
	MM_IOMMU_PORT_INIT("L17_P3_YUVO_R5_U0", MDP_IOMMU, 17, 0x32, 3),
	MM_IOMMU_PORT_INIT("L17_P4_RGBWI_R1_U0", MDP_IOMMU, 17, 0x32, 4),
	MM_IOMMU_PORT_INIT("L17_P5_TCYSO_R1_U0", MDP_IOMMU, 17, 0x32, 5),
	MM_IOMMU_PORT_INIT("L17_P6_DRZHNO_R3_U0", MDP_IOMMU, 17, 0x32, 6),
	MM_IOMMU_PORT_INIT("L17_P7_RESERVED", MDP_IOMMU, 17, 0x32, 7),

	/* Larb18 */
	MM_IOMMU_PORT_INIT("L18_P0_IMGADL_0_IPUI_E1", MDP_IOMMU, 18, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L18_P1_RESERVED", MDP_IOMMU, 18, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L18_P2_RESERVED", MDP_IOMMU, 18, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L18_P3_RESERVED", MDP_IOMMU, 18, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L18_P4_RESERVED", MDP_IOMMU, 18, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L18_P5_RESERVED", MDP_IOMMU, 18, 0x2A, 5),

	/* Larb19 */
	MM_IOMMU_PORT_INIT("L19_P0_FUS_LA_WDMA", DISP_IOMMU, 19, 0x34, 0),
	MM_IOMMU_PORT_INIT("L19_P1_FUS_LA_RDMA", DISP_IOMMU, 19, 0x34, 1),
	MM_IOMMU_PORT_INIT("L19_P2_FUS_YC_WDMA", DISP_IOMMU, 19, 0x34, 2),
	MM_IOMMU_PORT_INIT("L19_P3_FUS_YC_RDMA", DISP_IOMMU, 19, 0x34, 3),
	MM_IOMMU_PORT_INIT("L19_P4_DVS_RDMA", DISP_IOMMU, 19, 0x34, 4),
	MM_IOMMU_PORT_INIT("L19_P5_DVS_WDMA", DISP_IOMMU, 19, 0x34, 5),
	MM_IOMMU_PORT_INIT("L19_P6_DVP_RDMA", DISP_IOMMU, 19, 0x34, 6),
	MM_IOMMU_PORT_INIT("L19_P7_DVP_WDMA", DISP_IOMMU, 19, 0x34, 7),
	MM_IOMMU_PORT_INIT("L19_P8_DHZE_RDMA", DISP_IOMMU, 19, 0x34, 8),
	MM_IOMMU_PORT_INIT("L19_P9_DHZE_WDMA", DISP_IOMMU, 19, 0x34, 9),
	MM_IOMMU_PORT_INIT("L19_P10_DVGF_R", DISP_IOMMU, 19, 0x34, 10),
	MM_IOMMU_PORT_INIT("L19_P11_DVGF_W", DISP_IOMMU, 19, 0x34, 11),

	/* Larb20 */
	MM_IOMMU_PORT_INIT("L20_P0_DISP1_OVL0_2L_HDR", MDP_IOMMU, 20, 0x8, 0),
	MM_IOMMU_PORT_INIT("L20_P1_DISP1_OVL0_2L_RDMA0", MDP_IOMMU, 20, 0x8, 1),
	MM_IOMMU_PORT_INIT("L20_P2_DISP1_OVL1_2L_RDMA1", MDP_IOMMU, 20, 0x8, 2),
	MM_IOMMU_PORT_INIT("L20_P3_DISP1_OVL2_2L_HDR", MDP_IOMMU, 20, 0x8, 3),
	MM_IOMMU_PORT_INIT("L20_P4_DISP1_OVL2_2L_RDMA0", MDP_IOMMU, 20, 0x8, 4),
	MM_IOMMU_PORT_INIT("L20_P5_DISP1_OVL3_2L_RDMA1", MDP_IOMMU, 20, 0x8, 5),
	MM_IOMMU_PORT_INIT("L20_P6_DISP1_WDMA0", MDP_IOMMU, 20, 0x8, 6),
	MM_IOMMU_PORT_INIT("L20_P7_DISP1_FAKE0", MDP_IOMMU, 20, 0x8, 7),

	/* Larb21 */
	MM_IOMMU_PORT_INIT("L21_P0_DISP1_OVL0_2L_RDMA1", DISP_IOMMU, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_P1_DISP1_OVL1_2L_HDR", DISP_IOMMU, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_P2_DISP1_OVL1_2L_RDMA0", DISP_IOMMU, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_P3_DISP1_OVL2_2L_RDMA1", DISP_IOMMU, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_P4_DISP1_OVL3_2L_HDR", DISP_IOMMU, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("L21_P5_DISP1_OVL3_2L_RDMA0", DISP_IOMMU, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("L21_P6_DISP1_WDMA2", DISP_IOMMU, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("L21_P7_DISP1_FAKE1", DISP_IOMMU, 21, 0x8, 7),

	/* Larb22 */
	MM_IOMMU_PORT_INIT("L22_P0_WPE_RDMA_0", DISP_IOMMU, 22, 0x28, 0),
	MM_IOMMU_PORT_INIT("L22_P1_WPE_RDMA_1", DISP_IOMMU, 22, 0x28, 1),
	MM_IOMMU_PORT_INIT("L22_P2_WPE_RDMA_2", DISP_IOMMU, 22, 0x28, 2),
	MM_IOMMU_PORT_INIT("L22_P3_PIMGI_P1", DISP_IOMMU, 22, 0x28, 3),
	MM_IOMMU_PORT_INIT("L22_P4_PIMGBI_P1", DISP_IOMMU, 22, 0x28, 4),
	MM_IOMMU_PORT_INIT("L22_P5_WPE_WDMA_0", DISP_IOMMU, 22, 0x28, 5),
	MM_IOMMU_PORT_INIT("L22_P6_WROT_P1", DISP_IOMMU, 22, 0x28, 6),
	MM_IOMMU_PORT_INIT("L22_P7_TCCSO_P1", DISP_IOMMU, 22, 0x28, 7),
	MM_IOMMU_PORT_INIT("L22_P8_RESERVED", DISP_IOMMU, 22, 0x28, 8),
	MM_IOMMU_PORT_INIT("L22_P9_RESERVED", DISP_IOMMU, 22, 0x28, 9),
	MM_IOMMU_PORT_INIT("L22_P10_RESERVED", DISP_IOMMU, 22, 0x28, 10),
	MM_IOMMU_PORT_INIT("L22_P11_RESERVED", DISP_IOMMU, 22, 0x28, 11),

	/* Larb23 */
	MM_IOMMU_PORT_INIT("L23_P0_WPE_RDMA_0", MDP_IOMMU, 23, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L23_P1_WPE_RDMA_1", MDP_IOMMU, 23, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L23_P2_WPE_RDMA_2", MDP_IOMMU, 23, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L23_P3_PIMGI_P1", MDP_IOMMU, 23, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L23_P4_PIMGBI_P1", MDP_IOMMU, 23, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L23_P5_WPE_WDMA_0", MDP_IOMMU, 23, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L23_P6_WROT_P1", MDP_IOMMU, 23, 0x2D, 6),
	MM_IOMMU_PORT_INIT("L23_P7_TCCSO_P1", MDP_IOMMU, 23, 0x2D, 7),
	MM_IOMMU_PORT_INIT("L23_P8_RESERVED", MDP_IOMMU, 23, 0x2D, 8),
	MM_IOMMU_PORT_INIT("L23_P9_RESERVED", MDP_IOMMU, 23, 0x2D, 9),
	MM_IOMMU_PORT_INIT("L23_P10_RESERVED", MDP_IOMMU, 23, 0x2D, 10),
	MM_IOMMU_PORT_INIT("L23_P11_RESERVED", MDP_IOMMU, 23, 0x2D, 11),

	/* larb24--dummy */

	/* Larb25 */
	MM_IOMMU_PORT_INIT("L25_P0_MRAW0_CQ1_M1", DISP_IOMMU, 25, 0x33, 0),
	MM_IOMMU_PORT_INIT("L25_P1_MRAW0_IMGBO_M1", DISP_IOMMU, 25, 0x33, 1),
	MM_IOMMU_PORT_INIT("L25_P2_MRAW2_CQ1_M1", DISP_IOMMU, 25, 0x33, 2),
	MM_IOMMU_PORT_INIT("L25_P3_MRAW2_IMGBO_M1", DISP_IOMMU, 25, 0x33, 3),
	MM_IOMMU_PORT_INIT("L25_P4_PDAI_A_0", DISP_IOMMU, 25, 0x33, 4),
	MM_IOMMU_PORT_INIT("L25_P5_PDAI_A_1", DISP_IOMMU, 25, 0x33, 5),
	MM_IOMMU_PORT_INIT("L25_P6_PDAI_A_2", DISP_IOMMU, 25, 0x33, 6),
	MM_IOMMU_PORT_INIT("L25_P7_PDAI_A_3", DISP_IOMMU, 25, 0x33, 7),
	MM_IOMMU_PORT_INIT("L25_P8_PDAI_A_4", DISP_IOMMU, 25, 0x33, 8),
	MM_IOMMU_PORT_INIT("L25_P9_PDAI_A_0", DISP_IOMMU, 25, 0x33, 9),
	MM_IOMMU_PORT_INIT("L25_P10_MRAW0_IMGBO_M1", DISP_IOMMU, 25, 0x33, 10),
	MM_IOMMU_PORT_INIT("L25_P11_MRAW2_IMGBO_M1", DISP_IOMMU, 25, 0x33, 11),
	MM_IOMMU_PORT_INIT("L25_P12_MRAW_R_0", DISP_IOMMU, 25, 0x33, 12),
	MM_IOMMU_PORT_INIT("L25_P13_MRAW_R_1", DISP_IOMMU, 25, 0x33, 13),

	/* Larb26 */
	MM_IOMMU_PORT_INIT("L26_P0_MRAW1_CQ1_M1", MDP_IOMMU, 26, 0x34, 0),
	MM_IOMMU_PORT_INIT("L26_P1_MRAW1_IMGBO_M1", MDP_IOMMU, 26, 0x34, 1),
	MM_IOMMU_PORT_INIT("L26_P2_MRAW3_CQ1_M1", MDP_IOMMU, 26, 0x34, 2),
	MM_IOMMU_PORT_INIT("L26_P3_MRAW3_IMGBO_M1", MDP_IOMMU, 26, 0x34, 3),
	MM_IOMMU_PORT_INIT("L26_P4_PDAI_B_0", MDP_IOMMU, 26, 0x34, 4),
	MM_IOMMU_PORT_INIT("L26_P5_PDAI_B_1", MDP_IOMMU, 26, 0x34, 5),
	MM_IOMMU_PORT_INIT("L26_P6_PDAI_B_2", MDP_IOMMU, 26, 0x34, 6),
	MM_IOMMU_PORT_INIT("L26_P7_PDAI_B_3", MDP_IOMMU, 26, 0x34, 7),
	MM_IOMMU_PORT_INIT("L26_P8_PDAI_B_4", MDP_IOMMU, 26, 0x34, 8),
	MM_IOMMU_PORT_INIT("L26_P9_PDAI_B_0", MDP_IOMMU, 26, 0x34, 9),
	MM_IOMMU_PORT_INIT("L26_P10_MRAW1_IMGBO_M1", MDP_IOMMU, 26, 0x34, 10),
	MM_IOMMU_PORT_INIT("L26_P11_MRAW3_IMGBO_M1", MDP_IOMMU, 26, 0x34, 11),
	MM_IOMMU_PORT_INIT("L26_P12_MRAW_R_0", MDP_IOMMU, 26, 0x34, 12),
	MM_IOMMU_PORT_INIT("L26_P13_MRAW_R_1", MDP_IOMMU, 26, 0x34, 13),

	/* Larb27 */
	MM_IOMMU_PORT_INIT("L27_P0_ADL_IPUI", MDP_IOMMU, 27, 0x35, 0),
	MM_IOMMU_PORT_INIT("L27_P1_ADL_IPUO", MDP_IOMMU, 27, 0x35, 1),
	MM_IOMMU_PORT_INIT("L27_P2_ADL_IPU3O", MDP_IOMMU, 27, 0x35, 2),
	MM_IOMMU_PORT_INIT("L27_P3_UISP_CQI_U1", MDP_IOMMU, 27, 0x35, 3),
	MM_IOMMU_PORT_INIT("L27_P4_UISP_IMGO_U1", MDP_IOMMU, 27, 0x35, 4),
	MM_IOMMU_PORT_INIT("L27_P5_UISP_YUVO_U1", MDP_IOMMU, 27, 0x35, 5),
	MM_IOMMU_PORT_INIT("L27_P6_UISP_R_0", MDP_IOMMU, 27, 0x35, 6),
	MM_IOMMU_PORT_INIT("L27_P7_UISP_R_0", MDP_IOMMU, 27, 0x35, 7),

	/* Larb28 */
	MM_IOMMU_PORT_INIT("L28_P0_IMGI_T1_A", DISP_IOMMU, 28, 0x29, 0),
	MM_IOMMU_PORT_INIT("L28_P1_IMGI_T1_N_A", DISP_IOMMU, 28, 0x29, 1),
	MM_IOMMU_PORT_INIT("L28_P2_IMGCI_T1_A", DISP_IOMMU, 28, 0x29, 2),
	MM_IOMMU_PORT_INIT("L28_P3_IMGCI_T1_N_A", DISP_IOMMU, 28, 0x29, 3),
	MM_IOMMU_PORT_INIT("L28_P4_YUVO_T1_A", DISP_IOMMU, 28, 0x29, 4),
	MM_IOMMU_PORT_INIT("L28_P5_YUVO_T1_N_A", DISP_IOMMU, 28, 0x29, 5),
	MM_IOMMU_PORT_INIT("L28_P6_YUVO_T2_A", DISP_IOMMU, 28, 0x29, 6),
	MM_IOMMU_PORT_INIT("L28_P7_YUVO_T3_A", DISP_IOMMU, 28, 0x29, 7),
	MM_IOMMU_PORT_INIT("L28_P8_RESERVED", DISP_IOMMU, 28, 0x29, 8),
	MM_IOMMU_PORT_INIT("L28_P9_RESERVED", DISP_IOMMU, 28, 0x29, 9),
	MM_IOMMU_PORT_INIT("L28_P10_RESERVED", DISP_IOMMU, 28, 0x29, 10),
	MM_IOMMU_PORT_INIT("L28_P11_RESERVED", DISP_IOMMU, 28, 0x29, 11),
	MM_IOMMU_PORT_INIT("L28_P12_SMTI_T1_A", DISP_IOMMU, 28, 0x29, 12),
	MM_IOMMU_PORT_INIT("L28_P13_SMTI_T4_A", DISP_IOMMU, 28, 0x29, 13),
	MM_IOMMU_PORT_INIT("L28_P14_TNCSTI_T1_A", DISP_IOMMU, 28, 0x29, 14),
	MM_IOMMU_PORT_INIT("L28_P15_TNCSTI_T4_A", DISP_IOMMU, 28, 0x29, 15),
	MM_IOMMU_PORT_INIT("L28_P16_LTMSTI_T1_A", DISP_IOMMU, 28, 0x29, 16),
	MM_IOMMU_PORT_INIT("L28_P17_YUVCO_T1_A", DISP_IOMMU, 28, 0x29, 17),
	MM_IOMMU_PORT_INIT("L28_P18_TNCSTO_T1_A", DISP_IOMMU, 28, 0x29, 18),
	MM_IOMMU_PORT_INIT("L28_P19_RESERVED", DISP_IOMMU, 28, 0x29, 19),
	MM_IOMMU_PORT_INIT("L28_P20_RESERVED", DISP_IOMMU, 28, 0x29, 20),
	MM_IOMMU_PORT_INIT("L28_P21_TNCSO_T1_A", DISP_IOMMU, 28, 0x29, 21),
	MM_IOMMU_PORT_INIT("L28_P22_SMTO_T1_A", DISP_IOMMU, 28, 0x29, 22),
	MM_IOMMU_PORT_INIT("L28_P23_SMTO_T4_A", DISP_IOMMU, 28, 0x29, 23),
	MM_IOMMU_PORT_INIT("L28_P24_LTMSO_T1_A", DISP_IOMMU, 28, 0x29, 24),
	MM_IOMMU_PORT_INIT("L28_P25_RESERVED", DISP_IOMMU, 28, 0x29, 25),
	MM_IOMMU_PORT_INIT("L28_P26_RESERVED", DISP_IOMMU, 28, 0x29, 26),

	/* Larb29 for DISP */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_CQI_E2", DISP_IOMMU, 29, 0x37, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_CQI_E3", DISP_IOMMU, 29, 0x37, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_CQI_E4", DISP_IOMMU, 29, 0x37, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_CQI_E5", DISP_IOMMU, 29, 0x37, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_E2_WDMA", DISP_IOMMU, 29, 0x37, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_E3_WDMA", DISP_IOMMU, 29, 0x37, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E4_WDMA", DISP_IOMMU, 29, 0x37, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_E5_WDMA", DISP_IOMMU, 29, 0x37, 7),
	MM_IOMMU_PORT_INIT("L29_P8_CAMSV_R_0", DISP_IOMMU, 29, 0x37, 8),
	MM_IOMMU_PORT_INIT("L29_P9_CAMSV_R_1", DISP_IOMMU, 29, 0x37, 9),

	/* Larb29 for MDP */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_CQI_E2", MDP_IOMMU, 29, 0x36, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_CQI_E3", MDP_IOMMU, 29, 0x36, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_CQI_E4", MDP_IOMMU, 29, 0x36, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_CQI_E5", MDP_IOMMU, 29, 0x36, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_E2_WDMA", MDP_IOMMU, 29, 0x36, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_E3_WDMA", MDP_IOMMU, 29, 0x36, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E4_WDMA", MDP_IOMMU, 29, 0x36, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_E5_WDMA", MDP_IOMMU, 29, 0x36, 7),
	MM_IOMMU_PORT_INIT("L29_P8_CAMSV_R_0", MDP_IOMMU, 29, 0x36, 8),
	MM_IOMMU_PORT_INIT("L29_P9_CAMSV_R_1", MDP_IOMMU, 29, 0x36, 9),

	/* Larb30 */
	MM_IOMMU_PORT_INIT("L30_P0_CCUI_0", MDP_IOMMU, 30, 0x38, 0),
	MM_IOMMU_PORT_INIT("L30_P1_CCUO_0", MDP_IOMMU, 30, 0x38, 1),
	MM_IOMMU_PORT_INIT("L30_P2_CCUI_1", MDP_IOMMU, 30, 0x38, 2),
	MM_IOMMU_PORT_INIT("L30_P3_CCUO_1", MDP_IOMMU, 30, 0x38, 3),

	/* larb31--dummy */

	/* Larb32 */
	MM_IOMMU_PORT_INIT("L32_P0_DISP_POSTMASK0", MDP_IOMMU, 32, 0x1, 0),
	MM_IOMMU_PORT_INIT("L32_P1_DISP_MDP_RDMA0", MDP_IOMMU, 32, 0x1, 1),
	MM_IOMMU_PORT_INIT("L32_P2_DISP_ODDMR0_DMRR", MDP_IOMMU, 32, 0x1, 2),
	MM_IOMMU_PORT_INIT("L32_P3_DISP_ODDMR0_ODR", MDP_IOMMU, 32, 0x1, 3),
	MM_IOMMU_PORT_INIT("L32_P4_DISP_ODDMR0_ODW", MDP_IOMMU, 32, 0x1, 4),
	MM_IOMMU_PORT_INIT("L32_P5_DISP_WDMA1", MDP_IOMMU, 32, 0x1, 5),
	MM_IOMMU_PORT_INIT("L32_P6_DISP_UFBC_WDMA1", MDP_IOMMU, 32, 0x1, 6),

	/* Larb33 */
	MM_IOMMU_PORT_INIT("L33_P0_DISP_POSTMASK0", DISP_IOMMU, 33, 0x9, 0),
	MM_IOMMU_PORT_INIT("L33_P1_DISP_MDP_RDMA0", DISP_IOMMU, 33, 0x9, 1),
	MM_IOMMU_PORT_INIT("L33_P2_DISP_ODDMR0_DMRR", DISP_IOMMU, 33, 0x9, 2),
	MM_IOMMU_PORT_INIT("L33_P3_DISP_ODDMR0_ODR", DISP_IOMMU, 33, 0x9, 3),
	MM_IOMMU_PORT_INIT("L33_P4_DISP_ODDMR0_ODW", DISP_IOMMU, 33, 0x9, 4),
	MM_IOMMU_PORT_INIT("L33_P5_DISP_WDMA1", DISP_IOMMU, 33, 0x9, 5),
	MM_IOMMU_PORT_INIT("L33_P6_DISP_UFBC_WDMA1", DISP_IOMMU, 33, 0x9, 6),

	/* Larb34 */
	MM_IOMMU_PORT_INIT("L34_P0_YUVO_R1_U0", DISP_IOMMU, 34, 0x32, 0),
	MM_IOMMU_PORT_INIT("L34_P1_YUVO_R3_U0", DISP_IOMMU, 34, 0x32, 1),
	MM_IOMMU_PORT_INIT("L34_P2_YUVO_R2_U0", DISP_IOMMU, 34, 0x32, 2),
	MM_IOMMU_PORT_INIT("L34_P3_YUVO_R5_U0", DISP_IOMMU, 34, 0x32, 3),
	MM_IOMMU_PORT_INIT("L34_P4_RGBWI_R1_U0", DISP_IOMMU, 34, 0x32, 4),
	MM_IOMMU_PORT_INIT("L34_P5_TCYSO_R1_U0", DISP_IOMMU, 34, 0x32, 5),
	MM_IOMMU_PORT_INIT("L34_P6_DRZHNO_R3_U0", DISP_IOMMU, 34, 0x32, 6),
	MM_IOMMU_PORT_INIT("L34_P6_RESERVED", DISP_IOMMU, 34, 0x32, 7),

	/* Larb35 */
	MM_IOMMU_PORT_INIT("L35_P0_YUVO_R1_U0", MDP_IOMMU, 35, 0x33, 0),
	MM_IOMMU_PORT_INIT("L35_P1_YUVO_R3_U0", MDP_IOMMU, 35, 0x33, 1),
	MM_IOMMU_PORT_INIT("L35_P2_YUVO_R2_U0", MDP_IOMMU, 35, 0x33, 2),
	MM_IOMMU_PORT_INIT("L35_P3_YUVO_R5_U0", MDP_IOMMU, 35, 0x33, 3),
	MM_IOMMU_PORT_INIT("L35_P4_RGBWI_R1_U0", MDP_IOMMU, 35, 0x33, 4),
	MM_IOMMU_PORT_INIT("L35_P5_TCYSO_R1_U0", MDP_IOMMU, 35, 0x33, 5),
	MM_IOMMU_PORT_INIT("L35_P6_DRZHNO_R3_U0", MDP_IOMMU, 35, 0x33, 6),
	MM_IOMMU_PORT_INIT("L35_P6_RESERVED", MDP_IOMMU, 35, 0x33, 7),

	/* Larb36 */
	MM_IOMMU_PORT_INIT("L36_P0_CQI_R1_U0", MDP_IOMMU, 36, 0x31, 0),
	MM_IOMMU_PORT_INIT("L36_P1_RAWI_R2_U0", MDP_IOMMU, 36, 0x31, 1),
	MM_IOMMU_PORT_INIT("L36_P2_RAWI_R3_U0", MDP_IOMMU, 36, 0x31, 2),
	MM_IOMMU_PORT_INIT("L36_P3_RAWI_R4_U0", MDP_IOMMU, 36, 0x31, 3),
	MM_IOMMU_PORT_INIT("L36_P4_RAWI_R5_U0", MDP_IOMMU, 36, 0x31, 4),
	MM_IOMMU_PORT_INIT("L36_P5_IMGO_R1_U0", MDP_IOMMU, 36, 0x31, 5),
	MM_IOMMU_PORT_INIT("L36_P6_IMGO_R2_U0", MDP_IOMMU, 36, 0x31, 6),
	MM_IOMMU_PORT_INIT("L36_P7_FPRI_R1_U0", MDP_IOMMU, 36, 0x31, 7),
	MM_IOMMU_PORT_INIT("L36_P8_BPCI_R1_U0", MDP_IOMMU, 36, 0x31, 8),
	MM_IOMMU_PORT_INIT("L36_P9_BPCI_R4_U0", MDP_IOMMU, 36, 0x31, 9),
	MM_IOMMU_PORT_INIT("L36_P10_LSCI_R1_U0", MDP_IOMMU, 36, 0x31, 10),
	MM_IOMMU_PORT_INIT("L36_P11_UFEO_R1_U0", MDP_IOMMU, 36, 0x31, 11),
	MM_IOMMU_PORT_INIT("L36_P12_LTMSO_R1_U0", MDP_IOMMU, 36, 0x31, 12),
	MM_IOMMU_PORT_INIT("L36_P13_DRZB2NO_R1_U0", MDP_IOMMU, 36, 0x31, 13),
	MM_IOMMU_PORT_INIT("L36_P14_AFO_R1_U0", MDP_IOMMU, 36, 0x31, 14),
	MM_IOMMU_PORT_INIT("L36_P15_AAO_R1_U0", MDP_IOMMU, 36, 0x31, 15),
	MM_IOMMU_PORT_INIT("L36_P16_RESERVED", MDP_IOMMU, 36, 0x31, 16),

	/* Larb37 */
	MM_IOMMU_PORT_INIT("L37_P0_CQI_R1_U0", DISP_IOMMU, 37, 0x31, 0),
	MM_IOMMU_PORT_INIT("L37_P1_RAWI_R2_U0", DISP_IOMMU, 37, 0x31, 1),
	MM_IOMMU_PORT_INIT("L37_P2_RAWI_R3_U0", DISP_IOMMU, 37, 0x31, 2),
	MM_IOMMU_PORT_INIT("L37_P3_RAWI_R4_U0", DISP_IOMMU, 37, 0x31, 3),
	MM_IOMMU_PORT_INIT("L37_P4_RAWI_R5_U0", DISP_IOMMU, 37, 0x31, 4),
	MM_IOMMU_PORT_INIT("L37_P5_IMGO_R1_U0", DISP_IOMMU, 37, 0x31, 5),
	MM_IOMMU_PORT_INIT("L37_P6_IMGO_R2_U0", DISP_IOMMU, 37, 0x31, 6),
	MM_IOMMU_PORT_INIT("L37_P7_FPRI_R1_U0", DISP_IOMMU, 37, 0x31, 7),
	MM_IOMMU_PORT_INIT("L37_P8_BPCI_R1_U0", DISP_IOMMU, 37, 0x31, 8),
	MM_IOMMU_PORT_INIT("L37_P9_BPCI_R4_U0", DISP_IOMMU, 37, 0x31, 9),
	MM_IOMMU_PORT_INIT("L37_P10_LSCI_R1_U0", DISP_IOMMU, 37, 0x31, 10),
	MM_IOMMU_PORT_INIT("L37_P11_UFEO_R1_U0", DISP_IOMMU, 37, 0x31, 11),
	MM_IOMMU_PORT_INIT("L37_P12_LTMSO_R1_U0", DISP_IOMMU, 37, 0x31, 12),
	MM_IOMMU_PORT_INIT("L37_P13_DRZB2NO_R1_U0", DISP_IOMMU, 37, 0x31, 13),
	MM_IOMMU_PORT_INIT("L37_P14_AFO_R1_U0", DISP_IOMMU, 37, 0x31, 14),
	MM_IOMMU_PORT_INIT("L37_P15_AAO_R1_U0", DISP_IOMMU, 37, 0x31, 15),
	MM_IOMMU_PORT_INIT("L37_P16_RESERVED", DISP_IOMMU, 37, 0x31, 16),

	/* Larb38 */
	MM_IOMMU_PORT_INIT("L38_P0_TNRAIMI_D1", DISP_IOMMU, 38, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L38_P1_TNRWI_D1", DISP_IOMMU, 38, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L38_P2_TNRCI_D1", DISP_IOMMU, 38, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L38_P3_SMTI_D1", DISP_IOMMU, 38, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L38_P4_SMTCI_D1", DISP_IOMMU, 38, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L38_P5_IMG4CO_D1", DISP_IOMMU, 38, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L38_P6_DUMMY", DISP_IOMMU, 38, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L38_P7_DUMMY", DISP_IOMMU, 38, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L38_P8_TNRMO_D1", DISP_IOMMU, 38, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L38_P9_SMTO_D1", DISP_IOMMU, 38, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L38_P10_SMTCO_D1", DISP_IOMMU, 38, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L38_P11_TNRSI_D1", DISP_IOMMU, 38, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L38_P12_TNRSO_D1", DISP_IOMMU, 38, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L38_P13_DUMMY", DISP_IOMMU, 38, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L38_P14_DUMMY", DISP_IOMMU, 38, 0x2C, 14),
	MM_IOMMU_PORT_INIT("L38_P15_IMGI_D1", DISP_IOMMU, 38, 0x2C, 15),
	MM_IOMMU_PORT_INIT("L38_P16_IMGCI_D1", DISP_IOMMU, 38, 0x2C, 16),
	MM_IOMMU_PORT_INIT("L38_P17_IMGCI_D1_N", DISP_IOMMU, 38, 0x2C, 17),
	MM_IOMMU_PORT_INIT("L38_P18_DMGI_D1", DISP_IOMMU, 38, 0x2C, 18),
	MM_IOMMU_PORT_INIT("L38_P19_RECI_D1", DISP_IOMMU, 38, 0x2C, 19),
	MM_IOMMU_PORT_INIT("L38_P20_RECI_D3", DISP_IOMMU, 38, 0x2C, 20),
	MM_IOMMU_PORT_INIT("L38_P21_RECBI_D2", DISP_IOMMU, 38, 0x2C, 21),
	MM_IOMMU_PORT_INIT("L38_P22_IMG4O_D1", DISP_IOMMU, 38, 0x2C, 22),
	MM_IOMMU_PORT_INIT("L38_P23_DUMMY", DISP_IOMMU, 38, 0x2C, 23),
	MM_IOMMU_PORT_INIT("L38_P24_DUMMY", DISP_IOMMU, 38, 0x2C, 24),
	MM_IOMMU_PORT_INIT("L38_P25_DUMMY", DISP_IOMMU, 38, 0x2C, 25),
	MM_IOMMU_PORT_INIT("L38_P26_DUMMY", DISP_IOMMU, 38, 0x2C, 26),
	MM_IOMMU_PORT_INIT("L38_P27_DUMMY", DISP_IOMMU, 38, 0x2C, 27),

	/* Larb39 */
	MM_IOMMU_PORT_INIT("L39_P0_TNCSTI_D1", MDP_IOMMU, 39, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L39_P1_TNCSTI_D4", MDP_IOMMU, 39, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L39_P2_EECSI_D1", MDP_IOMMU, 39, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L39_P3_SNRCSI_D1", MDP_IOMMU, 39, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L39_P4_CSMCSI_D1", MDP_IOMMU, 39, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L39_P5_SMTI_D4", MDP_IOMMU, 39, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L39_P6_SMTI_D6", MDP_IOMMU, 39, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L39_P7_BOKMI_D1", MDP_IOMMU, 39, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L39_P8_BOKMO_D1", MDP_IOMMU, 39, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L39_P9_DUMMY", MDP_IOMMU, 39, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L39_P10_DUMMY", MDP_IOMMU, 39, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L39_P11_TNCO_D1", MDP_IOMMU, 39, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L39_P12_TNCSO_D1", MDP_IOMMU, 39, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L39_P13_TNCSTO_D1", MDP_IOMMU, 39, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L39_P14_SMTO_D1", MDP_IOMMU, 39, 0x2C, 14),

	/* Larb40 */
	MM_IOMMU_PORT_INIT("L40_P0_SMTI_T1_A", DISP_IOMMU, 40, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L40_P1_SMTI_T4_A", DISP_IOMMU, 40, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L40_P2_TNCSTI_T1_A", DISP_IOMMU, 40, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L40_P3_TNCSTI_T4_A", DISP_IOMMU, 40, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L40_P4_LTMSTI_T1_A", DISP_IOMMU, 40, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L40_P5_YUVCO_T1_A", DISP_IOMMU, 40, 0x2E, 5),
	MM_IOMMU_PORT_INIT("L40_P6_TNCSTO_T1_A", DISP_IOMMU, 40, 0x2E, 6),
	MM_IOMMU_PORT_INIT("L40_P7_DUMMY_A", DISP_IOMMU, 40, 0x2E, 7),
	MM_IOMMU_PORT_INIT("L40_P8_DUMMY_A", DISP_IOMMU, 40, 0x2E, 8),
	MM_IOMMU_PORT_INIT("L40_P9_TNCSO_T1_A", DISP_IOMMU, 40, 0x2E, 9),
	MM_IOMMU_PORT_INIT("L40_P10_SMTO_T1_A", DISP_IOMMU, 40, 0x2E, 10),
	MM_IOMMU_PORT_INIT("L40_P11_SMTO_T4_A", DISP_IOMMU, 40, 0x2E, 11),
	MM_IOMMU_PORT_INIT("L40_P12_LTMSO_T1_A", DISP_IOMMU, 40, 0x2E, 12),
	MM_IOMMU_PORT_INIT("L40_P13_DUMMY_A", DISP_IOMMU, 40, 0x2E, 13),
	MM_IOMMU_PORT_INIT("L40_P14_DUMMY_A", DISP_IOMMU, 40, 0x2E, 14),

	/* Larb41 */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", MDP_IOMMU, 41, 0x39, 0, CCU_FAKE),

	/* Larb42 */
	MM_IOMMU_FAKE_PORT_INIT("CCU1", MDP_IOMMU, 42, 0x3A, 1, CCU_FAKE),

	/* Larb43 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", MDP_IOMMU, 43, 0x9, 0, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", MDP_IOMMU, 43, 0x9, 1, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", MDP_IOMMU, 43, 0x9, 2, GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6897[] = {
	/* larb_id:CID, port_id:MID, tf_id:ENCODE */
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU master0", APU_IOMMU0, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU master1", APU_IOMMU0, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_DUMMY", APU_IOMMU0, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master0", APU_IOMMU0, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master1", APU_IOMMU0, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master2", APU_IOMMU0, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master3", APU_IOMMU0, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID0_uP + Logger", APU_IOMMU0, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_CID0_XPU", APU_IOMMU0, 0, 1, 8),
	APU_IOMMU_PORT_INIT("APU_CID0_eDPA master0", APU_IOMMU0, 0, 2, 9),
	APU_IOMMU_PORT_INIT("APU_CID0_eDPA master1", APU_IOMMU0, 0, 3, 10),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master0", APU_IOMMU0, 0, 4, 11),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master1", APU_IOMMU0, 0, 5, 12),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master2", APU_IOMMU0, 0, 6, 13),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master3", APU_IOMMU0, 0, 7, 14),
	APU_IOMMU_PORT_INIT("APU_WDEC", APU_IOMMU0, 0, 0, 15),

	APU_IOMMU_PORT_INIT("APU_CID1_MVPU master0", APU_IOMMU1, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU master1", APU_IOMMU1, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_DUMMY", APU_IOMMU1, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master0", APU_IOMMU1, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master1", APU_IOMMU1, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master2", APU_IOMMU1, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA master3", APU_IOMMU1, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID0_uP + Logger", APU_IOMMU1, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_CID0_XPU", APU_IOMMU1, 0, 1, 8),
	APU_IOMMU_PORT_INIT("APU_CID0_eDPA master0", APU_IOMMU1, 0, 2, 9),
	APU_IOMMU_PORT_INIT("APU_CID0_eDPA master1", APU_IOMMU1, 0, 3, 10),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master0", APU_IOMMU1, 0, 4, 11),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master1", APU_IOMMU1, 0, 5, 12),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master2", APU_IOMMU1, 0, 6, 13),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA master3", APU_IOMMU1, 0, 7, 14),
	APU_IOMMU_PORT_INIT("APU_WDEC", APU_IOMMU1, 0, 0, 15),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x1f)
};

static const struct mtk_iommu_port mm_port_mt6899[] = {
	/* Larb0 -- DISP -- 5 */
	MM_IOMMU_PORT_INIT("L0_P0_OVL_RDMA0_HDR", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_P1_OVL_RDMA0_0", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_P2_OVL_RDMA2_HDR", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_P3_OVL_RDMA2_0", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_P4_DISP_FAKE0", DISP_IOMMU, 0, 0x0, 4),

	/* Larb1 -- DISP -- 4 */
	MM_IOMMU_PORT_INIT("L1_P0_OVL_RDMA0_1", DISP_IOMMU, 1, 0x9, 0),
	MM_IOMMU_PORT_INIT("L1_P1_OVL_RDMA2_1", DISP_IOMMU, 1, 0x9, 1),
	MM_IOMMU_PORT_INIT("L1_P2_DISP_WDMA2", DISP_IOMMU, 1, 0x9, 2),
	MM_IOMMU_PORT_INIT("L1_P3_DISP_FAKE1", DISP_IOMMU, 1, 0x9, 3),

	/* Larb2 -- DISP -- 8 */
	MM_IOMMU_PORT_INIT("L2_P0_MDP_RDMA0", DISP_IOMMU, 2, 0x1, 0),
	MM_IOMMU_PORT_INIT("L2_P1_MDP_WROT0", DISP_IOMMU, 2, 0x1, 1),
	MM_IOMMU_PORT_INIT("L2_P2_MDP_RROT0", DISP_IOMMU, 2, 0x1, 2),
	MM_IOMMU_PORT_INIT("L2_P3_MDP_RROT0_2ND", DISP_IOMMU, 2, 0x1, 3),
	MM_IOMMU_PORT_INIT("L2_P4_MDP_RDMA2", DISP_IOMMU, 2, 0x1, 4),
	MM_IOMMU_PORT_INIT("L2_P5_MDP_WROT2", DISP_IOMMU, 2, 0x1, 5),
	MM_IOMMU_PORT_INIT("L2_P6_MDP_FG0", DISP_IOMMU, 2, 0x1, 6),
	MM_IOMMU_PORT_INIT("L2_P7_MDP_FAKE_ENG0", DISP_IOMMU, 2, 0x1, 7),

	/* Larb3 -- MDP -- 8 */
	MM_IOMMU_PORT_INIT("L3_P0_MDP_RDMA0", MDP_IOMMU, 3, 0x9, 0),
	MM_IOMMU_PORT_INIT("L3_P1_MDP_WROT0", MDP_IOMMU, 3, 0x9, 1),
	MM_IOMMU_PORT_INIT("L3_P2_MDP_RROT0", MDP_IOMMU, 3, 0x9, 2),
	MM_IOMMU_PORT_INIT("L3_P3_MDP_RROT0_2ND", MDP_IOMMU, 3, 0x9, 3),
	MM_IOMMU_PORT_INIT("L3_P4_MDP_RDMA2", MDP_IOMMU, 3, 0x9, 4),
	MM_IOMMU_PORT_INIT("L3_P5_MDP_WROT2", MDP_IOMMU, 3, 0x9, 5),
	MM_IOMMU_PORT_INIT("L3_P6_MDP_FG0", MDP_IOMMU, 3, 0x9, 6),
	MM_IOMMU_PORT_INIT("L3_P7_MDP_FAKE_ENG0", MDP_IOMMU, 3, 0x9, 7),

	/* Larb4 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L4_P0_HW_VDEC_UFO_EXT", MDP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_P1_HW_VDEC_PP_EXT", MDP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_P2_HW_VDEC_MC_PORT2_EXT", MDP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_P3_HW_VDEC_VLD_EXT", MDP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_P4_HW_VDEC_VLD2_EXT", MDP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_P5_HW_VDEC_AVC_MV_EXT", MDP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_P6_HW_VDEC_TILE_EXT", MDP_IOMMU, 4, 0x18, 6),

	/* Larb5 -- DISP -- 9 */
	MM_IOMMU_PORT_INIT("L5_P0_HW_VDEC_LAT0_VLD_EXT", DISP_IOMMU, 5, 0x10, 0),
	MM_IOMMU_PORT_INIT("L5_P1_HW_VDEC_LAT0_VLD2_EXT", DISP_IOMMU, 5, 0x10, 1),
	MM_IOMMU_PORT_INIT("L5_P2_HW_VDEC_MC_EXT", DISP_IOMMU, 5, 0x10, 2),
	MM_IOMMU_PORT_INIT("L5_P3_HW_VDEC_UFO_ENC_EXT", DISP_IOMMU, 5, 0x10, 3),
	MM_IOMMU_PORT_INIT("L5_P4_HW_VDEC_LAT0_AVC_MV_EXT", DISP_IOMMU, 5, 0x10, 4),
	MM_IOMMU_PORT_INIT("L5_P5_HW_VDEC_LAT0_TILE_EXT", DISP_IOMMU, 5, 0x10, 5),
	MM_IOMMU_PORT_INIT("L5_P6_HW_VDEC_LAT0_WDMA_EXT", DISP_IOMMU, 5, 0x10, 6),
	MM_IOMMU_PORT_INIT("L5_P7_HW_VDEC_LAT0_UNIWARP_EXT", DISP_IOMMU, 5, 0x10, 7),
	MM_IOMMU_PORT_INIT("L5_P8_HW_VDEC_UNIWRAP_EXT", DISP_IOMMU, 5, 0x10, 8),

	/* larb6--dummy */

	/* Larb7 -- DISP -- 32 */
	MM_IOMMU_PORT_INIT("L7_P0_VENC_RCPU_U0", DISP_IOMMU, 7, 0x18, 0),
	MM_IOMMU_PORT_INIT("L7_P1_VENC_REC_U0", DISP_IOMMU, 7, 0x18, 1),
	MM_IOMMU_PORT_INIT("L7_P2_VENC_BSDMA_U0", DISP_IOMMU, 7, 0x18, 2),
	MM_IOMMU_PORT_INIT("L7_P3_VENC_SV_COMV_U0", DISP_IOMMU, 7, 0x18, 3),
	MM_IOMMU_PORT_INIT("L7_P4_VENC_RD_COMV_U0", DISP_IOMMU, 7, 0x18, 4),
	MM_IOMMU_PORT_INIT("L7_P5_VENC_NBM_RDMA_U0", DISP_IOMMU, 7, 0x18, 5),
	MM_IOMMU_PORT_INIT("L7_P6_VENC_NBM_RDMA_LITE_U0", DISP_IOMMU, 7, 0x18, 6),
	MM_IOMMU_PORT_INIT("L7_P7_JPGENC_Y_RDMA_U0", DISP_IOMMU, 7, 0x18, 7),
	MM_IOMMU_PORT_INIT("L7_P8_JPGENC_C_RDMA_U0", DISP_IOMMU, 7, 0x18, 8),
	MM_IOMMU_PORT_INIT("L7_P9_JPGENC_Q_TABLE_U0", DISP_IOMMU, 7, 0x18, 9),
	MM_IOMMU_PORT_INIT("L7_P10_VENC_SUB_W_LUMA_U0", DISP_IOMMU, 7, 0x18, 10),
	MM_IOMMU_PORT_INIT("L7_P11_VENC_FCS_NBM_RDMA_U0", DISP_IOMMU, 7, 0x18, 11),
	MM_IOMMU_PORT_INIT("L7_P12_VENC_EC_WPP_BSDMA_U0", DISP_IOMMU, 7, 0x18, 12),
	MM_IOMMU_PORT_INIT("L7_P13_VENC_EC_WPP_RDMA_U0", DISP_IOMMU, 7, 0x18, 13),
	MM_IOMMU_PORT_INIT("L7_P14_VENC_DB_SYSRAM_WDMA_U0", DISP_IOMMU, 7, 0x18, 14),
	MM_IOMMU_PORT_INIT("L7_P15_VENC_DB_SYSRAM_RDMA_U0", DISP_IOMMU, 7, 0x18, 15),
	MM_IOMMU_PORT_INIT("L7_P16_JPGENC_BSDMA_U0", DISP_IOMMU, 7, 0x18, 16),
	MM_IOMMU_PORT_INIT("L7_P17_JPGDEC_WDMA_0_U0", DISP_IOMMU, 7, 0x18, 17),
	MM_IOMMU_PORT_INIT("L7_P18_JPGDEC_BSDMA_0_U0", DISP_IOMMU, 7, 0x18, 18),
	MM_IOMMU_PORT_INIT("L7_P19_VENC_NBM_WDMA_U0", DISP_IOMMU, 7, 0x18, 19),
	MM_IOMMU_PORT_INIT("L7_P20_VENC_NBM_WDMA_LITE_U0", DISP_IOMMU, 7, 0x18, 20),
	MM_IOMMU_PORT_INIT("L7_P21_VENC_CUR_LUMA_U0", DISP_IOMMU, 7, 0x18, 21),
	MM_IOMMU_PORT_INIT("L7_P22_VENC_CUR_CHROMA_U0", DISP_IOMMU, 7, 0x18, 22),
	MM_IOMMU_PORT_INIT("L7_P23_VENC_REF_LUMA_U0", DISP_IOMMU, 7, 0x18, 23),
	MM_IOMMU_PORT_INIT("L7_P24_VENC_REF_CHROMA_U0", DISP_IOMMU, 7, 0x18, 24),
	MM_IOMMU_PORT_INIT("L7_P25_VENC_SUB_R_LUMA_U0", DISP_IOMMU, 7, 0x18, 25),
	MM_IOMMU_PORT_INIT("L7_P26_VENC_FCS_NBM_WDMA_U0", DISP_IOMMU, 7, 0x18, 26),
	MM_IOMMU_PORT_INIT("L7_P27_JPGDEC_WDMA_1_U0", DISP_IOMMU, 7, 0x18, 27),
	MM_IOMMU_PORT_INIT("L7_P28_JPGDEC_BSDMA_1_U0", DISP_IOMMU, 7, 0x18, 28),
	MM_IOMMU_PORT_INIT("L7_P29_JPGDEC_HUFF_OFFSET_1_U0", DISP_IOMMU, 7, 0x18, 29),
	MM_IOMMU_PORT_INIT("L7_P30_JPGDEC_HUFF_OFFSET_0_U0", DISP_IOMMU, 7, 0x18, 30),
	MM_IOMMU_PORT_INIT("L7_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0", DISP_IOMMU, 7, 0x18, 31),

	/* Larb8 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L8_P0_VENC_RCPU_U0", MDP_IOMMU, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_P1_VENC_REC_U0", MDP_IOMMU, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_P2_VENC_BSDMA_U0", MDP_IOMMU, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_P3_VENC_SV_COMV_U0", MDP_IOMMU, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_P4_VENC_RD_COMV_U0_", MDP_IOMMU, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_P5_VENC_NBM_RDMA_U0", MDP_IOMMU, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_P6_VENC_NBM_RDMA_LITE_U0", MDP_IOMMU, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_P7_JPGENC_Y_RDMA_U0", MDP_IOMMU, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_P8_JPGENC_C_RDMA_U0", MDP_IOMMU, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_P9_JPGENC_Q_TABLE_U0", MDP_IOMMU, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_P10_VENC_SUB_W_LUMA_U0", MDP_IOMMU, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_P11_VENC_FCS_NBM_RDMA_U0", MDP_IOMMU, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_P12_VENC_EC_WPP_BSDMA_U0", MDP_IOMMU, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_P13_VENC_EC_WPP_RDMA_U0", MDP_IOMMU, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_P14_VENC_DB_SYSRAM_WDMA_U0", MDP_IOMMU, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_P15_VENC_DB_SYSRAM_RDMA_U0", MDP_IOMMU, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_P16_JPGENC_BSDMA_U0", MDP_IOMMU, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_P17_JPGDEC_WDMA_0_U0", MDP_IOMMU, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_P18_JPGDEC_BSDMA_0_U0", MDP_IOMMU, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_P19_VENC_NBM_WDMA_U0", MDP_IOMMU, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_P20_VENC_NBM_WDMA_LITE_U0", MDP_IOMMU, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_P21_VENC_CUR_LUMA_U0", MDP_IOMMU, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_P22_VENC_CUR_CHROMA_U0", MDP_IOMMU, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_P23_VENC_REF_LUMA_U0", MDP_IOMMU, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_P24_VENC_REF_CHROMA_U0", MDP_IOMMU, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_P25_VENC_SUB_R_LUMA_U0", MDP_IOMMU, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_P26_VENC_FCS_NBM_WDMA_U0", MDP_IOMMU, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_P27_JPGDEC_WDMA_1_U0", MDP_IOMMU, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_P28_JPGDEC_BSDMA_1_U0", MDP_IOMMU, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_P29_JPGDEC_HUFF_OFFSET_1_U0", MDP_IOMMU, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_P30_JPGDEC_HUFF_OFFSET_0_U0", MDP_IOMMU, 8, 0x20, 30),
	MM_IOMMU_PORT_INIT("L8_P31_VENC_EC_WPP_BSDMA_SYSRAM_U0", MDP_IOMMU, 8, 0x20, 31),

	/* Larb9 -- MDP -- 27 */
	MM_IOMMU_PORT_INIT("L9_P0_IMGI_T1_B", MDP_IOMMU, 9, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L9_P1_IMGCI_T1_B", MDP_IOMMU, 9, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L9_P2_SMTI_T1_B", MDP_IOMMU, 9, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L9_P3_YUVO_T1_B", MDP_IOMMU, 9, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L9_P4_YUVCO_T1_B", MDP_IOMMU, 9, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L9_P5_YUVO_T2_B", MDP_IOMMU, 9, 0x2E, 5),
	MM_IOMMU_PORT_INIT("L9_P6_YUVBO_T2_B", MDP_IOMMU, 9, 0x2E, 6),
	MM_IOMMU_PORT_INIT("L9_P7_TNCSTO_T1_B", MDP_IOMMU, 9, 0x2E, 7),
	MM_IOMMU_PORT_INIT("L9_P8_TNCSTI_T2_B", MDP_IOMMU, 9, 0x2E, 8),
	MM_IOMMU_PORT_INIT("L9_P9_YUFETI_T1_B", MDP_IOMMU, 9, 0x2E, 9),
	MM_IOMMU_PORT_INIT("L9_P10_STG_T1_B", MDP_IOMMU, 9, 0x2E, 10),
	MM_IOMMU_PORT_INIT("L9_P11_STG_T2_B", MDP_IOMMU, 9, 0x2E, 11),
	MM_IOMMU_PORT_INIT("L9_P12_ME_RDMA_0", MDP_IOMMU, 9, 0x2E, 12),
	MM_IOMMU_PORT_INIT("L9_P13_ME_WDMA_0", MDP_IOMMU, 9, 0x2E, 13),
	MM_IOMMU_PORT_INIT("L9_P14_MEMMG_RDMA_0", MDP_IOMMU, 9, 0x2E, 14),
	MM_IOMMU_PORT_INIT("L9_P15_MEMMG_WDMA_0", MDP_IOMMU, 9, 0x2E, 15),
	MM_IOMMU_PORT_INIT("L9_P16_ME_2ND_RDMA_0", MDP_IOMMU, 9, 0x2E, 16),
	MM_IOMMU_PORT_INIT("L9_P17_ME_2ND_WDMA_0", MDP_IOMMU, 9, 0x2E, 17),
	MM_IOMMU_PORT_INIT("L9_P18_MEMMG_2ND_RDMA_0", MDP_IOMMU, 9, 0x2E, 18),
	MM_IOMMU_PORT_INIT("L9_P19_MEMMG_2ND_WDMA_0", MDP_IOMMU, 9, 0x2E, 19),
	MM_IOMMU_PORT_INIT("L9_P20_STSCMD_ME0", MDP_IOMMU, 9, 0x2E, 20),
	MM_IOMMU_PORT_INIT("L9_P21_STSCMD_ME1", MDP_IOMMU, 9, 0x2E, 21),
	MM_IOMMU_PORT_INIT("L9_P22_IMGI_T1_N_B", MDP_IOMMU, 9, 0x2E, 22),
	MM_IOMMU_PORT_INIT("L9_P23_SMTO_T1_B", MDP_IOMMU, 9, 0x2E, 23),
	MM_IOMMU_PORT_INIT("L9_P24_TNCSO_T1_B", MDP_IOMMU, 9, 0x2E, 24),
	MM_IOMMU_PORT_INIT("L9_P25_YUFETO_T1_B", MDP_IOMMU, 9, 0x2E, 25),
	MM_IOMMU_PORT_INIT("L9_P26_RESERVED", MDP_IOMMU, 9, 0x2E, 26),

	/* larb10--dummy */

	/* Larb11 -- DISP -- 16 */
	MM_IOMMU_PORT_INIT("L11_P0_WPE_RDMA_0", DISP_IOMMU, 11, 0x20, 0),
	MM_IOMMU_PORT_INIT("L11_P1_WPE_RDMA_1", DISP_IOMMU, 11, 0x20, 1),
	MM_IOMMU_PORT_INIT("L11_P2_WPE_RDMA_2", DISP_IOMMU, 11, 0x20, 2),
	MM_IOMMU_PORT_INIT("L11_P3_PIMGI_P1", DISP_IOMMU, 11, 0x20, 3),
	MM_IOMMU_PORT_INIT("L11_P4_STG_P1", DISP_IOMMU, 11, 0x20, 4),
	MM_IOMMU_PORT_INIT("L11_P5_STG_P2", DISP_IOMMU, 11, 0x20, 5),
	MM_IOMMU_PORT_INIT("L11_P6_STG_P3_WROT", DISP_IOMMU, 11, 0x20, 6),
	MM_IOMMU_PORT_INIT("L11_P7_OMC_RDMA_0", DISP_IOMMU, 11, 0x20, 7),
	MM_IOMMU_PORT_INIT("L11_P8_OMC_RDMA_1", DISP_IOMMU, 11, 0x20, 8),
	MM_IOMMU_PORT_INIT("L11_P9_STG_P4", DISP_IOMMU, 11, 0x20, 9),
	MM_IOMMU_PORT_INIT("L11_P10_PIMGCI_P1", DISP_IOMMU, 11, 0x20, 10),
	MM_IOMMU_PORT_INIT("L11_P11_WPE_WDMA_0", DISP_IOMMU, 11, 0x20, 11),
	MM_IOMMU_PORT_INIT("L11_P12_WROT_P1", DISP_IOMMU, 11, 0x20, 12),
	MM_IOMMU_PORT_INIT("L11_P13_IOSO_P1", DISP_IOMMU, 11, 0x20, 13),
	MM_IOMMU_PORT_INIT("L11_P14_OMC_WDMA_0", DISP_IOMMU, 11, 0x20, 14),
	MM_IOMMU_PORT_INIT("L11_P15_RESERVE", DISP_IOMMU, 11, 0x20, 15),

	/* Larb12 -- DISP -- 6 */
	MM_IOMMU_PORT_INIT("L12_P0_FDVT_RDA_0", DISP_IOMMU, 12, 0x25, 0),
	MM_IOMMU_PORT_INIT("L12_P1_FDVT_WRA_0", DISP_IOMMU, 12, 0x25, 1),
	MM_IOMMU_PORT_INIT("L12_P2_STSCMD_FDVT", DISP_IOMMU, 12, 0x25, 2),
	MM_IOMMU_PORT_INIT("L12_P3_RESERVE", DISP_IOMMU, 12, 0x25, 3),
	MM_IOMMU_PORT_INIT("L12_P4_RESERVE", DISP_IOMMU, 12, 0x25, 4),
	MM_IOMMU_PORT_INIT("L12_P5_RESERVE", DISP_IOMMU, 12, 0x25, 5),

	/* Larb13 -- DISP -- 7 */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", DISP_IOMMU, 13, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", DISP_IOMMU, 13, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", DISP_IOMMU, 13, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", DISP_IOMMU, 13, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED_1", DISP_IOMMU, 13, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L13_P5_CAMSV_B0_STG", DISP_IOMMU, 13, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L13_P6_CAMSV_B1_STG", DISP_IOMMU, 13, 0x2D, 6),

	/* Larb13 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", MDP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", MDP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", MDP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", MDP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED_1", MDP_IOMMU, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("L13_P5_CAMSV_B0_STG", MDP_IOMMU, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("L13_P6_CAMSV_B1_STG", MDP_IOMMU, 13, 0x30, 6),

	/* Larb14 -- DISP -- 6 */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", DISP_IOMMU, 14, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", DISP_IOMMU, 14, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", DISP_IOMMU, 14, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED_0", DISP_IOMMU, 14, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L14_P4_CAMSV_A0_STG", DISP_IOMMU, 14, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L14_P5_CAMSV_A1_STG", DISP_IOMMU, 14, 0x2E, 5),

	/* Larb14 -- MDP -- 6 */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", MDP_IOMMU, 14, 0x3C, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", MDP_IOMMU, 14, 0x3C, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", MDP_IOMMU, 14, 0x3C, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED_0", MDP_IOMMU, 14, 0x3C, 3),
	MM_IOMMU_PORT_INIT("L14_P4_CAMSV_A0_STG", MDP_IOMMU, 14, 0x3C, 4),
	MM_IOMMU_PORT_INIT("L14_P5_CAMSV_A1_STG", MDP_IOMMU, 14, 0x3C, 5),

	/* Larb15 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L15_P0_VIPI_D1", MDP_IOMMU, 15, 0x28, 0),
	MM_IOMMU_PORT_INIT("L15_P1_VIPCI_D1", MDP_IOMMU, 15, 0x28, 1),
	MM_IOMMU_PORT_INIT("L15_P2_IMG3O_D1", MDP_IOMMU, 15, 0x28, 2),
	MM_IOMMU_PORT_INIT("L15_P3_IMG3CO_D1", MDP_IOMMU, 15, 0x28, 3),
	MM_IOMMU_PORT_INIT("L15_P4_IMG7O_D1", MDP_IOMMU, 15, 0x28, 4),
	MM_IOMMU_PORT_INIT("L15_P5_IMG7CO_D1", MDP_IOMMU, 15, 0x28, 5),
	MM_IOMMU_PORT_INIT("L15_P6_IMG2O_D1", MDP_IOMMU, 15, 0x28, 6),
	MM_IOMMU_PORT_INIT("L15_P7_IMG5O_D1", MDP_IOMMU, 15, 0x28, 7),
	MM_IOMMU_PORT_INIT("L15_P8_DHZAI_D1", MDP_IOMMU, 15, 0x28, 8),
	MM_IOMMU_PORT_INIT("L15_P9_STG_D4", MDP_IOMMU, 15, 0x28, 9),
	MM_IOMMU_PORT_INIT("L15_P10_RESERVED", MDP_IOMMU, 15, 0x28, 10),
	MM_IOMMU_PORT_INIT("L15_P11_RESERVED", MDP_IOMMU, 15, 0x28, 11),
	MM_IOMMU_PORT_INIT("L15_P12_EECSI_D1", MDP_IOMMU, 15, 0x28, 12),
	MM_IOMMU_PORT_INIT("L15_P13_SNRCSI_D1", MDP_IOMMU, 15, 0x28, 13),
	MM_IOMMU_PORT_INIT("L15_P14_SNRCSI_D1_N", MDP_IOMMU, 15, 0x28, 14),
	MM_IOMMU_PORT_INIT("L15_P15_SMTI_D4", MDP_IOMMU, 15, 0x28, 15),
	MM_IOMMU_PORT_INIT("L15_P16_SMTI_D10", MDP_IOMMU, 15, 0x28, 16),
	MM_IOMMU_PORT_INIT("L15_P17_SMTCI_D4", MDP_IOMMU, 15, 0x28, 17),
	MM_IOMMU_PORT_INIT("L15_P18_YUFETI_D2", MDP_IOMMU, 15, 0x28, 18),
	MM_IOMMU_PORT_INIT("L15_P19_BOKMI_D1", MDP_IOMMU, 15, 0x28, 19),
	MM_IOMMU_PORT_INIT("L15_P20_BOKMI_D1_N", MDP_IOMMU, 15, 0x28, 20),
	MM_IOMMU_PORT_INIT("L15_P21_CNRO_D1", MDP_IOMMU, 15, 0x28, 21),
	MM_IOMMU_PORT_INIT("L15_P22_BOKMO_D1", MDP_IOMMU, 15, 0x28, 22),
	MM_IOMMU_PORT_INIT("L15_P23_STG_D5", MDP_IOMMU, 15, 0x28, 23),
	MM_IOMMU_PORT_INIT("L15_P24_STG_D6", MDP_IOMMU, 15, 0x28, 24),
	MM_IOMMU_PORT_INIT("L15_P25_RESERVED", MDP_IOMMU, 15, 0x28, 25),
	MM_IOMMU_PORT_INIT("L15_P26_TNCO_D1", MDP_IOMMU, 15, 0x28, 26),
	MM_IOMMU_PORT_INIT("L15_P27_SMTO_D4", MDP_IOMMU, 15, 0x28, 27),
	MM_IOMMU_PORT_INIT("L15_P28_SMTO_D10", MDP_IOMMU, 15, 0x28, 28),
	MM_IOMMU_PORT_INIT("L15_P29_SMTCO_D4", MDP_IOMMU, 15, 0x28, 29),
	MM_IOMMU_PORT_INIT("L15_P30_YUFETO_D2", MDP_IOMMU, 15, 0x28, 30),
	MM_IOMMU_PORT_INIT("L15_P31_RESERVED", MDP_IOMMU, 15, 0x28, 31),

	/* Larb16 -- DISP -- 19 */
	MM_IOMMU_PORT_INIT("L16_P0_CQI_R1", DISP_IOMMU, 16, 0x28, 0),
	MM_IOMMU_PORT_INIT("L16_P1_CQI_R5", DISP_IOMMU, 16, 0x28, 1),
	MM_IOMMU_PORT_INIT("L16_P2_RAWI_R2", DISP_IOMMU, 16, 0x28, 2),
	MM_IOMMU_PORT_INIT("L16_P3_RAWI_R3", DISP_IOMMU, 16, 0x28, 3),
	MM_IOMMU_PORT_INIT("L16_P4_RAWI_R4", DISP_IOMMU, 16, 0x28, 4),
	MM_IOMMU_PORT_INIT("L16_P5_RAWI_R5", DISP_IOMMU, 16, 0x28, 5),
	MM_IOMMU_PORT_INIT("L16_P6_BPCI_R1", DISP_IOMMU, 16, 0x28, 6),
	MM_IOMMU_PORT_INIT("L16_P7_BPCI_R3", DISP_IOMMU, 16, 0x28, 7),
	MM_IOMMU_PORT_INIT("L16_P8_GRMGI_R1", DISP_IOMMU, 16, 0x28, 8),
	MM_IOMMU_PORT_INIT("L16_P9_LSCI_R1", DISP_IOMMU, 16, 0x28, 9),
	MM_IOMMU_PORT_INIT("L16_P10_IMGO_R1", DISP_IOMMU, 16, 0x28, 10),
	MM_IOMMU_PORT_INIT("L16_P11_IMGO_R2", DISP_IOMMU, 16, 0x28, 11),
	MM_IOMMU_PORT_INIT("L16_P12_DRZB2NO_R1", DISP_IOMMU, 16, 0x28, 12),
	MM_IOMMU_PORT_INIT("L16_P13_DRZB2NBO_R1", DISP_IOMMU, 16, 0x28, 13),
	MM_IOMMU_PORT_INIT("L16_P14_GMPO_R1", DISP_IOMMU, 16, 0x28, 14),
	MM_IOMMU_PORT_INIT("L16_P15_DRZB2NCO_R1", DISP_IOMMU, 16, 0x28, 15),
	MM_IOMMU_PORT_INIT("L16_P16_AWBO_R1", DISP_IOMMU, 16, 0x28, 16),
	MM_IOMMU_PORT_INIT("L16_P17_STG_R1", DISP_IOMMU, 16, 0x28, 17),
	MM_IOMMU_PORT_INIT("L16_P18_STG_R2", DISP_IOMMU, 16, 0x28, 18),

	/* Larb17 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L17_P0_YUVO_R1", MDP_IOMMU, 17, 0x32, 0),
	MM_IOMMU_PORT_INIT("L17_P1_YUVO_R3", MDP_IOMMU, 17, 0x32, 1),
	MM_IOMMU_PORT_INIT("L17_P2_YUVO_R2", MDP_IOMMU, 17, 0x32, 2),
	MM_IOMMU_PORT_INIT("L17_P3_DRZH2NO_R1", MDP_IOMMU, 17, 0x32, 3),
	MM_IOMMU_PORT_INIT("L17_P4_YUVO_R4", MDP_IOMMU, 17, 0x32, 4),
	MM_IOMMU_PORT_INIT("L17_P5_DRZH1NO_R1", MDP_IOMMU, 17, 0x32, 5),
	MM_IOMMU_PORT_INIT("L17_P6_STG_R3", MDP_IOMMU, 17, 0x32, 6),

	/* Larb18 -- MDP -- 6 */
	MM_IOMMU_PORT_INIT("L18_P0_IMGADL_RD_0_PINGUS_EMPTY", MDP_IOMMU, 18, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L18_P1_RESERVE", MDP_IOMMU, 18, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L18_P2_IMGADL_WR_0_PINGUS_EMPTY", MDP_IOMMU, 18, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L18_P3_IMGADL_WR_1_PINGUS_EMPTY", MDP_IOMMU, 18, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L18_P4_ROOTCQ_CQI", MDP_IOMMU, 18, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L18_P5_RESERVE", MDP_IOMMU, 18, 0x2A, 5),

	/* Larb19 -- DISP -- 15 */
	MM_IOMMU_PORT_INIT("L19_P0_YUV_LA_READ_YUVFUS", DISP_IOMMU, 19, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L19_P1_YUV_LA_WTIRE_YUVFUS", DISP_IOMMU, 19, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L19_P2_YUV_FUS_READ_YUVFUS", DISP_IOMMU, 19, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L19_P3_YUV_FUS_WTIRE_YUVFUS", DISP_IOMMU, 19, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L19_P4_DVS_RD_DPE", DISP_IOMMU, 19, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L19_P5_DVS_WT_DPE", DISP_IOMMU, 19, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L19_P6_DVP_RD_DPE", DISP_IOMMU, 19, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L19_P7_DVP_WT_DPE", DISP_IOMMU, 19, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L19_P8_DHZE_R_DHZE", DISP_IOMMU, 19, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L19_P9_DHZE_W_DHZE", DISP_IOMMU, 19, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L19_P10_DVGF_RD_DPE", DISP_IOMMU, 19, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L19_P11_DVGF_WT_DPE", DISP_IOMMU, 19, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L19_P12_STG_WR_DPE", DISP_IOMMU, 19, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L19_P13_YUV_FUS_STG_YUVFUS", DISP_IOMMU, 19, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L19_P14_YUV_LA_STG_YUVFUS", DISP_IOMMU, 19, 0x2C, 14),

	/* Larb20 -- MDP -- 6 */
	MM_IOMMU_PORT_INIT("L20_P0_OVL_RDMA1_HDR", MDP_IOMMU, 20, 0x0, 0),
	MM_IOMMU_PORT_INIT("L20_P1_OVL_RDMA1_0", MDP_IOMMU, 20, 0x0, 1),
	MM_IOMMU_PORT_INIT("L20_P2_OVL_RDMA3_HDR", MDP_IOMMU, 20, 0x0, 2),
	MM_IOMMU_PORT_INIT("L20_P3_OVL_RDMA3_0", MDP_IOMMU, 20, 0x0, 3),
	MM_IOMMU_PORT_INIT("L20_P4_OVL_RDMA4_HDR", MDP_IOMMU, 20, 0x0, 4),
	MM_IOMMU_PORT_INIT("L20_P5_OVL_RDMA4_0", MDP_IOMMU, 20, 0x0, 5),

	/* Larb21 -- MDP -- 5 */
	MM_IOMMU_PORT_INIT("L21_P0_OVL_RDMA1_1", MDP_IOMMU, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_P1_OVL_RDMA3_1", MDP_IOMMU, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_P2_OVL_RDMA4_1", MDP_IOMMU, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_P3_DISP_WDMA0", MDP_IOMMU, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_P4_DISP_UFBC_WDMA0", MDP_IOMMU, 21, 0x8, 4),

	/* Larb22 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L22_P0_WPE_RDMA_0", MDP_IOMMU, 22, 0x29, 0),
	MM_IOMMU_PORT_INIT("L22_P1_WPE_RDMA_1", MDP_IOMMU, 22, 0x29, 1),
	MM_IOMMU_PORT_INIT("L22_P2_WPE_RDMA_2", MDP_IOMMU, 22, 0x29, 2),
	MM_IOMMU_PORT_INIT("L22_P3_PIMGI_P1", MDP_IOMMU, 22, 0x29, 3),
	MM_IOMMU_PORT_INIT("L22_P4_STG_P1", MDP_IOMMU, 22, 0x29, 4),
	MM_IOMMU_PORT_INIT("L22_P5_STG_P2", MDP_IOMMU, 22, 0x29, 5),
	MM_IOMMU_PORT_INIT("L22_P6_STG_P3_ WROT", MDP_IOMMU, 22, 0x29, 6),
	MM_IOMMU_PORT_INIT("L22_P7_OMC_RDMA_0", MDP_IOMMU, 22, 0x29, 7),
	MM_IOMMU_PORT_INIT("L22_P8_OMC_RDMA_1", MDP_IOMMU, 22, 0x29, 8),
	MM_IOMMU_PORT_INIT("L22_P9_STG_P4", MDP_IOMMU, 22, 0x29, 9),
	MM_IOMMU_PORT_INIT("L22_P10_PIMGCI_P1", MDP_IOMMU, 22, 0x29, 10),
	MM_IOMMU_PORT_INIT("L22_P11_WPE_WDMA_0", MDP_IOMMU, 22, 0x29, 11),
	MM_IOMMU_PORT_INIT("L22_P12_WROT_P1", MDP_IOMMU, 22, 0x29, 12),
	MM_IOMMU_PORT_INIT("L22_P13_IOSO_P1", MDP_IOMMU, 22, 0x29, 13),
	MM_IOMMU_PORT_INIT("L22_P14_OMC_WDMA_0", MDP_IOMMU, 22, 0x29, 14),
	MM_IOMMU_PORT_INIT("L22_P15_RESERVE", MDP_IOMMU, 22, 0x29, 15),

	/* Larb23 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L23_P0_WPE_RDMA_0", MDP_IOMMU, 23, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L23_P1_WPE_RDMA_1", MDP_IOMMU, 23, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L23_P2_WPE_RDMA_2", MDP_IOMMU, 23, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L23_P3_PIMGI_P1", MDP_IOMMU, 23, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L23_P4_STG_P1", MDP_IOMMU, 23, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L23_P5_STG_P2", MDP_IOMMU, 23, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L23_P6_STG_P3_ WROT", MDP_IOMMU, 23, 0x2D, 6),
	MM_IOMMU_PORT_INIT("L23_P7_OMC_RDMA_0", MDP_IOMMU, 23, 0x2D, 7),
	MM_IOMMU_PORT_INIT("L23_P8_OMC_RDMA_1", MDP_IOMMU, 23, 0x2D, 8),
	MM_IOMMU_PORT_INIT("L23_P9_STG_P4", MDP_IOMMU, 23, 0x2D, 9),
	MM_IOMMU_PORT_INIT("L23_P10_PIMGCI_P1", MDP_IOMMU, 23, 0x2D, 10),
	MM_IOMMU_PORT_INIT("L23_P11_WPE_WDMA_0", MDP_IOMMU, 23, 0x2D, 11),
	MM_IOMMU_PORT_INIT("L23_P12_WROT_P1", MDP_IOMMU, 23, 0x2D, 12),
	MM_IOMMU_PORT_INIT("L23_P13_IOSO_P1", MDP_IOMMU, 23, 0x2D, 13),
	MM_IOMMU_PORT_INIT("L23_P14_OMC_WDMA_0", MDP_IOMMU, 23, 0x2D, 14),
	MM_IOMMU_PORT_INIT("L23_P15_RESERVE", MDP_IOMMU, 23, 0x2D, 15),

	/* larb24--dummy */

	/* Larb25 -- DISP -- 16 */
	MM_IOMMU_PORT_INIT("L25_P0_CQI_M1_MRAW0", DISP_IOMMU, 25, 0x2B, 0),
	MM_IOMMU_PORT_INIT("L25_P1_IMGO_M1_MRAW0", DISP_IOMMU, 25, 0x2B, 1),
	MM_IOMMU_PORT_INIT("L25_P2_CQI_M1_MRAW2", DISP_IOMMU, 25, 0x2B, 2),
	MM_IOMMU_PORT_INIT("L25_P3_IMGO_M1_MRAW2", DISP_IOMMU, 25, 0x2B, 3),
	MM_IOMMU_PORT_INIT("L25_P4_SMIR0_PDA_A", DISP_IOMMU, 25, 0x2B, 4),
	MM_IOMMU_PORT_INIT("L25_P5_SMIR1_PDA_A", DISP_IOMMU, 25, 0x2B, 5),
	MM_IOMMU_PORT_INIT("L25_P6_SMIR2_PDA_A", DISP_IOMMU, 25, 0x2B, 6),
	MM_IOMMU_PORT_INIT("L25_P7_SMIR3_PDA_A", DISP_IOMMU, 25, 0x2B, 7),
	MM_IOMMU_PORT_INIT("L25_P8_SMIR4_PDA_A", DISP_IOMMU, 25, 0x2B, 8),
	MM_IOMMU_PORT_INIT("L25_P9_SMIW_PDA_A", DISP_IOMMU, 25, 0x2B, 9),
	MM_IOMMU_PORT_INIT("L25_P10_STG_WR_PDA_A", DISP_IOMMU, 25, 0x2B, 10),
	MM_IOMMU_PORT_INIT("L25_P11_STG_M1_MRAW0", DISP_IOMMU, 25, 0x2B, 11),
	MM_IOMMU_PORT_INIT("L25_P12_STG_M1_MRAW2", DISP_IOMMU, 25, 0x2B, 12),
	MM_IOMMU_PORT_INIT("L25_P13_RESERVED_0", DISP_IOMMU, 25, 0x2B, 13),
	MM_IOMMU_PORT_INIT("L25_P14_RESERVED_1", DISP_IOMMU, 25, 0x2B, 14),
	MM_IOMMU_PORT_INIT("L25_P15_RESERVED_2", DISP_IOMMU, 25, 0x2B, 15),

	/* Larb26 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L26_P0_CQI_M1_MRAW1", MDP_IOMMU, 26, 0x35, 0),
	MM_IOMMU_PORT_INIT("L26_P1_IMGO_M1_MRAW1", MDP_IOMMU, 26, 0x35, 1),
	MM_IOMMU_PORT_INIT("L26_P2_CQI_M1_MRAW3", MDP_IOMMU, 26, 0x35, 2),
	MM_IOMMU_PORT_INIT("L26_P3_IMGO_M1_MRAW3", MDP_IOMMU, 26, 0x35, 3),
	MM_IOMMU_PORT_INIT("L26_P4_SMIR0_PDA_B", MDP_IOMMU, 26, 0x35, 4),
	MM_IOMMU_PORT_INIT("L26_P5_SMIR1_PDA_B", MDP_IOMMU, 26, 0x35, 5),
	MM_IOMMU_PORT_INIT("L26_P6_SMIR2_PDA_B", MDP_IOMMU, 26, 0x35, 6),
	MM_IOMMU_PORT_INIT("L26_P7_SMIR3_PDA_B", MDP_IOMMU, 26, 0x35, 7),
	MM_IOMMU_PORT_INIT("L26_P8_SMIR4_PDA_B", MDP_IOMMU, 26, 0x35, 8),
	MM_IOMMU_PORT_INIT("L26_P9_SMIW_PDA_B", MDP_IOMMU, 26, 0x35, 9),
	MM_IOMMU_PORT_INIT("L26_P10_STG_WR_PDA_B", MDP_IOMMU, 26, 0x35, 10),
	MM_IOMMU_PORT_INIT("L26_P11_STG_M1_MRAW1", MDP_IOMMU, 26, 0x35, 11),
	MM_IOMMU_PORT_INIT("L26_P12_STG_M1_MRAW3", MDP_IOMMU, 26, 0x35, 12),
	MM_IOMMU_PORT_INIT("L26_P13_RESERVED_0", MDP_IOMMU, 26, 0x35, 13),
	MM_IOMMU_PORT_INIT("L26_P14_RESERVED_1", MDP_IOMMU, 26, 0x35, 14),
	MM_IOMMU_PORT_INIT("L26_P15_RESERVED_2", MDP_IOMMU, 26, 0x35, 15),

	/* Larb27 -- MDP -- 9 */
	MM_IOMMU_PORT_INIT("L27_P0_IPUI_I1_ADLRD", MDP_IOMMU, 27, 0x35, 0),
	MM_IOMMU_PORT_INIT("L27_P1_ROOTCQ_CQI_E1_ROOTCQ", MDP_IOMMU, 27, 0x35, 1),
	MM_IOMMU_PORT_INIT("L27_P2_IPUO_O1_ADLWR", MDP_IOMMU, 27, 0x35, 2),
	MM_IOMMU_PORT_INIT("L27_P3_CQI_U1_UISP", MDP_IOMMU, 27, 0x35, 3),
	MM_IOMMU_PORT_INIT("L27_P4_STG_U1_UISP", MDP_IOMMU, 27, 0x35, 4),
	MM_IOMMU_PORT_INIT("L27_P5_CAMSV_A1_WDMA_CAMSV_A_DEMUX", MDP_IOMMU, 27, 0x35, 5),
	MM_IOMMU_PORT_INIT("L27_P6_CAMSV_B1_WDMA_CAMSV_B_DEMUX", MDP_IOMMU, 27, 0x35, 6),
	MM_IOMMU_PORT_INIT("L27_P7_IMGO_U1_UISP", MDP_IOMMU, 27, 0x35, 7),
	MM_IOMMU_PORT_INIT("L27_P8_YUVO_U1_UISP", MDP_IOMMU, 27, 0x35, 8),

	/* Larb28 -- DISP -- 28 */
	MM_IOMMU_PORT_INIT("L28_P0_IMGI_T1_A", DISP_IOMMU, 28, 0x22, 0),
	MM_IOMMU_PORT_INIT("L28_P1_IMGCI_T1_A", DISP_IOMMU, 28, 0x22, 1),
	MM_IOMMU_PORT_INIT("L28_P2_YUVO_T1_A", DISP_IOMMU, 28, 0x22, 2),
	MM_IOMMU_PORT_INIT("L28_P3_YUVCO_T1_A", DISP_IOMMU, 28, 0x22, 3),
	MM_IOMMU_PORT_INIT("L28_P4_YUVO_T2_A", DISP_IOMMU, 28, 0x22, 4),
	MM_IOMMU_PORT_INIT("L28_P5_YUVBO_T2_A", DISP_IOMMU, 28, 0x22, 5),
	MM_IOMMU_PORT_INIT("L28_P6_STG_T1_A", DISP_IOMMU, 28, 0x22, 6),
	MM_IOMMU_PORT_INIT("L28_P7_IMGI_T1_N_A", DISP_IOMMU, 28, 0x22, 7),
	MM_IOMMU_PORT_INIT("L28_P8_RESERVED", DISP_IOMMU, 28, 0x22, 8),
	MM_IOMMU_PORT_INIT("L28_P9_RESERVED", DISP_IOMMU, 28, 0x22, 9),
	MM_IOMMU_PORT_INIT("L28_P10_SMTI_T1_A", DISP_IOMMU, 28, 0x22, 10),
	MM_IOMMU_PORT_INIT("L28_P11_SMTI_T4_A", DISP_IOMMU, 28, 0x22, 11),
	MM_IOMMU_PORT_INIT("L28_P12_TNCSTI_T2_A", DISP_IOMMU, 28, 0x22, 12),
	MM_IOMMU_PORT_INIT("L28_P13_LTMSTI_T1_A", DISP_IOMMU, 28, 0x22, 13),
	MM_IOMMU_PORT_INIT("L28_P14_FBWO_T1_A", DISP_IOMMU, 28, 0x22, 14),
	MM_IOMMU_PORT_INIT("L28_P15_TIMGO_T1_A", DISP_IOMMU, 28, 0x22, 15),
	MM_IOMMU_PORT_INIT("L28_P16_TNCSTO_T1_A", DISP_IOMMU, 28, 0x22, 16),
	MM_IOMMU_PORT_INIT("L28_P17_YUFETI_T1_A", DISP_IOMMU, 28, 0x22, 17),
	MM_IOMMU_PORT_INIT("L28_P18_STG_T2_A", DISP_IOMMU, 28, 0x22, 18),
	MM_IOMMU_PORT_INIT("L28_P19_STG_T3_A", DISP_IOMMU, 28, 0x22, 19),
	MM_IOMMU_PORT_INIT("L28_P20_RESERVED", DISP_IOMMU, 28, 0x22, 20),
	MM_IOMMU_PORT_INIT("L28_P21_TNCSO_T1_A", DISP_IOMMU, 28, 0x22, 21),
	MM_IOMMU_PORT_INIT("L28_P22_SMTO_T1_A", DISP_IOMMU, 28, 0x22, 22),
	MM_IOMMU_PORT_INIT("L28_P23_SMTO_T4_A", DISP_IOMMU, 28, 0x22, 23),
	MM_IOMMU_PORT_INIT("L28_P24_LTMSBO_T1_A", DISP_IOMMU, 28, 0x22, 24),
	MM_IOMMU_PORT_INIT("L28_P25_YUFETO_T1_A", DISP_IOMMU, 28, 0x22, 25),
	MM_IOMMU_PORT_INIT("L28_P26_RESERVED", DISP_IOMMU, 28, 0x22, 26),
	MM_IOMMU_PORT_INIT("L28_P27_RESERVED", DISP_IOMMU, 28, 0x22, 27),

	/* Larb29 -- DISP -- 14 */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_C_CQI_E1", DISP_IOMMU, 29, 0x2F, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_D_CQI_E1", DISP_IOMMU, 29, 0x2F, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_E_CQI_E1", DISP_IOMMU, 29, 0x2F, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_F_CQI_E1", DISP_IOMMU, 29, 0x2F, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_C_WDMA", DISP_IOMMU, 29, 0x2F, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_D_WDMA", DISP_IOMMU, 29, 0x2F, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E_WDMA", DISP_IOMMU, 29, 0x2F, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_F_WDMA", DISP_IOMMU, 29, 0x2F, 7),
	MM_IOMMU_PORT_INIT("L29_P8_RESERVED_0", DISP_IOMMU, 29, 0x2F, 8),
	MM_IOMMU_PORT_INIT("L29_P9_RESERVED_1", DISP_IOMMU, 29, 0x2F, 9),
	MM_IOMMU_PORT_INIT("L29_P10_CAMSV_C_STG", DISP_IOMMU, 29, 0x2F, 10),
	MM_IOMMU_PORT_INIT("L29_P11_CAMSV_D_STG", DISP_IOMMU, 29, 0x2F, 11),
	MM_IOMMU_PORT_INIT("L29_P12_CAMSV_E_STG", DISP_IOMMU, 29, 0x2F, 12),
	MM_IOMMU_PORT_INIT("L29_P13_CAMSV_F_STG", DISP_IOMMU, 29, 0x2F, 13),

	/* Larb29 -- MDP -- 14 */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_C_CQI_E1", MDP_IOMMU, 29, 0x36, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_D_CQI_E1", MDP_IOMMU, 29, 0x36, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_E_CQI_E1", MDP_IOMMU, 29, 0x36, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_F_CQI_E1", MDP_IOMMU, 29, 0x36, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_C_WDMA", MDP_IOMMU, 29, 0x36, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_D_WDMA", MDP_IOMMU, 29, 0x36, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E_WDMA", MDP_IOMMU, 29, 0x36, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_F_WDMA", MDP_IOMMU, 29, 0x36, 7),
	MM_IOMMU_PORT_INIT("L29_P8_RESERVED_0", MDP_IOMMU, 29, 0x36, 8),
	MM_IOMMU_PORT_INIT("L29_P9_RESERVED_1", MDP_IOMMU, 29, 0x36, 9),
	MM_IOMMU_PORT_INIT("L29_P10_CAMSV_C_STG", MDP_IOMMU, 29, 0x36, 10),
	MM_IOMMU_PORT_INIT("L29_P11_CAMSV_D_STG", MDP_IOMMU, 29, 0x36, 11),
	MM_IOMMU_PORT_INIT("L29_P12_CAMSV_E_STG", MDP_IOMMU, 29, 0x36, 12),
	MM_IOMMU_PORT_INIT("L29_P13_CAMSV_F_STG", MDP_IOMMU, 29, 0x36, 13),

	/* Larb30 -- MDP -- 4 */
	MM_IOMMU_PORT_INIT("L30_P0_CCUI", MDP_IOMMU, 30, 0xE, 0),
	MM_IOMMU_PORT_INIT("L30_P1_CCUO", MDP_IOMMU, 30, 0xE, 1),
	MM_IOMMU_PORT_INIT("L30_P2_CCUI2", MDP_IOMMU, 30, 0xE, 2),
	MM_IOMMU_PORT_INIT("L30_P3_CCUO2", MDP_IOMMU, 30, 0xE, 3),

	/* larb31--dummy */

	/* Larb32 -- MDP -- 9 */
	MM_IOMMU_PORT_INIT("L32_P0_DISP_POSTMASK0", MDP_IOMMU, 32, 0x1, 0),
	MM_IOMMU_PORT_INIT("L32_P1_DISP_POSTMASK1", MDP_IOMMU, 32, 0x1, 1),
	MM_IOMMU_PORT_INIT("L32_P2_DISP_GAMMA0", MDP_IOMMU, 32, 0x1, 2),
	MM_IOMMU_PORT_INIT("L32_P3_DISP_GAMMA1", MDP_IOMMU, 32, 0x1, 3),
	MM_IOMMU_PORT_INIT("L32_P4_DISP_MDP_RDMA0", MDP_IOMMU, 32, 0x1, 4),
	MM_IOMMU_PORT_INIT("L32_P5_DISP_ODDMR0_DMRR", MDP_IOMMU, 32, 0x1, 5),
	MM_IOMMU_PORT_INIT("L32_P6_DISP_ODDMR0_ODR", MDP_IOMMU, 32, 0x1, 6),
	MM_IOMMU_PORT_INIT("L32_P7_DISP_ODDMR0_ODW", MDP_IOMMU, 32, 0x1, 7),
	MM_IOMMU_PORT_INIT("L32_P8_DISP_WDMA1", MDP_IOMMU, 32, 0x1, 8),

	/* Larb33 -- DISP -- 8 */
	MM_IOMMU_PORT_INIT("L33_P0_DISP1_DISP_DSI0", DISP_IOMMU, 33, 0x8, 0),
	MM_IOMMU_PORT_INIT("L33_P1_DISP1_DISP_DSI1", DISP_IOMMU, 33, 0x8, 1),
	MM_IOMMU_PORT_INIT("L33_P2_DISP1_DISP_DSI2", DISP_IOMMU, 33, 0x8, 2),
	MM_IOMMU_PORT_INIT("L33_P3_DISP1_MDP_RDMA0", DISP_IOMMU, 33, 0x8, 3),
	MM_IOMMU_PORT_INIT("L33_P4_DISP1_GDMA", DISP_IOMMU, 33, 0x8, 4),
	MM_IOMMU_PORT_INIT("L33_P5_DISP1_WDMA0", DISP_IOMMU, 33, 0x8, 5),
	MM_IOMMU_PORT_INIT("L33_P6_DISP1_WDMA1", DISP_IOMMU, 33, 0x8, 6),
	MM_IOMMU_PORT_INIT("L33_P7_DISP1_WDMA2", DISP_IOMMU, 33, 0x8, 7),

	/* Larb34 -- DISP -- 7 */
	MM_IOMMU_PORT_INIT("L34_P0_YUVO_R1", DISP_IOMMU, 34, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L34_P1_YUVO_R3", DISP_IOMMU, 34, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L34_P2_YUVO_R2", DISP_IOMMU, 34, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L34_P3_DRZH2NO_R1", DISP_IOMMU, 34, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L34_P4_YUVO_R4", DISP_IOMMU, 34, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L34_P5_DRZH1NO_R1", DISP_IOMMU, 34, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L34_P6_STG_R3", DISP_IOMMU, 34, 0x2A, 6),

	/* Larb35 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L35_P0_YUVO_R1", MDP_IOMMU, 35, 0x33, 0),
	MM_IOMMU_PORT_INIT("L35_P1_YUVO_R3", MDP_IOMMU, 35, 0x33, 1),
	MM_IOMMU_PORT_INIT("L35_P2_YUVO_R2", MDP_IOMMU, 35, 0x33, 2),
	MM_IOMMU_PORT_INIT("L35_P3_DRZH2NO_R1", MDP_IOMMU, 35, 0x33, 3),
	MM_IOMMU_PORT_INIT("L35_P4_YUVO_R4", MDP_IOMMU, 35, 0x33, 4),
	MM_IOMMU_PORT_INIT("L35_P5_DRZH1NO_R1", MDP_IOMMU, 35, 0x33, 5),
	MM_IOMMU_PORT_INIT("L35_P6_STG_R3", MDP_IOMMU, 35, 0x33, 6),

	/* Larb36 -- MDP -- 19 */
	MM_IOMMU_PORT_INIT("L36_P0_CQI_R1", MDP_IOMMU, 36, 0x31, 0),
	MM_IOMMU_PORT_INIT("L36_P1_CQI_R5", MDP_IOMMU, 36, 0x31, 1),
	MM_IOMMU_PORT_INIT("L36_P2_RAWI_R2", MDP_IOMMU, 36, 0x31, 2),
	MM_IOMMU_PORT_INIT("L36_P3_RAWI_R3", MDP_IOMMU, 36, 0x31, 3),
	MM_IOMMU_PORT_INIT("L36_P4_RAWI_R4", MDP_IOMMU, 36, 0x31, 4),
	MM_IOMMU_PORT_INIT("L36_P5_RAWI_R5", MDP_IOMMU, 36, 0x31, 5),
	MM_IOMMU_PORT_INIT("L36_P6_BPCI_R1", MDP_IOMMU, 36, 0x31, 6),
	MM_IOMMU_PORT_INIT("L36_P7_BPCI_R3", MDP_IOMMU, 36, 0x31, 7),
	MM_IOMMU_PORT_INIT("L36_P8_GRMGI_R1", MDP_IOMMU, 36, 0x31, 8),
	MM_IOMMU_PORT_INIT("L36_P9_LSCI_R1", MDP_IOMMU, 36, 0x31, 9),
	MM_IOMMU_PORT_INIT("L36_P10_IMGO_R1", MDP_IOMMU, 36, 0x31, 10),
	MM_IOMMU_PORT_INIT("L36_P11_IMGO_R2", MDP_IOMMU, 36, 0x31, 11),
	MM_IOMMU_PORT_INIT("L36_P12_DRZB2NO_R1", MDP_IOMMU, 36, 0x31, 12),
	MM_IOMMU_PORT_INIT("L36_P13_DRZB2NBO_R1", MDP_IOMMU, 36, 0x31, 13),
	MM_IOMMU_PORT_INIT("L36_P14_GMPO_R1", MDP_IOMMU, 36, 0x31, 14),
	MM_IOMMU_PORT_INIT("L36_P15_DRZB2NCO_R1", MDP_IOMMU, 36, 0x31, 15),
	MM_IOMMU_PORT_INIT("L36_P16_AWBO_R1", MDP_IOMMU, 36, 0x31, 16),
	MM_IOMMU_PORT_INIT("L36_P17_STG_R1", MDP_IOMMU, 36, 0x31, 17),
	MM_IOMMU_PORT_INIT("L36_P18_STG_R2", MDP_IOMMU, 36, 0x31, 18),

	/* Larb37 -- DISP -- 19 */
	MM_IOMMU_PORT_INIT("L37_P0_CQI_R1", DISP_IOMMU, 37, 0x29, 0),
	MM_IOMMU_PORT_INIT("L37_P1_CQI_R5", DISP_IOMMU, 37, 0x29, 1),
	MM_IOMMU_PORT_INIT("L37_P2_RAWI_R2", DISP_IOMMU, 37, 0x29, 2),
	MM_IOMMU_PORT_INIT("L37_P3_RAWI_R3", DISP_IOMMU, 37, 0x29, 3),
	MM_IOMMU_PORT_INIT("L37_P4_RAWI_R4", DISP_IOMMU, 37, 0x29, 4),
	MM_IOMMU_PORT_INIT("L37_P5_RAWI_R5", DISP_IOMMU, 37, 0x29, 5),
	MM_IOMMU_PORT_INIT("L37_P6_BPCI_R1", DISP_IOMMU, 37, 0x29, 6),
	MM_IOMMU_PORT_INIT("L37_P7_BPCI_R3", DISP_IOMMU, 37, 0x29, 7),
	MM_IOMMU_PORT_INIT("L37_P8_GRMGI_R1", DISP_IOMMU, 37, 0x29, 8),
	MM_IOMMU_PORT_INIT("L37_P9_LSCI_R1", DISP_IOMMU, 37, 0x29, 9),
	MM_IOMMU_PORT_INIT("L37_P10_IMGO_R1", DISP_IOMMU, 37, 0x29, 10),
	MM_IOMMU_PORT_INIT("L37_P11_IMGO_R2", DISP_IOMMU, 37, 0x29, 11),
	MM_IOMMU_PORT_INIT("L37_P12_DRZB2NO_R1", DISP_IOMMU, 37, 0x29, 12),
	MM_IOMMU_PORT_INIT("L37_P13_DRZB2NBO_R1", DISP_IOMMU, 37, 0x29, 13),
	MM_IOMMU_PORT_INIT("L37_P14_GMPO_R1", DISP_IOMMU, 37, 0x29, 14),
	MM_IOMMU_PORT_INIT("L37_P15_DRZB2NCO_R1", DISP_IOMMU, 37, 0x29, 15),
	MM_IOMMU_PORT_INIT("L37_P16_AWBO_R1", DISP_IOMMU, 37, 0x29, 16),
	MM_IOMMU_PORT_INIT("L37_P17_STG_R1", DISP_IOMMU, 37, 0x29, 17),
	MM_IOMMU_PORT_INIT("L37_P18_STG_R2", DISP_IOMMU, 37, 0x29, 18),

	/* Larb38 -- DISP -- 26 */
	MM_IOMMU_PORT_INIT("L38_P0_TNRWI_D1", DISP_IOMMU, 38, 0x24, 0),
	MM_IOMMU_PORT_INIT("L38_P1_RECBI_D1", DISP_IOMMU, 38, 0x24, 1),
	MM_IOMMU_PORT_INIT("L38_P2_RECI_D3", DISP_IOMMU, 38, 0x24, 2),
	MM_IOMMU_PORT_INIT("L38_P3_SMTI_D1", DISP_IOMMU, 38, 0x24, 3),
	MM_IOMMU_PORT_INIT("L38_P4_SMTCI_D1", DISP_IOMMU, 38, 0x24, 4),
	MM_IOMMU_PORT_INIT("L38_P5_IMG4O_D1", DISP_IOMMU, 38, 0x24, 5),
	MM_IOMMU_PORT_INIT("L38_P6_IMG4CO_D1", DISP_IOMMU, 38, 0x24, 6),
	MM_IOMMU_PORT_INIT("L38_P7_TNRMO_D1", DISP_IOMMU, 38, 0x24, 7),
	MM_IOMMU_PORT_INIT("L38_P8_STG_D2", DISP_IOMMU, 38, 0x24, 8),
	MM_IOMMU_PORT_INIT("L38_P9_STG_D3", DISP_IOMMU, 38, 0x24, 9),
	MM_IOMMU_PORT_INIT("L38_P10_RESERVED", DISP_IOMMU, 38, 0x24, 10),
	MM_IOMMU_PORT_INIT("L38_P11_SMTO_D1", DISP_IOMMU, 38, 0x24, 11),
	MM_IOMMU_PORT_INIT("L38_P12_SMTCO_D1", DISP_IOMMU, 38, 0x24, 12),
	MM_IOMMU_PORT_INIT("L38_P13_YUFETO_D1", DISP_IOMMU, 38, 0x24, 13),
	MM_IOMMU_PORT_INIT("L38_P14_RESERVED", DISP_IOMMU, 38, 0x24, 14),
	MM_IOMMU_PORT_INIT("L38_P15_RESERVED", DISP_IOMMU, 38, 0x24, 15),
	MM_IOMMU_PORT_INIT("L38_P16_IMGI_D1", DISP_IOMMU, 38, 0x24, 16),
	MM_IOMMU_PORT_INIT("L38_P17_IMGCI_D1", DISP_IOMMU, 38, 0x24, 17),
	MM_IOMMU_PORT_INIT("L38_P18_RECI_D1", DISP_IOMMU, 38, 0x24, 18),
	MM_IOMMU_PORT_INIT("L38_P19_RECI_D1_N", DISP_IOMMU, 38, 0x24, 19),
	MM_IOMMU_PORT_INIT("L38_P20_TNRCI_D1", DISP_IOMMU, 38, 0x24, 20),
	MM_IOMMU_PORT_INIT("L38_P21_TNRCI_D1_N", DISP_IOMMU, 38, 0x24, 21),
	MM_IOMMU_PORT_INIT("L38_P22_STG_D1", DISP_IOMMU, 38, 0x24, 22),
	MM_IOMMU_PORT_INIT("L38_P23_IMGDI_D1", DISP_IOMMU, 38, 0x24, 23),
	MM_IOMMU_PORT_INIT("L38_P24_RESERVED", DISP_IOMMU, 38, 0x24, 24),
	MM_IOMMU_PORT_INIT("L38_P25_RESERVED", DISP_IOMMU, 38, 0x24, 25),

	/* Larb39 */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", MDP_IOMMU, 39, 0x39, 0, CCU_FAKE),

	/* Larb40 */
	MM_IOMMU_FAKE_PORT_INIT("CCU1", MDP_IOMMU, 40, 0x3A, 1, CCU_FAKE),

	/* Larb41 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", MDP_IOMMU, 41, 0x8, 0, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", MDP_IOMMU, 41, 0x8, 1, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", MDP_IOMMU, 41, 0x8, 2, GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6899[] = {
	/* larb_id:CID, port_id:MID, tf_id:ENCODE */
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_MASTER0", APU_IOMMU0, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_MASTER1", APU_IOMMU0, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_DUMMY", APU_IOMMU0, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER0", APU_IOMMU0, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER1", APU_IOMMU0, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER2", APU_IOMMU0, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER3", APU_IOMMU0, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID0_UP_LOGGER", APU_IOMMU0, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_CID0_XPU", APU_IOMMU0, 0, 1, 8),
	APU_IOMMU_PORT_INIT("APU_CID0_EDPA_MASTER0", APU_IOMMU0, 0, 2, 9),
	APU_IOMMU_PORT_INIT("APU_CID0_EDPA_MASTER1", APU_IOMMU0, 0, 3, 10),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER0", APU_IOMMU0, 0, 4, 11),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER1", APU_IOMMU0, 0, 5, 12),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER2", APU_IOMMU0, 0, 6, 13),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER3", APU_IOMMU0, 0, 7, 14),
	APU_IOMMU_PORT_INIT("APU_WDEC", APU_IOMMU0, 0, 0, 15),

	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_MASTER0", APU_IOMMU1, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_MASTER1", APU_IOMMU1, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_DUMMY", APU_IOMMU1, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER0", APU_IOMMU1, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER1", APU_IOMMU1, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER2", APU_IOMMU1, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_MASTER3", APU_IOMMU1, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID0_UP_LOGGER", APU_IOMMU1, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_CID0_XPU", APU_IOMMU1, 0, 1, 8),
	APU_IOMMU_PORT_INIT("APU_CID0_EDPA_MASTER0", APU_IOMMU1, 0, 2, 9),
	APU_IOMMU_PORT_INIT("APU_CID0_EDPA_MASTER1", APU_IOMMU1, 0, 3, 10),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER0", APU_IOMMU1, 0, 4, 11),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER1", APU_IOMMU1, 0, 5, 12),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER2", APU_IOMMU1, 0, 6, 13),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_MASTER3", APU_IOMMU1, 0, 7, 14),
	APU_IOMMU_PORT_INIT("APU_WDEC", APU_IOMMU1, 0, 0, 15),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x1f)
};

static const struct mtk_iommu_port mm_port_mt6985[] = {
	/* Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_HDR", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_RDMA0", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_RDMA1", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL2_2L_HDR", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL2_2L_RDMA0", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL3_2L_RDMA1", DISP_IOMMU, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", DISP_IOMMU, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", DISP_IOMMU, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", DISP_IOMMU, 0, 0x0, 8),

	/* Larb1 */
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_2L_RDMA1", MDP_IOMMU, 1, 0x0, 0),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_HDR", MDP_IOMMU, 1, 0x0, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_RDMA0", MDP_IOMMU, 1, 0x0, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL2_2L_RDMA1", MDP_IOMMU, 1, 0x0, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL3_2L_HDR", MDP_IOMMU, 1, 0x0, 4),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL3_2L_RDMA0", MDP_IOMMU, 1, 0x0, 5),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA2", MDP_IOMMU, 1, 0x0, 6),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", MDP_IOMMU, 1, 0x0, 7),

	/* Larb2 */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", DISP_IOMMU, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", DISP_IOMMU, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_DISP_FAKE0", DISP_IOMMU, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", DISP_IOMMU, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", DISP_IOMMU, 2, 0x10, 4),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA2", DISP_IOMMU, 2, 0x10, 5),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA3", DISP_IOMMU, 2, 0x10, 6),
	MM_IOMMU_PORT_INIT("L2_MDP_WDMA2", DISP_IOMMU, 2, 0x10, 7),
	MM_IOMMU_PORT_INIT("L2_MDP_WDMA3", DISP_IOMMU, 2, 0x10, 8),

	/* Larb3 */
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA0", MDP_IOMMU, 3, 0x10, 0),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT0", MDP_IOMMU, 3, 0x10, 1),
	MM_IOMMU_PORT_INIT("L3_DISP_FAKE0", MDP_IOMMU, 3, 0x10, 2),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA1", MDP_IOMMU, 3, 0x10, 3),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT1", MDP_IOMMU, 3, 0x10, 4),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA2", MDP_IOMMU, 3, 0x10, 5),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA3", MDP_IOMMU, 3, 0x10, 6),
	MM_IOMMU_PORT_INIT("L3_MDP_WDMA2", MDP_IOMMU, 3, 0x10, 7),
	MM_IOMMU_PORT_INIT("L3_MDP_WDMA3", MDP_IOMMU, 3, 0x10, 8),

	/* Larb4 */
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_MC_C_EXT", MDP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_UFO_EXT", MDP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PP_EXT", MDP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PRED_RD_EXT", MDP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PRED_WR_EXT", MDP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_PPWRAP_EXT", MDP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_TILE_EXT", MDP_IOMMU, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_VLD_EXT", MDP_IOMMU, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_VLD2_EXT", MDP_IOMMU, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_AVC_MV_EXT", MDP_IOMMU, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("L4_HW_VDEC_UFO_EXT_C", MDP_IOMMU, 4, 0x18, 10),

	/* Larb5 */
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_LAT0_VLD_EXT", DISP_IOMMU, 5, 0x18, 0),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_LAT0_VLD2_EXT", DISP_IOMMU, 5, 0x18, 1),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_LAT0_AVC_MV_EXT", DISP_IOMMU, 5, 0x18, 2),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_LAT0_PRED_RD_EXT", DISP_IOMMU, 5, 0x18, 3),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_LAT0_TILE_EXT", DISP_IOMMU, 5, 0x18, 4),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_LAT0_WDMA_EXT", DISP_IOMMU, 5, 0x18, 5),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_UFO_ENC_EXT", DISP_IOMMU, 5, 0x18, 6),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_UFO_ENC_EXT_C", DISP_IOMMU, 5, 0x18, 7),
	MM_IOMMU_PORT_INIT("L5_HW_VDEC_MC_EXT", DISP_IOMMU, 5, 0x18, 8),

	/* Larb6 */
	MM_IOMMU_PORT_INIT("L6_HW_MINI_MDP_R0_EXT", DISP_IOMMU, 6, 0x38, 0),
	MM_IOMMU_PORT_INIT("L6_HW_MINI_MDP_W0_EXT", DISP_IOMMU, 6, 0x38, 1),
	MM_IOMMU_PORT_INIT("L6_HW_MINI_MDP_R1_EXT", DISP_IOMMU, 6, 0x38, 2),
	MM_IOMMU_PORT_INIT("L6_HW_MINI_MDP_W1_EXT", DISP_IOMMU, 6, 0x38, 3),

	/* Larb7 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_LITE", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_RDMA", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("L7_VENC_EC_WPP_BSDMA", DISP_IOMMU, 7, 0x20, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_EC_WPP_RDMA", DISP_IOMMU, 7, 0x20, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_DB_SYSRAM_WDMA", DISP_IOMMU, 7, 0x20, 14),
	MM_IOMMU_PORT_INIT("L7_VENC_DB_SYSRAM_RDMA", DISP_IOMMU, 7, 0x20, 15),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", DISP_IOMMU, 7, 0x20, 16),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_WDMA_0", DISP_IOMMU, 7, 0x20, 17),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_BSDMA_0", DISP_IOMMU, 7, 0x20, 18),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA", DISP_IOMMU, 7, 0x20, 19),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_LITE", DISP_IOMMU, 7, 0x20, 20),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", DISP_IOMMU, 7, 0x20, 21),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", DISP_IOMMU, 7, 0x20, 22),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", DISP_IOMMU, 7, 0x20, 23),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", DISP_IOMMU, 7, 0x20, 24),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA", DISP_IOMMU, 7, 0x20, 25),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_WDMA", DISP_IOMMU, 7, 0x20, 26),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_WDMA_1", DISP_IOMMU, 7, 0x20, 27),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_BSDMA_1", DISP_IOMMU, 7, 0x20, 28),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_HUFF_OFFSET_1", DISP_IOMMU, 7, 0x20, 29),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_HUFF_OFFSET_0", DISP_IOMMU, 7, 0x20, 30),

	/* Larb8 */
	MM_IOMMU_PORT_INIT("L8_VENC_RCPU", MDP_IOMMU, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_VENC_REC", MDP_IOMMU, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_VENC_BSDMA", MDP_IOMMU, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_VENC_SV_COMV", MDP_IOMMU, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_VENC_RD_COMV", MDP_IOMMU, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA", MDP_IOMMU, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_LITE", MDP_IOMMU, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Y_RDMA", MDP_IOMMU, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_JPGENC_C_RDMA", MDP_IOMMU, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Q_TABLE", MDP_IOMMU, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_W_LUMA", MDP_IOMMU, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_RDMA", MDP_IOMMU, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_VENC_EC_WPP_BSDMA", MDP_IOMMU, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_VENC_EC_WPP_RDMA", MDP_IOMMU, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_VENC_DB_SYSRAM_WDMA", MDP_IOMMU, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_VENC_DB_SYSRAM_RDMA", MDP_IOMMU, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA", MDP_IOMMU, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_WDMA_0", MDP_IOMMU, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_BSDMA_0", MDP_IOMMU, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA", MDP_IOMMU, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_LITE", MDP_IOMMU, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_LUMA", MDP_IOMMU, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_CHROMA", MDP_IOMMU, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_LUMA", MDP_IOMMU, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_CHROMA", MDP_IOMMU, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_R_LUMA", MDP_IOMMU, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_WDMA", MDP_IOMMU, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_WDMA_1", MDP_IOMMU, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_BSDMA_1", MDP_IOMMU, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_HUFF_OFFSET_1", MDP_IOMMU, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_HUFF_OFFSET_0", MDP_IOMMU, 8, 0x20, 30),

	/* Larb9 */
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 0),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 1),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 2),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 3),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 4),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 5),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 6),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 7),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 8),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 9),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 10),
	MM_IOMMU_PORT_INIT("L9_IMGI_T1_B", MDP_IOMMU, 9, 0x2B, 11),
	MM_IOMMU_PORT_INIT("L9_IMGI_T1_N_B", MDP_IOMMU, 9, 0x2B, 12),
	MM_IOMMU_PORT_INIT("L9_IMGCI_T1_B", MDP_IOMMU, 9, 0x2B, 13),
	MM_IOMMU_PORT_INIT("L9_IMGCI_T1_N_B", MDP_IOMMU, 9, 0x2B, 14),
	MM_IOMMU_PORT_INIT("L9_SMTI_T1_B", MDP_IOMMU, 9, 0x2B, 15),
	MM_IOMMU_PORT_INIT("L9_YUVO_T1_B", MDP_IOMMU, 9, 0x2B, 16),
	MM_IOMMU_PORT_INIT("L9_YUVO_T1_N_B", MDP_IOMMU, 9, 0x2B, 17),
	MM_IOMMU_PORT_INIT("L9_YUVCO_T1_B", MDP_IOMMU, 9, 0x2B, 18),
	MM_IOMMU_PORT_INIT("L9_YUVO_T2_B", MDP_IOMMU, 9, 0x2B, 19),
	MM_IOMMU_PORT_INIT("L9_YUVO_T4_B", MDP_IOMMU, 9, 0x2B, 20),
	MM_IOMMU_PORT_INIT("L9_TNCSTO_T1_B", MDP_IOMMU, 9, 0x2B, 21),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 22),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 23),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 24),
	MM_IOMMU_PORT_INIT("L9_SMTO_T1_B", MDP_IOMMU, 9, 0x2B, 25),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 26),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 27),
	MM_IOMMU_PORT_INIT("L9_RESERVED", MDP_IOMMU, 9, 0x2B, 28),

	/* Larb10 */
	MM_IOMMU_PORT_INIT("L10_IMGI_D1", DISP_IOMMU, 10, 0x29, 0),
	MM_IOMMU_PORT_INIT("L10_IMGCI_D1", DISP_IOMMU, 10, 0x29, 1),
	MM_IOMMU_PORT_INIT("L10_IMGCI_D1_N", DISP_IOMMU, 10, 0x29, 2),
	MM_IOMMU_PORT_INIT("L10_DMGI_D1", DISP_IOMMU, 10, 0x29, 3),
	MM_IOMMU_PORT_INIT("L10_RECI_D1", DISP_IOMMU, 10, 0x29, 4),
	MM_IOMMU_PORT_INIT("L10_TNRAIMI_D1", DISP_IOMMU, 10, 0x29, 5),
	MM_IOMMU_PORT_INIT("L10_RECI_D3", DISP_IOMMU, 10, 0x29, 6),
	MM_IOMMU_PORT_INIT("L10_RECBI_D2", DISP_IOMMU, 10, 0x29, 7),
	MM_IOMMU_PORT_INIT("L10_TNRWI_D1", DISP_IOMMU, 10, 0x29, 8),
	MM_IOMMU_PORT_INIT("L10_TNRCI_D1", DISP_IOMMU, 10, 0x29, 9),
	MM_IOMMU_PORT_INIT("L10_SMTI_D1", DISP_IOMMU, 10, 0x29, 10),
	MM_IOMMU_PORT_INIT("L10_SMTCI_D1", DISP_IOMMU, 10, 0x29, 11),
	MM_IOMMU_PORT_INIT("L10_IMG4O_D1", DISP_IOMMU, 10, 0x29, 12),
	MM_IOMMU_PORT_INIT("L10_IMG4CO_D1", DISP_IOMMU, 10, 0x29, 13),
	MM_IOMMU_PORT_INIT("L10_TNRMO_D1", DISP_IOMMU, 10, 0x29, 14),
	MM_IOMMU_PORT_INIT("L10_SMTO_D1", DISP_IOMMU, 10, 0x29, 15),
	MM_IOMMU_PORT_INIT("L10_SMTCO_D1", DISP_IOMMU, 10, 0x29, 16),
	MM_IOMMU_PORT_INIT("L10_TNRSI_D1", DISP_IOMMU, 10, 0x29, 17),
	MM_IOMMU_PORT_INIT("L10_TNRSO_D1", DISP_IOMMU, 10, 0x29, 18),
	MM_IOMMU_PORT_INIT("L10_RESERVED", DISP_IOMMU, 10, 0x29, 19),
	MM_IOMMU_PORT_INIT("L10_RESERVED", DISP_IOMMU, 10, 0x29, 20),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_0", MDP_IOMMU, 11, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_1", MDP_IOMMU, 11, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_4P_0", MDP_IOMMU, 11, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L11_WPE_RDMA_4P_1", MDP_IOMMU, 11, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L11_PIMGI_P1", MDP_IOMMU, 11, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L11_PIMGBI_P1", MDP_IOMMU, 11, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L11_WPE_WDMA_0", MDP_IOMMU, 11, 0x2A, 6),
	MM_IOMMU_PORT_INIT("L11_WPE_WDMA_4P_0", MDP_IOMMU, 11, 0x2A, 7),
	MM_IOMMU_PORT_INIT("L11_WROT_P1", MDP_IOMMU, 11, 0x2A, 8),
	MM_IOMMU_PORT_INIT("L11_TCCSO_P1", MDP_IOMMU, 11, 0x2A, 9),
	MM_IOMMU_PORT_INIT("L11_RESERVED", MDP_IOMMU, 11, 0x2A, 10),
	MM_IOMMU_PORT_INIT("L11_RESERVED", MDP_IOMMU, 11, 0x2A, 11),

	/* Larb12 */
	MM_IOMMU_PORT_INIT("L12_FDVT_RDA_0", MDP_IOMMU, 12, 0x28, 0),
	MM_IOMMU_PORT_INIT("L12_FDVT_WRA_0", MDP_IOMMU, 12, 0x28, 1),
	MM_IOMMU_PORT_INIT("L12_ME_RDMA_0", MDP_IOMMU, 12, 0x28, 2),
	MM_IOMMU_PORT_INIT("L12_ME_WDMA_0", MDP_IOMMU, 12, 0x28, 3),
	MM_IOMMU_PORT_INIT("L12_MEMMG_RDMA_0", MDP_IOMMU, 12, 0x28, 4),
	MM_IOMMU_PORT_INIT("L12_MEMMG_WDMA_0", MDP_IOMMU, 12, 0x28, 5),
	MM_IOMMU_PORT_INIT("L12_ME_2ND_RDMA_0", MDP_IOMMU, 12, 0x28, 6),
	MM_IOMMU_PORT_INIT("L12_ME_2ND_WDMA_0", MDP_IOMMU, 12, 0x28, 7),
	MM_IOMMU_PORT_INIT("L12_MEMMG_2ND_RDMA_0", MDP_IOMMU, 12, 0x28, 8),
	MM_IOMMU_PORT_INIT("L12_MEMMG_2ND_WDMA_0", MDP_IOMMU, 12, 0x28, 9),
	MM_IOMMU_PORT_INIT("L12_RESERVED", MDP_IOMMU, 12, 0x28, 10),
	MM_IOMMU_PORT_INIT("L12_RESERVED", MDP_IOMMU, 12, 0x28, 11),

	/* Larb13 */
	MM_IOMMU_PORT_INIT("L13_CQI_1", MDP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_CAMSV_1_WDMA", MDP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_FAKE_ENG", MDP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_RESERVED_0", MDP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_RESERVED_1", MDP_IOMMU, 13, 0x30, 4),

	/* Larb14 */
	MM_IOMMU_PORT_INIT("L14_CQI_0", MDP_IOMMU, 14, 0x38, 0),
	MM_IOMMU_PORT_INIT("L14_CAMSV_0_WDMA", MDP_IOMMU, 14, 0x38, 1),
	MM_IOMMU_PORT_INIT("L14_RESERVED_0", MDP_IOMMU, 14, 0x38, 2),
	MM_IOMMU_PORT_INIT("L14_RESERVED_1", MDP_IOMMU, 14, 0x38, 3),

	/* Larb15 */
	MM_IOMMU_PORT_INIT("L15_VIPI_D1", MDP_IOMMU, 15, 0x29, 0),
	MM_IOMMU_PORT_INIT("L15_VIPI_D1_N", MDP_IOMMU, 15, 0x29, 1),
	MM_IOMMU_PORT_INIT("L15_TNCSTI_D1", MDP_IOMMU, 15, 0x29, 2),
	MM_IOMMU_PORT_INIT("L15_TNCSTI_D4", MDP_IOMMU, 15, 0x29, 3),
	MM_IOMMU_PORT_INIT("L15_EECSI_D1", MDP_IOMMU, 15, 0x29, 4),
	MM_IOMMU_PORT_INIT("L15_SNRCSI_D1", MDP_IOMMU, 15, 0x29, 5),
	MM_IOMMU_PORT_INIT("L15_CSMCSI_D1", MDP_IOMMU, 15, 0x29, 6),
	MM_IOMMU_PORT_INIT("L15_SMTI_D4", MDP_IOMMU, 15, 0x29, 7),
	MM_IOMMU_PORT_INIT("L15_SMTI_D6", MDP_IOMMU, 15, 0x29, 8),
	MM_IOMMU_PORT_INIT("L15_IMG3O_D1", MDP_IOMMU, 15, 0x29, 9),
	MM_IOMMU_PORT_INIT("L15_IMG3CO_D1", MDP_IOMMU, 15, 0x29, 10),
	MM_IOMMU_PORT_INIT("L15_IMG2O_D1", MDP_IOMMU, 15, 0x29, 11),
	MM_IOMMU_PORT_INIT("L15_TNCO_D1", MDP_IOMMU, 15, 0x29, 12),
	MM_IOMMU_PORT_INIT("L15_TNCSO_D1", MDP_IOMMU, 15, 0x29, 13),
	MM_IOMMU_PORT_INIT("L15_TNCSTO_D1", MDP_IOMMU, 15, 0x29, 14),
	MM_IOMMU_PORT_INIT("L15_SMTO_D4", MDP_IOMMU, 15, 0x29, 15),
	MM_IOMMU_PORT_INIT("L15_SMTO_D6", MDP_IOMMU, 15, 0x29, 16),
	MM_IOMMU_PORT_INIT("L15_RESERVED", MDP_IOMMU, 15, 0x29, 17),
	MM_IOMMU_PORT_INIT("L15_RESERVED", MDP_IOMMU, 15, 0x29, 18),

	/* Larb16 */
	MM_IOMMU_PORT_INIT("L16_CQI_R1", DISP_IOMMU, 16, 0x30, 0),
	MM_IOMMU_PORT_INIT("L16_RAWI_R2", DISP_IOMMU, 16, 0x30, 1),
	MM_IOMMU_PORT_INIT("L16_RAWI_R3", DISP_IOMMU, 16, 0x30, 2),
	MM_IOMMU_PORT_INIT("L16_RAWI_R5", DISP_IOMMU, 16, 0x30, 3),
	MM_IOMMU_PORT_INIT("L16_IMGO_R1", DISP_IOMMU, 16, 0x30, 4),
	MM_IOMMU_PORT_INIT("L16_BPCI_R1", DISP_IOMMU, 16, 0x30, 5),
	MM_IOMMU_PORT_INIT("L16_LCSI_R1", DISP_IOMMU, 16, 0x30, 6),
	MM_IOMMU_PORT_INIT("L16_UFEO_R1", DISP_IOMMU, 16, 0x30, 7),
	MM_IOMMU_PORT_INIT("L16_LTMSO_R1", DISP_IOMMU, 16, 0x30, 8),
	MM_IOMMU_PORT_INIT("L16_DRZB2NO_R1", DISP_IOMMU, 16, 0x30, 9),
	MM_IOMMU_PORT_INIT("L16_AAO_R1", DISP_IOMMU, 16, 0x30, 10),
	MM_IOMMU_PORT_INIT("L16_AFO_R1", DISP_IOMMU, 16, 0x30, 11),
	MM_IOMMU_PORT_INIT("L16_RESERVED_0", DISP_IOMMU, 16, 0x30, 12),
	MM_IOMMU_PORT_INIT("L16_RESERVED_1", DISP_IOMMU, 16, 0x30, 13),
	MM_IOMMU_PORT_INIT("L16_RESERVED_2", DISP_IOMMU, 16, 0x30, 14),
	MM_IOMMU_PORT_INIT("L16_RESERVED_3", DISP_IOMMU, 16, 0x30, 15),

	/* Larb17 for MDP */
	MM_IOMMU_PORT_INIT("L17_MDP_YUVO_R1", MDP_IOMMU, 17, 0x32, 0),
	MM_IOMMU_PORT_INIT("L17_MDP_YUVO_R3", MDP_IOMMU, 17, 0x32, 1),
	MM_IOMMU_PORT_INIT("L17_MDP_YUVO_R2", MDP_IOMMU, 17, 0x32, 2),
	MM_IOMMU_PORT_INIT("L17_MDP_YUVO_R5", MDP_IOMMU, 17, 0x32, 3),
	MM_IOMMU_PORT_INIT("L17_MDP_RGBWI_R1", MDP_IOMMU, 17, 0x32, 4),
	MM_IOMMU_PORT_INIT("L17_MDP_TCYSO_R1", MDP_IOMMU, 17, 0x32, 5),
	MM_IOMMU_PORT_INIT("L17_MDP_DRZ4NO_R3", MDP_IOMMU, 17, 0x32, 6),
	MM_IOMMU_PORT_INIT("L17_MDP_RESERVED_0", MDP_IOMMU, 17, 0x32, 7),

	/* Larb17 for DISP */
	MM_IOMMU_PORT_INIT("L17_DISP_YUVO_R1", DISP_IOMMU, 17, 0x35, 0),
	MM_IOMMU_PORT_INIT("L17_DISP_YUVO_R3", DISP_IOMMU, 17, 0x35, 1),
	MM_IOMMU_PORT_INIT("L17_DISP_YUVO_R2", DISP_IOMMU, 17, 0x35, 2),
	MM_IOMMU_PORT_INIT("L17_DISP_YUVO_R5", DISP_IOMMU, 17, 0x35, 3),
	MM_IOMMU_PORT_INIT("L17_DISP_RGBWI_R1", DISP_IOMMU, 17, 0x35, 4),
	MM_IOMMU_PORT_INIT("L17_DISP_TCYSO_R1", DISP_IOMMU, 17, 0x35, 5),
	MM_IOMMU_PORT_INIT("L17_DISP_DRZ4NO_R3", DISP_IOMMU, 17, 0x35, 6),
	MM_IOMMU_PORT_INIT("L17_DISP_RESERVED_0", DISP_IOMMU, 17, 0x35, 7),

	/* Larb18 */
	MM_IOMMU_PORT_INIT("L18_IMGADL_0_IPUI_E1", MDP_IOMMU, 18, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L18_IMGADL_0_IPUI_E2", MDP_IOMMU, 18, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L18_RESERVED", MDP_IOMMU, 18, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L18_RESERVED", MDP_IOMMU, 18, 0x2C, 3),

	/* Larb19 */
	MM_IOMMU_PORT_INIT("L19_CCUI", DISP_IOMMU, 19, 0x34, 0),
	MM_IOMMU_PORT_INIT("L19_CCUO", DISP_IOMMU, 19, 0x34, 1),
	MM_IOMMU_PORT_INIT("L19_CCUI2", DISP_IOMMU, 19, 0x34, 2),
	MM_IOMMU_PORT_INIT("L19_CCUO2", DISP_IOMMU, 19, 0x34, 3),
	MM_IOMMU_PORT_INIT("L19_DVS_RDMA", DISP_IOMMU, 19, 0x34, 4),
	MM_IOMMU_PORT_INIT("L19_DVS_WDMA", DISP_IOMMU, 19, 0x34, 5),
	MM_IOMMU_PORT_INIT("L19_DVP_RDMA", DISP_IOMMU, 19, 0x34, 6),
	MM_IOMMU_PORT_INIT("L19_DVP_WDMA", DISP_IOMMU, 19, 0x34, 7),
	MM_IOMMU_PORT_INIT("L19_RESERVED_0", DISP_IOMMU, 19, 0x34, 8),
	MM_IOMMU_PORT_INIT("L19_RESERVED_1", DISP_IOMMU, 19, 0x34, 9),
	MM_IOMMU_PORT_INIT("L19_RESERVED_2", DISP_IOMMU, 19, 0x34, 10),
	MM_IOMMU_PORT_INIT("L19_RESERVED_3", DISP_IOMMU, 19, 0x34, 11),

	/* Larb20 */
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_HDR", MDP_IOMMU, 20, 0x8, 0),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_RDMA0", MDP_IOMMU, 20, 0x8, 1),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_RDMA1", MDP_IOMMU, 20, 0x8, 2),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL2_2L_HDR", MDP_IOMMU, 20, 0x8, 3),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL2_2L_RDMA0", MDP_IOMMU, 20, 0x8, 4),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL3_2L_RDMA1", MDP_IOMMU, 20, 0x8, 5),
	MM_IOMMU_PORT_INIT("L20_DISP_WDMA0", MDP_IOMMU, 20, 0x8, 6),
	MM_IOMMU_PORT_INIT("L20_DISP_UFBC_WDMA0", MDP_IOMMU, 20, 0x8, 7),
	MM_IOMMU_PORT_INIT("L20_DISP_FAKE0", MDP_IOMMU, 20, 0x8, 8),

	/* Larb21 */
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_2L_RDMA1", DISP_IOMMU, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL1_2L_HDR", DISP_IOMMU, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL1_2L_RDMA0", DISP_IOMMU, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL2_2L_RDMA1", DISP_IOMMU, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL3_2L_HDR", DISP_IOMMU, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL3_2L_RDMA0", DISP_IOMMU, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("L21_DISP_WDMA2", DISP_IOMMU, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("L21_DISP_FAKE1", DISP_IOMMU, 21, 0x8, 7),

	/* Larb22 */
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_0", DISP_IOMMU, 22, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_1", DISP_IOMMU, 22, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_4P_0", DISP_IOMMU, 22, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L22_WPE_RDMA_4P_1", DISP_IOMMU, 22, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L22_PIMGI_P1", DISP_IOMMU, 22, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L22_PIMGBI_P1", DISP_IOMMU, 22, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L22_WPE_WDMA_0", DISP_IOMMU, 22, 0x2A, 6),
	MM_IOMMU_PORT_INIT("L22_WPE_WDMA_4P_0", DISP_IOMMU, 22, 0x2A, 7),
	MM_IOMMU_PORT_INIT("L22_WROT_P1", DISP_IOMMU, 22, 0x2A, 8),
	MM_IOMMU_PORT_INIT("L22_TCCSO_P1", DISP_IOMMU, 22, 0x2A, 9),
	MM_IOMMU_PORT_INIT("L22_RESERVED", DISP_IOMMU, 22, 0x2A, 10),
	MM_IOMMU_PORT_INIT("L22_RESERVED", DISP_IOMMU, 22, 0x2A, 11),

	/* Larb23 */
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_0", DISP_IOMMU, 23, 0x2B, 0),
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_1", DISP_IOMMU, 23, 0x2B, 1),
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_4P_0", DISP_IOMMU, 23, 0x2B, 2),
	MM_IOMMU_PORT_INIT("L23_WPE_RDMA_4P_1", DISP_IOMMU, 23, 0x2B, 3),
	MM_IOMMU_PORT_INIT("L23_PIMGI_P1", DISP_IOMMU, 23, 0x2B, 4),
	MM_IOMMU_PORT_INIT("L23_PIMGBI_P1", DISP_IOMMU, 23, 0x2B, 5),
	MM_IOMMU_PORT_INIT("L23_WPE_WDMA_0", DISP_IOMMU, 23, 0x2B, 6),
	MM_IOMMU_PORT_INIT("L23_WPE_WDMA_4P_0", DISP_IOMMU, 23, 0x2B, 7),
	MM_IOMMU_PORT_INIT("L23_WROT_P1", DISP_IOMMU, 23, 0x2B, 8),
	MM_IOMMU_PORT_INIT("L23_TCCSO_P1", DISP_IOMMU, 23, 0x2B, 9),
	MM_IOMMU_PORT_INIT("L23_RESERVED", DISP_IOMMU, 23, 0x2B, 10),
	MM_IOMMU_PORT_INIT("L23_RESERVED", DISP_IOMMU, 23, 0x2B, 11),

	/* larb24--dummy */

	/* Larb25 */
	MM_IOMMU_PORT_INIT("L25_MRAW0_CQI_M1", DISP_IOMMU, 25, 0x33, 0),
	MM_IOMMU_PORT_INIT("L25_MRAW0_IMGBO_M1", DISP_IOMMU, 25, 0x33, 1),
	MM_IOMMU_PORT_INIT("L25_MRAW2_CQI_M1", DISP_IOMMU, 25, 0x33, 2),
	MM_IOMMU_PORT_INIT("L25_MRAW2_IMGBO_M1", DISP_IOMMU, 25, 0x33, 3),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_0", DISP_IOMMU, 25, 0x33, 4),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_1", DISP_IOMMU, 25, 0x33, 5),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_2", DISP_IOMMU, 25, 0x33, 6),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_3", DISP_IOMMU, 25, 0x33, 7),
	MM_IOMMU_PORT_INIT("L25_PDAI_A_4", DISP_IOMMU, 25, 0x33, 8),
	MM_IOMMU_PORT_INIT("L25_PDAO_A_0", DISP_IOMMU, 25, 0x33, 9),
	MM_IOMMU_PORT_INIT("L25_MRAW0_IMGO_M1", DISP_IOMMU, 25, 0x33, 10),
	MM_IOMMU_PORT_INIT("L25_MRAW2_IMGO_M1", DISP_IOMMU, 25, 0x33, 11),
	MM_IOMMU_PORT_INIT("L25_RESERVED_0", DISP_IOMMU, 25, 0x33, 12),
	MM_IOMMU_PORT_INIT("L25_RESERVED_1", DISP_IOMMU, 25, 0x33, 13),

	/* Larb26 */
	MM_IOMMU_PORT_INIT("L26_MRAW1_CQI_M1", MDP_IOMMU, 26, 0x34, 0),
	MM_IOMMU_PORT_INIT("L26_MRAW1_IMGBO_M1", MDP_IOMMU, 26, 0x34, 1),
	MM_IOMMU_PORT_INIT("L26_MRAW3_CQI_M1", MDP_IOMMU, 26, 0x34, 2),
	MM_IOMMU_PORT_INIT("L26_MRAW3_IMGBO_M1", MDP_IOMMU, 26, 0x34, 3),
	MM_IOMMU_PORT_INIT("L26_PDAI_B_0", MDP_IOMMU, 26, 0x34, 4),
	MM_IOMMU_PORT_INIT("L26_PDAI_B_1", MDP_IOMMU, 26, 0x34, 5),
	MM_IOMMU_PORT_INIT("L26_PDAI_B_2", MDP_IOMMU, 26, 0x34, 6),
	MM_IOMMU_PORT_INIT("L26_PDAI_B_3", MDP_IOMMU, 26, 0x34, 7),
	MM_IOMMU_PORT_INIT("L26_PDAI_B_4", MDP_IOMMU, 26, 0x34, 8),
	MM_IOMMU_PORT_INIT("L26_PDAO_B_0", MDP_IOMMU, 26, 0x34, 9),
	MM_IOMMU_PORT_INIT("L26_MRAW1_IMGO_M1", MDP_IOMMU, 26, 0x34, 10),
	MM_IOMMU_PORT_INIT("L26_MRAW3_IMGO_M1", MDP_IOMMU, 26, 0x34, 11),
	MM_IOMMU_PORT_INIT("L26_RESERVED_0", MDP_IOMMU, 26, 0x34, 12),
	MM_IOMMU_PORT_INIT("L26_RESERVED_1", MDP_IOMMU, 26, 0x34, 13),

	/* Larb27 */
	MM_IOMMU_PORT_INIT("L27_IPUI", MDP_IOMMU, 27, 0x36, 0),
	MM_IOMMU_PORT_INIT("L27_IPUI_2", MDP_IOMMU, 27, 0x36, 1),
	MM_IOMMU_PORT_INIT("L27_IPU3O", MDP_IOMMU, 27, 0x36, 2),
	MM_IOMMU_PORT_INIT("L27_CQI_U1", MDP_IOMMU, 27, 0x36, 3),
	MM_IOMMU_PORT_INIT("L27_IMGO_U1", MDP_IOMMU, 27, 0x36, 4),
	MM_IOMMU_PORT_INIT("L27_YUVO_U1", MDP_IOMMU, 27, 0x36, 5),
	MM_IOMMU_PORT_INIT("L27_RESERVED_0", MDP_IOMMU, 27, 0x36, 6),
	MM_IOMMU_PORT_INIT("L27_RESERVED_1", MDP_IOMMU, 27, 0x36, 7),

	/* Larb28 */
	MM_IOMMU_PORT_INIT("L28_IMGI_T1_A", DISP_IOMMU, 28, 0x28, 0),
	MM_IOMMU_PORT_INIT("L28_IMGI_T1_N_A", DISP_IOMMU, 28, 0x28, 1),
	MM_IOMMU_PORT_INIT("L28_IMGCI_T1_A", DISP_IOMMU, 28, 0x28, 2),
	MM_IOMMU_PORT_INIT("L28_IMGCI_T1_N_A", DISP_IOMMU, 28, 0x28, 3),
	MM_IOMMU_PORT_INIT("L28_SMTI_T1_A", DISP_IOMMU, 28, 0x28, 4),
	MM_IOMMU_PORT_INIT("L28_SMTI_T4_A", DISP_IOMMU, 28, 0x28, 5),
	MM_IOMMU_PORT_INIT("L28_TNCSTI_T1_A", DISP_IOMMU, 28, 0x28, 6),
	MM_IOMMU_PORT_INIT("L28_TNCSTI_T4_A", DISP_IOMMU, 28, 0x28, 7),
	MM_IOMMU_PORT_INIT("L28_LTMSTI_T1_A", DISP_IOMMU, 28, 0x28, 8),
	MM_IOMMU_PORT_INIT("L28_YUVO_T1_A", DISP_IOMMU, 28, 0x28, 9),
	MM_IOMMU_PORT_INIT("L28_YUVO_T1_N_A", DISP_IOMMU, 28, 0x28, 10),
	MM_IOMMU_PORT_INIT("L28_YUVCO_T1_A", DISP_IOMMU, 28, 0x28, 11),
	MM_IOMMU_PORT_INIT("L28_YUVO_T2_A", DISP_IOMMU, 28, 0x28, 12),
	MM_IOMMU_PORT_INIT("L28_YUVO_T4_A", DISP_IOMMU, 28, 0x28, 13),
	MM_IOMMU_PORT_INIT("L28_TNCSTO_T1_A", DISP_IOMMU, 28, 0x28, 14),
	MM_IOMMU_PORT_INIT("L28_TNCSO_T1_A", DISP_IOMMU, 28, 0x28, 15),
	MM_IOMMU_PORT_INIT("L28_SMTO_T1_A", DISP_IOMMU, 28, 0x28, 16),
	MM_IOMMU_PORT_INIT("L28_SMTO_T4_A", DISP_IOMMU, 28, 0x28, 17),
	MM_IOMMU_PORT_INIT("L28_LTMSO_T1_A", DISP_IOMMU, 28, 0x28, 18),
	MM_IOMMU_PORT_INIT("L28_RESERVED", DISP_IOMMU, 28, 0x28, 19),
	MM_IOMMU_PORT_INIT("L28_RESERVED", DISP_IOMMU, 28, 0x28, 20),
	MM_IOMMU_PORT_INIT("L28_RESERVED", DISP_IOMMU, 28, 0x28, 21),

	/* Larb29 */
	MM_IOMMU_PORT_INIT("L29_CQI_2", DISP_IOMMU, 29, 0x37, 0),
	MM_IOMMU_PORT_INIT("L29_CQI_3", DISP_IOMMU, 29, 0x37, 1),
	MM_IOMMU_PORT_INIT("L29_CQI_4", DISP_IOMMU, 29, 0x37, 2),
	MM_IOMMU_PORT_INIT("L29_CQI_5", DISP_IOMMU, 29, 0x37, 3),
	MM_IOMMU_PORT_INIT("L29_CAMSV_2_WDMA", DISP_IOMMU, 29, 0x37, 4),
	MM_IOMMU_PORT_INIT("L29_CAMSV_3_WDMA", DISP_IOMMU, 29, 0x37, 5),
	MM_IOMMU_PORT_INIT("L29_CAMSV_4_WDMA", DISP_IOMMU, 29, 0x37, 6),
	MM_IOMMU_PORT_INIT("L29_CAMSV_5_WDMA", DISP_IOMMU, 29, 0x37, 7),
	MM_IOMMU_PORT_INIT("L29_RESERVED_0", DISP_IOMMU, 29, 0x37, 8),
	MM_IOMMU_PORT_INIT("L29_RESERVED_1", DISP_IOMMU, 29, 0x37, 9),

	/* Larb30 */
	MM_IOMMU_PORT_INIT("L30_CQI_R1", MDP_IOMMU, 30, 0x31, 0),
	MM_IOMMU_PORT_INIT("L30_RAWI_R2", MDP_IOMMU, 30, 0x31, 1),
	MM_IOMMU_PORT_INIT("L30_RAWI_R3", MDP_IOMMU, 30, 0x31, 2),
	MM_IOMMU_PORT_INIT("L30_RAWI_R5", MDP_IOMMU, 30, 0x31, 3),
	MM_IOMMU_PORT_INIT("L30_IMGO_R1", MDP_IOMMU, 30, 0x31, 4),
	MM_IOMMU_PORT_INIT("L30_BPCI_R1", MDP_IOMMU, 30, 0x31, 5),
	MM_IOMMU_PORT_INIT("L30_LCSI_R1", MDP_IOMMU, 30, 0x31, 6),
	MM_IOMMU_PORT_INIT("L30_UFEO_R1", MDP_IOMMU, 30, 0x31, 7),
	MM_IOMMU_PORT_INIT("L30_LTMSO_R1", MDP_IOMMU, 30, 0x31, 8),
	MM_IOMMU_PORT_INIT("L30_DRZB2NO_R1", MDP_IOMMU, 30, 0x31, 9),
	MM_IOMMU_PORT_INIT("L30_AAO_R1", MDP_IOMMU, 30, 0x31, 10),
	MM_IOMMU_PORT_INIT("L30_AFO_R1", MDP_IOMMU, 30, 0x31, 11),
	MM_IOMMU_PORT_INIT("L30_RESERVED_0", MDP_IOMMU, 30, 0x31, 12),
	MM_IOMMU_PORT_INIT("L30_RESERVED_1", MDP_IOMMU, 30, 0x31, 13),
	MM_IOMMU_PORT_INIT("L30_RESERVED_2", MDP_IOMMU, 30, 0x31, 14),
	MM_IOMMU_PORT_INIT("L30_RESERVED_3", MDP_IOMMU, 30, 0x31, 15),

	/* Larb31 */
	MM_IOMMU_PORT_INIT("L31_CQI_R1", DISP_IOMMU, 31, 0x31, 0),
	MM_IOMMU_PORT_INIT("L31_RAWI_R2", DISP_IOMMU, 31, 0x31, 1),
	MM_IOMMU_PORT_INIT("L31_RAWI_R3", DISP_IOMMU, 31, 0x31, 2),
	MM_IOMMU_PORT_INIT("L31_RAWI_R5", DISP_IOMMU, 31, 0x31, 3),
	MM_IOMMU_PORT_INIT("L31_IMGO_R1", DISP_IOMMU, 31, 0x31, 4),
	MM_IOMMU_PORT_INIT("L31_BPCI_R1", DISP_IOMMU, 31, 0x31, 5),
	MM_IOMMU_PORT_INIT("L31_LCSI_R1", DISP_IOMMU, 31, 0x31, 6),
	MM_IOMMU_PORT_INIT("L31_UFEO_R1", DISP_IOMMU, 31, 0x31, 7),
	MM_IOMMU_PORT_INIT("L31_LTMSO_R1", DISP_IOMMU, 31, 0x31, 8),
	MM_IOMMU_PORT_INIT("L31_DRZB2NO_R1", DISP_IOMMU, 31, 0x31, 9),
	MM_IOMMU_PORT_INIT("L31_AAO_R1", DISP_IOMMU, 31, 0x31, 10),
	MM_IOMMU_PORT_INIT("L31_AFO_R1", DISP_IOMMU, 31, 0x31, 11),
	MM_IOMMU_PORT_INIT("L31_RESERVED_0", DISP_IOMMU, 31, 0x31, 12),
	MM_IOMMU_PORT_INIT("L31_RESERVED_1", DISP_IOMMU, 31, 0x31, 13),
	MM_IOMMU_PORT_INIT("L31_RESERVED_2", DISP_IOMMU, 31, 0x31, 14),
	MM_IOMMU_PORT_INIT("L31_RESERVED_3", DISP_IOMMU, 31, 0x31, 15),

	/* Larb32 */
	MM_IOMMU_PORT_INIT("L32_DISP_POSTMASK0", MDP_IOMMU, 32, 0x1, 0),
	MM_IOMMU_PORT_INIT("L32_DISP_MDP_RDMA0", MDP_IOMMU, 32, 0x1, 1),
	MM_IOMMU_PORT_INIT("L32_DISP_ODDMR0_DMRR", MDP_IOMMU, 32, 0x1, 2),
	MM_IOMMU_PORT_INIT("L32_DISP_ODDMR0_ODR", MDP_IOMMU, 32, 0x1, 3),
	MM_IOMMU_PORT_INIT("L32_DISP_ODDMR0_ODW", MDP_IOMMU, 32, 0x1, 4),
	MM_IOMMU_PORT_INIT("L32_DISP_WDMA1", MDP_IOMMU, 32, 0x1, 5),
	MM_IOMMU_PORT_INIT("L32_DISP_UFBC_WDMA1", MDP_IOMMU, 32, 0x1, 6),

	/* Larb33 */
	MM_IOMMU_PORT_INIT("L33_DISP_POSTMASK0", DISP_IOMMU, 33, 0x9, 0),
	MM_IOMMU_PORT_INIT("L33_DISP_MDP_RDMA0", DISP_IOMMU, 33, 0x9, 1),
	MM_IOMMU_PORT_INIT("L33_DISP_ODDMR0_DMRR", DISP_IOMMU, 33, 0x9, 2),
	MM_IOMMU_PORT_INIT("L33_DISP_ODDMR0_ODR", DISP_IOMMU, 33, 0x9, 3),
	MM_IOMMU_PORT_INIT("L33_DISP_ODDMR0_ODW", DISP_IOMMU, 33, 0x9, 4),
	MM_IOMMU_PORT_INIT("L33_DISP_WDMA1", DISP_IOMMU, 33, 0x9, 5),
	MM_IOMMU_PORT_INIT("L33_DISP_UFBC_WDMA1", DISP_IOMMU, 33, 0x9, 6),

	/* Larb34 */
	MM_IOMMU_PORT_INIT("L34_YUVO_R1", DISP_IOMMU, 34, 0x32, 0),
	MM_IOMMU_PORT_INIT("L34_YUVO_R3", DISP_IOMMU, 34, 0x32, 1),
	MM_IOMMU_PORT_INIT("L34_YUVO_R2", DISP_IOMMU, 34, 0x32, 2),
	MM_IOMMU_PORT_INIT("L34_YUVO_R5", DISP_IOMMU, 34, 0x32, 3),
	MM_IOMMU_PORT_INIT("L34_RGBWI_R1", DISP_IOMMU, 34, 0x32, 4),
	MM_IOMMU_PORT_INIT("L34_TCYSO_R1", DISP_IOMMU, 34, 0x32, 5),
	MM_IOMMU_PORT_INIT("L34_DRZ4NO_R3", DISP_IOMMU, 34, 0x32, 6),
	MM_IOMMU_PORT_INIT("L34_RESERVED_0", DISP_IOMMU, 34, 0x32, 7),

	/* Larb35 for MDP */
	MM_IOMMU_PORT_INIT("L35_MDP_YUVO_R1", MDP_IOMMU, 35, 0x33, 0),
	MM_IOMMU_PORT_INIT("L35_MDP_YUVO_R3", MDP_IOMMU, 35, 0x33, 1),
	MM_IOMMU_PORT_INIT("L35_MDP_YUVO_R2", MDP_IOMMU, 35, 0x33, 2),
	MM_IOMMU_PORT_INIT("L35_MDP_YUVO_R5", MDP_IOMMU, 35, 0x33, 3),
	MM_IOMMU_PORT_INIT("L35_MDP_RGBWI_R1", MDP_IOMMU, 35, 0x33, 4),
	MM_IOMMU_PORT_INIT("L35_MDP_TCYSO_R1", MDP_IOMMU, 35, 0x33, 5),
	MM_IOMMU_PORT_INIT("L35_MDP_DRZ4NO_R3", MDP_IOMMU, 35, 0x33, 6),
	MM_IOMMU_PORT_INIT("L35_MDP_RESERVED_0", MDP_IOMMU, 35, 0x33, 7),

	/* Larb35 for DISP */
	MM_IOMMU_PORT_INIT("L35_DISP_YUVO_R1", DISP_IOMMU, 35, 0x36, 0),
	MM_IOMMU_PORT_INIT("L35_DISP_YUVO_R3", DISP_IOMMU, 35, 0x36, 1),
	MM_IOMMU_PORT_INIT("L35_DISP_YUVO_R2", DISP_IOMMU, 35, 0x36, 2),
	MM_IOMMU_PORT_INIT("L35_DISP_YUVO_R5", DISP_IOMMU, 35, 0x36, 3),
	MM_IOMMU_PORT_INIT("L35_DISP_RGBWI_R1", DISP_IOMMU, 35, 0x36, 4),
	MM_IOMMU_PORT_INIT("L35_DISP_TCYSO_R1", DISP_IOMMU, 35, 0x36, 5),
	MM_IOMMU_PORT_INIT("L35_DISP_DRZ4NO_R3", DISP_IOMMU, 35, 0x36, 6),
	MM_IOMMU_PORT_INIT("L35_DISP_RESERVED_0", DISP_IOMMU, 35, 0x36, 7),

	/* Larb37 */
	MM_IOMMU_PORT_INIT("L37_VENC_RCPU", MDP_IOMMU, 37, 0x21, 0),
	MM_IOMMU_PORT_INIT("L37_VENC_REC", MDP_IOMMU, 37, 0x21, 1),
	MM_IOMMU_PORT_INIT("L37_VENC_BSDMA", MDP_IOMMU, 37, 0x21, 2),
	MM_IOMMU_PORT_INIT("L37_VENC_SV_COMV", MDP_IOMMU, 37, 0x21, 3),
	MM_IOMMU_PORT_INIT("L37_VENC_RD_COMV", MDP_IOMMU, 37, 0x21, 4),
	MM_IOMMU_PORT_INIT("L37_VENC_NBM_RDMA", MDP_IOMMU, 37, 0x21, 5),
	MM_IOMMU_PORT_INIT("L37_VENC_NBM_RDMA_LITE", MDP_IOMMU, 37, 0x21, 6),
	MM_IOMMU_PORT_INIT("L37_JPGENC_Y_RDMA", MDP_IOMMU, 37, 0x21, 7),
	MM_IOMMU_PORT_INIT("L37_JPGENC_C_RDMA", MDP_IOMMU, 37, 0x21, 8),
	MM_IOMMU_PORT_INIT("L37_JPGENC_Q_TABLE", MDP_IOMMU, 37, 0x21, 9),
	MM_IOMMU_PORT_INIT("L37_VENC_SUB_W_LUMA", MDP_IOMMU, 37, 0x21, 10),
	MM_IOMMU_PORT_INIT("L37_VENC_FCS_NBM_RDMA", MDP_IOMMU, 37, 0x21, 11),
	MM_IOMMU_PORT_INIT("L37_VENC_EC_WPP_BSDMA", MDP_IOMMU, 37, 0x21, 12),
	MM_IOMMU_PORT_INIT("L37_VENC_EC_WPP_RDMA", MDP_IOMMU, 37, 0x21, 13),
	MM_IOMMU_PORT_INIT("L37_VENC_DB_SYSRAM_WDMA", MDP_IOMMU, 37, 0x21, 14),
	MM_IOMMU_PORT_INIT("L37_VENC_DB_SYSRAM_RDMA", MDP_IOMMU, 37, 0x21, 15),
	MM_IOMMU_PORT_INIT("L37_JPGENC_BSDMA", MDP_IOMMU, 37, 0x21, 16),
	MM_IOMMU_PORT_INIT("L37_JPGDEC_WDMA_0", MDP_IOMMU, 37, 0x21, 17),
	MM_IOMMU_PORT_INIT("L37_JPGDEC_BSDMA_0", MDP_IOMMU, 37, 0x21, 18),
	MM_IOMMU_PORT_INIT("L37_VENC_NBM_WDMA", MDP_IOMMU, 37, 0x21, 19),
	MM_IOMMU_PORT_INIT("L37_VENC_NBM_WDMA_LITE", MDP_IOMMU, 37, 0x21, 20),
	MM_IOMMU_PORT_INIT("L37_VENC_CUR_LUMA", MDP_IOMMU, 37, 0x21, 21),
	MM_IOMMU_PORT_INIT("L37_VENC_CUR_CHROMA", MDP_IOMMU, 37, 0x21, 22),
	MM_IOMMU_PORT_INIT("L37_VENC_REF_LUMA", MDP_IOMMU, 37, 0x21, 23),
	MM_IOMMU_PORT_INIT("L37_VENC_REF_CHROMA", MDP_IOMMU, 37, 0x21, 24),
	MM_IOMMU_PORT_INIT("L37_VENC_SUB_R_LUMA", MDP_IOMMU, 37, 0x21, 25),
	MM_IOMMU_PORT_INIT("L37_VENC_FCS_NBM_WDMA", MDP_IOMMU, 37, 0x21, 26),
	MM_IOMMU_PORT_INIT("L37_JPGDEC_WDMA_1", MDP_IOMMU, 37, 0x21, 27),
	MM_IOMMU_PORT_INIT("L37_JPGDEC_BSDMA_1", MDP_IOMMU, 37, 0x21, 28),
	MM_IOMMU_PORT_INIT("L37_JPGDEC_HUFF_OFFSET_1", MDP_IOMMU, 37, 0x21, 29),
	MM_IOMMU_PORT_INIT("L37_JPGDEC_HUFF_OFFSET_0", MDP_IOMMU, 37, 0x21, 30),

	/* Larb38 */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", MDP_IOMMU, 38, 0x35, 0, CCU_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("CCU1", MDP_IOMMU, 38, 0x35, 1, CCU_FAKE),

	/* Larb39 */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", MDP_IOMMU, 39, 0x9, 0,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", MDP_IOMMU, 39, 0x9, 1,
				GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", MDP_IOMMU, 39, 0x9, 2,
				GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6985[] = {
	/* larb_id:CID, port_id:MID, tf_id:ENCODE */
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU0 AXI0", APU_IOMMU0, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU0 AXI1", APU_IOMMU0, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_EDMA", APU_IOMMU0, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI0", APU_IOMMU0, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI1", APU_IOMMU0, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI2", APU_IOMMU0, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI3", APU_IOMMU0, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI0", APU_IOMMU0, 1, 7, 7),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI1", APU_IOMMU0, 1, 8, 8),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI2", APU_IOMMU0, 1, 9, 9),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI3", APU_IOMMU0, 1, 10, 10),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU0 AXI0", APU_IOMMU0, 2, 0, 11),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU0 AXI1", APU_IOMMU0, 2, 1, 12),
	APU_IOMMU_PORT_INIT("APU_CID2_EDMA", APU_IOMMU0, 2, 2, 13),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI0", APU_IOMMU0, 2, 3, 14),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI1", APU_IOMMU0, 2, 4, 15),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI2", APU_IOMMU0, 2, 5, 16),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI3", APU_IOMMU0, 2, 6, 17),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI0", APU_IOMMU0, 2, 7, 18),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI1", APU_IOMMU0, 2, 8, 19),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI2", APU_IOMMU0, 2, 9, 20),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI3", APU_IOMMU0, 2, 10, 21),
	APU_IOMMU_PORT_INIT("APU_CID3_DCIM AXI0", APU_IOMMU0, 3, 0, 22),
	APU_IOMMU_PORT_INIT("APU_CID3_DCIM AXI1", APU_IOMMU0, 3, 1, 23),
	APU_IOMMU_PORT_INIT("APU_CID3_DUMMY", APU_IOMMU0, 3, 2, 24),
	APU_IOMMU_PORT_INIT("APU_CID3_NVE AXI0", APU_IOMMU0, 3, 3, 25),
	APU_IOMMU_PORT_INIT("APU_CID3_NVE AXI1", APU_IOMMU0, 3, 4, 26),
	APU_IOMMU_PORT_INIT("APU_CID3_NVE AXI2", APU_IOMMU0, 3, 5, 27),
	APU_IOMMU_PORT_INIT("APU_CID0_uP", APU_IOMMU0, 0, 0, 28),
	APU_IOMMU_PORT_INIT("APU_CID0_Logger", APU_IOMMU0, 0, 1, 29),
	APU_IOMMU_PORT_INIT("APU_CID0_APB2AXI", APU_IOMMU0, 0, 2, 30),

	APU_IOMMU_PORT_INIT("APU_CID1_MVPU0 AXI0", APU_IOMMU1, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU0 AXI1", APU_IOMMU1, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_EDMA", APU_IOMMU1, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI0", APU_IOMMU1, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI1", APU_IOMMU1, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI2", APU_IOMMU1, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA0 AXI3", APU_IOMMU1, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI0", APU_IOMMU1, 1, 7, 7),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI1", APU_IOMMU1, 1, 8, 8),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI2", APU_IOMMU1, 1, 9, 9),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA1 AXI3", APU_IOMMU1, 1, 10, 10),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU0 AXI0", APU_IOMMU1, 2, 0, 11),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU0 AXI1", APU_IOMMU1, 2, 1, 12),
	APU_IOMMU_PORT_INIT("APU_CID2_EDMA", APU_IOMMU1, 2, 2, 13),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI0", APU_IOMMU1, 2, 3, 14),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI1", APU_IOMMU1, 2, 4, 15),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI2", APU_IOMMU1, 2, 5, 16),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA0 AXI3", APU_IOMMU1, 2, 6, 17),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI0", APU_IOMMU1, 2, 7, 18),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI1", APU_IOMMU1, 2, 8, 19),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI2", APU_IOMMU1, 2, 9, 20),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA1 AXI3", APU_IOMMU1, 2, 10, 21),
	APU_IOMMU_PORT_INIT("APU_CID3_DCIM AXI0", APU_IOMMU1, 3, 0, 22),
	APU_IOMMU_PORT_INIT("APU_CID3_DCIM AXI1", APU_IOMMU1, 3, 1, 23),
	APU_IOMMU_PORT_INIT("APU_CID3_DUMMY", APU_IOMMU1, 3, 2, 24),
	APU_IOMMU_PORT_INIT("APU_CID3_NVE AXI0", APU_IOMMU1, 3, 3, 25),
	APU_IOMMU_PORT_INIT("APU_CID3_NVE AXI1", APU_IOMMU1, 3, 4, 26),
	APU_IOMMU_PORT_INIT("APU_CID3_NVE AXI2", APU_IOMMU1, 3, 5, 27),
	APU_IOMMU_PORT_INIT("APU_CID0_uP", APU_IOMMU1, 0, 0, 28),
	APU_IOMMU_PORT_INIT("APU_CID0_Logger", APU_IOMMU1, 0, 1, 29),
	APU_IOMMU_PORT_INIT("APU_CID0_APB2AXI", APU_IOMMU1, 0, 2, 30),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x1f)
};

static const struct mtk_iommu_port mm_port_mt6989[] = {
	/* Larb0 -- MM -- 9 */
	MM_IOMMU_PORT_INIT("L0_P0_OVL_RDMA0_HDR", MM_SMMU_DISP, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_P1_OVL_RDMA0_0", MM_SMMU_DISP, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_P2_OVL_RDMA2_HDR", MM_SMMU_DISP, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_P3_OVL_RDMA2_0", MM_SMMU_DISP, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_P4_DISP_FAKE0", MM_SMMU_DISP, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_P5_OVL_RDMA0_HDR_STASH", MM_SMMU_DISP, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_P6_OVL_RDMA0_0_STASH", MM_SMMU_DISP, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_P7_OVL_RDMA2_HDR_STASH", MM_SMMU_DISP, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_P8_OVL_RDMA2_0_STASH", MM_SMMU_DISP, 0, 0x0, 8),

	/* Larb1 -- MM -- 6 */
	MM_IOMMU_PORT_INIT("L1_P0_OVL_RDMA0_1", MM_SMMU_DISP, 1, 0x9, 0),
	MM_IOMMU_PORT_INIT("L1_P1_OVL_RDMA2_1", MM_SMMU_DISP, 1, 0x9, 1),
	MM_IOMMU_PORT_INIT("L1_P2_DISP_WDMA2", MM_SMMU_DISP, 1, 0x9, 2),
	MM_IOMMU_PORT_INIT("L1_P3_DISP_FAKE1", MM_SMMU_DISP, 1, 0x9, 3),
	MM_IOMMU_PORT_INIT("L1_P4_OVL_RDMA0_1_STASH", MM_SMMU_DISP, 1, 0x9, 4),
	MM_IOMMU_PORT_INIT("L1_P5_OVL_RDMA2_1_STASH", MM_SMMU_DISP, 1, 0x9, 5),

	/* Larb2 -- MM -- 14 */
	MM_IOMMU_PORT_INIT("L2_P0_MDP_RDMA0", MM_SMMU_DISP, 2, 0x2, 0),
	MM_IOMMU_PORT_INIT("L2_P1_MDP_WROT0", MM_SMMU_DISP, 2, 0x2, 1),
	MM_IOMMU_PORT_INIT("L2_P2_MDP_RROT0", MM_SMMU_DISP, 2, 0x2, 2),
	MM_IOMMU_PORT_INIT("L2_P3_MDP_RROT0_2ND", MM_SMMU_DISP, 2, 0x2, 3),
	MM_IOMMU_PORT_INIT("L2_P4_MDP_RDMA2", MM_SMMU_DISP, 2, 0x2, 4),
	MM_IOMMU_PORT_INIT("L2_P5_MDP_WROT2", MM_SMMU_DISP, 2, 0x2, 5),
	MM_IOMMU_PORT_INIT("L2_P6_MDP_FG0", MM_SMMU_DISP, 2, 0x2, 6),
	MM_IOMMU_PORT_INIT("L2_P7_MDP_FAKE_ENG0", MM_SMMU_DISP, 2, 0x2, 7),
	MM_IOMMU_PORT_INIT("L2_P8_MDP_RDMA0_STASH", MM_SMMU_DISP, 2, 0x2, 8),
	MM_IOMMU_PORT_INIT("L2_P9_MDP_RDMA2_STASH", MM_SMMU_DISP, 2, 0x2, 9),
	MM_IOMMU_PORT_INIT("L2_P10_MDP_RROT0_STASH", MM_SMMU_DISP, 2, 0x2, 10),
	MM_IOMMU_PORT_INIT("L2_P11_MDP_RROT0_2ND_STASH", MM_SMMU_DISP, 2, 0x2, 11),
	MM_IOMMU_PORT_INIT("L2_P12_MDP_WROT0_STASH", MM_SMMU_DISP, 2, 0x2, 12),
	MM_IOMMU_PORT_INIT("L2_P13_MDP_WROT2_STASH", MM_SMMU_DISP, 2, 0x2, 13),

	/* Larb3 -- MDP -- 14 */
	MM_IOMMU_PORT_INIT("L3_P0_MDP_RDMA0", MM_SMMU_MDP, 3, 0xA, 0),
	MM_IOMMU_PORT_INIT("L3_P1_MDP_WROT0", MM_SMMU_MDP, 3, 0xA, 1),
	MM_IOMMU_PORT_INIT("L3_P2_MDP_RROT0", MM_SMMU_MDP, 3, 0xA, 2),
	MM_IOMMU_PORT_INIT("L3_P3_MDP_RROT0_2ND", MM_SMMU_MDP, 3, 0xA, 3),
	MM_IOMMU_PORT_INIT("L3_P4_MDP_RDMA2", MM_SMMU_MDP, 3, 0xA, 4),
	MM_IOMMU_PORT_INIT("L3_P5_MDP_WROT2", MM_SMMU_MDP, 3, 0xA, 5),
	MM_IOMMU_PORT_INIT("L3_P6_MDP_FG0", MM_SMMU_MDP, 3, 0xA, 6),
	MM_IOMMU_PORT_INIT("L3_P7_MDP_FAKE_ENG0", MM_SMMU_MDP, 3, 0xA, 7),
	MM_IOMMU_PORT_INIT("L3_P8_MDP_RDMA0_STASH", MM_SMMU_MDP, 3, 0xA, 8),
	MM_IOMMU_PORT_INIT("L3_P9_MDP_RDMA2_STASH", MM_SMMU_MDP, 3, 0xA, 9),
	MM_IOMMU_PORT_INIT("L3_P10_MDP_RROT0_STASH", MM_SMMU_MDP, 3, 0xA, 10),
	MM_IOMMU_PORT_INIT("L3_P11_MDP_RROT0_2ND_STASH", MM_SMMU_MDP, 3, 0xA, 11),
	MM_IOMMU_PORT_INIT("L3_P12_MDP_WROT0_STASH", MM_SMMU_MDP, 3, 0xA, 12),
	MM_IOMMU_PORT_INIT("L3_P13_MDP_WROT2_STASH", MM_SMMU_MDP, 3, 0xA, 13),

	/* Larb4 -- MDP -- 11 */
	MM_IOMMU_PORT_INIT("L4_P0_HW_VDEC_MC_C_EXT", MM_SMMU_MDP, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_P1_HW_VDEC_UFO_EXT", MM_SMMU_MDP, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_P2_HW_VDEC_PP_EXT", MM_SMMU_MDP, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_P3_HW_VDEC_UFO_EX_C", MM_SMMU_MDP, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_P4_HW_VDEC_PRED_RD_EXT", MM_SMMU_MDP, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_P5_HW_VDEC_PRED_WR_EXT", MM_SMMU_MDP, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_P6_HW_VDEC_PP_WRAP_EXT", MM_SMMU_MDP, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("L4_P7_HW_VDEC_TILE_EXT", MM_SMMU_MDP, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("L4_P8_HW_VDEC_VLD_EXT", MM_SMMU_MDP, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("L4_P9_HW_VDEC_VLD2_EXT", MM_SMMU_MDP, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("L4_P10_HW_VDEC_AVC_MV_EXT", MM_SMMU_MDP, 4, 0x18, 10),

	/* Larb5 -- MM -- 9 */
	MM_IOMMU_PORT_INIT("L5_P0_HW_VDEC_LAT0_VLD_EXT", MM_SMMU_DISP, 5, 0x10, 0),
	MM_IOMMU_PORT_INIT("L5_P1_HW_VDEC_LAT0_VLD2_EXT", MM_SMMU_DISP, 5, 0x10, 1),
	MM_IOMMU_PORT_INIT("L5_P2_HW_VDEC_MC_EXT", MM_SMMU_DISP, 5, 0x10, 2),
	MM_IOMMU_PORT_INIT("L5_P3_HW_VDEC_UFO_ENC_EXT", MM_SMMU_DISP, 5, 0x10, 3),
	MM_IOMMU_PORT_INIT("L5_P4_HW_VDEC_UFO_ENC_EXT_C", MM_SMMU_DISP, 5, 0x10, 4),
	MM_IOMMU_PORT_INIT("L5_P5_HW_VDEC_LAT0_AVC_MV_EXT", MM_SMMU_DISP, 5, 0x10, 5),
	MM_IOMMU_PORT_INIT("L5_P6_HW_VDEC_LAT0_PRED_RD_EXT", MM_SMMU_DISP, 5, 0x10, 6),
	MM_IOMMU_PORT_INIT("L5_P7_HW_VDEC_LAT0_TILE_EXT", MM_SMMU_DISP, 5, 0x10, 7),
	MM_IOMMU_PORT_INIT("L5_P8_HW_VDEC_LAT0_WDMA_EXT", MM_SMMU_DISP, 5, 0x10, 8),

	/* Larb6 -- dummy */

	/* Larb7 -- MM -- 32 */
	MM_IOMMU_PORT_INIT("L7_P0_VENC_RCPU", MM_SMMU_DISP, 7, 0x19, 0),
	MM_IOMMU_PORT_INIT("L7_P1_VENC_REC", MM_SMMU_DISP, 7, 0x19, 1),
	MM_IOMMU_PORT_INIT("L7_P2_VENC_BSDMA", MM_SMMU_DISP, 7, 0x19, 2),
	MM_IOMMU_PORT_INIT("L7_P3_VENC_SV_COMV", MM_SMMU_DISP, 7, 0x19, 3),
	MM_IOMMU_PORT_INIT("L7_P4_VENC_RD_COMV", MM_SMMU_DISP, 7, 0x19, 4),
	MM_IOMMU_PORT_INIT("L7_P5_VENC_NBM_RDMA", MM_SMMU_DISP, 7, 0x19, 5),
	MM_IOMMU_PORT_INIT("L7_P6_VENC_NBM_RDMA_LITE", MM_SMMU_DISP, 7, 0x19, 6),
	MM_IOMMU_PORT_INIT("L7_P7_JPGENC_Y_RMDA", MM_SMMU_DISP, 7, 0x19, 7),
	MM_IOMMU_PORT_INIT("L7_P8_JPGENC_C_RDMA", MM_SMMU_DISP, 7, 0x19, 8),
	MM_IOMMU_PORT_INIT("L7_P9_JPGENC_Q_TABLE", MM_SMMU_DISP, 7, 0x19, 9),
	MM_IOMMU_PORT_INIT("L7_P10_VENC_SUB_W_LUMA", MM_SMMU_DISP, 7, 0x19, 10),
	MM_IOMMU_PORT_INIT("L7_P11_VENC_FCS_NBM_RDMA", MM_SMMU_DISP, 7, 0x19, 11),
	MM_IOMMU_PORT_INIT("L7_P12_VENC_EC_WPP_BSDMA", MM_SMMU_DISP, 7, 0x19, 12),
	MM_IOMMU_PORT_INIT("L7_P13_VENC_EC_WPP_RDMA", MM_SMMU_DISP, 7, 0x19, 13),
	MM_IOMMU_PORT_INIT("L7_P14_VENC_DB_SYSRAM_WDMA", MM_SMMU_DISP, 7, 0x19, 14),
	MM_IOMMU_PORT_INIT("L7_P15_VENC_DB_SYSRAM_RDMA", MM_SMMU_DISP, 7, 0x19, 15),
	MM_IOMMU_PORT_INIT("L7_P16_JPGENC_BSDMA", MM_SMMU_DISP, 7, 0x19, 16),
	MM_IOMMU_PORT_INIT("L7_P17_JPGDEC_WDMA_0", MM_SMMU_DISP, 7, 0x19, 17),
	MM_IOMMU_PORT_INIT("L7_P18_JPGDEC_BSDMA_0", MM_SMMU_DISP, 7, 0x19, 18),
	MM_IOMMU_PORT_INIT("L7_P19_VENC_NBM_WDMA", MM_SMMU_DISP, 7, 0x19, 19),
	MM_IOMMU_PORT_INIT("L7_P20_VENC_NBM_WDMA_LITE", MM_SMMU_DISP, 7, 0x19, 20),
	MM_IOMMU_PORT_INIT("L7_P21_VENC_CUR_LUMA", MM_SMMU_DISP, 7, 0x19, 21),
	MM_IOMMU_PORT_INIT("L7_P22_VENC_CUR_CHROMA", MM_SMMU_DISP, 7, 0x19, 22),
	MM_IOMMU_PORT_INIT("L7_P23_VENC_REF_LUMA", MM_SMMU_DISP, 7, 0x19, 23),
	MM_IOMMU_PORT_INIT("L7_P24_VENC_REF_CHROMA", MM_SMMU_DISP, 7, 0x19, 24),
	MM_IOMMU_PORT_INIT("L7_P25_VENC_SUB_R_LUMA", MM_SMMU_DISP, 7, 0x19, 25),
	MM_IOMMU_PORT_INIT("L7_P26_VENC_FCS_NBM_WDMA", MM_SMMU_DISP, 7, 0x19, 26),
	MM_IOMMU_PORT_INIT("L7_P27_JPGDEC_WDMA_1", MM_SMMU_DISP, 7, 0x19, 27),
	MM_IOMMU_PORT_INIT("L7_P28_JPGDEC_BSDMA_1", MM_SMMU_DISP, 7, 0x19, 28),
	MM_IOMMU_PORT_INIT("L7_P29_JPGDEC_HUFF_OFFSET_1", MM_SMMU_DISP, 7, 0x19, 29),
	MM_IOMMU_PORT_INIT("L7_P30_JPGDEC_HUFF_OFFSET_0", MM_SMMU_DISP, 7, 0x19, 30),
	MM_IOMMU_PORT_INIT("L7_P31_VENC_EC_WPP_BSDMA_SYSRAM", MM_SMMU_DISP, 7, 0x19, 31),

	/* Larb8 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L8_P0_VENC_RCPU", MM_SMMU_MDP, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_P1_VENC_REC", MM_SMMU_MDP, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_P2_VENC_BSDMA", MM_SMMU_MDP, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_P3_VENC_SV_COMV", MM_SMMU_MDP, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_P4_VENC_RD_COMV", MM_SMMU_MDP, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_P5_VENC_NBM_RDMA", MM_SMMU_MDP, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_P6_VENC_NBM_RDMA_LITE", MM_SMMU_MDP, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_P7_JPGENC_Y_RMDA", MM_SMMU_MDP, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_P8_JPGENC_C_RDMA", MM_SMMU_MDP, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_P9_JPGENC_Q_TABLE", MM_SMMU_MDP, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_P10_VENC_SUB_W_LUMA", MM_SMMU_MDP, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_P11_VENC_FCS_NBM_RDMA", MM_SMMU_MDP, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_P12_VENC_EC_WPP_BSDMA", MM_SMMU_MDP, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_P13_VENC_EC_WPP_RDMA", MM_SMMU_MDP, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_P14_VENC_DB_SYSRAM_WDMA", MM_SMMU_MDP, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_P15_VENC_DB_SYSRAM_RDMA", MM_SMMU_MDP, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_P16_JPGENC_BSDMA", MM_SMMU_MDP, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_P17_JPGDEC_WDMA_0", MM_SMMU_MDP, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_P18_JPGDEC_BSDMA_0", MM_SMMU_MDP, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_P19_VENC_NBM_WDMA", MM_SMMU_MDP, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_P20_VENC_NBM_WDMA_LITE", MM_SMMU_MDP, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_P21_VENC_CUR_LUMA", MM_SMMU_MDP, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_P22_VENC_CUR_CHROMA", MM_SMMU_MDP, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_P23_VENC_REF_LUMA", MM_SMMU_MDP, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_P24_VENC_REF_CHROMA", MM_SMMU_MDP, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_P25_VENC_SUB_R_LUMA", MM_SMMU_MDP, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_P26_VENC_FCS_NBM_WDMA", MM_SMMU_MDP, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_P27_JPGDEC_WDMA_1", MM_SMMU_MDP, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_P28_JPGDEC_BSDMA_1", MM_SMMU_MDP, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_P29_JPGDEC_HUFF_OFFSET_1", MM_SMMU_MDP, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_P30_JPGDEC_HUFF_OFFSET_0", MM_SMMU_MDP, 8, 0x20, 30),
	MM_IOMMU_PORT_INIT("L8_P31_VENC_EC_WPP_BSDMA_SYSRAM", MM_SMMU_MDP, 8, 0x20, 31),

	/* Larb9 -- MDP -- 19 */
	MM_IOMMU_PORT_INIT("L9_P0_IMGI_T1_B", MM_SMMU_MDP, 9, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L9_P1_IMGI_T1_N_B", MM_SMMU_MDP, 9, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L9_P2_IMGCI_T1_B", MM_SMMU_MDP, 9, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L9_P3_IMGCI_T1_N_B", MM_SMMU_MDP, 9, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L9_P4_SMTI_T1_B", MM_SMMU_MDP, 9, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L9_P5_YUVO_T1_B", MM_SMMU_MDP, 9, 0x2E, 5),
	MM_IOMMU_PORT_INIT("L9_P6_YUVO_T1_N_B", MM_SMMU_MDP, 9, 0x2E, 6),
	MM_IOMMU_PORT_INIT("L9_P7_YUVCO_T1_B", MM_SMMU_MDP, 9, 0x2E, 7),
	MM_IOMMU_PORT_INIT("L9_P8_YUVO_T2_B", MM_SMMU_MDP, 9, 0x2E, 8),
	MM_IOMMU_PORT_INIT("L9_P9_YUVO_T3_B", MM_SMMU_MDP, 9, 0x2E, 9),
	MM_IOMMU_PORT_INIT("L9_P10_TNCSTO_T1_B", MM_SMMU_MDP, 9, 0x2E, 10),
	MM_IOMMU_PORT_INIT("L9_P11_TNCSTI_T1_B", MM_SMMU_MDP, 9, 0x2E, 11),
	MM_IOMMU_PORT_INIT("L9_P12_TNCSTI_T4_B", MM_SMMU_MDP, 9, 0x2E, 12),
	MM_IOMMU_PORT_INIT("L9_P13_STSCMD_T4_B", MM_SMMU_MDP, 9, 0x2E, 13),
	MM_IOMMU_PORT_INIT("L9_P14_STSCMD_T5_B", MM_SMMU_MDP, 9, 0x2E, 14),
	MM_IOMMU_PORT_INIT("L9_P15_RESERVED", MM_SMMU_MDP, 9, 0x2E, 15),
	MM_IOMMU_PORT_INIT("L9_P16_RESERVED", MM_SMMU_MDP, 9, 0x2E, 16),
	MM_IOMMU_PORT_INIT("L9_P17_SMTO_T1_B", MM_SMMU_MDP, 9, 0x2E, 17),
	MM_IOMMU_PORT_INIT("L9_P18_TNCSO_T1_B", MM_SMMU_MDP, 9, 0x2E, 18),

	/* Larb10 -- MM -- 10 */
	MM_IOMMU_PORT_INIT("L10_P0_IMGI_D1", MM_SMMU_DISP, 10, 0x22, 0),
	MM_IOMMU_PORT_INIT("L10_P1_IMGCI_D1", MM_SMMU_DISP, 10, 0x22, 1),
	MM_IOMMU_PORT_INIT("L10_P2_IMGCI_D1_N", MM_SMMU_DISP, 10, 0x22, 2),
	MM_IOMMU_PORT_INIT("L10_P3_DMGI_D1", MM_SMMU_DISP, 10, 0x22, 3),
	MM_IOMMU_PORT_INIT("L10_P4_RECI_D1", MM_SMMU_DISP, 10, 0x22, 4),
	MM_IOMMU_PORT_INIT("L10_P5_RECI_D3", MM_SMMU_DISP, 10, 0x22, 5),
	MM_IOMMU_PORT_INIT("L10_P6_RECBI_D2", MM_SMMU_DISP, 10, 0x22, 6),
	MM_IOMMU_PORT_INIT("L10_P7_IMG4O_D1", MM_SMMU_DISP, 10, 0x22, 7),
	MM_IOMMU_PORT_INIT("L10_P8_TNRAIMI_D1", MM_SMMU_DISP, 10, 0x22, 8),
	MM_IOMMU_PORT_INIT("L10_P9_STSCMD_D1", MM_SMMU_DISP, 10, 0x22, 9),

	/* Larb11 -- MDP -- 11 */
	MM_IOMMU_PORT_INIT("L11_P0_WPE_RDMA_0", MM_SMMU_MDP, 11, 0x29, 0),
	MM_IOMMU_PORT_INIT("L11_P1_WPE_RDMA_1", MM_SMMU_MDP, 11, 0x29, 1),
	MM_IOMMU_PORT_INIT("L11_P2_WPE_RDMA_2", MM_SMMU_MDP, 11, 0x29, 2),
	MM_IOMMU_PORT_INIT("L11_P3_PIMGI_P1", MM_SMMU_MDP, 11, 0x29, 3),
	MM_IOMMU_PORT_INIT("L11_P4_PIMGBI_P1", MM_SMMU_MDP, 11, 0x29, 4),
	MM_IOMMU_PORT_INIT("L11_P5_STSCMD_P1", MM_SMMU_MDP, 11, 0x29, 5),
	MM_IOMMU_PORT_INIT("L11_P6_STSCMD_P2", MM_SMMU_MDP, 11, 0x29, 6),
	MM_IOMMU_PORT_INIT("L11_P7_STSCMD_P3", MM_SMMU_MDP, 11, 0x29, 7),
	MM_IOMMU_PORT_INIT("L11_P8_WPE_WDMA_0", MM_SMMU_MDP, 11, 0x29, 8),
	MM_IOMMU_PORT_INIT("L11_P9_WROT_P1", MM_SMMU_MDP, 11, 0x29, 9),
	MM_IOMMU_PORT_INIT("L11_P10_TCCSO_P1", MM_SMMU_MDP, 11, 0x29, 10),

	/* Larb12 -- MM -- 13 */
	MM_IOMMU_PORT_INIT("L12_P0_FDVT_RDA_0", MM_SMMU_DISP, 12, 0x25, 0),
	MM_IOMMU_PORT_INIT("L12_P1_FDVT_WRA_0", MM_SMMU_DISP, 12, 0x25, 1),
	MM_IOMMU_PORT_INIT("L12_P2_ME_RDMA_0", MM_SMMU_DISP, 12, 0x25, 2),
	MM_IOMMU_PORT_INIT("L12_P3_ME_WDMA_0", MM_SMMU_DISP, 12, 0x25, 3),
	MM_IOMMU_PORT_INIT("L12_P4_MEMMG_RDMA_0", MM_SMMU_DISP, 12, 0x25, 4),
	MM_IOMMU_PORT_INIT("L12_P5_MEMMG_WDMA_0", MM_SMMU_DISP, 12, 0x25, 5),
	MM_IOMMU_PORT_INIT("L12_P6_ME_2ND_RDMA_0", MM_SMMU_DISP, 12, 0x25, 6),
	MM_IOMMU_PORT_INIT("L12_P7_ME_2ND_WDMA_0", MM_SMMU_DISP, 12, 0x25, 7),
	MM_IOMMU_PORT_INIT("L12_P8_MEMMG_2ND_RDMA_0", MM_SMMU_DISP, 12, 0x25, 8),
	MM_IOMMU_PORT_INIT("L12_P9_MEMMG_2ND_WDMA_0", MM_SMMU_DISP, 12, 0x25, 9),
	MM_IOMMU_PORT_INIT("L12_P10_STSCMD_FDVT", MM_SMMU_DISP, 12, 0x25, 10),
	MM_IOMMU_PORT_INIT("L12_P11_STSCMD_ME0", MM_SMMU_DISP, 12, 0x25, 11),
	MM_IOMMU_PORT_INIT("L12_P12_STSCMD_ME1", MM_SMMU_DISP, 12, 0x25, 12),

	/* Larb13 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", MM_SMMU_MDP, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", MM_SMMU_MDP, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", MM_SMMU_MDP, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", MM_SMMU_MDP, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED_1", MM_SMMU_MDP, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("L13_P5_CAMSV_B_0_STG", MM_SMMU_MDP, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("L13_P6_CAMSV_B_1_STG", MM_SMMU_MDP, 13, 0x30, 6),

	/* Larb13 -- MM -- 7 */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", MM_SMMU_DISP, 13, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", MM_SMMU_DISP, 13, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", MM_SMMU_DISP, 13, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", MM_SMMU_DISP, 13, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED_1", MM_SMMU_DISP, 13, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L13_P5_CAMSV_B_0_STG", MM_SMMU_DISP, 13, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L13_P6_CAMSV_B_1_STG", MM_SMMU_DISP, 13, 0x2D, 6),

	/* Larb14 -- MDP -- 6 */
	MM_IOMMU_SPEC_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", MM_SMMU_MDP, 14, 9, 2, 0xF, 0),
	MM_IOMMU_SPEC_PORT_INIT("L14_P1_CAMSV_A0_WDMA", MM_SMMU_MDP, 14, 9, 2, 0xF, 1),
	MM_IOMMU_SPEC_PORT_INIT("L14_P2_CAMSV_A1_WDMA", MM_SMMU_MDP, 14, 9, 2, 0xF, 2),
	MM_IOMMU_SPEC_PORT_INIT("L14_P3_RESERVED_0", MM_SMMU_MDP, 14, 9, 2, 0xF, 3),
	MM_IOMMU_SPEC_PORT_INIT("L14_P4_CAMSV_A_0_STG", MM_SMMU_MDP, 14, 9, 2, 0xF, 4),
	MM_IOMMU_SPEC_PORT_INIT("L14_P5_CAMSV_A_1_STG", MM_SMMU_MDP, 14, 9, 2, 0xF, 5),

	/* Larb14 -- MM -- 6 */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", MM_SMMU_DISP, 14, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", MM_SMMU_DISP, 14, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", MM_SMMU_DISP, 14, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED_0", MM_SMMU_DISP, 14, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L14_P4_CAMSV_A_0_STG", MM_SMMU_DISP, 14, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L14_P5_CAMSV_A_1_STG", MM_SMMU_DISP, 14, 0x2E, 5),

	/* Larb15 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L15_P0_VIPI_D1", MM_SMMU_MDP, 15, 0x28, 0),
	MM_IOMMU_PORT_INIT("L15_P1_VIPI_D1_N", MM_SMMU_MDP, 15, 0x28, 1),
	MM_IOMMU_PORT_INIT("L15_P2_RESERVED", MM_SMMU_MDP, 15, 0x28, 2),
	MM_IOMMU_PORT_INIT("L15_P3_IMG3O_D1", MM_SMMU_MDP, 15, 0x28, 3),
	MM_IOMMU_PORT_INIT("L15_P4_IMG3CO_D1", MM_SMMU_MDP, 15, 0x28, 4),
	MM_IOMMU_PORT_INIT("L15_P5_IMG2O_D1", MM_SMMU_MDP, 15, 0x28, 5),
	MM_IOMMU_PORT_INIT("L15_P6_STSCMD_D3", MM_SMMU_MDP, 15, 0x28, 6),

	/* Larb16 -- MM -- 17 */
	MM_IOMMU_PORT_INIT("L16_P0_CQI_R1", MM_SMMU_DISP, 16, 0x28, 0),
	MM_IOMMU_PORT_INIT("L16_P1_RAWI_R2", MM_SMMU_DISP, 16, 0x28, 1),
	MM_IOMMU_PORT_INIT("L16_P2_RAWI_R3", MM_SMMU_DISP, 16, 0x28, 2),
	MM_IOMMU_PORT_INIT("L16_P3_RAWI_R4", MM_SMMU_DISP, 16, 0x28, 3),
	MM_IOMMU_PORT_INIT("L16_P4_RAWI_R5", MM_SMMU_DISP, 16, 0x28, 4),
	MM_IOMMU_PORT_INIT("L16_P5_IMGO_R1", MM_SMMU_DISP, 16, 0x28, 5),
	MM_IOMMU_PORT_INIT("L16_P6_IMGO_R2", MM_SMMU_DISP, 16, 0x28, 6),
	MM_IOMMU_PORT_INIT("L16_P7_FPRI_R1", MM_SMMU_DISP, 16, 0x28, 7),
	MM_IOMMU_PORT_INIT("L16_P8_BPCI_R1", MM_SMMU_DISP, 16, 0x28, 8),
	MM_IOMMU_PORT_INIT("L16_P9_BPCI_R4", MM_SMMU_DISP, 16, 0x28, 9),
	MM_IOMMU_PORT_INIT("L16_P10_LSCI_R1", MM_SMMU_DISP, 16, 0x28, 10),
	MM_IOMMU_PORT_INIT("L16_P11_UFEO_R1", MM_SMMU_DISP, 16, 0x28, 11),
	MM_IOMMU_PORT_INIT("L16_P12_LTMSO_R1", MM_SMMU_DISP, 16, 0x28, 12),
	MM_IOMMU_PORT_INIT("L16_P13_DRZB2NO_R1", MM_SMMU_DISP, 16, 0x28, 13),
	MM_IOMMU_PORT_INIT("L16_P14_STG_R1", MM_SMMU_DISP, 16, 0x28, 14),
	MM_IOMMU_PORT_INIT("L16_P15_AFO_R1", MM_SMMU_DISP, 16, 0x28, 15),
	MM_IOMMU_PORT_INIT("L16_P16_AAO_R1", MM_SMMU_DISP, 16, 0x28, 16),

	/* Larb17 -- MDP -- 8 */
	MM_IOMMU_PORT_INIT("L17_P0_YUVO_R1", MM_SMMU_MDP, 17, 0x32, 0),
	MM_IOMMU_PORT_INIT("L17_P1_YUVO_R3", MM_SMMU_MDP, 17, 0x32, 1),
	MM_IOMMU_PORT_INIT("L17_P2_YUVO_R2", MM_SMMU_MDP, 17, 0x32, 2),
	MM_IOMMU_PORT_INIT("L17_P3_YUVO_R5", MM_SMMU_MDP, 17, 0x32, 3),
	MM_IOMMU_PORT_INIT("L17_P4_RGBWI_R1", MM_SMMU_MDP, 17, 0x32, 4),
	MM_IOMMU_PORT_INIT("L17_P5_STG_R2", MM_SMMU_MDP, 17, 0x32, 5),
	MM_IOMMU_PORT_INIT("L17_P6_TCYSO_R1", MM_SMMU_MDP, 17, 0x32, 6),
	MM_IOMMU_PORT_INIT("L17_P7_DRZ4NO_R3", MM_SMMU_MDP, 17, 0x32, 7),

	/* Larb18 -- MDP -- 4 */
	MM_IOMMU_PORT_INIT("L18_P0_IMGADL_0_IPUI_E1", MM_SMMU_MDP, 18, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L18_P1_IMGADL_0_IPUI_E2", MM_SMMU_MDP, 18, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L18_P2_IMGADL_1_IPUO", MM_SMMU_MDP, 18, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L18_P3_IMGADL_1_IPUBO", MM_SMMU_MDP, 18, 0x2A, 3),

	/* Larb19 -- MM -- 15 */
	MM_IOMMU_PORT_INIT("L19_P0_FUS_LA_RDMA", MM_SMMU_DISP, 19, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L19_P1_FUS_LA_WDMA", MM_SMMU_DISP, 19, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L19_P2_FUS_YC_RDMA", MM_SMMU_DISP, 19, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L19_P3_FUS_YC_WDMA", MM_SMMU_DISP, 19, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L19_P4_DVS_RDMA", MM_SMMU_DISP, 19, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L19_P5_DVS_WDMA", MM_SMMU_DISP, 19, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L19_P6_DVP_RDMA", MM_SMMU_DISP, 19, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L19_P7_DVP_WDMA", MM_SMMU_DISP, 19, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L19_P8_DHZE_R", MM_SMMU_DISP, 19, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L19_P9_DHZE_W", MM_SMMU_DISP, 19, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L19_P10_DVGF_RDMA", MM_SMMU_DISP, 19, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L19_P11_DVGF_WDMA", MM_SMMU_DISP, 19, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L19_P12_DPE_STG", MM_SMMU_DISP, 19, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L19_P13_YUVFUS_STG1", MM_SMMU_DISP, 19, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L19_P14_YUVFUS_STG2", MM_SMMU_DISP, 19, 0x2C, 14),

	/* Larb20 -- MDP -- 12 */
	MM_IOMMU_PORT_INIT("L20_P0_OVL_RDMA1_HDR", MM_SMMU_MDP, 20, 0x0, 0),
	MM_IOMMU_PORT_INIT("L20_P1_OVL_RDMA1_0", MM_SMMU_MDP, 20, 0x0, 1),
	MM_IOMMU_PORT_INIT("L20_P2_OVL_RDMA3_HDR", MM_SMMU_MDP, 20, 0x0, 2),
	MM_IOMMU_PORT_INIT("L20_P3_OVL_RDMA3_0", MM_SMMU_MDP, 20, 0x0, 3),
	MM_IOMMU_PORT_INIT("L20_P4_OVL_RDMA4_HDR", MM_SMMU_MDP, 20, 0x0, 4),
	MM_IOMMU_PORT_INIT("L20_P5_OVL_RDMA4_0", MM_SMMU_MDP, 20, 0x0, 5),
	MM_IOMMU_PORT_INIT("L20_P6_OVL_RDMA1_HDR_STASH", MM_SMMU_MDP, 20, 0x0, 6),
	MM_IOMMU_PORT_INIT("L20_P7_OVL_RDMA1_0_STASH", MM_SMMU_MDP, 20, 0x0, 7),
	MM_IOMMU_PORT_INIT("L20_P8_OVL_RDMA3_HDR_STASH", MM_SMMU_MDP, 20, 0x0, 8),
	MM_IOMMU_PORT_INIT("L20_P9_OVL_RDMA3_0_STASH", MM_SMMU_MDP, 20, 0x0, 9),
	MM_IOMMU_PORT_INIT("L20_P10_OVL_RDMA4_HDR_STASH", MM_SMMU_MDP, 20, 0x0, 10),
	MM_IOMMU_PORT_INIT("L20_P11_OVL_RDMA4_0_STASH", MM_SMMU_MDP, 20, 0x0, 11),

	/* Larb21 -- MDP -- 8 */
	MM_IOMMU_PORT_INIT("L21_P0_OVL_RDMA1_1", MM_SMMU_MDP, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_P1_OVL_RDMA3_1", MM_SMMU_MDP, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_P2_OVL_RDMA4_1", MM_SMMU_MDP, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_P3_DISP_WDMA0", MM_SMMU_MDP, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_P4_DISP_UFBC_WDMA0", MM_SMMU_MDP, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("L21_P5_OVL_RDMA1_1_STASH", MM_SMMU_MDP, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("L21_P6_OVL_RDMA3_1_STASH", MM_SMMU_MDP, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("L21_P7_OVL_RDMA4_1_STASH", MM_SMMU_MDP, 21, 0x8, 7),

	/* Larb22 -- MM -- 11 */
	MM_IOMMU_PORT_INIT("L22_P0_WPE_RDMA_0", MM_SMMU_DISP, 22, 0x20, 0),
	MM_IOMMU_PORT_INIT("L22_P1_WPE_RDMA_1", MM_SMMU_DISP, 22, 0x20, 1),
	MM_IOMMU_PORT_INIT("L22_P2_WPE_RDMA_2", MM_SMMU_DISP, 22, 0x20, 2),
	MM_IOMMU_PORT_INIT("L22_P3_PIMGI_P1", MM_SMMU_DISP, 22, 0x20, 3),
	MM_IOMMU_PORT_INIT("L22_P4_PIMGBI_P1", MM_SMMU_DISP, 22, 0x20, 4),
	MM_IOMMU_PORT_INIT("L22_P5_STSCMD_P1", MM_SMMU_DISP, 22, 0x20, 5),
	MM_IOMMU_PORT_INIT("L22_P6_STSCMD_P2", MM_SMMU_DISP, 22, 0x20, 6),
	MM_IOMMU_PORT_INIT("L22_P7_STSCMD_P3", MM_SMMU_DISP, 22, 0x20, 7),
	MM_IOMMU_PORT_INIT("L22_P8_WPE_WDMA_0", MM_SMMU_DISP, 22, 0x20, 8),
	MM_IOMMU_PORT_INIT("L22_P9_WROT_P1", MM_SMMU_DISP, 22, 0x20, 9),
	MM_IOMMU_PORT_INIT("L22_P10_TCCSO_P1", MM_SMMU_DISP, 22, 0x20, 10),

	/* Larb23 -- MDP -- 11 */
	MM_IOMMU_PORT_INIT("L23_P0_WPE_RDMA_0", MM_SMMU_MDP, 23, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L23_P1_WPE_RDMA_1", MM_SMMU_MDP, 23, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L23_P2_WPE_RDMA_2", MM_SMMU_MDP, 23, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L23_P3_PIMGI_P1", MM_SMMU_MDP, 23, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L23_P4_PIMGBI_P1", MM_SMMU_MDP, 23, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L23_P5_STSCMD_P1", MM_SMMU_MDP, 23, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L23_P6_STSCMD_P2", MM_SMMU_MDP, 23, 0x2D, 6),
	MM_IOMMU_PORT_INIT("L23_P7_STSCMD_P3", MM_SMMU_MDP, 23, 0x2D, 7),
	MM_IOMMU_PORT_INIT("L23_P8_WPE_WDMA_0", MM_SMMU_MDP, 23, 0x2D, 8),
	MM_IOMMU_PORT_INIT("L23_P9_WROT_P1", MM_SMMU_MDP, 23, 0x2D, 9),
	MM_IOMMU_PORT_INIT("L23_P10_TCCSO_P1", MM_SMMU_MDP, 23, 0x2D, 10),

	/* Larb24 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L24_P0_VENC_RCPU", MM_SMMU_MDP, 24, 0x22, 0),
	MM_IOMMU_PORT_INIT("L24_P1_VENC_REC", MM_SMMU_MDP, 24, 0x22, 1),
	MM_IOMMU_PORT_INIT("L24_P2_VENC_BSDMA", MM_SMMU_MDP, 24, 0x22, 2),
	MM_IOMMU_PORT_INIT("L24_P3_VENC_SV_COMV", MM_SMMU_MDP, 24, 0x22, 3),
	MM_IOMMU_PORT_INIT("L24_P4_VENC_RD_COMV", MM_SMMU_MDP, 24, 0x22, 4),
	MM_IOMMU_PORT_INIT("L24_P5_VENC_NBM_RDMA", MM_SMMU_MDP, 24, 0x22, 5),
	MM_IOMMU_PORT_INIT("L24_P6_VENC_NBM_RDMA_LITE", MM_SMMU_MDP, 24, 0x22, 6),
	MM_IOMMU_PORT_INIT("L24_P7_JPGENC_Y_RMDA", MM_SMMU_MDP, 24, 0x22, 7),
	MM_IOMMU_PORT_INIT("L24_P8_JPGENC_C_RDMA", MM_SMMU_MDP, 24, 0x22, 8),
	MM_IOMMU_PORT_INIT("L24_P9_JPGENC_Q_TABLE", MM_SMMU_MDP, 24, 0x22, 9),
	MM_IOMMU_PORT_INIT("L24_P10_VENC_SUB_W_LUMA", MM_SMMU_MDP, 24, 0x22, 10),
	MM_IOMMU_PORT_INIT("L24_P11_VENC_FCS_NBM_RDMA", MM_SMMU_MDP, 24, 0x22, 11),
	MM_IOMMU_PORT_INIT("L24_P12_VENC_EC_WPP_BSDMA", MM_SMMU_MDP, 24, 0x22, 12),
	MM_IOMMU_PORT_INIT("L24_P13_VENC_EC_WPP_RDMA", MM_SMMU_MDP, 24, 0x22, 13),
	MM_IOMMU_PORT_INIT("L24_P14_VENC_DB_SYSRAM_WDMA", MM_SMMU_MDP, 24, 0x22, 14),
	MM_IOMMU_PORT_INIT("L24_P15_VENC_DB_SYSRAM_RDMA", MM_SMMU_MDP, 24, 0x22, 15),
	MM_IOMMU_PORT_INIT("L24_P16_JPGENC_BSDMA", MM_SMMU_MDP, 24, 0x22, 16),
	MM_IOMMU_PORT_INIT("L24_P17_JPGDEC_WDMA_0", MM_SMMU_MDP, 24, 0x22, 17),
	MM_IOMMU_PORT_INIT("L24_P18_JPGDEC_BSDMA_0", MM_SMMU_MDP, 24, 0x22, 18),
	MM_IOMMU_PORT_INIT("L24_P19_VENC_NBM_WDMA", MM_SMMU_MDP, 24, 0x22, 19),
	MM_IOMMU_PORT_INIT("L24_P20_VENC_NBM_WDMA_LITE", MM_SMMU_MDP, 24, 0x22, 20),
	MM_IOMMU_PORT_INIT("L24_P21_VENC_CUR_LUMA", MM_SMMU_MDP, 24, 0x22, 21),
	MM_IOMMU_PORT_INIT("L24_P22_VENC_CUR_CHROMA", MM_SMMU_MDP, 24, 0x22, 22),
	MM_IOMMU_PORT_INIT("L24_P23_VENC_REF_LUMA", MM_SMMU_MDP, 24, 0x22, 23),
	MM_IOMMU_PORT_INIT("L24_P24_VENC_REF_CHROMA", MM_SMMU_MDP, 24, 0x22, 24),
	MM_IOMMU_PORT_INIT("L24_P25_VENC_SUB_R_LUMA", MM_SMMU_MDP, 24, 0x22, 25),
	MM_IOMMU_PORT_INIT("L24_P26_VENC_FCS_NBM_WDMA", MM_SMMU_MDP, 24, 0x22, 26),
	MM_IOMMU_PORT_INIT("L24_P27_JPGDEC_WDMA_1", MM_SMMU_MDP, 24, 0x22, 27),
	MM_IOMMU_PORT_INIT("L24_P28_JPGDEC_BSDMA_1", MM_SMMU_MDP, 24, 0x22, 28),
	MM_IOMMU_PORT_INIT("L24_P29_JPGDEC_HUFF_OFFSET_1", MM_SMMU_MDP, 24, 0x22, 29),
	MM_IOMMU_PORT_INIT("L24_P30_JPGDEC_HUFF_OFFSET_0", MM_SMMU_MDP, 24, 0x22, 30),
	MM_IOMMU_PORT_INIT("L24_P31_VENC_EC_WPP_BSDMA_SYSRAM", MM_SMMU_MDP, 24, 0x22, 31),

	/* Larb25 -- MM -- 17 */
	MM_IOMMU_PORT_INIT("L25_P0_MRAW0_CQI_M1", MM_SMMU_DISP, 25, 0x2B, 0),
	MM_IOMMU_PORT_INIT("L25_P1_MRAW0_IMGBO_M1", MM_SMMU_DISP, 25, 0x2B, 1),
	MM_IOMMU_PORT_INIT("L25_P2_MRAW2_CQI_M1", MM_SMMU_DISP, 25, 0x2B, 2),
	MM_IOMMU_PORT_INIT("L25_P3_MRAW2_IMGBO_M1", MM_SMMU_DISP, 25, 0x2B, 3),
	MM_IOMMU_PORT_INIT("L25_P4_PDAI_A_0", MM_SMMU_DISP, 25, 0x2B, 4),
	MM_IOMMU_PORT_INIT("L25_P5_PDAI_A_1", MM_SMMU_DISP, 25, 0x2B, 5),
	MM_IOMMU_PORT_INIT("L25_P6_PDAI_A_2", MM_SMMU_DISP, 25, 0x2B, 6),
	MM_IOMMU_PORT_INIT("L25_P7_PDAI_A_3", MM_SMMU_DISP, 25, 0x2B, 7),
	MM_IOMMU_PORT_INIT("L25_P8_PDAI_A_4", MM_SMMU_DISP, 25, 0x2B, 8),
	MM_IOMMU_PORT_INIT("L25_P9_PDAO_A_0", MM_SMMU_DISP, 25, 0x2B, 9),
	MM_IOMMU_PORT_INIT("L25_P10_PDA_A_STG", MM_SMMU_DISP, 25, 0x2B, 10),
	MM_IOMMU_PORT_INIT("L25_P11_MRAW0_STG", MM_SMMU_DISP, 25, 0x2B, 11),
	MM_IOMMU_PORT_INIT("L25_P12_MRAW2_STG", MM_SMMU_DISP, 25, 0x2B, 12),
	MM_IOMMU_PORT_INIT("L25_P13_MRAW0_IMGO_M1", MM_SMMU_DISP, 25, 0x2B, 13),
	MM_IOMMU_PORT_INIT("L25_P14_MRAW2_IMGO_M1", MM_SMMU_DISP, 25, 0x2B, 14),
	MM_IOMMU_PORT_INIT("L25_P15_RESERVED_0", MM_SMMU_DISP, 25, 0x2B, 15),
	MM_IOMMU_PORT_INIT("L25_P16_RESERVED_1", MM_SMMU_DISP, 25, 0x2B, 16),

	/* Larb26 -- MDP -- 17 */
	MM_IOMMU_PORT_INIT("L26_P0_MRAW1_CQI_M1", MM_SMMU_MDP, 26, 0x34, 0),
	MM_IOMMU_PORT_INIT("L26_P1_MRAW1_IMGBO_M1", MM_SMMU_MDP, 26, 0x34, 1),
	MM_IOMMU_PORT_INIT("L26_P2_MRAW3_CQI_M1", MM_SMMU_MDP, 26, 0x34, 2),
	MM_IOMMU_PORT_INIT("L26_P3_MRAW3_IMGBO_M1", MM_SMMU_MDP, 26, 0x34, 3),
	MM_IOMMU_PORT_INIT("L26_P4_PDAI_B_0", MM_SMMU_MDP, 26, 0x34, 4),
	MM_IOMMU_PORT_INIT("L26_P5_PDAI_B_1", MM_SMMU_MDP, 26, 0x34, 5),
	MM_IOMMU_PORT_INIT("L26_P6_PDAI_B_2", MM_SMMU_MDP, 26, 0x34, 6),
	MM_IOMMU_PORT_INIT("L26_P7_PDAI_B_3", MM_SMMU_MDP, 26, 0x34, 7),
	MM_IOMMU_PORT_INIT("L26_P8_PDAI_B_4", MM_SMMU_MDP, 26, 0x34, 8),
	MM_IOMMU_PORT_INIT("L26_P9_PDAO_B_0", MM_SMMU_MDP, 26, 0x34, 9),
	MM_IOMMU_PORT_INIT("L26_P10_PDA_B_STG", MM_SMMU_MDP, 26, 0x34, 10),
	MM_IOMMU_PORT_INIT("L26_P11_MRAW_1_STG", MM_SMMU_MDP, 26, 0x34, 11),
	MM_IOMMU_PORT_INIT("L26_P12_MRAW_3_STG", MM_SMMU_MDP, 26, 0x34, 12),
	MM_IOMMU_PORT_INIT("L26_P13_MRAW1_IMGO_M1", MM_SMMU_MDP, 26, 0x34, 13),
	MM_IOMMU_PORT_INIT("L26_P14_MRAW3_IMGO_M1", MM_SMMU_MDP, 26, 0x34, 14),
	MM_IOMMU_PORT_INIT("L26_P15_RESERVED_0", MM_SMMU_MDP, 26, 0x34, 15),
	MM_IOMMU_PORT_INIT("L26_P16_RESERVED_1", MM_SMMU_MDP, 26, 0x34, 16),

	/* Larb27 -- MDP -- 9 */
	MM_IOMMU_PORT_INIT("L27_P0_ADLRD_IPUI_E1", MM_SMMU_MDP, 27, 0x35, 0),
	MM_IOMMU_PORT_INIT("L27_P1_ADLRD_EMPTY", MM_SMMU_MDP, 27, 0x35, 1),
	MM_IOMMU_PORT_INIT("L27_P2_ADLWR_IPUO_E1", MM_SMMU_MDP, 27, 0x35, 2),
	MM_IOMMU_PORT_INIT("L27_P3_CQI_U1", MM_SMMU_MDP, 27, 0x35, 3),
	MM_IOMMU_PORT_INIT("L27_P4_STG_U1", MM_SMMU_MDP, 27, 0x35, 4),
	MM_IOMMU_PORT_INIT("L27_P5_IMGO_U1", MM_SMMU_MDP, 27, 0x35, 5),
	MM_IOMMU_PORT_INIT("L27_P6_YUVO_U1", MM_SMMU_MDP, 27, 0x35, 6),
	MM_IOMMU_PORT_INIT("L27_P7_FHO_U1", MM_SMMU_MDP, 27, 0x35, 7),
	MM_IOMMU_PORT_INIT("L27_P8_RESERVED_0", MM_SMMU_MDP, 27, 0x35, 8),

	/* Larb28 -- MM -- 9 */
	MM_IOMMU_PORT_INIT("L28_P0_IMGI_T1_A", MM_SMMU_DISP, 28, 0x21, 0),
	MM_IOMMU_PORT_INIT("L28_P1_IMGI_T1_N_A", MM_SMMU_DISP, 28, 0x21, 1),
	MM_IOMMU_PORT_INIT("L28_P2_IMGCI_T1_A", MM_SMMU_DISP, 28, 0x21, 2),
	MM_IOMMU_PORT_INIT("L28_P3_IMGCI_T1_N_A", MM_SMMU_DISP, 28, 0x21, 3),
	MM_IOMMU_PORT_INIT("L28_P4_YUVO_T1_A", MM_SMMU_DISP, 28, 0x21, 4),
	MM_IOMMU_PORT_INIT("L28_P5_YUVO_T1_N_A", MM_SMMU_DISP, 28, 0x21, 5),
	MM_IOMMU_PORT_INIT("L28_P6_YUVO_T2_A", MM_SMMU_DISP, 28, 0x21, 6),
	MM_IOMMU_PORT_INIT("L28_P7_YUVO_T3_A", MM_SMMU_DISP, 28, 0x21, 7),
	MM_IOMMU_PORT_INIT("L28_P8_STSCMD_T1_A", MM_SMMU_DISP, 28, 0x21, 8),

	/* Larb29 -- MDP -- 14 */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_C_CQI_E1", MM_SMMU_MDP, 29, 0x36, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_D_CQI_E1", MM_SMMU_MDP, 29, 0x36, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_E_CQI_E1", MM_SMMU_MDP, 29, 0x36, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_F_CQI_E1", MM_SMMU_MDP, 29, 0x36, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_C_WDMA", MM_SMMU_MDP, 29, 0x36, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_D_WDMA", MM_SMMU_MDP, 29, 0x36, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E_WDMA", MM_SMMU_MDP, 29, 0x36, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_F_WDMA", MM_SMMU_MDP, 29, 0x36, 7),
	MM_IOMMU_PORT_INIT("L29_P8_RESERVED_0", MM_SMMU_MDP, 29, 0x36, 8),
	MM_IOMMU_PORT_INIT("L29_P9_RESERVED_1", MM_SMMU_MDP, 29, 0x36, 9),
	MM_IOMMU_PORT_INIT("L29_P10_CAMSV_C_STG", MM_SMMU_MDP, 29, 0x36, 10),
	MM_IOMMU_PORT_INIT("L29_P11_CAMSV_D_STG", MM_SMMU_MDP, 29, 0x36, 11),
	MM_IOMMU_PORT_INIT("L29_P12_CAMSV_E_STG", MM_SMMU_MDP, 29, 0x36, 12),
	MM_IOMMU_PORT_INIT("L29_P13_CAMSV_F_STG", MM_SMMU_MDP, 29, 0x36, 13),

	/* Larb29 -- MM -- 14 */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_C_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_D_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_E_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_F_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_C_WDMA", MM_SMMU_DISP, 29, 0x2F, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_D_WDMA", MM_SMMU_DISP, 29, 0x2F, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E_WDMA", MM_SMMU_DISP, 29, 0x2F, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_F_WDMA", MM_SMMU_DISP, 29, 0x2F, 7),
	MM_IOMMU_PORT_INIT("L29_P8_RESERVED_0", MM_SMMU_DISP, 29, 0x2F, 8),
	MM_IOMMU_PORT_INIT("L29_P9_RESERVED_1", MM_SMMU_DISP, 29, 0x2F, 9),
	MM_IOMMU_PORT_INIT("L29_P10_CAMSV_C_STG", MM_SMMU_DISP, 29, 0x2F, 10),
	MM_IOMMU_PORT_INIT("L29_P11_CAMSV_D_STG", MM_SMMU_DISP, 29, 0x2F, 11),
	MM_IOMMU_PORT_INIT("L29_P12_CAMSV_E_STG", MM_SMMU_DISP, 29, 0x2F, 12),
	MM_IOMMU_PORT_INIT("L29_P13_CAMSV_F_STG", MM_SMMU_DISP, 29, 0x2F, 13),

	/* Larb30 -- MDP -- 4 */
	MM_IOMMU_SPEC_PORT_INIT("L30_P0_CCUI_0", MM_SMMU_MDP, 30, 9, 2, 0xE, 0),
	MM_IOMMU_SPEC_PORT_INIT("L30_P1_CCUO_0", MM_SMMU_MDP, 30, 9, 2, 0xE, 1),
	MM_IOMMU_SPEC_PORT_INIT("L30_P2_CCUI_1", MM_SMMU_MDP, 30, 9, 2, 0xE, 2),
	MM_IOMMU_SPEC_PORT_INIT("L30_P3_CCUO_1", MM_SMMU_MDP, 30, 9, 2, 0xE, 3),

	/* Larb31 -- dummy */

	/* Larb32 -- MDP -- 10 */
	MM_IOMMU_PORT_INIT("L32_P0_DISP_POSTMASK0", MM_SMMU_MDP, 32, 0x2, 0),
	MM_IOMMU_PORT_INIT("L32_P1_DISP_POSTMASK1", MM_SMMU_MDP, 32, 0x2, 1),
	MM_IOMMU_PORT_INIT("L32_P2_DISP_GAMMA0", MM_SMMU_MDP, 32, 0x2, 2),
	MM_IOMMU_PORT_INIT("L32_P3_DISP_GAMMA1", MM_SMMU_MDP, 32, 0x2, 3),
	MM_IOMMU_PORT_INIT("L32_P4_DISP_MDP_RDMA0", MM_SMMU_MDP, 32, 0x2, 4),
	MM_IOMMU_PORT_INIT("L32_P5_DISP_ODDMR0_DMRR", MM_SMMU_MDP, 32, 0x2, 5),
	MM_IOMMU_PORT_INIT("L32_P6_DISP_ODDMR0_ODR", MM_SMMU_MDP, 32, 0x2, 6),
	MM_IOMMU_PORT_INIT("L32_P7_DISP_ODDMR0_ODW", MM_SMMU_MDP, 32, 0x2, 7),
	MM_IOMMU_PORT_INIT("L32_P8_DISP_WDMA1", MM_SMMU_MDP, 32, 0x2, 8),
	MM_IOMMU_PORT_INIT("L32_P9_DISP_MDP_RDMA0_STASH", MM_SMMU_MDP, 32, 0x2, 9),

	/* Larb33 -- MM -- 9 */
	MM_IOMMU_PORT_INIT("L33_P0_DISP1_DISP_DSI0", MM_SMMU_DISP, 33, 0x8, 0),
	MM_IOMMU_PORT_INIT("L33_P1_DISP1_DISP_DSI1", MM_SMMU_DISP, 33, 0x8, 1),
	MM_IOMMU_PORT_INIT("L33_P2_DISP1_DISP_DSI2", MM_SMMU_DISP, 33, 0x8, 2),
	MM_IOMMU_PORT_INIT("L33_P3_DISP1_MDP_RDMA0", MM_SMMU_DISP, 33, 0x8, 3),
	MM_IOMMU_PORT_INIT("L33_P4_DISP1_GDMA", MM_SMMU_DISP, 33, 0x8, 4),
	MM_IOMMU_PORT_INIT("L33_P5_DISP1_WDMA0", MM_SMMU_DISP, 33, 0x8, 5),
	MM_IOMMU_PORT_INIT("L33_P6_DISP1_WDMA1", MM_SMMU_DISP, 33, 0x8, 6),
	MM_IOMMU_PORT_INIT("L33_P7_DISP1_WDMA2", MM_SMMU_DISP, 33, 0x8, 7),
	MM_IOMMU_PORT_INIT("L33_P8_DISP1_MDP_RDMA0_STASH", MM_SMMU_DISP, 33, 0x8, 8),

	/* Larb34 -- MDP -- 9 */
	MM_IOMMU_PORT_INIT("L34_P0_OVL_RDMA0_HDR", MM_SMMU_MDP, 34, 0x9, 0),
	MM_IOMMU_PORT_INIT("L34_P1_OVL_RDMA0_0", MM_SMMU_MDP, 34, 0x9, 1),
	MM_IOMMU_PORT_INIT("L34_P2_OVL_RDMA2_HDR", MM_SMMU_MDP, 34, 0x9, 2),
	MM_IOMMU_PORT_INIT("L34_P3_OVL_RDMA2_0", MM_SMMU_MDP, 34, 0x9, 3),
	MM_IOMMU_PORT_INIT("L34_P4_DISP_FAKE0", MM_SMMU_MDP, 34, 0x9, 4),
	MM_IOMMU_PORT_INIT("L34_P5_OVL_RDMA0_HDR_STASH", MM_SMMU_MDP, 34, 0x9, 5),
	MM_IOMMU_PORT_INIT("L34_P6_OVL_RDMA0_0_STASH", MM_SMMU_MDP, 34, 0x9, 6),
	MM_IOMMU_PORT_INIT("L34_P7_OVL_RDMA2_HDR_STASH", MM_SMMU_MDP, 34, 0x9, 7),
	MM_IOMMU_PORT_INIT("L34_P8_OVL_RDMA2_0_STASH", MM_SMMU_MDP, 34, 0x9, 8),

	/* Larb35 -- MDP -- 6 */
	MM_IOMMU_PORT_INIT("L35_P0_OVL_RDMA0_1", MM_SMMU_MDP, 35, 0x1, 0),
	MM_IOMMU_PORT_INIT("L35_P1_OVL_RDMA2_1", MM_SMMU_MDP, 35, 0x1, 1),
	MM_IOMMU_PORT_INIT("L35_P2_DISP_WDMA2", MM_SMMU_MDP, 35, 0x1, 2),
	MM_IOMMU_PORT_INIT("L35_P3_DISP_FAKE1", MM_SMMU_MDP, 35, 0x1, 3),
	MM_IOMMU_PORT_INIT("L35_P4_OVL_RDMA0_1_STASH", MM_SMMU_MDP, 35, 0x1, 4),
	MM_IOMMU_PORT_INIT("L35_P5_OVL_RDMA2_1_STASH", MM_SMMU_MDP, 35, 0x1, 5),

	/* Larb36 -- MM -- 12 */
	MM_IOMMU_PORT_INIT("L36_P0_OVL_RDMA1_HDR", MM_SMMU_DISP, 36, 0xA, 0),
	MM_IOMMU_PORT_INIT("L36_P1_OVL_RDMA1_0", MM_SMMU_DISP, 36, 0xA, 1),
	MM_IOMMU_PORT_INIT("L36_P2_OVL_RDMA3_HDR", MM_SMMU_DISP, 36, 0xA, 2),
	MM_IOMMU_PORT_INIT("L36_P3_OVL_RDMA3_0", MM_SMMU_DISP, 36, 0xA, 3),
	MM_IOMMU_PORT_INIT("L36_P4_OVL_RDMA4_HDR", MM_SMMU_DISP, 36, 0xA, 4),
	MM_IOMMU_PORT_INIT("L36_P5_OVL_RDMA4_0", MM_SMMU_DISP, 36, 0xA, 5),
	MM_IOMMU_PORT_INIT("L36_P6_OVL_RDMA1_HDR_STASH", MM_SMMU_DISP, 36, 0xA, 6),
	MM_IOMMU_PORT_INIT("L36_P7_OVL_RDMA1_0_STASH", MM_SMMU_DISP, 36, 0xA, 7),
	MM_IOMMU_PORT_INIT("L36_P8_OVL_RDMA3_HDR_STASH", MM_SMMU_DISP, 36, 0xA, 8),
	MM_IOMMU_PORT_INIT("L36_P9_OVL_RDMA3_0_STASH", MM_SMMU_DISP, 36, 0xA, 9),
	MM_IOMMU_PORT_INIT("L36_P10_OVL_RDMA4_HDR_STASH", MM_SMMU_DISP, 36, 0xA, 10),
	MM_IOMMU_PORT_INIT("L36_P11_OVL_RDMA4_0_STASH", MM_SMMU_DISP, 36, 0xA, 11),

	/* Larb37 -- MM -- 8 */
	MM_IOMMU_PORT_INIT("L37_P0_OVL_RDMA1_1", MM_SMMU_DISP, 37, 0x1, 0),
	MM_IOMMU_PORT_INIT("L37_P1_OVL_RDMA3_1", MM_SMMU_DISP, 37, 0x1, 1),
	MM_IOMMU_PORT_INIT("L37_P2_OVL_RDMA4_1", MM_SMMU_DISP, 37, 0x1, 2),
	MM_IOMMU_PORT_INIT("L37_P3_DISP_WDMA0", MM_SMMU_DISP, 37, 0x1, 3),
	MM_IOMMU_PORT_INIT("L37_P4_DISP_UFBC_WDMA0", MM_SMMU_DISP, 37, 0x1, 4),
	MM_IOMMU_PORT_INIT("L37_P5_OVL_RDMA1_1_STASH", MM_SMMU_DISP, 37, 0x1, 5),
	MM_IOMMU_PORT_INIT("L37_P6_OVL_RDMA3_1_STASH", MM_SMMU_DISP, 37, 0x1, 6),
	MM_IOMMU_PORT_INIT("L37_P7_OVL_RDMA4_1_STASH", MM_SMMU_DISP, 37, 0x1, 7),

	/* Larb38 -- MM -- 14 */
	MM_IOMMU_PORT_INIT("L38_P0_RESERVED", MM_SMMU_DISP, 38, 0x24, 0),
	MM_IOMMU_PORT_INIT("L38_P1_TNRWI_D1", MM_SMMU_DISP, 38, 0x24, 1),
	MM_IOMMU_PORT_INIT("L38_P2_TNRCI_D1", MM_SMMU_DISP, 38, 0x24, 2),
	MM_IOMMU_PORT_INIT("L38_P3_SMTI_D1", MM_SMMU_DISP, 38, 0x24, 3),
	MM_IOMMU_PORT_INIT("L38_P4_SMTCI_D1", MM_SMMU_DISP, 38, 0x24, 4),
	MM_IOMMU_PORT_INIT("L38_P5_IMG4CO_D1", MM_SMMU_DISP, 38, 0x24, 5),
	MM_IOMMU_PORT_INIT("L38_P6_STSCMD_D2", MM_SMMU_DISP, 38, 0x24, 6),
	MM_IOMMU_PORT_INIT("L38_P7_RESERVED", MM_SMMU_DISP, 38, 0x24, 7),
	MM_IOMMU_PORT_INIT("L38_P8_RESERVED", MM_SMMU_DISP, 38, 0x24, 8),
	MM_IOMMU_PORT_INIT("L38_P9_TNRMO_D1", MM_SMMU_DISP, 38, 0x24, 9),
	MM_IOMMU_PORT_INIT("L38_P10_SMTO_D1", MM_SMMU_DISP, 38, 0x24, 10),
	MM_IOMMU_PORT_INIT("L38_P11_SMTCO_D1", MM_SMMU_DISP, 38, 0x24, 11),
	MM_IOMMU_PORT_INIT("L38_P12_TNRSI_D1", MM_SMMU_DISP, 38, 0x24, 12),
	MM_IOMMU_PORT_INIT("L38_P13_TNRSO_D1", MM_SMMU_DISP, 38, 0x24, 13),

	/* Larb39 -- MDP -- 18 */
	MM_IOMMU_PORT_INIT("L39_P0_RESERVED", MM_SMMU_MDP, 39, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L39_P1_RESERVED", MM_SMMU_MDP, 39, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L39_P2_EECSI_D1", MM_SMMU_MDP, 39, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L39_P3_SNRCSI_D1", MM_SMMU_MDP, 39, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L39_P4_CSMCSI_D1", MM_SMMU_MDP, 39, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L39_P5_SMTI_D4", MM_SMMU_MDP, 39, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L39_P6_SMTI_D6", MM_SMMU_MDP, 39, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L39_P7_BOKMI_D1", MM_SMMU_MDP, 39, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L39_P8_BOKMO_D1", MM_SMMU_MDP, 39, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L39_P9_BOKPYI_D1", MM_SMMU_MDP, 39, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L39_P10_CNRO_D1", MM_SMMU_MDP, 39, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L39_P11_STSCMD_D4", MM_SMMU_MDP, 39, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L39_P12_STSCMD_D5", MM_SMMU_MDP, 39, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L39_P13_RESERVED", MM_SMMU_MDP, 39, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L39_P14_RESERVED", MM_SMMU_MDP, 39, 0x2C, 14),
	MM_IOMMU_PORT_INIT("L39_P15_TNCSTO_D1", MM_SMMU_MDP, 39, 0x2C, 15),
	MM_IOMMU_PORT_INIT("L39_P16_SMTO_D4", MM_SMMU_MDP, 39, 0x2C, 16),
	MM_IOMMU_PORT_INIT("L39_P17_SMTO_D6", MM_SMMU_MDP, 39, 0x2C, 17),

	/* Larb40 -- MM -- 15 */
	MM_IOMMU_PORT_INIT("L40_P0_SMTI_T1_A", MM_SMMU_DISP, 40, 0x26, 0),
	MM_IOMMU_PORT_INIT("L40_P1_SMTI_T4_A", MM_SMMU_DISP, 40, 0x26, 1),
	MM_IOMMU_PORT_INIT("L40_P2_TNCSTI_T1_A", MM_SMMU_DISP, 40, 0x26, 2),
	MM_IOMMU_PORT_INIT("L40_P3_TNCSTI_T4_A", MM_SMMU_DISP, 40, 0x26, 3),
	MM_IOMMU_PORT_INIT("L40_P4_LTMSTI_T1_A", MM_SMMU_DISP, 40, 0x26, 4),
	MM_IOMMU_PORT_INIT("L40_P5_YUVCO_T1_A", MM_SMMU_DISP, 40, 0x26, 5),
	MM_IOMMU_PORT_INIT("L40_P6_TNCSTO_T1_A", MM_SMMU_DISP, 40, 0x26, 6),
	MM_IOMMU_PORT_INIT("L40_P7_STSCMD_T2_A", MM_SMMU_DISP, 40, 0x26, 7),
	MM_IOMMU_PORT_INIT("L40_P8_STSCMD_T3_A", MM_SMMU_DISP, 40, 0x26, 8),
	MM_IOMMU_PORT_INIT("L40_P9_RESERVED", MM_SMMU_DISP, 40, 0x26, 9),
	MM_IOMMU_PORT_INIT("L40_P10_RESERVED", MM_SMMU_DISP, 40, 0x26, 10),
	MM_IOMMU_PORT_INIT("L40_P11_TNCSO_T1_A", MM_SMMU_DISP, 40, 0x26, 11),
	MM_IOMMU_PORT_INIT("L40_P12_SMTO_T1_A", MM_SMMU_DISP, 40, 0x26, 12),
	MM_IOMMU_PORT_INIT("L40_P13_SMTO_T4_A", MM_SMMU_DISP, 40, 0x26, 13),
	MM_IOMMU_PORT_INIT("L40_P14_LTMSO_T1_A", MM_SMMU_DISP, 40, 0x26, 14),

	/* Larb41 -- MM -- 32 */
	MM_IOMMU_PORT_INIT("L41_P0_VENC_RCPU", MM_SMMU_DISP, 41, 0x18, 0),
	MM_IOMMU_PORT_INIT("L41_P1_VENC_REC", MM_SMMU_DISP, 41, 0x18, 1),
	MM_IOMMU_PORT_INIT("L41_P2_VENC_BSDMA", MM_SMMU_DISP, 41, 0x18, 2),
	MM_IOMMU_PORT_INIT("L41_P3_VENC_SV_COMV", MM_SMMU_DISP, 41, 0x18, 3),
	MM_IOMMU_PORT_INIT("L41_P4_VENC_RD_COMV", MM_SMMU_DISP, 41, 0x18, 4),
	MM_IOMMU_PORT_INIT("L41_P5_VENC_NBM_RDMA", MM_SMMU_DISP, 41, 0x18, 5),
	MM_IOMMU_PORT_INIT("L41_P6_VENC_NBM_RDMA_LITE", MM_SMMU_DISP, 41, 0x18, 6),
	MM_IOMMU_PORT_INIT("L41_P7_JPGENC_Y_RMDA", MM_SMMU_DISP, 41, 0x18, 7),
	MM_IOMMU_PORT_INIT("L41_P8_JPGENC_C_RDMA", MM_SMMU_DISP, 41, 0x18, 8),
	MM_IOMMU_PORT_INIT("L41_P9_JPGENC_Q_TABLE", MM_SMMU_DISP, 41, 0x18, 9),
	MM_IOMMU_PORT_INIT("L41_P10_VENC_SUB_W_LUMA", MM_SMMU_DISP, 41, 0x18, 10),
	MM_IOMMU_PORT_INIT("L41_P11_VENC_FCS_NBM_RDMA", MM_SMMU_DISP, 41, 0x18, 11),
	MM_IOMMU_PORT_INIT("L41_P12_VENC_EC_WPP_BSDMA", MM_SMMU_DISP, 41, 0x18, 12),
	MM_IOMMU_PORT_INIT("L41_P13_VENC_EC_WPP_RDMA", MM_SMMU_DISP, 41, 0x18, 13),
	MM_IOMMU_PORT_INIT("L41_P14_VENC_DB_SYSRAM_WDMA", MM_SMMU_DISP, 41, 0x18, 14),
	MM_IOMMU_PORT_INIT("L41_P15_VENC_DB_SYSRAM_RDMA", MM_SMMU_DISP, 41, 0x18, 15),
	MM_IOMMU_PORT_INIT("L41_P16_JPGENC_BSDMA", MM_SMMU_DISP, 41, 0x18, 16),
	MM_IOMMU_PORT_INIT("L41_P17_JPGDEC_WDMA_0", MM_SMMU_DISP, 41, 0x18, 17),
	MM_IOMMU_PORT_INIT("L41_P18_JPGDEC_BSDMA_0", MM_SMMU_DISP, 41, 0x18, 18),
	MM_IOMMU_PORT_INIT("L41_P19_VENC_NBM_WDMA", MM_SMMU_DISP, 41, 0x18, 19),
	MM_IOMMU_PORT_INIT("L41_P20_VENC_NBM_WDMA_LITE", MM_SMMU_DISP, 41, 0x18, 20),
	MM_IOMMU_PORT_INIT("L41_P21_VENC_CUR_LUMA", MM_SMMU_DISP, 41, 0x18, 21),
	MM_IOMMU_PORT_INIT("L41_P22_VENC_CUR_CHROMA", MM_SMMU_DISP, 41, 0x18, 22),
	MM_IOMMU_PORT_INIT("L41_P23_VENC_REF_LUMA", MM_SMMU_DISP, 41, 0x18, 23),
	MM_IOMMU_PORT_INIT("L41_P24_VENC_REF_CHROMA", MM_SMMU_DISP, 41, 0x18, 24),
	MM_IOMMU_PORT_INIT("L41_P25_VENC_SUB_R_LUMA", MM_SMMU_DISP, 41, 0x18, 25),
	MM_IOMMU_PORT_INIT("L41_P26_VENC_FCS_NBM_WDMA", MM_SMMU_DISP, 41, 0x18, 26),
	MM_IOMMU_PORT_INIT("L41_P27_JPGDEC_WDMA_1", MM_SMMU_DISP, 41, 0x18, 27),
	MM_IOMMU_PORT_INIT("L41_P28_JPGDEC_BSDMA_1", MM_SMMU_DISP, 41, 0x18, 28),
	MM_IOMMU_PORT_INIT("L41_P29_JPGDEC_HUFF_OFFSET_1", MM_SMMU_DISP, 41, 0x18, 29),
	MM_IOMMU_PORT_INIT("L41_P30_JPGDEC_HUFF_OFFSET_0", MM_SMMU_DISP, 41, 0x18, 30),
	MM_IOMMU_PORT_INIT("L41_P31_VENC_EC_WPP_BSDMA_SYSRAM", MM_SMMU_DISP, 41, 0x18, 31),

	/* Larb42 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L42_P0_VENC_RCPU", MM_SMMU_MDP, 42, 0x24, 0),
	MM_IOMMU_PORT_INIT("L42_P1_VENC_REC", MM_SMMU_MDP, 42, 0x24, 1),
	MM_IOMMU_PORT_INIT("L42_P2_VENC_BSDMA", MM_SMMU_MDP, 42, 0x24, 2),
	MM_IOMMU_PORT_INIT("L42_P3_VENC_SV_COMV", MM_SMMU_MDP, 42, 0x24, 3),
	MM_IOMMU_PORT_INIT("L42_P4_VENC_RD_COMV", MM_SMMU_MDP, 42, 0x24, 4),
	MM_IOMMU_PORT_INIT("L42_P5_VENC_NBM_RDMA", MM_SMMU_MDP, 42, 0x24, 5),
	MM_IOMMU_PORT_INIT("L42_P6_VENC_NBM_RDMA_LITE", MM_SMMU_MDP, 42, 0x24, 6),
	MM_IOMMU_PORT_INIT("L42_P7_JPGENC_Y_RMDA", MM_SMMU_MDP, 42, 0x24, 7),
	MM_IOMMU_PORT_INIT("L42_P8_JPGENC_C_RDMA", MM_SMMU_MDP, 42, 0x24, 8),
	MM_IOMMU_PORT_INIT("L42_P9_JPGENC_Q_TABLE", MM_SMMU_MDP, 42, 0x24, 9),
	MM_IOMMU_PORT_INIT("L42_P10_VENC_SUB_W_LUMA", MM_SMMU_MDP, 42, 0x24, 10),
	MM_IOMMU_PORT_INIT("L42_P11_VENC_FCS_NBM_RDMA", MM_SMMU_MDP, 42, 0x24, 11),
	MM_IOMMU_PORT_INIT("L42_P12_VENC_EC_WPP_BSDMA", MM_SMMU_MDP, 42, 0x24, 12),
	MM_IOMMU_PORT_INIT("L42_P13_VENC_EC_WPP_RDMA", MM_SMMU_MDP, 42, 0x24, 13),
	MM_IOMMU_PORT_INIT("L42_P14_VENC_DB_SYSRAM_WDMA", MM_SMMU_MDP, 42, 0x24, 14),
	MM_IOMMU_PORT_INIT("L42_P15_VENC_DB_SYSRAM_RDMA", MM_SMMU_MDP, 42, 0x24, 15),
	MM_IOMMU_PORT_INIT("L42_P16_JPGENC_BSDMA", MM_SMMU_MDP, 42, 0x24, 16),
	MM_IOMMU_PORT_INIT("L42_P17_JPGDEC_WDMA_0", MM_SMMU_MDP, 42, 0x24, 17),
	MM_IOMMU_PORT_INIT("L42_P18_JPGDEC_BSDMA_0", MM_SMMU_MDP, 42, 0x24, 18),
	MM_IOMMU_PORT_INIT("L42_P19_VENC_NBM_WDMA", MM_SMMU_MDP, 42, 0x24, 19),
	MM_IOMMU_PORT_INIT("L42_P20_VENC_NBM_WDMA_LITE", MM_SMMU_MDP, 42, 0x24, 20),
	MM_IOMMU_PORT_INIT("L42_P21_VENC_CUR_LUMA", MM_SMMU_MDP, 42, 0x24, 21),
	MM_IOMMU_PORT_INIT("L42_P22_VENC_CUR_CHROMA", MM_SMMU_MDP, 42, 0x24, 22),
	MM_IOMMU_PORT_INIT("L42_P23_VENC_REF_LUMA", MM_SMMU_MDP, 42, 0x24, 23),
	MM_IOMMU_PORT_INIT("L42_P24_VENC_REF_CHROMA", MM_SMMU_MDP, 42, 0x24, 24),
	MM_IOMMU_PORT_INIT("L42_P25_VENC_SUB_R_LUMA", MM_SMMU_MDP, 42, 0x24, 25),
	MM_IOMMU_PORT_INIT("L42_P26_VENC_FCS_NBM_WDMA", MM_SMMU_MDP, 42, 0x24, 26),
	MM_IOMMU_PORT_INIT("L42_P27_JPGDEC_WDMA_1", MM_SMMU_MDP, 42, 0x24, 27),
	MM_IOMMU_PORT_INIT("L42_P28_JPGDEC_BSDMA_1", MM_SMMU_MDP, 42, 0x24, 28),
	MM_IOMMU_PORT_INIT("L42_P29_JPGDEC_HUFF_OFFSET_1", MM_SMMU_MDP, 42, 0x24, 29),
	MM_IOMMU_PORT_INIT("L42_P30_JPGDEC_HUFF_OFFSET_0", MM_SMMU_MDP, 42, 0x24, 30),
	MM_IOMMU_PORT_INIT("L42_P31_VENC_EC_WPP_BSDMA_SYSRAM", MM_SMMU_MDP, 42, 0x24, 31),

	/* Larb43 -- MDP -- 17 */
	MM_IOMMU_PORT_INIT("L43_P0_CQI_R1", MM_SMMU_MDP, 43, 0x31, 0),
	MM_IOMMU_PORT_INIT("L43_P1_RAWI_R2", MM_SMMU_MDP, 43, 0x31, 1),
	MM_IOMMU_PORT_INIT("L43_P2_RAWI_R3", MM_SMMU_MDP, 43, 0x31, 2),
	MM_IOMMU_PORT_INIT("L43_P3_RAWI_R4", MM_SMMU_MDP, 43, 0x31, 3),
	MM_IOMMU_PORT_INIT("L43_P4_RAWI_R5", MM_SMMU_MDP, 43, 0x31, 4),
	MM_IOMMU_PORT_INIT("L43_P5_IMGO_R1", MM_SMMU_MDP, 43, 0x31, 5),
	MM_IOMMU_PORT_INIT("L43_P6_IMGO_R2", MM_SMMU_MDP, 43, 0x31, 6),
	MM_IOMMU_PORT_INIT("L43_P7_FPRI_R1", MM_SMMU_MDP, 43, 0x31, 7),
	MM_IOMMU_PORT_INIT("L43_P8_BPCI_R1", MM_SMMU_MDP, 43, 0x31, 8),
	MM_IOMMU_PORT_INIT("L43_P9_BPCI_R4", MM_SMMU_MDP, 43, 0x31, 9),
	MM_IOMMU_PORT_INIT("L43_P10_LSCI_R1", MM_SMMU_MDP, 43, 0x31, 10),
	MM_IOMMU_PORT_INIT("L43_P11_UFEO_R1", MM_SMMU_MDP, 43, 0x31, 11),
	MM_IOMMU_PORT_INIT("L43_P12_LTMSO_R1", MM_SMMU_MDP, 43, 0x31, 12),
	MM_IOMMU_PORT_INIT("L43_P13_DRZB2NO_R1", MM_SMMU_MDP, 43, 0x31, 13),
	MM_IOMMU_PORT_INIT("L43_P14_STG_R1", MM_SMMU_MDP, 43, 0x31, 14),
	MM_IOMMU_PORT_INIT("L43_P15_AFO_R1", MM_SMMU_MDP, 43, 0x31, 15),
	MM_IOMMU_PORT_INIT("L43_P16_AAO_R1", MM_SMMU_MDP, 43, 0x31, 16),

	/* Larb44 -- MM -- 17 */
	MM_IOMMU_PORT_INIT("L44_P0_CQI_R1", MM_SMMU_DISP, 44, 0x29, 0),
	MM_IOMMU_PORT_INIT("L44_P1_RAWI_R2", MM_SMMU_DISP, 44, 0x29, 1),
	MM_IOMMU_PORT_INIT("L44_P2_RAWI_R3", MM_SMMU_DISP, 44, 0x29, 2),
	MM_IOMMU_PORT_INIT("L44_P3_RAWI_R4", MM_SMMU_DISP, 44, 0x29, 3),
	MM_IOMMU_PORT_INIT("L44_P4_RAWI_R5", MM_SMMU_DISP, 44, 0x29, 4),
	MM_IOMMU_PORT_INIT("L44_P5_IMGO_R1", MM_SMMU_DISP, 44, 0x29, 5),
	MM_IOMMU_PORT_INIT("L44_P6_IMGO_R2", MM_SMMU_DISP, 44, 0x29, 6),
	MM_IOMMU_PORT_INIT("L44_P7_FPRI_R1", MM_SMMU_DISP, 44, 0x29, 7),
	MM_IOMMU_PORT_INIT("L44_P8_BPCI_R1", MM_SMMU_DISP, 44, 0x29, 8),
	MM_IOMMU_PORT_INIT("L44_P9_BPCI_R4", MM_SMMU_DISP, 44, 0x29, 9),
	MM_IOMMU_PORT_INIT("L44_P10_LSCI_R1", MM_SMMU_DISP, 44, 0x29, 10),
	MM_IOMMU_PORT_INIT("L44_P11_UFEO_R1", MM_SMMU_DISP, 44, 0x29, 11),
	MM_IOMMU_PORT_INIT("L44_P12_LTMSO_R1", MM_SMMU_DISP, 44, 0x29, 12),
	MM_IOMMU_PORT_INIT("L44_P13_DRZB2NO_R1", MM_SMMU_DISP, 44, 0x29, 13),
	MM_IOMMU_PORT_INIT("L44_P14_STG_R1", MM_SMMU_DISP, 44, 0x29, 14),
	MM_IOMMU_PORT_INIT("L44_P15_AFO_R1", MM_SMMU_DISP, 44, 0x29, 15),
	MM_IOMMU_PORT_INIT("L44_P16_AAO_R1", MM_SMMU_DISP, 44, 0x29, 16),

	/* Larb45 -- MM -- 8 */
	MM_IOMMU_PORT_INIT("L45_P0_YUVO_R1", MM_SMMU_DISP, 45, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L45_P1_YUVO_R3", MM_SMMU_DISP, 45, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L45_P2_YUVO_R2", MM_SMMU_DISP, 45, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L45_P3_YUVO_R5", MM_SMMU_DISP, 45, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L45_P4_RGBWI_R1", MM_SMMU_DISP, 45, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L45_P5_STG_R2", MM_SMMU_DISP, 45, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L45_P6_TCYSO_R1", MM_SMMU_DISP, 45, 0x2A, 6),
	MM_IOMMU_PORT_INIT("L45_P7_DRZ4NO_R3", MM_SMMU_DISP, 45, 0x2A, 7),

	/* Larb46 -- MDP -- 8 */
	MM_IOMMU_PORT_INIT("L46_P0_YUVO_R1", MM_SMMU_MDP, 46, 0x33, 0),
	MM_IOMMU_PORT_INIT("L46_P1_YUVO_R3", MM_SMMU_MDP, 46, 0x33, 1),
	MM_IOMMU_PORT_INIT("L46_P2_YUVO_R2", MM_SMMU_MDP, 46, 0x33, 2),
	MM_IOMMU_PORT_INIT("L46_P3_YUVO_R5", MM_SMMU_MDP, 46, 0x33, 3),
	MM_IOMMU_PORT_INIT("L46_P4_RGBWI_R1", MM_SMMU_MDP, 46, 0x33, 4),
	MM_IOMMU_PORT_INIT("L46_P5_STG_R2", MM_SMMU_MDP, 46, 0x33, 5),
	MM_IOMMU_PORT_INIT("L46_P6_TCYSO_R1", MM_SMMU_MDP, 46, 0x33, 6),
	MM_IOMMU_PORT_INIT("L46_P7_DRZ4NO_R3", MM_SMMU_MDP, 46, 0x33, 7),

	/* Larb47 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L47_P0_VENC_RCPU", MM_SMMU_MDP, 47, 0x23, 0),
	MM_IOMMU_PORT_INIT("L47_P1_VENC_REC", MM_SMMU_MDP, 47, 0x23, 1),
	MM_IOMMU_PORT_INIT("L47_P2_VENC_BSDMA", MM_SMMU_MDP, 47, 0x23, 2),
	MM_IOMMU_PORT_INIT("L47_P3_VENC_SV_COMV", MM_SMMU_MDP, 47, 0x23, 3),
	MM_IOMMU_PORT_INIT("L47_P4_VENC_RD_COMV", MM_SMMU_MDP, 47, 0x23, 4),
	MM_IOMMU_PORT_INIT("L47_P5_VENC_NBM_RDMA", MM_SMMU_MDP, 47, 0x23, 5),
	MM_IOMMU_PORT_INIT("L47_P6_VENC_NBM_RDMA_LITE", MM_SMMU_MDP, 47, 0x23, 6),
	MM_IOMMU_PORT_INIT("L47_P7_JPGENC_Y_RMDA", MM_SMMU_MDP, 47, 0x23, 7),
	MM_IOMMU_PORT_INIT("L47_P8_JPGENC_C_RDMA", MM_SMMU_MDP, 47, 0x23, 8),
	MM_IOMMU_PORT_INIT("L47_P9_JPGENC_Q_TABLE", MM_SMMU_MDP, 47, 0x23, 9),
	MM_IOMMU_PORT_INIT("L47_P10_VENC_SUB_W_LUMA", MM_SMMU_MDP, 47, 0x23, 10),
	MM_IOMMU_PORT_INIT("L47_P11_VENC_FCS_NBM_RDMA", MM_SMMU_MDP, 47, 0x23, 11),
	MM_IOMMU_PORT_INIT("L47_P12_VENC_EC_WPP_BSDMA", MM_SMMU_MDP, 47, 0x23, 12),
	MM_IOMMU_PORT_INIT("L47_P13_VENC_EC_WPP_RDMA", MM_SMMU_MDP, 47, 0x23, 13),
	MM_IOMMU_PORT_INIT("L47_P14_VENC_DB_SYSRAM_WDMA", MM_SMMU_MDP, 47, 0x23, 14),
	MM_IOMMU_PORT_INIT("L47_P15_VENC_DB_SYSRAM_RDMA", MM_SMMU_MDP, 47, 0x23, 15),
	MM_IOMMU_PORT_INIT("L47_P16_JPGENC_BSDMA", MM_SMMU_MDP, 47, 0x23, 16),
	MM_IOMMU_PORT_INIT("L47_P17_JPGDEC_WDMA_0", MM_SMMU_MDP, 47, 0x23, 17),
	MM_IOMMU_PORT_INIT("L47_P18_JPGDEC_BSDMA_0", MM_SMMU_MDP, 47, 0x23, 18),
	MM_IOMMU_PORT_INIT("L47_P19_VENC_NBM_WDMA", MM_SMMU_MDP, 47, 0x23, 19),
	MM_IOMMU_PORT_INIT("L47_P20_VENC_NBM_WDMA_LITE", MM_SMMU_MDP, 47, 0x23, 20),
	MM_IOMMU_PORT_INIT("L47_P21_VENC_CUR_LUMA", MM_SMMU_MDP, 47, 0x23, 21),
	MM_IOMMU_PORT_INIT("L47_P22_VENC_CUR_CHROMA", MM_SMMU_MDP, 47, 0x23, 22),
	MM_IOMMU_PORT_INIT("L47_P23_VENC_REF_LUMA", MM_SMMU_MDP, 47, 0x23, 23),
	MM_IOMMU_PORT_INIT("L47_P24_VENC_REF_CHROMA", MM_SMMU_MDP, 47, 0x23, 24),
	MM_IOMMU_PORT_INIT("L47_P25_VENC_SUB_R_LUMA", MM_SMMU_MDP, 47, 0x23, 25),
	MM_IOMMU_PORT_INIT("L47_P26_VENC_FCS_NBM_WDMA", MM_SMMU_MDP, 47, 0x23, 26),
	MM_IOMMU_PORT_INIT("L47_P27_JPGDEC_WDMA_1", MM_SMMU_MDP, 47, 0x23, 27),
	MM_IOMMU_PORT_INIT("L47_P28_JPGDEC_BSDMA_1", MM_SMMU_MDP, 47, 0x23, 28),
	MM_IOMMU_PORT_INIT("L47_P29_JPGDEC_HUFF_OFFSET_1", MM_SMMU_MDP, 47, 0x23, 29),
	MM_IOMMU_PORT_INIT("L47_P30_JPGDEC_HUFF_OFFSET_0", MM_SMMU_MDP, 47, 0x23, 30),
	MM_IOMMU_PORT_INIT("L47_P31_VENC_EC_WPP_BSDMA_SYSRAM", MM_SMMU_MDP, 47, 0x23, 31),

	/* Larb48 -- fake */
	MM_IOMMU_FAKE_PORT_INIT("VIDEO_uP", MM_SMMU_MDP, 48, 0x8, 0, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D_M", MM_SMMU_MDP, 48, 0x8, 1, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M_M", MM_SMMU_MDP, 48, 0x8, 2, GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6989[] = {
	/* larb_id:SCID, port_id:SMID, tf_id:ENCODE ID */
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_AXI_0", APU_SMMU_M0, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_AXI_1", APU_SMMU_M0, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_RESERVED", APU_SMMU_M0, 1, 2, 2),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI0", APU_SMMU_M0, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI1", APU_SMMU_M0, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI2", APU_SMMU_M0, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI3", APU_SMMU_M0, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU_AXI_0", APU_SMMU_M0, 2, 0, 7),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU_AXI_1", APU_SMMU_M0, 2, 1, 8),
	APU_IOMMU_PORT_INIT("APU_CID1_RESERVED", APU_SMMU_M0, 1, 2, 9),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI0", APU_SMMU_M0, 2, 3, 10),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI1", APU_SMMU_M0, 2, 4, 11),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI2", APU_SMMU_M0, 2, 5, 12),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI3", APU_SMMU_M0, 2, 6, 13),
	APU_IOMMU_PORT_INIT("APU_CID3_RESERVED0", APU_SMMU_M0, 3, 0, 14),
	APU_IOMMU_PORT_INIT("APU_CID3_RESERVED1", APU_SMMU_M0, 3, 1, 15),
	APU_IOMMU_PORT_INIT("APU_CID3_RESERVED2", APU_SMMU_M0, 3, 2, 16),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI0", APU_SMMU_M0, 3, 3, 17),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI1", APU_SMMU_M0, 3, 4, 18),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI2", APU_SMMU_M0, 3, 5, 19),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI3", APU_SMMU_M0, 3, 6, 20),
	APU_IOMMU_PORT_INIT("APU_CID0_uP", APU_SMMU_M0, 0, 0, 21),
	APU_IOMMU_PORT_INIT("APU_CID0_RESERVED", APU_SMMU_M0, 0, 1, 22),
	APU_IOMMU_PORT_INIT("APU_CID0_EDPA_AXI0", APU_SMMU_M0, 0, 2, 23),
	APU_IOMMU_PORT_INIT("APU_CID0_EDPA_AXI1", APU_SMMU_M0, 0, 3, 24),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI0", APU_SMMU_M0, 0, 4, 25),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI1", APU_SMMU_M0, 0, 5, 26),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI2", APU_SMMU_M0, 0, 6, 27),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI3", APU_SMMU_M0, 0, 7, 28),
	APU_IOMMU_PORT_INIT("APU_RESERVED0", APU_SMMU_M0, 0, 0, 29),
	APU_IOMMU_PORT_INIT("APU_RESERVED1", APU_SMMU_M0, 0, 0, 30),
	APU_IOMMU_PORT_INIT("APU_VCORE_WDEC", APU_SMMU_M0, 0, 0, 31),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", APU_SMMU_M0, 0, 0, 0)
};

static inline char *mt6989_soc_m4_port_name(u32 axid)
{
	u32 id1_0 = FIELD_GET(GENMASK(1, 0), axid);
	u32 id2_0 = FIELD_GET(GENMASK(2, 0), axid);

	if (id1_0 == 0x0)
		return "SOC_M4_DFD_M_APB";
	else if (id1_0 == 0x2)
		return "SOC_M4_DPMAIF_M";
	else if (id1_0 == 0x3)
		return "SOC_M4_ADSPSYS_M0_M";
	else if (id2_0 == 0x1)
		return "SOC_M4_CONN_M";
	else if (id2_0 == 0x5)
		return "SOC_M4_VLPSYS_M";
	else
		return "SOC_M4_UNKNOWN";
}

static inline char *mt6989_soc_m6_port_name(u32 axid)
{
	return "SOC_M6_PERI2INFRA0_M";
}

static inline char *mt6989_soc_m7_port_name(u32 axid)
{
	u32 id0 = FIELD_GET(GENMASK(0, 0), axid);
	u32 id2_0 = FIELD_GET(GENMASK(2, 0), axid);
	u32 id3_0 = FIELD_GET(GENMASK(3, 0), axid);
	u32 id4_0 = FIELD_GET(GENMASK(4, 0), axid);
	u32 id6_0 = FIELD_GET(GENMASK(6, 0), axid);

	if (id0 == 0x0)
		return "SOC_M7_MCU_AP_M";
	else if (id2_0 == 0x3)
		return "SOC_M7_PERI2INFRA1_M";
	else if (id2_0 == 0x5)
		return "SOC_M7_SSR_M";
	else if (id3_0 == 0x1)
		return "SOC_M7_DBG_TRACE_TOP_M";
	else if (id4_0 == 0x19)
		return "SOC_M7_GPU_EB_M";
	else if (id6_0 == 0x9)
		return "SOC_M7_CPUM_M";
	else if (id6_0 == 0x29)
		return "SOC_M7_CQDMA_M";
	else if (id6_0 == 0x49)
		return "SOC_M7_DEBUG_M";
	else
		return "SOC_M7_UNKNOWN";
}

static const struct mtk_iommu_port mm_port_mt6991[] = {
	/* Larb0 -- MM -- 13 */
	MM_IOMMU_PORT_INIT("L0_P0_OVL_RDMA2_HDR", MM_SMMU_DISP, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_P1_OVL_RDMA7_HDR", MM_SMMU_DISP, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_P2_OVL_RDMA2", MM_SMMU_DISP, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_P3_OVL_RDMA7", MM_SMMU_DISP, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_P4_RESERVED", MM_SMMU_DISP, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_P5_RESERVED", MM_SMMU_DISP, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_P6_OVL_RDMA2_HDR_STASH", MM_SMMU_DISP, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_P7_OVL_RDMA7_HDR_STASH", MM_SMMU_DISP, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_P8_OVL_RDMA2_STASH", MM_SMMU_DISP, 0, 0x0, 8),
	MM_IOMMU_PORT_INIT("L0_P9_OVL_RDMA7_STASH", MM_SMMU_DISP, 0, 0x0, 9),
	MM_IOMMU_PORT_INIT("L0_P10_RESERVED", MM_SMMU_DISP, 0, 0x0, 10),
	MM_IOMMU_PORT_INIT("L0_P11_RESERVED", MM_SMMU_DISP, 0, 0x0, 11),
	MM_IOMMU_PORT_INIT("L0_P12_DISP_FAKE0", MM_SMMU_DISP, 0, 0x0, 12),

	/* Larb1 -- MM -- 16 */
	MM_IOMMU_PORT_INIT("L1_P0_OVL_RDMA3_HDR", MM_SMMU_DISP, 1, 0x9, 0),
	MM_IOMMU_PORT_INIT("L1_P1_OVL_RDMA6_HDR", MM_SMMU_DISP, 1, 0x9, 1),
	MM_IOMMU_PORT_INIT("L1_P2_OVL_RDMA3", MM_SMMU_DISP, 1, 0x9, 2),
	MM_IOMMU_PORT_INIT("L1_P3_OVL_RDMA6", MM_SMMU_DISP, 1, 0x9, 3),
	MM_IOMMU_PORT_INIT("L1_P4_MDP_RDMA1", MM_SMMU_DISP, 1, 0x9, 4),
	MM_IOMMU_PORT_INIT("L1_P5_RESERVED", MM_SMMU_DISP, 1, 0x9, 5),
	MM_IOMMU_PORT_INIT("L1_P6_DISP_WDMA1", MM_SMMU_DISP, 1, 0x9, 6),
	MM_IOMMU_PORT_INIT("L1_P7_OVL_RDMA3_HDR_STASH", MM_SMMU_DISP, 1, 0x9, 7),
	MM_IOMMU_PORT_INIT("L1_P8_OVL_RDMA6_HDR_STASH", MM_SMMU_DISP, 1, 0x9, 8),
	MM_IOMMU_PORT_INIT("L1_P9_OVL_RDMA3_STASH", MM_SMMU_DISP, 1, 0x9, 9),
	MM_IOMMU_PORT_INIT("L1_P10_OVL_RDMA6_STASH", MM_SMMU_DISP, 1, 0x9, 10),
	MM_IOMMU_PORT_INIT("L1_P11_MDP_RDMA1_STASH", MM_SMMU_DISP, 1, 0x9, 11),
	MM_IOMMU_PORT_INIT("L1_P12_DISP_BWM0", MM_SMMU_DISP, 1, 0x9, 12),
	MM_IOMMU_PORT_INIT("L1_P13_DISP_BWM0_STASH", MM_SMMU_DISP, 1, 0x9, 13),
	MM_IOMMU_PORT_INIT("L1_P14_RESERVED", MM_SMMU_DISP, 1, 0x9, 14),
	MM_IOMMU_PORT_INIT("L1_P15_DISP_FAKE1", MM_SMMU_DISP, 1, 0x9, 15),

	/* Larb2 -- MM -- 18 */
	MM_IOMMU_PORT_INIT("L2_P0_MDP_RDMA2", MM_SMMU_DISP, 2, 0x2, 0),
	MM_IOMMU_PORT_INIT("L2_P1_MDP_WROT2", MM_SMMU_DISP, 2, 0x2, 1),
	MM_IOMMU_PORT_INIT("L2_P2_MDP_RDMA1", MM_SMMU_DISP, 2, 0x2, 2),
	MM_IOMMU_PORT_INIT("L2_P3_MDP_WROT1", MM_SMMU_DISP, 2, 0x2, 3),
	MM_IOMMU_PORT_INIT("L2_P4_MDP_RDMA0", MM_SMMU_DISP, 2, 0x2, 4),
	MM_IOMMU_PORT_INIT("L2_P5_MDP_WROT0", MM_SMMU_DISP, 2, 0x2, 5),
	MM_IOMMU_PORT_INIT("L2_P6_MDP_RROT0", MM_SMMU_DISP, 2, 0x2, 6),
	MM_IOMMU_PORT_INIT("L2_P7_MDP_FG0", MM_SMMU_DISP, 2, 0x2, 7),
	MM_IOMMU_PORT_INIT("L2_P8_RESERVED", MM_SMMU_DISP, 2, 0x2, 8),
	MM_IOMMU_PORT_INIT("L2_P9_MDP_WROT2_STASH", MM_SMMU_DISP, 2, 0x2, 9),
	MM_IOMMU_PORT_INIT("L2_P10_MDP_RDMA1_STASH", MM_SMMU_DISP, 2, 0x2, 10),
	MM_IOMMU_PORT_INIT("L2_P11_MDP_WROT1_STASH", MM_SMMU_DISP, 2, 0x2, 11),
	MM_IOMMU_PORT_INIT("L2_P12_MDP_RDMA0_STASH", MM_SMMU_DISP, 2, 0x2, 12),
	MM_IOMMU_PORT_INIT("L2_P13_MDP_WROT0_STASH", MM_SMMU_DISP, 2, 0x2, 13),
	MM_IOMMU_PORT_INIT("L2_P14_MDP_RROT0_STASH", MM_SMMU_DISP, 2, 0x2, 14),
	MM_IOMMU_PORT_INIT("L2_P15_MDP_RDMA2_STASH", MM_SMMU_DISP, 2, 0x2, 15),
	MM_IOMMU_PORT_INIT("L2_P16_RESERVED", MM_SMMU_DISP, 2, 0x2, 16),
	MM_IOMMU_PORT_INIT("L2_P17_MDP_FAKE_ENG0", MM_SMMU_DISP, 2, 0x2, 17),

	/* Larb3 -- MDP-- 18 */
	MM_IOMMU_PORT_INIT("L3_P0_MDP_RDMA2", MM_SMMU_MDP, 3, 0xA, 0),
	MM_IOMMU_PORT_INIT("L3_P1_MDP_WROT2", MM_SMMU_MDP, 3, 0xA, 1),
	MM_IOMMU_PORT_INIT("L3_P2_MDP_RDMA1", MM_SMMU_MDP, 3, 0xA, 2),
	MM_IOMMU_PORT_INIT("L3_P3_MDP_WROT1", MM_SMMU_MDP, 3, 0xA, 3),
	MM_IOMMU_PORT_INIT("L3_P4_MDP_RDMA0", MM_SMMU_MDP, 3, 0xA, 4),
	MM_IOMMU_PORT_INIT("L3_P5_MDP_WROT0", MM_SMMU_MDP, 3, 0xA, 5),
	MM_IOMMU_PORT_INIT("L3_P6_MDP_RROT0", MM_SMMU_MDP, 3, 0xA, 6),
	MM_IOMMU_PORT_INIT("L3_P7_MDP_FG0", MM_SMMU_MDP, 3, 0xA, 7),
	MM_IOMMU_PORT_INIT("L3_P8_RESERVED", MM_SMMU_MDP, 3, 0xA, 8),
	MM_IOMMU_PORT_INIT("L3_P9_MDP_RDMA0_STASH", MM_SMMU_MDP, 3, 0xA, 9),
	MM_IOMMU_PORT_INIT("L3_P10_MDP_WROT0_STASH", MM_SMMU_MDP, 3, 0xA, 10),
	MM_IOMMU_PORT_INIT("L3_P11_MDP_RROT0_STASH", MM_SMMU_MDP, 3, 0xA, 11),
	MM_IOMMU_PORT_INIT("L3_P12_MDP_RDMA2_STASH", MM_SMMU_MDP, 3, 0xA, 12),
	MM_IOMMU_PORT_INIT("L3_P13_MDP_WROT2_STASH", MM_SMMU_MDP, 3, 0xA, 13),
	MM_IOMMU_PORT_INIT("L3_P14_MDP_RDMA1_STASH", MM_SMMU_MDP, 3, 0xA, 14),
	MM_IOMMU_PORT_INIT("L3_P15_MDP_WROT1_STASH", MM_SMMU_MDP, 3, 0xA, 15),
	MM_IOMMU_PORT_INIT("L3_P16_RESERVED", MM_SMMU_MDP, 3, 0xA, 16),
	MM_IOMMU_PORT_INIT("L3_P17_MDP_FAKE_ENG0", MM_SMMU_MDP, 3, 0xA, 17),

	/* Larb4 -- MDP-- 8 */
	MM_IOMMU_PORT_INIT("L4_P0_VDEC_MC_C", MM_SMMU_MDP, 4, 0x10, 0),
	MM_IOMMU_PORT_INIT("L4_P1_VDEC_UFO", MM_SMMU_MDP, 4, 0x10, 1),
	MM_IOMMU_PORT_INIT("L4_P2_VDEC_PP", MM_SMMU_MDP, 4, 0x10, 2),
	MM_IOMMU_PORT_INIT("L4_P3_VDEC_UFO_C", MM_SMMU_MDP, 4, 0x10, 3),
	MM_IOMMU_PORT_INIT("L4_P4_VDEC_TILE", MM_SMMU_MDP, 4, 0x10, 4),
	MM_IOMMU_PORT_INIT("L4_P5_VDEC_VLD", MM_SMMU_MDP, 4, 0x10, 5),
	MM_IOMMU_PORT_INIT("L4_P6_VDEC_VLD2", MM_SMMU_MDP, 4, 0x10, 6),
	MM_IOMMU_PORT_INIT("L4_P7_VDEC_AVC_MV", MM_SMMU_MDP, 4, 0x10, 7),

	/* Larb5 -- MM -- 8 */
	MM_IOMMU_PORT_INIT("L5_P0_VDEC_LAT0_VLD", MM_SMMU_DISP, 5, 0x10, 0),
	MM_IOMMU_PORT_INIT("L5_P1_VDEC_LAT0_VLD2", MM_SMMU_DISP, 5, 0x10, 1),
	MM_IOMMU_PORT_INIT("L5_P2_VDEC_MC", MM_SMMU_DISP, 5, 0x10, 2),
	MM_IOMMU_PORT_INIT("L5_P3_VDEC_UFO_ENC", MM_SMMU_DISP, 5, 0x10, 3),
	MM_IOMMU_PORT_INIT("L5_P4_VDEC_LAT0_WDMA", MM_SMMU_DISP, 5, 0x10, 4),
	MM_IOMMU_PORT_INIT("L5_P5_VDEC_LAT0_AVC_MV", MM_SMMU_DISP, 5, 0x10, 5),
	MM_IOMMU_PORT_INIT("L5_P6_VDEC_LAT0_TILE", MM_SMMU_DISP, 5, 0x10, 6),
	MM_IOMMU_PORT_INIT("L5_P7_VDEC_LAT0_UNIWRAP", MM_SMMU_DISP, 5, 0x10, 7),

	/* Larb6 -- MDP -- 3 */
	MM_IOMMU_PORT_INIT("L6_P0_VDEC_MC_PORT2", MM_SMMU_MDP, 6, 0x18, 0),
	MM_IOMMU_PORT_INIT("L6_P1_VDEC_UFO_ENC_C", MM_SMMU_MDP, 6, 0x18, 1),
	MM_IOMMU_PORT_INIT("L6_P2_VDEC_UNIWRAP", MM_SMMU_MDP, 6, 0x18, 2),

	/* Larb7 -- MM -- 32 */
	MM_IOMMU_PORT_INIT("L7_P0_RCPU", MM_SMMU_DISP, 7, 0x19, 0),
	MM_IOMMU_PORT_INIT("L7_P1_REC_FRM", MM_SMMU_DISP, 7, 0x19, 1),
	MM_IOMMU_PORT_INIT("L7_P2_BS", MM_SMMU_DISP, 7, 0x19, 2),
	MM_IOMMU_PORT_INIT("L7_P3_SVCOMV", MM_SMMU_DISP, 7, 0x19, 3),
	MM_IOMMU_PORT_INIT("L7_P4_RDCOMV", MM_SMMU_DISP, 7, 0x19, 4),
	MM_IOMMU_PORT_INIT("L7_P5_NBM_R", MM_SMMU_DISP, 7, 0x19, 5),
	MM_IOMMU_PORT_INIT("L7_P6_NBM_R_LITE", MM_SMMU_DISP, 7, 0x19, 6),
	MM_IOMMU_PORT_INIT("L7_P7_JPGENC_YRD", MM_SMMU_DISP, 7, 0x19, 7),
	MM_IOMMU_PORT_INIT("L7_P8_JPGENC_CRD", MM_SMMU_DISP, 7, 0x19, 8),
	MM_IOMMU_PORT_INIT("L7_P9_JPGENC_QT", MM_SMMU_DISP, 7, 0x19, 9),
	MM_IOMMU_PORT_INIT("L7_P10_FCS_SUB_W", MM_SMMU_DISP, 7, 0x19, 10),
	MM_IOMMU_PORT_INIT("L7_P11_FCS_NBM_R", MM_SMMU_DISP, 7, 0x19, 11),
	MM_IOMMU_PORT_INIT("L7_P12_WPP_BS", MM_SMMU_DISP, 7, 0x19, 12),
	MM_IOMMU_PORT_INIT("L7_P13_WPP_RDMA", MM_SMMU_DISP, 7, 0x19, 13),
	MM_IOMMU_PORT_INIT("L7_P14_DB_SYSRAM_W", MM_SMMU_DISP, 7, 0x19, 14),
	MM_IOMMU_PORT_INIT("L7_P15_DB_SYSRAM_R", MM_SMMU_DISP, 7, 0x19, 15),
	MM_IOMMU_PORT_INIT("L7_P16_JPGENC_BS", MM_SMMU_DISP, 7, 0x19, 16),
	MM_IOMMU_PORT_INIT("L7_P17_JPGDEC_W", MM_SMMU_DISP, 7, 0x19, 17),
	MM_IOMMU_PORT_INIT("L7_P18_JPGDEC_BS", MM_SMMU_DISP, 7, 0x19, 18),
	MM_IOMMU_PORT_INIT("L7_P19_NBM_W", MM_SMMU_DISP, 7, 0x19, 19),
	MM_IOMMU_PORT_INIT("L7_P20_NBM_W_LITE", MM_SMMU_DISP, 7, 0x19, 20),
	MM_IOMMU_PORT_INIT("L7_P21_CUR_LUMA", MM_SMMU_DISP, 7, 0x19, 21),
	MM_IOMMU_PORT_INIT("L7_P22_CUR_CHROMA", MM_SMMU_DISP, 7, 0x19, 22),
	MM_IOMMU_PORT_INIT("L7_P23_REF_LUMA", MM_SMMU_DISP, 7, 0x19, 23),
	MM_IOMMU_PORT_INIT("L7_P24_REF_CHROMA", MM_SMMU_DISP, 7, 0x19, 24),
	MM_IOMMU_PORT_INIT("L7_P25_FCS_SUB_R", MM_SMMU_DISP, 7, 0x19, 25),
	MM_IOMMU_PORT_INIT("L7_P26_FCS_NBM_W", MM_SMMU_DISP, 7, 0x19, 26),
	MM_IOMMU_PORT_INIT("L7_P27_JPGDEC_W_1", MM_SMMU_DISP, 7, 0x19, 27),
	MM_IOMMU_PORT_INIT("L7_P28_JPGDEC_BS_1", MM_SMMU_DISP, 7, 0x19, 28),
	MM_IOMMU_PORT_INIT("L7_P29_JPGDEC_HUF_1", MM_SMMU_DISP, 7, 0x19, 29),
	MM_IOMMU_PORT_INIT("L7_P30_JPGDEC_HUF", MM_SMMU_DISP, 7, 0x19, 30),
	MM_IOMMU_PORT_INIT("L7_P31_EC_SYSRAM", MM_SMMU_DISP, 7, 0x19, 31),

	/* Larb8 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L8_P0_RCPU", MM_SMMU_MDP, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_P1_REC_FRM", MM_SMMU_MDP, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_P2_BS", MM_SMMU_MDP, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_P3_SVCOMV", MM_SMMU_MDP, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_P4_RDCOMV", MM_SMMU_MDP, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_P5_NBM_R", MM_SMMU_MDP, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_P6_NBM_R_LITE", MM_SMMU_MDP, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_P7_JPGENC_YRD", MM_SMMU_MDP, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_P8_JPGENC_CRD", MM_SMMU_MDP, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_P9_JPGENC_QT", MM_SMMU_MDP, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_P10_FCS_SUB_W", MM_SMMU_MDP, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_P11_FCS_NBM_R", MM_SMMU_MDP, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_P12_WPP_BS", MM_SMMU_MDP, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_P13_WPP_RDMA", MM_SMMU_MDP, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_P14_DB_SYSRAM_W", MM_SMMU_MDP, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_P15_DB_SYSRAM_R", MM_SMMU_MDP, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_P16_JPGENC_BS", MM_SMMU_MDP, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_P17_JPGDEC_W", MM_SMMU_MDP, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_P18_JPGDEC_BS", MM_SMMU_MDP, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_P19_NBM_W", MM_SMMU_MDP, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_P20_NBM_W_LITE", MM_SMMU_MDP, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_P21_CUR_LUMA", MM_SMMU_MDP, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_P22_CUR_CHROMA", MM_SMMU_MDP, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_P23_REF_LUMA", MM_SMMU_MDP, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_P24_REF_CHROMA", MM_SMMU_MDP, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_P25_FCS_SUB_R", MM_SMMU_MDP, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_P26_FCS_NBM_W", MM_SMMU_MDP, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_P27_JPGDEC_W_1", MM_SMMU_MDP, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_P28_JPGDEC_BS_1", MM_SMMU_MDP, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_P29_JPGDEC_HUF_1", MM_SMMU_MDP, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_P30_JPGDEC_HUF", MM_SMMU_MDP, 8, 0x20, 30),
	MM_IOMMU_PORT_INIT("L8_P31_EC_SYSRAM", MM_SMMU_MDP, 8, 0x20, 31),

	/* Larb9 -- MDP -- 27 */
	MM_IOMMU_PORT_INIT("L9_P0_IMGI_T1_B", MM_SMMU_MDP, 9, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L9_P1_IMGCI_T1_B", MM_SMMU_MDP, 9, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L9_P2_SMTI_T1_B", MM_SMMU_MDP, 9, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L9_P3_YUVO_T1_B", MM_SMMU_MDP, 9, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L9_P4_YUVCO_T1_B", MM_SMMU_MDP, 9, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L9_P5_YUVO_T2_B", MM_SMMU_MDP, 9, 0x2E, 5),
	MM_IOMMU_PORT_INIT("L9_P6_YUVBO_T2_B", MM_SMMU_MDP, 9, 0x2E, 6),
	MM_IOMMU_PORT_INIT("L9_P7_TNCSTO_T1_B", MM_SMMU_MDP, 9, 0x2E, 7),
	MM_IOMMU_PORT_INIT("L9_P8_TNCSTI_T2_B", MM_SMMU_MDP, 9, 0x2E, 8),
	MM_IOMMU_PORT_INIT("L9_P9_YUFETI_T1_B", MM_SMMU_MDP, 9, 0x2E, 9),
	MM_IOMMU_PORT_INIT("L9_P10_STG_T1_B", MM_SMMU_MDP, 9, 0x2E, 10),
	MM_IOMMU_PORT_INIT("L9_P11_STG_T2_B", MM_SMMU_MDP, 9, 0x2E, 11),
	MM_IOMMU_PORT_INIT("L9_P12_ME_RDMA_0", MM_SMMU_MDP, 9, 0x2E, 12),
	MM_IOMMU_PORT_INIT("L9_P13_ME_WDMA_0", MM_SMMU_MDP, 9, 0x2E, 13),
	MM_IOMMU_PORT_INIT("L9_P14_MEMMG_RDMA_0", MM_SMMU_MDP, 9, 0x2E, 14),
	MM_IOMMU_PORT_INIT("L9_P15_MEMMG_WDMA_0", MM_SMMU_MDP, 9, 0x2E, 15),
	MM_IOMMU_PORT_INIT("L9_P16_ME_2ND_RDMA_0", MM_SMMU_MDP, 9, 0x2E, 16),
	MM_IOMMU_PORT_INIT("L9_P17_ME_2ND_WDMA_0", MM_SMMU_MDP, 9, 0x2E, 17),
	MM_IOMMU_PORT_INIT("L9_P18_MEMMG_2ND_RDMA_0", MM_SMMU_MDP, 9, 0x2E, 18),
	MM_IOMMU_PORT_INIT("L9_P19_MEMMG_2ND_WDMA_0", MM_SMMU_MDP, 9, 0x2E, 19),
	MM_IOMMU_PORT_INIT("L9_P20_STSCMD_ME0", MM_SMMU_MDP, 9, 0x2E, 20),
	MM_IOMMU_PORT_INIT("L9_P21_STSCMD_ME1", MM_SMMU_MDP, 9, 0x2E, 21),
	MM_IOMMU_PORT_INIT("L9_P22_IMGI_T1_N_B", MM_SMMU_MDP, 9, 0x2E, 22),
	MM_IOMMU_PORT_INIT("L9_P23_SMTO_T1_B", MM_SMMU_MDP, 9, 0x2E, 23),
	MM_IOMMU_PORT_INIT("L9_P24_TNCSO_T1_B", MM_SMMU_MDP, 9, 0x2E, 24),
	MM_IOMMU_PORT_INIT("L9_P25_YUFETO_T1_B", MM_SMMU_MDP, 9, 0x2E, 25),
	MM_IOMMU_PORT_INIT("L9_P26_DUMMY", MM_SMMU_MDP, 9, 0x2E, 26),

	/* Larb10 -- MM -- 9 */
	MM_IOMMU_PORT_INIT("L10_P0_IMGI_D1", MM_SMMU_DISP, 10, 0x22, 0),
	MM_IOMMU_PORT_INIT("L10_P1_IMGCI_D1", MM_SMMU_DISP, 10, 0x22, 1),
	MM_IOMMU_PORT_INIT("L10_P2_RECI_D1", MM_SMMU_DISP, 10, 0x22, 2),
	MM_IOMMU_PORT_INIT("L10_P3_RECI_D1_N", MM_SMMU_DISP, 10, 0x22, 3),
	MM_IOMMU_PORT_INIT("L10_P4_TNRCI_D1", MM_SMMU_DISP, 10, 0x22, 4),
	MM_IOMMU_PORT_INIT("L10_P5_TNRCI_D1_N", MM_SMMU_DISP, 10, 0x22, 5),
	MM_IOMMU_PORT_INIT("L10_P6_STG_D1", MM_SMMU_DISP, 10, 0x22, 6),
	MM_IOMMU_PORT_INIT("L10_P7_IMGDI_D1", MM_SMMU_DISP, 10, 0x22, 7),
	MM_IOMMU_PORT_INIT("L10_P8_DUMMY", MM_SMMU_DISP, 10, 0x22, 8),

	/* Larb11 -- MM -- 16 */
	MM_IOMMU_PORT_INIT("L11_P0_WPE_RDMA_0", MM_SMMU_DISP, 11, 0x20, 0),
	MM_IOMMU_PORT_INIT("L11_P1_WPE_RDMA_1", MM_SMMU_DISP, 11, 0x20, 1),
	MM_IOMMU_PORT_INIT("L11_P2_WPE_RDMA_2", MM_SMMU_DISP, 11, 0x20, 2),
	MM_IOMMU_PORT_INIT("L11_P3_PIMGI_P1", MM_SMMU_DISP, 11, 0x20, 3),
	MM_IOMMU_PORT_INIT("L11_P4_STG_P1", MM_SMMU_DISP, 11, 0x20, 4),
	MM_IOMMU_PORT_INIT("L11_P5_STS_P2", MM_SMMU_DISP, 11, 0x20, 5),
	MM_IOMMU_PORT_INIT("L11_P6_STS_P3", MM_SMMU_DISP, 11, 0x20, 6),
	MM_IOMMU_PORT_INIT("L11_P7_OMC_RDMA_0", MM_SMMU_DISP, 11, 0x20, 7),
	MM_IOMMU_PORT_INIT("L11_P8_OMC_RDMA_1", MM_SMMU_DISP, 11, 0x20, 8),
	MM_IOMMU_PORT_INIT("L11_P9_STS_P4", MM_SMMU_DISP, 11, 0x20, 9),
	MM_IOMMU_PORT_INIT("L11_P10_PIMGCI_P1", MM_SMMU_DISP, 11, 0x20, 10),
	MM_IOMMU_PORT_INIT("L11_P11_WPE_WDMA_0", MM_SMMU_DISP, 11, 0x20, 11),
	MM_IOMMU_PORT_INIT("L11_P12_WROT_P1", MM_SMMU_DISP, 11, 0x20, 12),
	MM_IOMMU_PORT_INIT("L11_P13_IOSO_P1", MM_SMMU_DISP, 11, 0x20, 13),
	MM_IOMMU_PORT_INIT("L11_P14_OMC_WDMA_0", MM_SMMU_DISP, 11, 0x20, 14),
	MM_IOMMU_PORT_INIT("L11_P15_DUMMY", MM_SMMU_DISP, 11, 0x20, 15),

	/* Larb12 -- MM -- 6 */
	MM_IOMMU_PORT_INIT("L12_P0_FDVT_RDA_0", MM_SMMU_DISP, 12, 0x25, 0),
	MM_IOMMU_PORT_INIT("L12_P1_FDVT_WRA_0", MM_SMMU_DISP, 12, 0x25, 1),
	MM_IOMMU_PORT_INIT("L12_P2_STSCMD_FDVT", MM_SMMU_DISP, 12, 0x25, 2),
	MM_IOMMU_PORT_INIT("L12_P3_DUMMY", MM_SMMU_DISP, 12, 0x25, 3),
	MM_IOMMU_PORT_INIT("L12_P4_DUMMY", MM_SMMU_DISP, 12, 0x25, 4),
	MM_IOMMU_PORT_INIT("L12_P5_DUMMY", MM_SMMU_DISP, 12, 0x25, 5),

	/* Larb13 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", MM_SMMU_MDP, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", MM_SMMU_MDP, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", MM_SMMU_MDP, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", MM_SMMU_MDP, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED_1", MM_SMMU_MDP, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("L13_P5_CAMSV_B0_STG", MM_SMMU_MDP, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("L13_P6_CAMSV_B1_STG", MM_SMMU_MDP, 13, 0x30, 6),

	/* Larb13 -- MM -- 7 */
	MM_IOMMU_PORT_INIT("L13_P0_CAMSV_B_CQI_E1", MM_SMMU_DISP, 13, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L13_P1_CAMSV_B0_WDMA", MM_SMMU_DISP, 13, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L13_P2_CAMSV_B1_WDMA", MM_SMMU_DISP, 13, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L13_P3_FAKE_ENG", MM_SMMU_DISP, 13, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L13_P4_RESERVED_1", MM_SMMU_DISP, 13, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L13_P5_CAMSV_B0_STG", MM_SMMU_DISP, 13, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L13_P6_CAMSV_B1_STG", MM_SMMU_DISP, 13, 0x2D, 6),

	/* Larb14 -- MDP -- 6 */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", MM_SMMU_MDP, 14, 0x3C, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", MM_SMMU_MDP, 14, 0x3C, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", MM_SMMU_MDP, 14, 0x3C, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED_0", MM_SMMU_MDP, 14, 0x3C, 3),
	MM_IOMMU_PORT_INIT("L14_P4_CAMSV_A0_STG", MM_SMMU_MDP, 14, 0x3C, 4),
	MM_IOMMU_PORT_INIT("L14_P5_CAMSV_A1_STG", MM_SMMU_MDP, 14, 0x3C, 5),

	/* Larb14 -- MM -- 6 */
	MM_IOMMU_PORT_INIT("L14_P0_CAMSV_A_CQI_E1", MM_SMMU_DISP, 14, 0x2E, 0),
	MM_IOMMU_PORT_INIT("L14_P1_CAMSV_A0_WDMA", MM_SMMU_DISP, 14, 0x2E, 1),
	MM_IOMMU_PORT_INIT("L14_P2_CAMSV_A1_WDMA", MM_SMMU_DISP, 14, 0x2E, 2),
	MM_IOMMU_PORT_INIT("L14_P3_RESERVED_0", MM_SMMU_DISP, 14, 0x2E, 3),
	MM_IOMMU_PORT_INIT("L14_P4_CAMSV_A0_STG", MM_SMMU_DISP, 14, 0x2E, 4),
	MM_IOMMU_PORT_INIT("L14_P5_CAMSV_A1_STG", MM_SMMU_DISP, 14, 0x2E, 5),

	/* Larb15 -- MDP -- 12 */
	MM_IOMMU_PORT_INIT("L15_P0_VIPI_D1", MM_SMMU_MDP, 15, 0x28, 0),
	MM_IOMMU_PORT_INIT("L15_P1_VIPCI_D1", MM_SMMU_MDP, 15, 0x28, 1),
	MM_IOMMU_PORT_INIT("L15_P2_IMG3O_D1", MM_SMMU_MDP, 15, 0x28, 2),
	MM_IOMMU_PORT_INIT("L15_P3_IMG3CO_D1", MM_SMMU_MDP, 15, 0x28, 3),
	MM_IOMMU_PORT_INIT("L15_P4_IMG7O_D1", MM_SMMU_MDP, 15, 0x28, 4),
	MM_IOMMU_PORT_INIT("L15_P5_IMG7CO_D1", MM_SMMU_MDP, 15, 0x28, 5),
	MM_IOMMU_PORT_INIT("L15_P6_IMG2O_D1", MM_SMMU_MDP, 15, 0x28, 6),
	MM_IOMMU_PORT_INIT("L15_P7_IMG5O_D1", MM_SMMU_MDP, 15, 0x28, 7),
	MM_IOMMU_PORT_INIT("L15_P8_DHZAI_D1", MM_SMMU_MDP, 15, 0x28, 8),
	MM_IOMMU_PORT_INIT("L15_P9_STG_D4", MM_SMMU_MDP, 15, 0x28, 9),
	MM_IOMMU_PORT_INIT("L15_P10_DUMMY", MM_SMMU_MDP, 15, 0x28, 10),
	MM_IOMMU_PORT_INIT("L15_P11_DUMMY", MM_SMMU_MDP, 15, 0x28, 11),

	/* Larb16 -- MM -- 19 */
	MM_IOMMU_PORT_INIT("L16_P0_CQI_R1", MM_SMMU_DISP, 16, 0x28, 0),
	MM_IOMMU_PORT_INIT("L16_P1_CQI_R5", MM_SMMU_DISP, 16, 0x28, 1),
	MM_IOMMU_PORT_INIT("L16_P2_RAWI_R2", MM_SMMU_DISP, 16, 0x28, 2),
	MM_IOMMU_PORT_INIT("L16_P3_RAWI_R3", MM_SMMU_DISP, 16, 0x28, 3),
	MM_IOMMU_PORT_INIT("L16_P4_RAWI_R4", MM_SMMU_DISP, 16, 0x28, 4),
	MM_IOMMU_PORT_INIT("L16_P5_RAWI_R5", MM_SMMU_DISP, 16, 0x28, 5),
	MM_IOMMU_PORT_INIT("L16_P6_BPCI_R1", MM_SMMU_DISP, 16, 0x28, 6),
	MM_IOMMU_PORT_INIT("L16_P7_BPCI_R3", MM_SMMU_DISP, 16, 0x28, 7),
	MM_IOMMU_PORT_INIT("L16_P8_GRMGI_R1", MM_SMMU_DISP, 16, 0x28, 8),
	MM_IOMMU_PORT_INIT("L16_P9_LSCI_R1", MM_SMMU_DISP, 16, 0x28, 9),
	MM_IOMMU_PORT_INIT("L16_P10_IMGO_R1", MM_SMMU_DISP, 16, 0x28, 10),
	MM_IOMMU_PORT_INIT("L16_P11_IMGO_R2", MM_SMMU_DISP, 16, 0x28, 11),
	MM_IOMMU_PORT_INIT("L16_P12_DRZB2NO_R1", MM_SMMU_DISP, 16, 0x28, 12),
	MM_IOMMU_PORT_INIT("L16_P13_DRZB2NBO_R1", MM_SMMU_DISP, 16, 0x28, 13),
	MM_IOMMU_PORT_INIT("L16_P14_GMPO_R1", MM_SMMU_DISP, 16, 0x28, 14),
	MM_IOMMU_PORT_INIT("L16_P15_DRZB2NCO_R1", MM_SMMU_DISP, 16, 0x28, 15),
	MM_IOMMU_PORT_INIT("L16_P16_AWBO_R1", MM_SMMU_DISP, 16, 0x28, 16),
	MM_IOMMU_PORT_INIT("L16_P17_STG_R1", MM_SMMU_DISP, 16, 0x28, 17),
	MM_IOMMU_PORT_INIT("L16_P18_STG_R2", MM_SMMU_DISP, 16, 0x28, 18),

	/* Larb17 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L17_P0_YUVO_R1", MM_SMMU_MDP, 17, 0x32, 0),
	MM_IOMMU_PORT_INIT("L17_P1_YUVO_R3", MM_SMMU_MDP, 17, 0x32, 1),
	MM_IOMMU_PORT_INIT("L17_P2_YUVO_R2", MM_SMMU_MDP, 17, 0x32, 2),
	MM_IOMMU_PORT_INIT("L17_P3_DRZH2NO_R1", MM_SMMU_MDP, 17, 0x32, 3),
	MM_IOMMU_PORT_INIT("L17_P4_YUVO_R4", MM_SMMU_MDP, 17, 0x32, 4),
	MM_IOMMU_PORT_INIT("L17_P5_DRZH1NO_R1", MM_SMMU_MDP, 17, 0x32, 5),
	MM_IOMMU_PORT_INIT("L17_P6_STG_R3", MM_SMMU_MDP, 17, 0x32, 6),

	/* Larb18 -- MDP -- 6 */
	MM_IOMMU_PORT_INIT("L18_P0_IMGADL_0_IPUI_E1", MM_SMMU_MDP, 18, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L18_P1_IMGADL_0_IPUI_E2", MM_SMMU_MDP, 18, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L18_P2_IMGADL_1_IPUO", MM_SMMU_MDP, 18, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L18_P3_IMGADL_1_IPUBO", MM_SMMU_MDP, 18, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L18_P4_DUMMY", MM_SMMU_MDP, 18, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L18_P5_DUMMY", MM_SMMU_MDP, 18, 0x2A, 5),

	/* Larb19 -- MM -- 15 */
	MM_IOMMU_PORT_INIT("L19_P0_YUV_LA_READ", MM_SMMU_DISP, 19, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L19_P1_YUV_LA_WTIRE", MM_SMMU_DISP, 19, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L19_P2_YUV_FUS_READ", MM_SMMU_DISP, 19, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L19_P3_YUV_FUS_WTIRE", MM_SMMU_DISP, 19, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L19_P4_DVS_RD", MM_SMMU_DISP, 19, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L19_P5_DVS_WT", MM_SMMU_DISP, 19, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L19_P6_DVP_RD", MM_SMMU_DISP, 19, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L19_P7_DVP_WT", MM_SMMU_DISP, 19, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L19_P8_DHZE_R", MM_SMMU_DISP, 19, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L19_P9_DHZE_W", MM_SMMU_DISP, 19, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L19_P10_DVGF_RD", MM_SMMU_DISP, 19, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L19_P11_DVGF_WT", MM_SMMU_DISP, 19, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L19_P12_STG_WR", MM_SMMU_DISP, 19, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L19_P13_YUV_FUS_STG", MM_SMMU_DISP, 19, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L19_P14_YUV_LA_STG ", MM_SMMU_DISP, 19, 0x2C, 14),

	/* Larb20 -- MDP -- 15 */
	MM_IOMMU_PORT_INIT("L20_P0_OVL_RDMA4_HDR", MM_SMMU_MDP, 20, 0x1, 0),
	MM_IOMMU_PORT_INIT("L20_P1_OVL_RDMA9_HDR", MM_SMMU_MDP, 20, 0x1, 1),
	MM_IOMMU_PORT_INIT("L20_P2_OVL_RDMA0_HDR", MM_SMMU_MDP, 20, 0x1, 2),
	MM_IOMMU_PORT_INIT("L20_P3_OVL_RDMA4", MM_SMMU_MDP, 20, 0x1, 3),
	MM_IOMMU_PORT_INIT("L20_P4_OVL_RDMA9", MM_SMMU_MDP, 20, 0x1, 4),
	MM_IOMMU_PORT_INIT("L20_P5_OVL_RDMA0", MM_SMMU_MDP, 20, 0x1, 5),
	MM_IOMMU_PORT_INIT("L20_P6_RESERVED", MM_SMMU_MDP, 20, 0x1, 6),
	MM_IOMMU_PORT_INIT("L20_P7_OVL_RDMA4_HDR_STASH", MM_SMMU_MDP, 20, 0x1, 7),
	MM_IOMMU_PORT_INIT("L20_P8_OVL_RDMA9_HDR_STASH", MM_SMMU_MDP, 20, 0x1, 8),
	MM_IOMMU_PORT_INIT("L20_P9_OVL_RDMA0_HDR_STASH", MM_SMMU_MDP, 20, 0x1, 9),
	MM_IOMMU_PORT_INIT("L20_P10_OVL_RDMA4_STASH", MM_SMMU_MDP, 20, 0x1, 10),
	MM_IOMMU_PORT_INIT("L20_P11_OVL_RDMA9_STASH", MM_SMMU_MDP, 20, 0x1, 11),
	MM_IOMMU_PORT_INIT("L20_P12_OVL_RDMA0_STASH", MM_SMMU_MDP, 20, 0x1, 12),
	MM_IOMMU_PORT_INIT("L20_P13_RESERVED", MM_SMMU_MDP, 20, 0x1, 13),
	MM_IOMMU_PORT_INIT("L20_P14_RESERVED", MM_SMMU_MDP, 20, 0x1, 14),

	/* Larb21 -- MDP -- 18 */
	MM_IOMMU_PORT_INIT("L21_P0_OVL_RDMA5_HDR", MM_SMMU_MDP, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_P1_OVL_RDMA8_HDR", MM_SMMU_MDP, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_P2_OVL_RDMA1_HDR", MM_SMMU_MDP, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_P3_OVL_RDMA5", MM_SMMU_MDP, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_P4_OVL_RDMA8", MM_SMMU_MDP, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("L21_P5_OVL_RDMA1", MM_SMMU_MDP, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("L21_P6_RESERVED", MM_SMMU_MDP, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("L21_P7_MDP_RDMA0", MM_SMMU_MDP, 21, 0x8, 7),
	MM_IOMMU_PORT_INIT("L21_P8_DISP_WDMA0", MM_SMMU_MDP, 21, 0x8, 8),
	MM_IOMMU_PORT_INIT("L21_P9_DISP_UFBC_WDMA0", MM_SMMU_MDP, 21, 0x8, 9),
	MM_IOMMU_PORT_INIT("L21_P10_OVL_RDMA5_HDR_STASH", MM_SMMU_MDP, 21, 0x8, 10),
	MM_IOMMU_PORT_INIT("L21_P11_OVL_RDMA8_HDR_STASH", MM_SMMU_MDP, 21, 0x8, 11),
	MM_IOMMU_PORT_INIT("L21_P12_OVL_RDMA1_HDR_STASH", MM_SMMU_MDP, 21, 0x8, 12),
	MM_IOMMU_PORT_INIT("L21_P13_OVL_RDMA5_STASH", MM_SMMU_MDP, 21, 0x8, 13),
	MM_IOMMU_PORT_INIT("L21_P14_OVL_RDMA8_STASH", MM_SMMU_MDP, 21, 0x8, 14),
	MM_IOMMU_PORT_INIT("L21_P15_OVL_RDMA1_STASH", MM_SMMU_MDP, 21, 0x8, 15),
	MM_IOMMU_PORT_INIT("L21_P16_MDP_RDMA0_STASH", MM_SMMU_MDP, 21, 0x8, 16),
	MM_IOMMU_PORT_INIT("L21_P17_RESERVED", MM_SMMU_MDP, 21, 0x8, 17),

	/* Larb22 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L22_P0_WPE_RDMA_0", MM_SMMU_MDP, 22, 0x29, 0),
	MM_IOMMU_PORT_INIT("L22_P1_WPE_RDMA_1", MM_SMMU_MDP, 22, 0x29, 1),
	MM_IOMMU_PORT_INIT("L22_P2_WPE_RDMA_2", MM_SMMU_MDP, 22, 0x29, 2),
	MM_IOMMU_PORT_INIT("L22_P3_PIMGI_P1", MM_SMMU_MDP, 22, 0x29, 3),
	MM_IOMMU_PORT_INIT("L22_P4_STG_P1", MM_SMMU_MDP, 22, 0x29, 4),
	MM_IOMMU_PORT_INIT("L22_P5_STS_P2", MM_SMMU_MDP, 22, 0x29, 5),
	MM_IOMMU_PORT_INIT("L22_P6_STS_P3", MM_SMMU_MDP, 22, 0x29, 6),
	MM_IOMMU_PORT_INIT("L22_P7_OMC_RDMA_0", MM_SMMU_MDP, 22, 0x29, 7),
	MM_IOMMU_PORT_INIT("L22_P8_OMC_RDMA_1", MM_SMMU_MDP, 22, 0x29, 8),
	MM_IOMMU_PORT_INIT("L22_P9_STS_P4", MM_SMMU_MDP, 22, 0x29, 9),
	MM_IOMMU_PORT_INIT("L22_P10_PIMGCI_P1", MM_SMMU_MDP, 22, 0x29, 10),
	MM_IOMMU_PORT_INIT("L22_P11_WPE_WDMA_0", MM_SMMU_MDP, 22, 0x29, 11),
	MM_IOMMU_PORT_INIT("L22_P12_WROT_P1", MM_SMMU_MDP, 22, 0x29, 12),
	MM_IOMMU_PORT_INIT("L22_P13_IOSO_P1", MM_SMMU_MDP, 22, 0x29, 13),
	MM_IOMMU_PORT_INIT("L22_P14_OMC_WDMA_0", MM_SMMU_MDP, 22, 0x29, 14),
	MM_IOMMU_PORT_INIT("L22_P15_DUMMY", MM_SMMU_MDP, 22, 0x29, 15),

	/* Larb23 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L23_P0_WPE_RDMA_0", MM_SMMU_MDP, 23, 0x2D, 0),
	MM_IOMMU_PORT_INIT("L23_P1_WPE_RDMA_1", MM_SMMU_MDP, 23, 0x2D, 1),
	MM_IOMMU_PORT_INIT("L23_P2_WPE_RDMA_2", MM_SMMU_MDP, 23, 0x2D, 2),
	MM_IOMMU_PORT_INIT("L23_P3_PIMGI_P1", MM_SMMU_MDP, 23, 0x2D, 3),
	MM_IOMMU_PORT_INIT("L23_P4_STG_P1", MM_SMMU_MDP, 23, 0x2D, 4),
	MM_IOMMU_PORT_INIT("L23_P5_STS_P2", MM_SMMU_MDP, 23, 0x2D, 5),
	MM_IOMMU_PORT_INIT("L23_P6_STS_P3", MM_SMMU_MDP, 23, 0x2D, 6),
	MM_IOMMU_PORT_INIT("L23_P7_OMC_RDMA_0", MM_SMMU_MDP, 23, 0x2D, 7),
	MM_IOMMU_PORT_INIT("L23_P8_OMC_RDMA_1", MM_SMMU_MDP, 23, 0x2D, 8),
	MM_IOMMU_PORT_INIT("L23_P9_STS_P4", MM_SMMU_MDP, 23, 0x2D, 9),
	MM_IOMMU_PORT_INIT("L23_P10_PIMGCI_P1", MM_SMMU_MDP, 23, 0x2D, 10),
	MM_IOMMU_PORT_INIT("L23_P11_WPE_WDMA_0", MM_SMMU_MDP, 23, 0x2D, 11),
	MM_IOMMU_PORT_INIT("L23_P12_WROT_P1", MM_SMMU_MDP, 23, 0x2D, 12),
	MM_IOMMU_PORT_INIT("L23_P13_IOSO_P1", MM_SMMU_MDP, 23, 0x2D, 13),
	MM_IOMMU_PORT_INIT("L23_P14_OMC_WDMA_0", MM_SMMU_MDP, 23, 0x2D, 14),
	MM_IOMMU_PORT_INIT("L23_P15_DUMMY", MM_SMMU_MDP, 23, 0x2D, 15),

	/* Larb24 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L24_P0_RCPU", MM_SMMU_MDP, 24, 0x22, 0),
	MM_IOMMU_PORT_INIT("L24_P1_REC_FRM", MM_SMMU_MDP, 24, 0x22, 1),
	MM_IOMMU_PORT_INIT("L24_P2_BS", MM_SMMU_MDP, 24, 0x22, 2),
	MM_IOMMU_PORT_INIT("L24_P3_SVCOMV", MM_SMMU_MDP, 24, 0x22, 3),
	MM_IOMMU_PORT_INIT("L24_P4_RDCOMV", MM_SMMU_MDP, 24, 0x22, 4),
	MM_IOMMU_PORT_INIT("L24_P5_NBM_R", MM_SMMU_MDP, 24, 0x22, 5),
	MM_IOMMU_PORT_INIT("L24_P6_NBM_R_LITE", MM_SMMU_MDP, 24, 0x22, 6),
	MM_IOMMU_PORT_INIT("L24_P7_JPGENC_YRD", MM_SMMU_MDP, 24, 0x22, 7),
	MM_IOMMU_PORT_INIT("L24_P8_JPGENC_CRD", MM_SMMU_MDP, 24, 0x22, 8),
	MM_IOMMU_PORT_INIT("L24_P9_JPGENC_QT", MM_SMMU_MDP, 24, 0x22, 9),
	MM_IOMMU_PORT_INIT("L24_P10_FCS_SUB_W", MM_SMMU_MDP, 24, 0x22, 10),
	MM_IOMMU_PORT_INIT("L24_P11_FCS_NBM_R", MM_SMMU_MDP, 24, 0x22, 11),
	MM_IOMMU_PORT_INIT("L24_P12_WPP_BS", MM_SMMU_MDP, 24, 0x22, 12),
	MM_IOMMU_PORT_INIT("L24_P13_WPP_RDMA", MM_SMMU_MDP, 24, 0x22, 13),
	MM_IOMMU_PORT_INIT("L24_P14_DB_SYSRAM_W", MM_SMMU_MDP, 24, 0x22, 14),
	MM_IOMMU_PORT_INIT("L24_P15_DB_SYSRAM_R", MM_SMMU_MDP, 24, 0x22, 15),
	MM_IOMMU_PORT_INIT("L24_P16_JPGENC_BS", MM_SMMU_MDP, 24, 0x22, 16),
	MM_IOMMU_PORT_INIT("L24_P17_JPGDEC_W", MM_SMMU_MDP, 24, 0x22, 17),
	MM_IOMMU_PORT_INIT("L24_P18_JPGDEC_BS", MM_SMMU_MDP, 24, 0x22, 18),
	MM_IOMMU_PORT_INIT("L24_P19_NBM_W", MM_SMMU_MDP, 24, 0x22, 19),
	MM_IOMMU_PORT_INIT("L24_P20_NBM_W_LITE", MM_SMMU_MDP, 24, 0x22, 20),
	MM_IOMMU_PORT_INIT("L24_P21_CUR_LUMA", MM_SMMU_MDP, 24, 0x22, 21),
	MM_IOMMU_PORT_INIT("L24_P22_CUR_CHROMA", MM_SMMU_MDP, 24, 0x22, 22),
	MM_IOMMU_PORT_INIT("L24_P23_REF_LUMA", MM_SMMU_MDP, 24, 0x22, 23),
	MM_IOMMU_PORT_INIT("L24_P24_REF_CHROMA", MM_SMMU_MDP, 24, 0x22, 24),
	MM_IOMMU_PORT_INIT("L24_P25_FCS_SUB_R", MM_SMMU_MDP, 24, 0x22, 25),
	MM_IOMMU_PORT_INIT("L24_P26_FCS_NBM_W", MM_SMMU_MDP, 24, 0x22, 26),
	MM_IOMMU_PORT_INIT("L24_P27_JPGDEC_W_1", MM_SMMU_MDP, 24, 0x22, 27),
	MM_IOMMU_PORT_INIT("L24_P28_JPGDEC_BS_1", MM_SMMU_MDP, 24, 0x22, 28),
	MM_IOMMU_PORT_INIT("L24_P29_JPGDEC_HUF_1", MM_SMMU_MDP, 24, 0x22, 29),
	MM_IOMMU_PORT_INIT("L24_P30_JPGDEC_HUF", MM_SMMU_MDP, 24, 0x22, 30),
	MM_IOMMU_PORT_INIT("L24_P31_EC_SYSRAM", MM_SMMU_MDP, 24, 0x22, 31),

	/* Larb25 -- MM -- 16 */
	MM_IOMMU_PORT_INIT("L25_P0_CQI_M1", MM_SMMU_DISP, 25, 0x2B, 0),
	MM_IOMMU_PORT_INIT("L25_P1_IMGO_M1", MM_SMMU_DISP, 25, 0x2B, 1),
	MM_IOMMU_PORT_INIT("L25_P2_CQI_M1", MM_SMMU_DISP, 25, 0x2B, 2),
	MM_IOMMU_PORT_INIT("L25_P3_IMGO_M1", MM_SMMU_DISP, 25, 0x2B, 3),
	MM_IOMMU_PORT_INIT("L25_P4_SMIR0", MM_SMMU_DISP, 25, 0x2B, 4),
	MM_IOMMU_PORT_INIT("L25_P5_SMIR1", MM_SMMU_DISP, 25, 0x2B, 5),
	MM_IOMMU_PORT_INIT("L25_P6_SMIR2", MM_SMMU_DISP, 25, 0x2B, 6),
	MM_IOMMU_PORT_INIT("L25_P7_SMIR3", MM_SMMU_DISP, 25, 0x2B, 7),
	MM_IOMMU_PORT_INIT("L25_P8_SMIR4", MM_SMMU_DISP, 25, 0x2B, 8),
	MM_IOMMU_PORT_INIT("L25_P9_SMIW", MM_SMMU_DISP, 25, 0x2B, 9),
	MM_IOMMU_PORT_INIT("L25_P10_STG_WR", MM_SMMU_DISP, 25, 0x2B, 10),
	MM_IOMMU_PORT_INIT("L25_P11_STG_M1", MM_SMMU_DISP, 25, 0x2B, 11),
	MM_IOMMU_PORT_INIT("L25_P12_STG_M1", MM_SMMU_DISP, 25, 0x2B, 12),
	MM_IOMMU_PORT_INIT("L25_P13_RESERVED_0", MM_SMMU_DISP, 25, 0x2B, 13),
	MM_IOMMU_PORT_INIT("L25_P14_RESERVED_1", MM_SMMU_DISP, 25, 0x2B, 14),
	MM_IOMMU_PORT_INIT("L25_P15_RESERVED_2", MM_SMMU_DISP, 25, 0x2B, 15),

	/* Larb26 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L26_P0_CQI_M1", MM_SMMU_MDP, 26, 0x34, 0),
	MM_IOMMU_PORT_INIT("L26_P1_IMGO_M1", MM_SMMU_MDP, 26, 0x34, 1),
	MM_IOMMU_PORT_INIT("L26_P2_CQI_M1", MM_SMMU_MDP, 26, 0x34, 2),
	MM_IOMMU_PORT_INIT("L26_P3_IMGO_M1", MM_SMMU_MDP, 26, 0x34, 3),
	MM_IOMMU_PORT_INIT("L26_P4_SMIR0", MM_SMMU_MDP, 26, 0x34, 4),
	MM_IOMMU_PORT_INIT("L26_P5_SMIR1", MM_SMMU_MDP, 26, 0x34, 5),
	MM_IOMMU_PORT_INIT("L26_P6_SMIR2", MM_SMMU_MDP, 26, 0x34, 6),
	MM_IOMMU_PORT_INIT("L26_P7_SMIR3", MM_SMMU_MDP, 26, 0x34, 7),
	MM_IOMMU_PORT_INIT("L26_P8_SMIR4", MM_SMMU_MDP, 26, 0x34, 8),
	MM_IOMMU_PORT_INIT("L26_P9_SMIW", MM_SMMU_MDP, 26, 0x34, 9),
	MM_IOMMU_PORT_INIT("L26_P10_STG_WR", MM_SMMU_MDP, 26, 0x34, 10),
	MM_IOMMU_PORT_INIT("L26_P11_STG_M1", MM_SMMU_MDP, 26, 0x34, 11),
	MM_IOMMU_PORT_INIT("L26_P12_STG_M1", MM_SMMU_MDP, 26, 0x34, 12),
	MM_IOMMU_PORT_INIT("L26_P13_RESERVED_0", MM_SMMU_MDP, 26, 0x34, 13),
	MM_IOMMU_PORT_INIT("L26_P14_RESERVED_1", MM_SMMU_MDP, 26, 0x34, 14),
	MM_IOMMU_PORT_INIT("L26_P15_RESERVED_2", MM_SMMU_MDP, 26, 0x34, 15),

	/* Larb27 -- MDP -- 9 */
	MM_IOMMU_PORT_INIT("L27_P0_IPUI_I1", MM_SMMU_MDP, 27, 0x35, 0),
	MM_IOMMU_PORT_INIT("L27_P1_ROOTCQ_CQI_E1", MM_SMMU_MDP, 27, 0x35, 1),
	MM_IOMMU_PORT_INIT("L27_P2_IPUO_O1", MM_SMMU_MDP, 27, 0x35, 2),
	MM_IOMMU_PORT_INIT("L27_P3_CQI_U1", MM_SMMU_MDP, 27, 0x35, 3),
	MM_IOMMU_PORT_INIT("L27_P4_STG_U1", MM_SMMU_MDP, 27, 0x35, 4),
	MM_IOMMU_PORT_INIT("L27_P5_CAMSV_A1_WDMA", MM_SMMU_MDP, 27, 0x35, 5),
	MM_IOMMU_PORT_INIT("L27_P6_CAMSV_B1_WDMA", MM_SMMU_MDP, 27, 0x35, 6),
	MM_IOMMU_PORT_INIT("L27_P7_IMGO_U1", MM_SMMU_MDP, 27, 0x35, 7),
	MM_IOMMU_PORT_INIT("L27_P8_YUVO_U1", MM_SMMU_MDP, 27, 0x35, 8),

	/* Larb28 -- MM -- 9 */
	MM_IOMMU_PORT_INIT("L28_P0_IMGI_T1_A", MM_SMMU_DISP, 28, 0x21, 0),
	MM_IOMMU_PORT_INIT("L28_P1_IMGCI_T1_A", MM_SMMU_DISP, 28, 0x21, 1),
	MM_IOMMU_PORT_INIT("L28_P2_YUVO_T1_A", MM_SMMU_DISP, 28, 0x21, 2),
	MM_IOMMU_PORT_INIT("L28_P3_YUVCO_T1_A", MM_SMMU_DISP, 28, 0x21, 3),
	MM_IOMMU_PORT_INIT("L28_P4_YUVO_T2_A", MM_SMMU_DISP, 28, 0x21, 4),
	MM_IOMMU_PORT_INIT("L28_P5_YUVBO_T2_A", MM_SMMU_DISP, 28, 0x21, 5),
	MM_IOMMU_PORT_INIT("L28_P6_STG_T1_A", MM_SMMU_DISP, 28, 0x21, 6),
	MM_IOMMU_PORT_INIT("L28_P7_IMGI_T1_N_A", MM_SMMU_DISP, 28, 0x21, 7),
	MM_IOMMU_PORT_INIT("L28_P8_DUMMY", MM_SMMU_DISP, 28, 0x21, 8),

	/* Larb29 -- MDP -- 14 */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_C_CQI_E1", MM_SMMU_MDP, 29, 0x36, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_D_CQI_E1", MM_SMMU_MDP, 29, 0x36, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_E_CQI_E1", MM_SMMU_MDP, 29, 0x36, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_F_CQI_E1", MM_SMMU_MDP, 29, 0x36, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_C_WDMA", MM_SMMU_MDP, 29, 0x36, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_D_WDMA", MM_SMMU_MDP, 29, 0x36, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E_WDMA", MM_SMMU_MDP, 29, 0x36, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_F_WDMA", MM_SMMU_MDP, 29, 0x36, 7),
	MM_IOMMU_PORT_INIT("L29_P8_RESERVED_0", MM_SMMU_MDP, 29, 0x36, 8),
	MM_IOMMU_PORT_INIT("L29_P9_RESERVED_1", MM_SMMU_MDP, 29, 0x36, 9),
	MM_IOMMU_PORT_INIT("L29_P10_CAMSV_C_STG", MM_SMMU_MDP, 29, 0x36, 10),
	MM_IOMMU_PORT_INIT("L29_P11_CAMSV_D_STG", MM_SMMU_MDP, 29, 0x36, 11),
	MM_IOMMU_PORT_INIT("L29_P12_CAMSV_E_STG", MM_SMMU_MDP, 29, 0x36, 12),
	MM_IOMMU_PORT_INIT("L29_P13_CAMSV_F_STG", MM_SMMU_MDP, 29, 0x36, 13),

	/* Larb29 -- MM -- 14 */
	MM_IOMMU_PORT_INIT("L29_P0_CAMSV_C_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 0),
	MM_IOMMU_PORT_INIT("L29_P1_CAMSV_D_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 1),
	MM_IOMMU_PORT_INIT("L29_P2_CAMSV_E_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 2),
	MM_IOMMU_PORT_INIT("L29_P3_CAMSV_F_CQI_E1", MM_SMMU_DISP, 29, 0x2F, 3),
	MM_IOMMU_PORT_INIT("L29_P4_CAMSV_C_WDMA", MM_SMMU_DISP, 29, 0x2F, 4),
	MM_IOMMU_PORT_INIT("L29_P5_CAMSV_D_WDMA", MM_SMMU_DISP, 29, 0x2F, 5),
	MM_IOMMU_PORT_INIT("L29_P6_CAMSV_E_WDMA", MM_SMMU_DISP, 29, 0x2F, 6),
	MM_IOMMU_PORT_INIT("L29_P7_CAMSV_F_WDMA", MM_SMMU_DISP, 29, 0x2F, 7),
	MM_IOMMU_PORT_INIT("L29_P8_RESERVED_0", MM_SMMU_DISP, 29, 0x2F, 8),
	MM_IOMMU_PORT_INIT("L29_P9_RESERVED_1", MM_SMMU_DISP, 29, 0x2F, 9),
	MM_IOMMU_PORT_INIT("L29_P10_CAMSV_C_STG", MM_SMMU_DISP, 29, 0x2F, 10),
	MM_IOMMU_PORT_INIT("L29_P11_CAMSV_D_STG", MM_SMMU_DISP, 29, 0x2F, 11),
	MM_IOMMU_PORT_INIT("L29_P12_CAMSV_E_STG", MM_SMMU_DISP, 29, 0x2F, 12),
	MM_IOMMU_PORT_INIT("L29_P13_CAMSV_F_STG", MM_SMMU_DISP, 29, 0x2F, 13),

	/* Larb30 -- MDP -- 4 */
	MM_IOMMU_PORT_INIT("L30_P0_CCUI", MM_SMMU_MDP, 30, 0x38, 0),
	MM_IOMMU_PORT_INIT("L30_P1_CCUO", MM_SMMU_MDP, 30, 0x38, 1),
	MM_IOMMU_PORT_INIT("L30_P2_CCUI2", MM_SMMU_MDP, 30, 0x38, 2),
	MM_IOMMU_PORT_INIT("L30_P3_CCUO2", MM_SMMU_MDP, 30, 0x38, 3),

	/* Larb31 -- dummy */

	/* Larb32 -- MM -- 10 */
	MM_IOMMU_PORT_INIT("L32_P0_DISP_RESERVED_0", MM_SMMU_DISP, 32, 0x8, 0),
	MM_IOMMU_PORT_INIT("L32_P1_DISP_RESERVED_1", MM_SMMU_DISP, 32, 0x8, 1),
	MM_IOMMU_PORT_INIT("L32_P2_DISP_RESERVED_2", MM_SMMU_DISP, 32, 0x8, 2),
	MM_IOMMU_PORT_INIT("L32_P3_DISP_RESERVED_3", MM_SMMU_DISP, 32, 0x8, 3),
	MM_IOMMU_PORT_INIT("L32_P4_DISP_POSTMASK0", MM_SMMU_DISP, 32, 0x8, 4),
	MM_IOMMU_PORT_INIT("L32_P5_DISP_POSTMASK1", MM_SMMU_DISP, 32, 0x8, 5),
	MM_IOMMU_PORT_INIT("L32_P6_DISP_MDP_RDMA0", MM_SMMU_DISP, 32, 0x8, 6),
	MM_IOMMU_PORT_INIT("L32_P7_DISP_WDMA0", MM_SMMU_DISP, 32, 0x8, 7),
	MM_IOMMU_PORT_INIT("L32_P8_DISP_FAKE_ENG0", MM_SMMU_DISP, 32, 0x8, 8),
	MM_IOMMU_PORT_INIT("L32_P9_DISP_MDP_RDMA0_STASH", MM_SMMU_DISP, 32, 0x8, 9),

	/* Larb33 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L33_P0_DISP1_ODDMR0_DMRR0", MM_SMMU_MDP, 33, 0x0, 0),
	MM_IOMMU_PORT_INIT("L33_P1_RESERVED", MM_SMMU_MDP, 33, 0x0, 1),
	MM_IOMMU_PORT_INIT("L33_P2_RESERVED", MM_SMMU_MDP, 33, 0x0, 2),
	MM_IOMMU_PORT_INIT("L33_P3_RESERVED", MM_SMMU_MDP, 33, 0x0, 3),
	MM_IOMMU_PORT_INIT("L33_P4_DISP1_ODDMR0_DBIR", MM_SMMU_MDP, 33, 0x0, 4),
	MM_IOMMU_PORT_INIT("L33_P5_DISP1_ODDMR0_ODR", MM_SMMU_MDP, 33, 0x0, 5),
	MM_IOMMU_PORT_INIT("L33_P6_DISP1_ODDMR0_ODW", MM_SMMU_MDP, 33, 0x0, 6),
	MM_IOMMU_PORT_INIT("L33_P7_RESERVED", MM_SMMU_MDP, 33, 0x0, 7),
	MM_IOMMU_PORT_INIT("L33_P8_DISP1_GDMA0", MM_SMMU_MDP, 33, 0x0, 8),
	MM_IOMMU_PORT_INIT("L33_P9_DISP1_MDP_RDMA1", MM_SMMU_MDP, 33, 0x0, 9),
	MM_IOMMU_PORT_INIT("L33_P10_DISP1_WDMA1", MM_SMMU_MDP, 33, 0x0, 10),
	MM_IOMMU_PORT_INIT("L33_P11_DISP1_WDMA2", MM_SMMU_MDP, 33, 0x0, 11),
	MM_IOMMU_PORT_INIT("L33_P12_DISP1_WDMA3", MM_SMMU_MDP, 33, 0x0, 12),
	MM_IOMMU_PORT_INIT("L33_P13_DISP1_WDMA4", MM_SMMU_MDP, 33, 0x0, 13),
	MM_IOMMU_PORT_INIT("L33_P14_DISP1_MDP_RDMA1_STASH", MM_SMMU_MDP, 33, 0x0, 14),
	MM_IOMMU_PORT_INIT("L33_P15_RESERVED", MM_SMMU_MDP, 33, 0x0, 15),

	/* Larb34 -- MDP -- 13 */
	MM_IOMMU_PORT_INIT("L34_P0_OVL_RDMA2_HDR", MM_SMMU_MDP, 34, 0x9, 0),
	MM_IOMMU_PORT_INIT("L34_P1_OVL_RDMA7_HDR", MM_SMMU_MDP, 34, 0x9, 1),
	MM_IOMMU_PORT_INIT("L34_P2_OVL_RDMA2", MM_SMMU_MDP, 34, 0x9, 2),
	MM_IOMMU_PORT_INIT("L34_P3_OVL_RDMA7", MM_SMMU_MDP, 34, 0x9, 3),
	MM_IOMMU_PORT_INIT("L34_P4_RESERVED", MM_SMMU_MDP, 34, 0x9, 4),
	MM_IOMMU_PORT_INIT("L34_P5_RESERVED", MM_SMMU_MDP, 34, 0x9, 5),
	MM_IOMMU_PORT_INIT("L34_P6_OVL_RDMA2_HDR_STASH", MM_SMMU_MDP, 34, 0x9, 6),
	MM_IOMMU_PORT_INIT("L34_P7_OVL_RDMA7_HDR_STASH", MM_SMMU_MDP, 34, 0x9, 7),
	MM_IOMMU_PORT_INIT("L34_P8_OVL_RDMA2_STASH", MM_SMMU_MDP, 34, 0x9, 8),
	MM_IOMMU_PORT_INIT("L34_P9_OVL_RDMA7_STASH", MM_SMMU_MDP, 34, 0x9, 9),
	MM_IOMMU_PORT_INIT("L34_P10_RESERVED", MM_SMMU_MDP, 34, 0x9, 10),
	MM_IOMMU_PORT_INIT("L34_P11_RESERVED", MM_SMMU_MDP, 34, 0x9, 11),
	MM_IOMMU_PORT_INIT("L34_P12_DISP_FAKE0", MM_SMMU_MDP, 34, 0x9, 12),

	/* Larb35 -- MDP -- 16 */
	MM_IOMMU_PORT_INIT("L35_P0_OVL_RDMA3_HDR", MM_SMMU_MDP, 35, 0x2, 0),
	MM_IOMMU_PORT_INIT("L35_P1_OVL_RDMA6_HDR", MM_SMMU_MDP, 35, 0x2, 1),
	MM_IOMMU_PORT_INIT("L35_P2_OVL_RDMA3", MM_SMMU_MDP, 35, 0x2, 2),
	MM_IOMMU_PORT_INIT("L35_P3_OVL_RDMA6", MM_SMMU_MDP, 35, 0x2, 3),
	MM_IOMMU_PORT_INIT("L35_P4_MDP_RDMA1", MM_SMMU_MDP, 35, 0x2, 4),
	MM_IOMMU_PORT_INIT("L35_P5_RESERVED", MM_SMMU_MDP, 35, 0x2, 5),
	MM_IOMMU_PORT_INIT("L35_P6_DISP_WDMA1", MM_SMMU_MDP, 35, 0x2, 6),
	MM_IOMMU_PORT_INIT("L35_P7_OVL_RDMA3_HDR_STASH", MM_SMMU_MDP, 35, 0x2, 7),
	MM_IOMMU_PORT_INIT("L35_P8_OVL_RDMA6_HDR_STASH", MM_SMMU_MDP, 35, 0x2, 8),
	MM_IOMMU_PORT_INIT("L35_P9_OVL_RDMA3_STASH", MM_SMMU_MDP, 35, 0x2, 9),
	MM_IOMMU_PORT_INIT("L35_P10_OVL_RDMA6_STASH", MM_SMMU_MDP, 35, 0x2, 10),
	MM_IOMMU_PORT_INIT("L35_P11_MDP_RDMA1_STASH", MM_SMMU_MDP, 35, 0x2, 11),
	MM_IOMMU_PORT_INIT("L35_P12_DISP_BWM0", MM_SMMU_MDP, 35, 0x2, 12),
	MM_IOMMU_PORT_INIT("L35_P13_DISP_BWM0_STASH", MM_SMMU_MDP, 35, 0x2, 13),
	MM_IOMMU_PORT_INIT("L35_P14_RESERVED", MM_SMMU_MDP, 35, 0x2, 14),
	MM_IOMMU_PORT_INIT("L35_P15_DISP_FAKE1", MM_SMMU_MDP, 35, 0x2, 15),

	/* Larb36 -- MM -- 15 */
	MM_IOMMU_PORT_INIT("L36_P0_OVL_RDMA4_HDR", MM_SMMU_DISP, 36, 0xA, 0),
	MM_IOMMU_PORT_INIT("L36_P1_OVL_RDMA9_HDR", MM_SMMU_DISP, 36, 0xA, 1),
	MM_IOMMU_PORT_INIT("L36_P2_OVL_RDMA0_HDR", MM_SMMU_DISP, 36, 0xA, 2),
	MM_IOMMU_PORT_INIT("L36_P3_OVL_RDMA4", MM_SMMU_DISP, 36, 0xA, 3),
	MM_IOMMU_PORT_INIT("L36_P4_OVL_RDMA9", MM_SMMU_DISP, 36, 0xA, 4),
	MM_IOMMU_PORT_INIT("L36_P5_OVL_RDMA0", MM_SMMU_DISP, 36, 0xA, 5),
	MM_IOMMU_PORT_INIT("L36_P6_RESERVED", MM_SMMU_DISP, 36, 0xA, 6),
	MM_IOMMU_PORT_INIT("L36_P7_OVL_RDMA4_HDR_STASH", MM_SMMU_DISP, 36, 0xA, 7),
	MM_IOMMU_PORT_INIT("L36_P8_OVL_RDMA9_HDR_STASH", MM_SMMU_DISP, 36, 0xA, 8),
	MM_IOMMU_PORT_INIT("L36_P9_OVL_RDMA0_HDR_STASH", MM_SMMU_DISP, 36, 0xA, 9),
	MM_IOMMU_PORT_INIT("L36_P10_OVL_RDMA4_STASH", MM_SMMU_DISP, 36, 0xA, 10),
	MM_IOMMU_PORT_INIT("L36_P11_OVL_RDMA9_STASH", MM_SMMU_DISP, 36, 0xA, 11),
	MM_IOMMU_PORT_INIT("L36_P12_OVL_RDMA0_STASH", MM_SMMU_DISP, 36, 0xA, 12),
	MM_IOMMU_PORT_INIT("L36_P13_RESERVED", MM_SMMU_DISP, 36, 0xA, 13),
	MM_IOMMU_PORT_INIT("L36_P14_RESERVED", MM_SMMU_DISP, 36, 0xA, 14),

	/* Larb37 -- MM -- 18 */
	MM_IOMMU_PORT_INIT("L37_P0_OVL_RDMA5_HDR", MM_SMMU_DISP, 37, 0x1, 0),
	MM_IOMMU_PORT_INIT("L37_P1_OVL_RDMA8_HDR", MM_SMMU_DISP, 37, 0x1, 1),
	MM_IOMMU_PORT_INIT("L37_P2_OVL_RDMA1_HDR", MM_SMMU_DISP, 37, 0x1, 2),
	MM_IOMMU_PORT_INIT("L37_P3_OVL_RDMA5", MM_SMMU_DISP, 37, 0x1, 3),
	MM_IOMMU_PORT_INIT("L37_P4_OVL_RDMA8", MM_SMMU_DISP, 37, 0x1, 4),
	MM_IOMMU_PORT_INIT("L37_P5_OVL_RDMA1", MM_SMMU_DISP, 37, 0x1, 5),
	MM_IOMMU_PORT_INIT("L37_P6_RESERVED", MM_SMMU_DISP, 37, 0x1, 6),
	MM_IOMMU_PORT_INIT("L37_P7_MDP_RDMA0", MM_SMMU_DISP, 37, 0x1, 7),
	MM_IOMMU_PORT_INIT("L37_P8_DISP_WDMA0", MM_SMMU_DISP, 37, 0x1, 8),
	MM_IOMMU_PORT_INIT("L37_P9_DISP_UFBC_WDMA0", MM_SMMU_DISP, 37, 0x1, 9),
	MM_IOMMU_PORT_INIT("L37_P10_OVL_RDMA5_HDR_STASH", MM_SMMU_DISP, 37, 0x1, 10),
	MM_IOMMU_PORT_INIT("L37_P11_OVL_RDMA8_HDR_STASH", MM_SMMU_DISP, 37, 0x1, 11),
	MM_IOMMU_PORT_INIT("L37_P12_OVL_RDMA1_HDR_STASH", MM_SMMU_DISP, 37, 0x1, 12),
	MM_IOMMU_PORT_INIT("L37_P13_OVL_RDMA5_STASH", MM_SMMU_DISP, 37, 0x1, 13),
	MM_IOMMU_PORT_INIT("L37_P14_OVL_RDMA8_STASH", MM_SMMU_DISP, 37, 0x1, 14),
	MM_IOMMU_PORT_INIT("L37_P15_OVL_RDMA1_STASH", MM_SMMU_DISP, 37, 0x1, 15),
	MM_IOMMU_PORT_INIT("L37_P16_MDP_RDMA0_STASH", MM_SMMU_DISP, 37, 0x1, 16),
	MM_IOMMU_PORT_INIT("L37_P17_RESERVED", MM_SMMU_DISP, 37, 0x1, 17),

	/* Larb38 -- MM -- 15 */
	MM_IOMMU_PORT_INIT("L38_P0_TNRWI_D1", MM_SMMU_DISP, 38, 0x24, 0),
	MM_IOMMU_PORT_INIT("L38_P1_RECBI_D1", MM_SMMU_DISP, 38, 0x24, 1),
	MM_IOMMU_PORT_INIT("L38_P2_RECI_D3", MM_SMMU_DISP, 38, 0x24, 2),
	MM_IOMMU_PORT_INIT("L38_P3_SMTI_D1", MM_SMMU_DISP, 38, 0x24, 3),
	MM_IOMMU_PORT_INIT("L38_P4_SMTCI_D1", MM_SMMU_DISP, 38, 0x24, 4),
	MM_IOMMU_PORT_INIT("L38_P5_IMG4O_D1", MM_SMMU_DISP, 38, 0x24, 5),
	MM_IOMMU_PORT_INIT("L38_P6_IMG4CO_D1", MM_SMMU_DISP, 38, 0x24, 6),
	MM_IOMMU_PORT_INIT("L38_P7_TNRMO_D1", MM_SMMU_DISP, 38, 0x24, 7),
	MM_IOMMU_PORT_INIT("L38_P8_STG_D2", MM_SMMU_DISP, 38, 0x24, 8),
	MM_IOMMU_PORT_INIT("L38_P9_STG_D3", MM_SMMU_DISP, 38, 0x24, 9),
	MM_IOMMU_PORT_INIT("L38_P10_DUMMY", MM_SMMU_DISP, 38, 0x24, 10),
	MM_IOMMU_PORT_INIT("L38_P11_SMTO_D1", MM_SMMU_DISP, 38, 0x24, 11),
	MM_IOMMU_PORT_INIT("L38_P12_SMTCO_D1", MM_SMMU_DISP, 38, 0x24, 12),
	MM_IOMMU_PORT_INIT("L38_P13_YUFETO_D1", MM_SMMU_DISP, 38, 0x24, 13),
	MM_IOMMU_PORT_INIT("L38_P14_DUMMY", MM_SMMU_DISP, 38, 0x24, 14),

	/* Larb39 -- MDP -- 20 */
	MM_IOMMU_PORT_INIT("L39_P0_EECSI_D1", MM_SMMU_MDP, 39, 0x2C, 0),
	MM_IOMMU_PORT_INIT("L39_P1_SNRCSI_D1", MM_SMMU_MDP, 39, 0x2C, 1),
	MM_IOMMU_PORT_INIT("L39_P2_SNRCSI_D1_N", MM_SMMU_MDP, 39, 0x2C, 2),
	MM_IOMMU_PORT_INIT("L39_P3_SMTI_D4", MM_SMMU_MDP, 39, 0x2C, 3),
	MM_IOMMU_PORT_INIT("L39_P4_SMTI_D10", MM_SMMU_MDP, 39, 0x2C, 4),
	MM_IOMMU_PORT_INIT("L39_P5_SMTCI_D4", MM_SMMU_MDP, 39, 0x2C, 5),
	MM_IOMMU_PORT_INIT("L39_P6_YUFETI_D2", MM_SMMU_MDP, 39, 0x2C, 6),
	MM_IOMMU_PORT_INIT("L39_P7_BOKMI_D1", MM_SMMU_MDP, 39, 0x2C, 7),
	MM_IOMMU_PORT_INIT("L39_P8_BOKMI_D1_N", MM_SMMU_MDP, 39, 0x2C, 8),
	MM_IOMMU_PORT_INIT("L39_P9_CNRO_D1", MM_SMMU_MDP, 39, 0x2C, 9),
	MM_IOMMU_PORT_INIT("L39_P10_BOKMO_D1", MM_SMMU_MDP, 39, 0x2C, 10),
	MM_IOMMU_PORT_INIT("L39_P11_STG_D5", MM_SMMU_MDP, 39, 0x2C, 11),
	MM_IOMMU_PORT_INIT("L39_P12_STG_D6", MM_SMMU_MDP, 39, 0x2C, 12),
	MM_IOMMU_PORT_INIT("L39_P13_DUMMY", MM_SMMU_MDP, 39, 0x2C, 13),
	MM_IOMMU_PORT_INIT("L39_P14_TNCO_D1", MM_SMMU_MDP, 39, 0x2C, 14),
	MM_IOMMU_PORT_INIT("L39_P15_SMTO_D4", MM_SMMU_MDP, 39, 0x2C, 15),
	MM_IOMMU_PORT_INIT("L39_P16_SMTO_D10", MM_SMMU_MDP, 39, 0x2C, 16),
	MM_IOMMU_PORT_INIT("L39_P17_SMTCO_D4", MM_SMMU_MDP, 39, 0x2C, 17),
	MM_IOMMU_PORT_INIT("L39_P18_YUFETO_D2", MM_SMMU_MDP, 39, 0x2C, 18),
	MM_IOMMU_PORT_INIT("L39_P19_DUMMY", MM_SMMU_MDP, 39, 0x2C, 19),

	/* Larb40 -- MM -- 17 */
	MM_IOMMU_PORT_INIT("L40_P0_SMTI_T1_A", MM_SMMU_DISP, 40, 0x26, 0),
	MM_IOMMU_PORT_INIT("L40_P1_SMTI_T4_A", MM_SMMU_DISP, 40, 0x26, 1),
	MM_IOMMU_PORT_INIT("L40_P2_TNCSTI_T2_A", MM_SMMU_DISP, 40, 0x26, 2),
	MM_IOMMU_PORT_INIT("L40_P3_LTMSTI_T1_A", MM_SMMU_DISP, 40, 0x26, 3),
	MM_IOMMU_PORT_INIT("L40_P4_FBWO_T1_A", MM_SMMU_DISP, 40, 0x26, 4),
	MM_IOMMU_PORT_INIT("L40_P5_TIMGO_T1_A", MM_SMMU_DISP, 40, 0x26, 5),
	MM_IOMMU_PORT_INIT("L40_P6_TNCSTO_T1_A", MM_SMMU_DISP, 40, 0x26, 6),
	MM_IOMMU_PORT_INIT("L40_P7_YUFETI_T1_A", MM_SMMU_DISP, 40, 0x26, 7),
	MM_IOMMU_PORT_INIT("L40_P8_STG_T2_A", MM_SMMU_DISP, 40, 0x26, 8),
	MM_IOMMU_PORT_INIT("L40_P9_STG_T3_A", MM_SMMU_DISP, 40, 0x26, 9),
	MM_IOMMU_PORT_INIT("L40_P10_DUMMY", MM_SMMU_DISP, 40, 0x26, 10),
	MM_IOMMU_PORT_INIT("L40_P11_TNCSO_T1_A", MM_SMMU_DISP, 40, 0x26, 11),
	MM_IOMMU_PORT_INIT("L40_P12_SMTO_T1_A", MM_SMMU_DISP, 40, 0x26, 12),
	MM_IOMMU_PORT_INIT("L40_P13_SMTO_T4_A", MM_SMMU_DISP, 40, 0x26, 13),
	MM_IOMMU_PORT_INIT("L40_P14_LTMSBO_T1_A", MM_SMMU_DISP, 40, 0x26, 14),
	MM_IOMMU_PORT_INIT("L40_P15_YUFETO_T1_A", MM_SMMU_DISP, 40, 0x26, 15),
	MM_IOMMU_PORT_INIT("L40_P16_DUMMY", MM_SMMU_DISP, 40, 0x26, 16),

	/* Larb41 -- MM -- 32 */
	MM_IOMMU_PORT_INIT("L41_P0_ADAB_FORMATTER_R", MM_SMMU_DISP, 41, 0x18, 0),
	MM_IOMMU_PORT_INIT("L41_P1_REC_FRM", MM_SMMU_DISP, 41, 0x18, 1),
	MM_IOMMU_PORT_INIT("L41_P2_ADAB_FORMATTER_W", MM_SMMU_DISP, 41, 0x18, 2),
	MM_IOMMU_PORT_INIT("L41_P3_ADAB_CUR_LUMA_R", MM_SMMU_DISP, 41, 0x18, 3),
	MM_IOMMU_PORT_INIT("L41_P4_ADAB_REF_LUMA_R", MM_SMMU_DISP, 41, 0x18, 4),
	MM_IOMMU_PORT_INIT("L41_P5_NBM_R", MM_SMMU_DISP, 41, 0x18, 5),
	MM_IOMMU_PORT_INIT("L41_P6_NBM_R_LITE", MM_SMMU_DISP, 41, 0x18, 6),
	MM_IOMMU_PORT_INIT("L41_P7_JPGENC_YRD", MM_SMMU_DISP, 41, 0x18, 7),
	MM_IOMMU_PORT_INIT("L41_P8_JPGENC_CRD", MM_SMMU_DISP, 41, 0x18, 8),
	MM_IOMMU_PORT_INIT("L41_P9_JPGENC_QT", MM_SMMU_DISP, 41, 0x18, 9),
	MM_IOMMU_PORT_INIT("L41_P10_FCS_SUB_W", MM_SMMU_DISP, 41, 0x18, 10),
	MM_IOMMU_PORT_INIT("L41_P11_FCS_NBM_R", MM_SMMU_DISP, 41, 0x18, 11),
	MM_IOMMU_PORT_INIT("L41_P12_WPP_BS", MM_SMMU_DISP, 41, 0x18, 12),
	MM_IOMMU_PORT_INIT("L41_P13_WPP_RDMA", MM_SMMU_DISP, 41, 0x18, 13),
	MM_IOMMU_PORT_INIT("L41_P14_DB_SYSRAM_W", MM_SMMU_DISP, 41, 0x18, 14),
	MM_IOMMU_PORT_INIT("L41_P15_DB_SYSRAM_R", MM_SMMU_DISP, 41, 0x18, 15),
	MM_IOMMU_PORT_INIT("L41_P16_JPGENC_BS", MM_SMMU_DISP, 41, 0x18, 16),
	MM_IOMMU_PORT_INIT("L41_P17_JPGDEC_W", MM_SMMU_DISP, 41, 0x18, 17),
	MM_IOMMU_PORT_INIT("L41_P18_JPGDEC_BS", MM_SMMU_DISP, 41, 0x18, 18),
	MM_IOMMU_PORT_INIT("L41_P19_NBM_W", MM_SMMU_DISP, 41, 0x18, 19),
	MM_IOMMU_PORT_INIT("L41_P20_NBM_W_LITE", MM_SMMU_DISP, 41, 0x18, 20),
	MM_IOMMU_PORT_INIT("L41_P21_CUR_LUMA", MM_SMMU_DISP, 41, 0x18, 21),
	MM_IOMMU_PORT_INIT("L41_P22_CUR_CHROMA", MM_SMMU_DISP, 41, 0x18, 22),
	MM_IOMMU_PORT_INIT("L41_P23_REF_LUMA", MM_SMMU_DISP, 41, 0x18, 23),
	MM_IOMMU_PORT_INIT("L41_P24_REF_CHROMA", MM_SMMU_DISP, 41, 0x18, 24),
	MM_IOMMU_PORT_INIT("L41_P25_FCS_SUB_R", MM_SMMU_DISP, 41, 0x18, 25),
	MM_IOMMU_PORT_INIT("L41_P26_FCS_NBM_W", MM_SMMU_DISP, 41, 0x18, 26),
	MM_IOMMU_PORT_INIT("L41_P27_JPGDEC_W_1", MM_SMMU_DISP, 41, 0x18, 27),
	MM_IOMMU_PORT_INIT("L41_P28_JPGDEC_BS_1", MM_SMMU_DISP, 41, 0x18, 28),
	MM_IOMMU_PORT_INIT("L41_P29_JPGDEC_HUF_1", MM_SMMU_DISP, 41, 0x18, 29),
	MM_IOMMU_PORT_INIT("L41_P30_JPGDEC_HUF", MM_SMMU_DISP, 41, 0x18, 30),
	MM_IOMMU_PORT_INIT("L41_P31_EC_SYSRAM", MM_SMMU_DISP, 41, 0x18, 31),

	/* Larb42 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L42_P0_RCPU", MM_SMMU_MDP, 42, 0x24, 0),
	MM_IOMMU_PORT_INIT("L42_P1_REC_FRM", MM_SMMU_MDP, 42, 0x24, 1),
	MM_IOMMU_PORT_INIT("L42_P2_BS", MM_SMMU_MDP, 42, 0x24, 2),
	MM_IOMMU_PORT_INIT("L42_P3_SVCOMV", MM_SMMU_MDP, 42, 0x24, 3),
	MM_IOMMU_PORT_INIT("L42_P4_RDCOMV", MM_SMMU_MDP, 42, 0x24, 4),
	MM_IOMMU_PORT_INIT("L42_P5_NBM_R", MM_SMMU_MDP, 42, 0x24, 5),
	MM_IOMMU_PORT_INIT("L42_P6_NBM_R_LITE", MM_SMMU_MDP, 42, 0x24, 6),
	MM_IOMMU_PORT_INIT("L42_P7_JPGENC_YRD", MM_SMMU_MDP, 42, 0x24, 7),
	MM_IOMMU_PORT_INIT("L42_P8_JPGENC_CRD", MM_SMMU_MDP, 42, 0x24, 8),
	MM_IOMMU_PORT_INIT("L42_P9_JPGENC_QT", MM_SMMU_MDP, 42, 0x24, 9),
	MM_IOMMU_PORT_INIT("L42_P10_FCS_SUB_W", MM_SMMU_MDP, 42, 0x24, 10),
	MM_IOMMU_PORT_INIT("L42_P11_FCS_NBM_R", MM_SMMU_MDP, 42, 0x24, 11),
	MM_IOMMU_PORT_INIT("L42_P12_WPP_BS", MM_SMMU_MDP, 42, 0x24, 12),
	MM_IOMMU_PORT_INIT("L42_P13_WPP_RDMA", MM_SMMU_MDP, 42, 0x24, 13),
	MM_IOMMU_PORT_INIT("L42_P14_DB_SYSRAM_W", MM_SMMU_MDP, 42, 0x24, 14),
	MM_IOMMU_PORT_INIT("L42_P15_DB_SYSRAM_R", MM_SMMU_MDP, 42, 0x24, 15),
	MM_IOMMU_PORT_INIT("L42_P16_JPGENC_BS", MM_SMMU_MDP, 42, 0x24, 16),
	MM_IOMMU_PORT_INIT("L42_P17_JPGDEC_W", MM_SMMU_MDP, 42, 0x24, 17),
	MM_IOMMU_PORT_INIT("L42_P18_JPGDEC_BS", MM_SMMU_MDP, 42, 0x24, 18),
	MM_IOMMU_PORT_INIT("L42_P19_NBM_W", MM_SMMU_MDP, 42, 0x24, 19),
	MM_IOMMU_PORT_INIT("L42_P20_NBM_W_LITE", MM_SMMU_MDP, 42, 0x24, 20),
	MM_IOMMU_PORT_INIT("L42_P21_CUR_LUMA", MM_SMMU_MDP, 42, 0x24, 21),
	MM_IOMMU_PORT_INIT("L42_P22_CUR_CHROMA", MM_SMMU_MDP, 42, 0x24, 22),
	MM_IOMMU_PORT_INIT("L42_P23_REF_LUMA", MM_SMMU_MDP, 42, 0x24, 23),
	MM_IOMMU_PORT_INIT("L42_P24_REF_CHROMA", MM_SMMU_MDP, 42, 0x24, 24),
	MM_IOMMU_PORT_INIT("L42_P25_FCS_SUB_R", MM_SMMU_MDP, 42, 0x24, 25),
	MM_IOMMU_PORT_INIT("L42_P26_FCS_NBM_W", MM_SMMU_MDP, 42, 0x24, 26),
	MM_IOMMU_PORT_INIT("L42_P27_JPGDEC_W_1", MM_SMMU_MDP, 42, 0x24, 27),
	MM_IOMMU_PORT_INIT("L42_P28_JPGDEC_BS_1", MM_SMMU_MDP, 42, 0x24, 28),
	MM_IOMMU_PORT_INIT("L42_P29_JPGDEC_HUF_1", MM_SMMU_MDP, 42, 0x24, 29),
	MM_IOMMU_PORT_INIT("L42_P30_JPGDEC_HUF", MM_SMMU_MDP, 42, 0x24, 30),
	MM_IOMMU_PORT_INIT("L42_P31_EC_SYSRAM", MM_SMMU_MDP, 42, 0x24, 31),

	/* Larb43 -- MDP -- 19 */
	MM_IOMMU_PORT_INIT("L43_P0_CQI_R1", MM_SMMU_MDP, 43, 0x31, 0),
	MM_IOMMU_PORT_INIT("L43_P1_CQI_R5", MM_SMMU_MDP, 43, 0x31, 1),
	MM_IOMMU_PORT_INIT("L43_P2_RAWI_R2", MM_SMMU_MDP, 43, 0x31, 2),
	MM_IOMMU_PORT_INIT("L43_P3_RAWI_R3", MM_SMMU_MDP, 43, 0x31, 3),
	MM_IOMMU_PORT_INIT("L43_P4_RAWI_R4", MM_SMMU_MDP, 43, 0x31, 4),
	MM_IOMMU_PORT_INIT("L43_P5_RAWI_R5", MM_SMMU_MDP, 43, 0x31, 5),
	MM_IOMMU_PORT_INIT("L43_P6_BPCI_R1", MM_SMMU_MDP, 43, 0x31, 6),
	MM_IOMMU_PORT_INIT("L43_P7_BPCI_R3", MM_SMMU_MDP, 43, 0x31, 7),
	MM_IOMMU_PORT_INIT("L43_P8_GRMGI_R1", MM_SMMU_MDP, 43, 0x31, 8),
	MM_IOMMU_PORT_INIT("L43_P9_LSCI_R1", MM_SMMU_MDP, 43, 0x31, 9),
	MM_IOMMU_PORT_INIT("L43_P10_IMGO_R1", MM_SMMU_MDP, 43, 0x31, 10),
	MM_IOMMU_PORT_INIT("L43_P11_IMGO_R2", MM_SMMU_MDP, 43, 0x31, 11),
	MM_IOMMU_PORT_INIT("L43_P12_DRZB2NO_R1", MM_SMMU_MDP, 43, 0x31, 12),
	MM_IOMMU_PORT_INIT("L43_P13_DRZB2NBO_R1", MM_SMMU_MDP, 43, 0x31, 13),
	MM_IOMMU_PORT_INIT("L43_P14_GMPO_R1", MM_SMMU_MDP, 43, 0x31, 14),
	MM_IOMMU_PORT_INIT("L43_P15_DRZB2NCO_R1", MM_SMMU_MDP, 43, 0x31, 15),
	MM_IOMMU_PORT_INIT("L43_P16_AWBO_R1", MM_SMMU_MDP, 43, 0x31, 16),
	MM_IOMMU_PORT_INIT("L43_P17_STG_R1", MM_SMMU_MDP, 43, 0x31, 17),
	MM_IOMMU_PORT_INIT("L43_P18_STG_R2", MM_SMMU_MDP, 43, 0x31, 18),

	/* Larb44 -- MM -- 19 */
	MM_IOMMU_PORT_INIT("L44_P0_CQI_R1", MM_SMMU_DISP, 44, 0x29, 0),
	MM_IOMMU_PORT_INIT("L44_P1_CQI_R5", MM_SMMU_DISP, 44, 0x29, 1),
	MM_IOMMU_PORT_INIT("L44_P2_RAWI_R2", MM_SMMU_DISP, 44, 0x29, 2),
	MM_IOMMU_PORT_INIT("L44_P3_RAWI_R3", MM_SMMU_DISP, 44, 0x29, 3),
	MM_IOMMU_PORT_INIT("L44_P4_RAWI_R4", MM_SMMU_DISP, 44, 0x29, 4),
	MM_IOMMU_PORT_INIT("L44_P5_RAWI_R5", MM_SMMU_DISP, 44, 0x29, 5),
	MM_IOMMU_PORT_INIT("L44_P6_BPCI_R1", MM_SMMU_DISP, 44, 0x29, 6),
	MM_IOMMU_PORT_INIT("L44_P7_BPCI_R3", MM_SMMU_DISP, 44, 0x29, 7),
	MM_IOMMU_PORT_INIT("L44_P8_GRMGI_R1", MM_SMMU_DISP, 44, 0x29, 8),
	MM_IOMMU_PORT_INIT("L44_P9_LSCI_R1", MM_SMMU_DISP, 44, 0x29, 9),
	MM_IOMMU_PORT_INIT("L44_P10_IMGO_R1", MM_SMMU_DISP, 44, 0x29, 10),
	MM_IOMMU_PORT_INIT("L44_P11_IMGO_R2", MM_SMMU_DISP, 44, 0x29, 11),
	MM_IOMMU_PORT_INIT("L44_P12_DRZB2NO_R1", MM_SMMU_DISP, 44, 0x29, 12),
	MM_IOMMU_PORT_INIT("L44_P13_DRZB2NBO_R1", MM_SMMU_DISP, 44, 0x29, 13),
	MM_IOMMU_PORT_INIT("L44_P14_GMPO_R1", MM_SMMU_DISP, 44, 0x29, 14),
	MM_IOMMU_PORT_INIT("L44_P15_DRZB2NCO_R1", MM_SMMU_DISP, 44, 0x29, 15),
	MM_IOMMU_PORT_INIT("L44_P16_AWBO_R1", MM_SMMU_DISP, 44, 0x29, 16),
	MM_IOMMU_PORT_INIT("L44_P17_STG_R1", MM_SMMU_DISP, 44, 0x29, 17),
	MM_IOMMU_PORT_INIT("L44_P18_STG_R2", MM_SMMU_DISP, 44, 0x29, 18),

	/* Larb45 -- MM -- 7 */
	MM_IOMMU_PORT_INIT("L45_P0_YUVO_R1", MM_SMMU_DISP, 45, 0x2A, 0),
	MM_IOMMU_PORT_INIT("L45_P1_YUVO_R3", MM_SMMU_DISP, 45, 0x2A, 1),
	MM_IOMMU_PORT_INIT("L45_P2_YUVO_R2", MM_SMMU_DISP, 45, 0x2A, 2),
	MM_IOMMU_PORT_INIT("L45_P3_DRZH2NO_R1", MM_SMMU_DISP, 45, 0x2A, 3),
	MM_IOMMU_PORT_INIT("L45_P4_YUVO_R4", MM_SMMU_DISP, 45, 0x2A, 4),
	MM_IOMMU_PORT_INIT("L45_P5_DRZH1NO_R1", MM_SMMU_DISP, 45, 0x2A, 5),
	MM_IOMMU_PORT_INIT("L45_P6_STG_R3", MM_SMMU_DISP, 45, 0x2A, 6),

	/* Larb46 -- MDP -- 7 */
	MM_IOMMU_PORT_INIT("L46_P0_YUVO_R1", MM_SMMU_MDP, 46, 0x33, 0),
	MM_IOMMU_PORT_INIT("L46_P1_YUVO_R3", MM_SMMU_MDP, 46, 0x33, 1),
	MM_IOMMU_PORT_INIT("L46_P2_YUVO_R2", MM_SMMU_MDP, 46, 0x33, 2),
	MM_IOMMU_PORT_INIT("L46_P3_DRZH2NO_R1", MM_SMMU_MDP, 46, 0x33, 3),
	MM_IOMMU_PORT_INIT("L46_P4_YUVO_R4", MM_SMMU_MDP, 46, 0x33, 4),
	MM_IOMMU_PORT_INIT("L46_P5_DRZH1NO_R1", MM_SMMU_MDP, 46, 0x33, 5),
	MM_IOMMU_PORT_INIT("L46_P6_STG_R3", MM_SMMU_MDP, 46, 0x33, 6),

	/* Larb47 -- MDP -- 32 */
	MM_IOMMU_PORT_INIT("L47_P0_RCPU", MM_SMMU_MDP, 47, 0x23, 0),
	MM_IOMMU_PORT_INIT("L47_P1_REC_FRM", MM_SMMU_MDP, 47, 0x23, 1),
	MM_IOMMU_PORT_INIT("L47_P2_BS", MM_SMMU_MDP, 47, 0x23, 2),
	MM_IOMMU_PORT_INIT("L47_P3_SVCOMV", MM_SMMU_MDP, 47, 0x23, 3),
	MM_IOMMU_PORT_INIT("L47_P4_RDCOMV", MM_SMMU_MDP, 47, 0x23, 4),
	MM_IOMMU_PORT_INIT("L47_P5_NBM_R", MM_SMMU_MDP, 47, 0x23, 5),
	MM_IOMMU_PORT_INIT("L47_P6_NBM_R_LITE", MM_SMMU_MDP, 47, 0x23, 6),
	MM_IOMMU_PORT_INIT("L47_P7_JPGENC_YRD", MM_SMMU_MDP, 47, 0x23, 7),
	MM_IOMMU_PORT_INIT("L47_P8_JPGENC_CRD", MM_SMMU_MDP, 47, 0x23, 8),
	MM_IOMMU_PORT_INIT("L47_P9_JPGENC_QT", MM_SMMU_MDP, 47, 0x23, 9),
	MM_IOMMU_PORT_INIT("L47_P10_FCS_SUB_W", MM_SMMU_MDP, 47, 0x23, 10),
	MM_IOMMU_PORT_INIT("L47_P11_FCS_NBM_R", MM_SMMU_MDP, 47, 0x23, 11),
	MM_IOMMU_PORT_INIT("L47_P12_WPP_BS", MM_SMMU_MDP, 47, 0x23, 12),
	MM_IOMMU_PORT_INIT("L47_P13_WPP_RDMA", MM_SMMU_MDP, 47, 0x23, 13),
	MM_IOMMU_PORT_INIT("L47_P14_DB_SYSRAM_W", MM_SMMU_MDP, 47, 0x23, 14),
	MM_IOMMU_PORT_INIT("L47_P15_DB_SYSRAM_R", MM_SMMU_MDP, 47, 0x23, 15),
	MM_IOMMU_PORT_INIT("L47_P16_JPGENC_BS", MM_SMMU_MDP, 47, 0x23, 16),
	MM_IOMMU_PORT_INIT("L47_P17_JPGDEC_W", MM_SMMU_MDP, 47, 0x23, 17),
	MM_IOMMU_PORT_INIT("L47_P18_JPGDEC_BS", MM_SMMU_MDP, 47, 0x23, 18),
	MM_IOMMU_PORT_INIT("L47_P19_NBM_W", MM_SMMU_MDP, 47, 0x23, 19),
	MM_IOMMU_PORT_INIT("L47_P20_NBM_W_LITE", MM_SMMU_MDP, 47, 0x23, 20),
	MM_IOMMU_PORT_INIT("L47_P21_CUR_LUMA", MM_SMMU_MDP, 47, 0x23, 21),
	MM_IOMMU_PORT_INIT("L47_P22_CUR_CHROMA", MM_SMMU_MDP, 47, 0x23, 22),
	MM_IOMMU_PORT_INIT("L47_P23_REF_LUMA", MM_SMMU_MDP, 47, 0x23, 23),
	MM_IOMMU_PORT_INIT("L47_P24_REF_CHROMA", MM_SMMU_MDP, 47, 0x23, 24),
	MM_IOMMU_PORT_INIT("L47_P25_FCS_SUB_R", MM_SMMU_MDP, 47, 0x23, 25),
	MM_IOMMU_PORT_INIT("L47_P26_FCS_NBM_W", MM_SMMU_MDP, 47, 0x23, 26),
	MM_IOMMU_PORT_INIT("L47_P27_JPGDEC_W_1", MM_SMMU_MDP, 47, 0x23, 27),
	MM_IOMMU_PORT_INIT("L47_P28_JPGDEC_BS_1", MM_SMMU_MDP, 47, 0x23, 28),
	MM_IOMMU_PORT_INIT("L47_P29_JPGDEC_HUF_1", MM_SMMU_MDP, 47, 0x23, 29),
	MM_IOMMU_PORT_INIT("L47_P30_JPGDEC_HUF", MM_SMMU_MDP, 47, 0x23, 30),
	MM_IOMMU_PORT_INIT("L47_P31_EC_SYSRAM", MM_SMMU_MDP, 47, 0x23, 31),

	/* Larb48 -- fake */
	MM_IOMMU_FAKE_PORT_INIT("CCU0", MM_SMMU_MDP, 48, 0x39, 0, CCU_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("CCU1", MM_SMMU_MDP, 48, 0x3A, 1, CCU_FAKE),

	/* Larb49 -- fake */
	MM_IOMMU_FAKE_PORT_INIT("MMUP", MM_SMMU_DISP, 49, 0x18, 0, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_D", MM_SMMU_DISP, 49, 0x18, 1, GCE_VIDEOUP_FAKE),
	MM_IOMMU_FAKE_PORT_INIT("GCE_M", MM_SMMU_DISP, 49, 0x18, 2, GCE_VIDEOUP_FAKE),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6991[] = {
	/* larb_id:SCID, port_id:SMID, tf_id:ENCODE ID */
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_AXI_0", APU_SMMU_M0, 1, 0, 0),
	APU_IOMMU_PORT_INIT("APU_CID1_MVPU_AXI_1", APU_SMMU_M0, 1, 1, 1),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI0", APU_SMMU_M0, 1, 3, 3),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI1", APU_SMMU_M0, 1, 4, 4),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI2", APU_SMMU_M0, 1, 5, 5),
	APU_IOMMU_PORT_INIT("APU_CID1_MDLA_AXI3", APU_SMMU_M0, 1, 6, 6),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU_AXI_0", APU_SMMU_M0, 2, 0, 7),
	APU_IOMMU_PORT_INIT("APU_CID2_MVPU_AXI_1", APU_SMMU_M0, 2, 1, 8),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI0", APU_SMMU_M0, 2, 3, 10),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI1", APU_SMMU_M0, 2, 4, 11),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI2", APU_SMMU_M0, 2, 5, 12),
	APU_IOMMU_PORT_INIT("APU_CID2_MDLA_AXI3", APU_SMMU_M0, 2, 6, 13),
	APU_IOMMU_PORT_INIT("APU_CID3_EDPA_AXI_0", APU_SMMU_M0, 3, 1, 15),
	APU_IOMMU_PORT_INIT("APU_CID3_EDPA_AXI_1", APU_SMMU_M0, 3, 2, 16),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI0", APU_SMMU_M0, 3, 3, 17),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI1", APU_SMMU_M0, 3, 4, 18),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI2", APU_SMMU_M0, 3, 5, 19),
	APU_IOMMU_PORT_INIT("APU_CID3_MDLA_AXI3", APU_SMMU_M0, 3, 6, 20),
	APU_IOMMU_PORT_INIT("APU_CID0_uP", APU_SMMU_M0, 0, 0, 21),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI0", APU_SMMU_M0, 0, 4, 25),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI1", APU_SMMU_M0, 0, 5, 26),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI2", APU_SMMU_M0, 0, 6, 27),
	APU_IOMMU_PORT_INIT("APU_CID0_MDLA_AXI3", APU_SMMU_M0, 0, 7, 28),
	APU_IOMMU_PORT_INIT("APU_VCORE_WDEC", APU_SMMU_M0, 0, 0, 31),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", APU_SMMU_M0, 0, 0, 0)
};

static inline char *mt6991_soc_m4_port_name(u32 axid)
{
	u32 id1_0 = FIELD_GET(GENMASK(1, 0), axid);
	u32 id2_0 = FIELD_GET(GENMASK(3, 0), axid);

	if (id1_0 == 0x0)
		return "SOC_M4_DPMAIF_M";
	else if (id1_0 == 0x2)
		return "SOC_M4_ADSPSYS_M0_M";
	else if (id2_0 == 0x5)
		return "SOC_M4_VLPSYS_M";
	else if (id2_0 == 0x1)
		return "SOC_M4_CONN_M";
	else if (id2_0 == 0x9)
		return "SOC_M4_DFD_M_APB";
	else
		return "SOC_M4_UNKNOWN";
}

static inline char *mt6991_soc_m6_port_name(u32 axid)
{
	return "SOC_M6_PERI2INFRA0_M";
}

static inline char *mt6991_soc_m7_port_name(u32 axid)
{
	u32 id1_0 = FIELD_GET(GENMASK(1, 0), axid);
	u32 id2_0 = FIELD_GET(GENMASK(2, 0), axid);
	u32 id3_0 = FIELD_GET(GENMASK(3, 0), axid);
	u32 id4_0 = FIELD_GET(GENMASK(4, 0), axid);

	if (id1_0 == 0x0)
		return "SOC_M7_MCU_AP_M";
	else if (id2_0 == 0x3)
		return "SOC_M7_PERI2INFRA1_M";
	else if (id2_0 == 0x5)
		return "SOC_M7_DBG_TRACE_TOP_M";
	else if (id2_0 == 0x1)
		return "SOC_M7_SSR_M";
	else if (id2_0 == 0x6)
		return "SOC_M7_GPU_EB_M";
	else if (id3_0 == 0x2)
		return "SOC_M7_DEBUG_M";
	else if (id4_0 == 0xA)
		return "SOC_M7_CQDMA_M";
	else if (id4_0 == 0x1A)
		return "SOC_M7_CPUM_M";
	else
		return "SOC_M7_UNKNOWN";
}

#endif /* IOMMU_PORT_H */
