// Seed: 3656401075
`timescale 1 ps / 1ps `resetall `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign id_0 = 1 | (id_2);
  assign id_1 = id_2 & id_2;
endmodule
