{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715589616978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715589616978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 09:40:16 2024 " "Processing started: Mon May 13 09:40:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715589616978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715589616978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds --analyze_file=\"C:/GitHub/PROJ300/Project Files Q/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ300_Edmonds -c PROJ300_Edmonds --analyze_file=\"C:/GitHub/PROJ300/Project Files Q/PROJ300_Edmonds/Q_TRIAL_EXPLOIT.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715589616978 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "14 " "Parallel compilation is enabled and will use up to 14 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1715589617216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ANGLE_OUTPUT_UNIT.sv(71) " "Verilog HDL information at ANGLE_OUTPUT_UNIT.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "ANGLE_OUTPUT_UNIT.sv" "" { Text "C:/GitHub/PROJ300/Project Files Q/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1715589621012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "q_trial_exploit.sv(26) " "Verilog HDL information at q_trial_exploit.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "q_trial_exploit.sv" "" { Text "C:/GitHub/PROJ300/Project Files Q/PROJ300_Edmonds/q_trial_exploit.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1715589621016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715589621018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 09:40:21 2024 " "Processing ended: Mon May 13 09:40:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715589621018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715589621018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715589621018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715589621018 ""}
