
Grating_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800b284  0800b284  0001b284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3b4  0800b3b4  000201a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b3b4  0800b3b4  000201a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b3b4  0800b3b4  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3b4  0800b3b4  0001b3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b3b8  0800b3b8  0001b3b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800b3bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035fc  200001a0  0800b55c  000201a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000379c  0800b55c  0002379c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a69c  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050eb  00000000  00000000  0004a86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bd0  00000000  00000000  0004f958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019d8  00000000  00000000  00051528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006df6  00000000  00000000  00052f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f8a7  00000000  00000000  00059cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd5b5  00000000  00000000  0007959d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00176b52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007400  00000000  00000000  00176ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a0 	.word	0x200001a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b26c 	.word	0x0800b26c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a4 	.word	0x200001a4
 80001cc:	0800b26c 	.word	0x0800b26c

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 ffc9 	bl	800116a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f866 	bl	80002a8 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001dc:	f000 fa98 	bl	8000710 <MX_GPIO_Init>
  MX_TIM1_Init();
 80001e0:	f000 f8ea 	bl	80003b8 <MX_TIM1_Init>
  MX_TIM5_Init();
 80001e4:	f000 f9e4 	bl	80005b0 <MX_TIM5_Init>
  MX_TIM2_Init();
 80001e8:	f000 f938 	bl	800045c <MX_TIM2_Init>
  MX_TIM8_Init();
 80001ec:	f000 fa36 	bl	800065c <MX_TIM8_Init>
  MX_TIM3_Init();
 80001f0:	f000 f988 	bl	8000504 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */



  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80001f4:	213c      	movs	r1, #60	; 0x3c
 80001f6:	481c      	ldr	r0, [pc, #112]	; (8000268 <main+0x98>)
 80001f8:	f004 f88c 	bl	8004314 <HAL_TIM_Encoder_Start>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2,GPIO_PIN_SET);
 80001fc:	2201      	movs	r2, #1
 80001fe:	2104      	movs	r1, #4
 8000200:	481a      	ldr	r0, [pc, #104]	; (800026c <main+0x9c>)
 8000202:	f001 fb1f 	bl	8001844 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8,GPIO_PIN_SET);
 8000206:	2201      	movs	r2, #1
 8000208:	f44f 7180 	mov.w	r1, #256	; 0x100
 800020c:	4818      	ldr	r0, [pc, #96]	; (8000270 <main+0xa0>)
 800020e:	f001 fb19 	bl	8001844 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim1);
 8000212:	4818      	ldr	r0, [pc, #96]	; (8000274 <main+0xa4>)
 8000214:	f003 ff68 	bl	80040e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000218:	4817      	ldr	r0, [pc, #92]	; (8000278 <main+0xa8>)
 800021a:	f003 ff65 	bl	80040e8 <HAL_TIM_Base_Start_IT>

  TIM5->CNT=750000;
 800021e:	4b17      	ldr	r3, [pc, #92]	; (800027c <main+0xac>)
 8000220:	4a17      	ldr	r2, [pc, #92]	; (8000280 <main+0xb0>)
 8000222:	625a      	str	r2, [r3, #36]	; 0x24
  TIM2->CNT=750000;
 8000224:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000228:	4a15      	ldr	r2, [pc, #84]	; (8000280 <main+0xb0>)
 800022a:	625a      	str	r2, [r3, #36]	; 0x24


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800022c:	f007 fc10 	bl	8007a50 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000230:	4a14      	ldr	r2, [pc, #80]	; (8000284 <main+0xb4>)
 8000232:	2100      	movs	r1, #0
 8000234:	4814      	ldr	r0, [pc, #80]	; (8000288 <main+0xb8>)
 8000236:	f007 fc55 	bl	8007ae4 <osThreadNew>
 800023a:	4603      	mov	r3, r0
 800023c:	4a13      	ldr	r2, [pc, #76]	; (800028c <main+0xbc>)
 800023e:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000240:	4a13      	ldr	r2, [pc, #76]	; (8000290 <main+0xc0>)
 8000242:	2100      	movs	r1, #0
 8000244:	4813      	ldr	r0, [pc, #76]	; (8000294 <main+0xc4>)
 8000246:	f007 fc4d 	bl	8007ae4 <osThreadNew>
 800024a:	4603      	mov	r3, r0
 800024c:	4a12      	ldr	r2, [pc, #72]	; (8000298 <main+0xc8>)
 800024e:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8000250:	4a12      	ldr	r2, [pc, #72]	; (800029c <main+0xcc>)
 8000252:	2100      	movs	r1, #0
 8000254:	4812      	ldr	r0, [pc, #72]	; (80002a0 <main+0xd0>)
 8000256:	f007 fc45 	bl	8007ae4 <osThreadNew>
 800025a:	4603      	mov	r3, r0
 800025c:	4a11      	ldr	r2, [pc, #68]	; (80002a4 <main+0xd4>)
 800025e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000260:	f007 fc1a 	bl	8007a98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000264:	e7fe      	b.n	8000264 <main+0x94>
 8000266:	bf00      	nop
 8000268:	20001d14 	.word	0x20001d14
 800026c:	48000400 	.word	0x48000400
 8000270:	48001000 	.word	0x48001000
 8000274:	20001dc8 	.word	0x20001dc8
 8000278:	20001e20 	.word	0x20001e20
 800027c:	40000c00 	.word	0x40000c00
 8000280:	000b71b0 	.word	0x000b71b0
 8000284:	0800b308 	.word	0x0800b308
 8000288:	08000a29 	.word	0x08000a29
 800028c:	20001cb8 	.word	0x20001cb8
 8000290:	0800b32c 	.word	0x0800b32c
 8000294:	08000bad 	.word	0x08000bad
 8000298:	20001dbc 	.word	0x20001dbc
 800029c:	0800b350 	.word	0x0800b350
 80002a0:	08000be5 	.word	0x08000be5
 80002a4:	20001e1c 	.word	0x20001e1c

080002a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b0b8      	sub	sp, #224	; 0xe0
 80002ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80002b2:	2244      	movs	r2, #68	; 0x44
 80002b4:	2100      	movs	r1, #0
 80002b6:	4618      	mov	r0, r3
 80002b8:	f00a ffd0 	bl	800b25c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002bc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80002c0:	2200      	movs	r2, #0
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	605a      	str	r2, [r3, #4]
 80002c6:	609a      	str	r2, [r3, #8]
 80002c8:	60da      	str	r2, [r3, #12]
 80002ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002cc:	463b      	mov	r3, r7
 80002ce:	2288      	movs	r2, #136	; 0x88
 80002d0:	2100      	movs	r1, #0
 80002d2:	4618      	mov	r0, r3
 80002d4:	f00a ffc2 	bl	800b25c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002d8:	2310      	movs	r3, #16
 80002da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002de:	2301      	movs	r3, #1
 80002e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002e4:	2300      	movs	r3, #0
 80002e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002ea:	2360      	movs	r3, #96	; 0x60
 80002ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f0:	2302      	movs	r3, #2
 80002f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002f6:	2301      	movs	r3, #1
 80002f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002fc:	2301      	movs	r3, #1
 80002fe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000302:	2308      	movs	r3, #8
 8000304:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000308:	2307      	movs	r3, #7
 800030a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800030e:	2302      	movs	r3, #2
 8000310:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000314:	2302      	movs	r3, #2
 8000316:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800031e:	4618      	mov	r0, r3
 8000320:	f002 fc0e 	bl	8002b40 <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800032a:	f000 fc63 	bl	8000bf4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000334:	2303      	movs	r3, #3
 8000336:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000340:	2300      	movs	r3, #0
 8000342:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800034c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000350:	2100      	movs	r1, #0
 8000352:	4618      	mov	r0, r3
 8000354:	f002 ffda 	bl	800330c <HAL_RCC_ClockConfig>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800035e:	f000 fc49 	bl	8000bf4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000362:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000366:	603b      	str	r3, [r7, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000368:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800036c:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800036e:	2301      	movs	r3, #1
 8000370:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000372:	2301      	movs	r3, #1
 8000374:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000376:	2308      	movs	r3, #8
 8000378:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800037a:	2307      	movs	r3, #7
 800037c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800037e:	2302      	movs	r3, #2
 8000380:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000382:	2302      	movs	r3, #2
 8000384:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000386:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800038a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800038c:	463b      	mov	r3, r7
 800038e:	4618      	mov	r0, r3
 8000390:	f003 f996 	bl	80036c0 <HAL_RCCEx_PeriphCLKConfig>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800039a:	f000 fc2b 	bl	8000bf4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800039e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80003a2:	f002 fb67 	bl	8002a74 <HAL_PWREx_ControlVoltageScaling>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0x108>
  {
    Error_Handler();
 80003ac:	f000 fc22 	bl	8000bf4 <Error_Handler>
  }
}
 80003b0:	bf00      	nop
 80003b2:	37e0      	adds	r7, #224	; 0xe0
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b088      	sub	sp, #32
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003be:	f107 0310 	add.w	r3, r7, #16
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	605a      	str	r2, [r3, #4]
 80003c8:	609a      	str	r2, [r3, #8]
 80003ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003d6:	4b1f      	ldr	r3, [pc, #124]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003d8:	4a1f      	ldr	r2, [pc, #124]	; (8000458 <MX_TIM1_Init+0xa0>)
 80003da:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80003dc:	4b1d      	ldr	r3, [pc, #116]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003de:	224f      	movs	r2, #79	; 0x4f
 80003e0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003e2:	4b1c      	ldr	r3, [pc, #112]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 80003e8:	4b1a      	ldr	r3, [pc, #104]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003ea:	2231      	movs	r2, #49	; 0x31
 80003ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003ee:	4b19      	ldr	r3, [pc, #100]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80003f4:	4b17      	ldr	r3, [pc, #92]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80003fa:	4b16      	ldr	r3, [pc, #88]	; (8000454 <MX_TIM1_Init+0x9c>)
 80003fc:	2280      	movs	r2, #128	; 0x80
 80003fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000400:	4814      	ldr	r0, [pc, #80]	; (8000454 <MX_TIM1_Init+0x9c>)
 8000402:	f003 fe19 	bl	8004038 <HAL_TIM_Base_Init>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800040c:	f000 fbf2 	bl	8000bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000414:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000416:	f107 0310 	add.w	r3, r7, #16
 800041a:	4619      	mov	r1, r3
 800041c:	480d      	ldr	r0, [pc, #52]	; (8000454 <MX_TIM1_Init+0x9c>)
 800041e:	f004 f926 	bl	800466e <HAL_TIM_ConfigClockSource>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000428:	f000 fbe4 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800042c:	2300      	movs	r3, #0
 800042e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000430:	2300      	movs	r3, #0
 8000432:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000438:	1d3b      	adds	r3, r7, #4
 800043a:	4619      	mov	r1, r3
 800043c:	4805      	ldr	r0, [pc, #20]	; (8000454 <MX_TIM1_Init+0x9c>)
 800043e:	f004 fb5f 	bl	8004b00 <HAL_TIMEx_MasterConfigSynchronization>
 8000442:	4603      	mov	r3, r0
 8000444:	2b00      	cmp	r3, #0
 8000446:	d001      	beq.n	800044c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000448:	f000 fbd4 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800044c:	bf00      	nop
 800044e:	3720      	adds	r7, #32
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	20001dc8 	.word	0x20001dc8
 8000458:	40012c00 	.word	0x40012c00

0800045c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b08c      	sub	sp, #48	; 0x30
 8000460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000462:	f107 030c 	add.w	r3, r7, #12
 8000466:	2224      	movs	r2, #36	; 0x24
 8000468:	2100      	movs	r1, #0
 800046a:	4618      	mov	r0, r3
 800046c:	f00a fef6 	bl	800b25c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000470:	463b      	mov	r3, r7
 8000472:	2200      	movs	r2, #0
 8000474:	601a      	str	r2, [r3, #0]
 8000476:	605a      	str	r2, [r3, #4]
 8000478:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800047a:	4b21      	ldr	r3, [pc, #132]	; (8000500 <MX_TIM2_Init+0xa4>)
 800047c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000480:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000482:	4b1f      	ldr	r3, [pc, #124]	; (8000500 <MX_TIM2_Init+0xa4>)
 8000484:	2200      	movs	r2, #0
 8000486:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000488:	4b1d      	ldr	r3, [pc, #116]	; (8000500 <MX_TIM2_Init+0xa4>)
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 33888;
 800048e:	4b1c      	ldr	r3, [pc, #112]	; (8000500 <MX_TIM2_Init+0xa4>)
 8000490:	f248 4260 	movw	r2, #33888	; 0x8460
 8000494:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000496:	4b1a      	ldr	r3, [pc, #104]	; (8000500 <MX_TIM2_Init+0xa4>)
 8000498:	2200      	movs	r2, #0
 800049a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800049c:	4b18      	ldr	r3, [pc, #96]	; (8000500 <MX_TIM2_Init+0xa4>)
 800049e:	2280      	movs	r2, #128	; 0x80
 80004a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80004a2:	2303      	movs	r3, #3
 80004a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80004a6:	2300      	movs	r3, #0
 80004a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80004aa:	2301      	movs	r3, #1
 80004ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80004ae:	2300      	movs	r3, #0
 80004b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80004b2:	2300      	movs	r3, #0
 80004b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80004b6:	2300      	movs	r3, #0
 80004b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80004ba:	2301      	movs	r3, #1
 80004bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80004be:	2300      	movs	r3, #0
 80004c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80004c2:	2300      	movs	r3, #0
 80004c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80004c6:	f107 030c 	add.w	r3, r7, #12
 80004ca:	4619      	mov	r1, r3
 80004cc:	480c      	ldr	r0, [pc, #48]	; (8000500 <MX_TIM2_Init+0xa4>)
 80004ce:	f003 fe7b 	bl	80041c8 <HAL_TIM_Encoder_Init>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80004d8:	f000 fb8c 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004dc:	2300      	movs	r3, #0
 80004de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004e4:	463b      	mov	r3, r7
 80004e6:	4619      	mov	r1, r3
 80004e8:	4805      	ldr	r0, [pc, #20]	; (8000500 <MX_TIM2_Init+0xa4>)
 80004ea:	f004 fb09 	bl	8004b00 <HAL_TIMEx_MasterConfigSynchronization>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80004f4:	f000 fb7e 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004f8:	bf00      	nop
 80004fa:	3730      	adds	r7, #48	; 0x30
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	20001e20 	.word	0x20001e20

08000504 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b08c      	sub	sp, #48	; 0x30
 8000508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800050a:	f107 030c 	add.w	r3, r7, #12
 800050e:	2224      	movs	r2, #36	; 0x24
 8000510:	2100      	movs	r1, #0
 8000512:	4618      	mov	r0, r3
 8000514:	f00a fea2 	bl	800b25c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000518:	463b      	mov	r3, r7
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000522:	4b21      	ldr	r3, [pc, #132]	; (80005a8 <MX_TIM3_Init+0xa4>)
 8000524:	4a21      	ldr	r2, [pc, #132]	; (80005ac <MX_TIM3_Init+0xa8>)
 8000526:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000528:	4b1f      	ldr	r3, [pc, #124]	; (80005a8 <MX_TIM3_Init+0xa4>)
 800052a:	2200      	movs	r2, #0
 800052c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800052e:	4b1e      	ldr	r3, [pc, #120]	; (80005a8 <MX_TIM3_Init+0xa4>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000534:	4b1c      	ldr	r3, [pc, #112]	; (80005a8 <MX_TIM3_Init+0xa4>)
 8000536:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800053a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800053c:	4b1a      	ldr	r3, [pc, #104]	; (80005a8 <MX_TIM3_Init+0xa4>)
 800053e:	2200      	movs	r2, #0
 8000540:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000542:	4b19      	ldr	r3, [pc, #100]	; (80005a8 <MX_TIM3_Init+0xa4>)
 8000544:	2200      	movs	r2, #0
 8000546:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000548:	2301      	movs	r3, #1
 800054a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800054c:	2300      	movs	r3, #0
 800054e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000550:	2301      	movs	r3, #1
 8000552:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000554:	2300      	movs	r3, #0
 8000556:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000558:	2300      	movs	r3, #0
 800055a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800055c:	2300      	movs	r3, #0
 800055e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000560:	2301      	movs	r3, #1
 8000562:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000564:	2300      	movs	r3, #0
 8000566:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000568:	2300      	movs	r3, #0
 800056a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800056c:	f107 030c 	add.w	r3, r7, #12
 8000570:	4619      	mov	r1, r3
 8000572:	480d      	ldr	r0, [pc, #52]	; (80005a8 <MX_TIM3_Init+0xa4>)
 8000574:	f003 fe28 	bl	80041c8 <HAL_TIM_Encoder_Init>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800057e:	f000 fb39 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000582:	2300      	movs	r3, #0
 8000584:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800058a:	463b      	mov	r3, r7
 800058c:	4619      	mov	r1, r3
 800058e:	4806      	ldr	r0, [pc, #24]	; (80005a8 <MX_TIM3_Init+0xa4>)
 8000590:	f004 fab6 	bl	8004b00 <HAL_TIMEx_MasterConfigSynchronization>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800059a:	f000 fb2b 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800059e:	bf00      	nop
 80005a0:	3730      	adds	r7, #48	; 0x30
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20001d60 	.word	0x20001d60
 80005ac:	40000400 	.word	0x40000400

080005b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08c      	sub	sp, #48	; 0x30
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80005b6:	f107 030c 	add.w	r3, r7, #12
 80005ba:	2224      	movs	r2, #36	; 0x24
 80005bc:	2100      	movs	r1, #0
 80005be:	4618      	mov	r0, r3
 80005c0:	f00a fe4c 	bl	800b25c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c4:	463b      	mov	r3, r7
 80005c6:	2200      	movs	r2, #0
 80005c8:	601a      	str	r2, [r3, #0]
 80005ca:	605a      	str	r2, [r3, #4]
 80005cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80005ce:	4b21      	ldr	r3, [pc, #132]	; (8000654 <MX_TIM5_Init+0xa4>)
 80005d0:	4a21      	ldr	r2, [pc, #132]	; (8000658 <MX_TIM5_Init+0xa8>)
 80005d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	; (8000654 <MX_TIM5_Init+0xa4>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005da:	4b1e      	ldr	r3, [pc, #120]	; (8000654 <MX_TIM5_Init+0xa4>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33888;
 80005e0:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <MX_TIM5_Init+0xa4>)
 80005e2:	f248 4260 	movw	r2, #33888	; 0x8460
 80005e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	; (8000654 <MX_TIM5_Init+0xa4>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005ee:	4b19      	ldr	r3, [pc, #100]	; (8000654 <MX_TIM5_Init+0xa4>)
 80005f0:	2280      	movs	r2, #128	; 0x80
 80005f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80005f4:	2303      	movs	r3, #3
 80005f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80005f8:	2300      	movs	r3, #0
 80005fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80005fc:	2301      	movs	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000604:	2300      	movs	r3, #0
 8000606:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000608:	2300      	movs	r3, #0
 800060a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800060c:	2301      	movs	r3, #1
 800060e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000610:	2300      	movs	r3, #0
 8000612:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8000618:	f107 030c 	add.w	r3, r7, #12
 800061c:	4619      	mov	r1, r3
 800061e:	480d      	ldr	r0, [pc, #52]	; (8000654 <MX_TIM5_Init+0xa4>)
 8000620:	f003 fdd2 	bl	80041c8 <HAL_TIM_Encoder_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800062a:	f000 fae3 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800062e:	2300      	movs	r3, #0
 8000630:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000632:	2300      	movs	r3, #0
 8000634:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000636:	463b      	mov	r3, r7
 8000638:	4619      	mov	r1, r3
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <MX_TIM5_Init+0xa4>)
 800063c:	f004 fa60 	bl	8004b00 <HAL_TIMEx_MasterConfigSynchronization>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8000646:	f000 fad5 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800064a:	bf00      	nop
 800064c:	3730      	adds	r7, #48	; 0x30
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20001d14 	.word	0x20001d14
 8000658:	40000c00 	.word	0x40000c00

0800065c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08c      	sub	sp, #48	; 0x30
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	2224      	movs	r2, #36	; 0x24
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f00a fdf6 	bl	800b25c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000670:	463b      	mov	r3, r7
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
 8000676:	605a      	str	r2, [r3, #4]
 8000678:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800067a:	4b23      	ldr	r3, [pc, #140]	; (8000708 <MX_TIM8_Init+0xac>)
 800067c:	4a23      	ldr	r2, [pc, #140]	; (800070c <MX_TIM8_Init+0xb0>)
 800067e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000680:	4b21      	ldr	r3, [pc, #132]	; (8000708 <MX_TIM8_Init+0xac>)
 8000682:	2200      	movs	r2, #0
 8000684:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000686:	4b20      	ldr	r3, [pc, #128]	; (8000708 <MX_TIM8_Init+0xac>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800068c:	4b1e      	ldr	r3, [pc, #120]	; (8000708 <MX_TIM8_Init+0xac>)
 800068e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000692:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000694:	4b1c      	ldr	r3, [pc, #112]	; (8000708 <MX_TIM8_Init+0xac>)
 8000696:	2200      	movs	r2, #0
 8000698:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800069a:	4b1b      	ldr	r3, [pc, #108]	; (8000708 <MX_TIM8_Init+0xac>)
 800069c:	2200      	movs	r2, #0
 800069e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006a0:	4b19      	ldr	r3, [pc, #100]	; (8000708 <MX_TIM8_Init+0xac>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80006a6:	2301      	movs	r3, #1
 80006a8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80006ae:	2301      	movs	r3, #1
 80006b0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80006ba:	2300      	movs	r3, #0
 80006bc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80006be:	2301      	movs	r3, #1
 80006c0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80006ca:	f107 030c 	add.w	r3, r7, #12
 80006ce:	4619      	mov	r1, r3
 80006d0:	480d      	ldr	r0, [pc, #52]	; (8000708 <MX_TIM8_Init+0xac>)
 80006d2:	f003 fd79 	bl	80041c8 <HAL_TIM_Encoder_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80006dc:	f000 fa8a 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006e0:	2300      	movs	r3, #0
 80006e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80006e4:	2300      	movs	r3, #0
 80006e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80006ec:	463b      	mov	r3, r7
 80006ee:	4619      	mov	r1, r3
 80006f0:	4805      	ldr	r0, [pc, #20]	; (8000708 <MX_TIM8_Init+0xac>)
 80006f2:	f004 fa05 	bl	8004b00 <HAL_TIMEx_MasterConfigSynchronization>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80006fc:	f000 fa7a 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	3730      	adds	r7, #48	; 0x30
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20001cc0 	.word	0x20001cc0
 800070c:	40013400 	.word	0x40013400

08000710 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08c      	sub	sp, #48	; 0x30
 8000714:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000726:	4b76      	ldr	r3, [pc, #472]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072a:	4a75      	ldr	r2, [pc, #468]	; (8000900 <MX_GPIO_Init+0x1f0>)
 800072c:	f043 0310 	orr.w	r3, r3, #16
 8000730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000732:	4b73      	ldr	r3, [pc, #460]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000736:	f003 0310 	and.w	r3, r3, #16
 800073a:	61bb      	str	r3, [r7, #24]
 800073c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073e:	4b70      	ldr	r3, [pc, #448]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000742:	4a6f      	ldr	r2, [pc, #444]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800074a:	4b6d      	ldr	r3, [pc, #436]	; (8000900 <MX_GPIO_Init+0x1f0>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000752:	617b      	str	r3, [r7, #20]
 8000754:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000756:	4b6a      	ldr	r3, [pc, #424]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075a:	4a69      	ldr	r2, [pc, #420]	; (8000900 <MX_GPIO_Init+0x1f0>)
 800075c:	f043 0301 	orr.w	r3, r3, #1
 8000760:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000762:	4b67      	ldr	r3, [pc, #412]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	613b      	str	r3, [r7, #16]
 800076c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076e:	4b64      	ldr	r3, [pc, #400]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	4a63      	ldr	r2, [pc, #396]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000774:	f043 0302 	orr.w	r3, r3, #2
 8000778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800077a:	4b61      	ldr	r3, [pc, #388]	; (8000900 <MX_GPIO_Init+0x1f0>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077e:	f003 0302 	and.w	r3, r3, #2
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	4b5e      	ldr	r3, [pc, #376]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078a:	4a5d      	ldr	r2, [pc, #372]	; (8000900 <MX_GPIO_Init+0x1f0>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000792:	4b5b      	ldr	r3, [pc, #364]	; (8000900 <MX_GPIO_Init+0x1f0>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079e:	4b58      	ldr	r3, [pc, #352]	; (8000900 <MX_GPIO_Init+0x1f0>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	4a57      	ldr	r2, [pc, #348]	; (8000900 <MX_GPIO_Init+0x1f0>)
 80007a4:	f043 0308 	orr.w	r3, r3, #8
 80007a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007aa:	4b55      	ldr	r3, [pc, #340]	; (8000900 <MX_GPIO_Init+0x1f0>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	f003 0308 	and.w	r3, r3, #8
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XCLK_GPIO_Port, XCLK_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2104      	movs	r1, #4
 80007ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007be:	f001 f841 	bl	8001844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2104      	movs	r1, #4
 80007c6:	484f      	ldr	r0, [pc, #316]	; (8000904 <MX_GPIO_Init+0x1f4>)
 80007c8:	f001 f83c 	bl	8001844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, GPIO_PIN_RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007d2:	484d      	ldr	r0, [pc, #308]	; (8000908 <MX_GPIO_Init+0x1f8>)
 80007d4:	f001 f836 	bl	8001844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(YCLK_GPIO_Port, YCLK_Pin, GPIO_PIN_RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	2101      	movs	r1, #1
 80007dc:	484b      	ldr	r0, [pc, #300]	; (800090c <MX_GPIO_Init+0x1fc>)
 80007de:	f001 f831 	bl	8001844 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : XCLK_Pin */
  GPIO_InitStruct.Pin = XCLK_Pin;
 80007e2:	2304      	movs	r3, #4
 80007e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e6:	2301      	movs	r3, #1
 80007e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ee:	2303      	movs	r3, #3
 80007f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XCLK_GPIO_Port, &GPIO_InitStruct);
 80007f2:	f107 031c 	add.w	r3, r7, #28
 80007f6:	4619      	mov	r1, r3
 80007f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007fc:	f000 fe60 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_UP_Pin */
  GPIO_InitStruct.Pin = JOY_UP_Pin;
 8000800:	2308      	movs	r3, #8
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000804:	2300      	movs	r3, #0
 8000806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000808:	2302      	movs	r3, #2
 800080a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(JOY_UP_GPIO_Port, &GPIO_InitStruct);
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	4619      	mov	r1, r3
 8000812:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000816:	f000 fe53 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : XDIR_Pin */
  GPIO_InitStruct.Pin = XDIR_Pin;
 800081a:	2304      	movs	r3, #4
 800081c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081e:	2301      	movs	r3, #1
 8000820:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	2300      	movs	r3, #0
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000826:	2303      	movs	r3, #3
 8000828:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XDIR_GPIO_Port, &GPIO_InitStruct);
 800082a:	f107 031c 	add.w	r3, r7, #28
 800082e:	4619      	mov	r1, r3
 8000830:	4834      	ldr	r0, [pc, #208]	; (8000904 <MX_GPIO_Init+0x1f4>)
 8000832:	f000 fe45 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : YDIR_Pin */
  GPIO_InitStruct.Pin = YDIR_Pin;
 8000836:	f44f 7380 	mov.w	r3, #256	; 0x100
 800083a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083c:	2301      	movs	r3, #1
 800083e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000844:	2303      	movs	r3, #3
 8000846:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(YDIR_GPIO_Port, &GPIO_InitStruct);
 8000848:	f107 031c 	add.w	r3, r7, #28
 800084c:	4619      	mov	r1, r3
 800084e:	482e      	ldr	r0, [pc, #184]	; (8000908 <MX_GPIO_Init+0x1f8>)
 8000850:	f000 fe36 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Z__Pin Z_E11_Pin Y__Pin Y_E13_Pin */
  GPIO_InitStruct.Pin = Z__Pin|Z_E11_Pin|Y__Pin|Y_E13_Pin;
 8000854:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800085a:	4b2d      	ldr	r3, [pc, #180]	; (8000910 <MX_GPIO_Init+0x200>)
 800085c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	4827      	ldr	r0, [pc, #156]	; (8000908 <MX_GPIO_Init+0x1f8>)
 800086a:	f000 fe29 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : X__Pin */
  GPIO_InitStruct.Pin = X__Pin;
 800086e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000872:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000874:	4b27      	ldr	r3, [pc, #156]	; (8000914 <MX_GPIO_Init+0x204>)
 8000876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(X__GPIO_Port, &GPIO_InitStruct);
 800087c:	f107 031c 	add.w	r3, r7, #28
 8000880:	4619      	mov	r1, r3
 8000882:	4821      	ldr	r0, [pc, #132]	; (8000908 <MX_GPIO_Init+0x1f8>)
 8000884:	f000 fe1c 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : X_E15_Pin */
  GPIO_InitStruct.Pin = X_E15_Pin;
 8000888:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000892:	2302      	movs	r3, #2
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(X_E15_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	481a      	ldr	r0, [pc, #104]	; (8000908 <MX_GPIO_Init+0x1f8>)
 800089e:	f000 fe0f 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : YCLK_Pin */
  GPIO_InitStruct.Pin = YCLK_Pin;
 80008a2:	2301      	movs	r3, #1
 80008a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ae:	2303      	movs	r3, #3
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(YCLK_GPIO_Port, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	4814      	ldr	r0, [pc, #80]	; (800090c <MX_GPIO_Init+0x1fc>)
 80008ba:	f000 fe01 	bl	80014c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008be:	23c0      	movs	r3, #192	; 0xc0
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2300      	movs	r3, #0
 80008cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80008ce:	2302      	movs	r3, #2
 80008d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	480a      	ldr	r0, [pc, #40]	; (8000904 <MX_GPIO_Init+0x1f4>)
 80008da:	f000 fdf1 	bl	80014c0 <HAL_GPIO_Init>

  /**/
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 80008de:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80008e2:	f000 fff9 	bl	80018d8 <HAL_I2CEx_EnableFastModePlus>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2105      	movs	r1, #5
 80008ea:	2028      	movs	r0, #40	; 0x28
 80008ec:	f000 fdb1 	bl	8001452 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008f0:	2028      	movs	r0, #40	; 0x28
 80008f2:	f000 fdca 	bl	800148a <HAL_NVIC_EnableIRQ>

}
 80008f6:	bf00      	nop
 80008f8:	3730      	adds	r7, #48	; 0x30
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000
 8000904:	48000400 	.word	0x48000400
 8000908:	48001000 	.word	0x48001000
 800090c:	48000c00 	.word	0x48000c00
 8000910:	10310000 	.word	0x10310000
 8000914:	10110000 	.word	0x10110000

08000918 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]

		}



	if(htim->Instance == htim2.Instance){
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	429a      	cmp	r2, r3
 800092a:	d115      	bne.n	8000958 <HAL_TIM_PeriodElapsedCallback+0x40>

		 cnt=__HAL_TIM_GET_COUNTER(&htim5)-750000;
 800092c:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000932:	f5a3 2337 	sub.w	r3, r3, #749568	; 0xb7000
 8000936:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800093a:	461a      	mov	r2, r3
 800093c:	4b0b      	ldr	r3, [pc, #44]	; (800096c <HAL_TIM_PeriodElapsedCallback+0x54>)
 800093e:	601a      	str	r2, [r3, #0]
//		 	  laps--;
//		   }
//
//		   cnt_old=TIM5->CNT;

			 			 			feedback=(laps*htim5.Init.Period)+cnt;
 8000940:	4b09      	ldr	r3, [pc, #36]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	4a0a      	ldr	r2, [pc, #40]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000946:	6812      	ldr	r2, [r2, #0]
 8000948:	fb02 f303 	mul.w	r3, r2, r3
 800094c:	4a07      	ldr	r2, [pc, #28]	; (800096c <HAL_TIM_PeriodElapsedCallback+0x54>)
 800094e:	6812      	ldr	r2, [r2, #0]
 8000950:	4413      	add	r3, r2
 8000952:	461a      	mov	r2, r3
 8000954:	4b07      	ldr	r3, [pc, #28]	; (8000974 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000956:	601a      	str	r2, [r3, #0]
	}

}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	20001e20 	.word	0x20001e20
 8000968:	20001d14 	.word	0x20001d14
 800096c:	20001d0c 	.word	0x20001d0c
 8000970:	200001bc 	.word	0x200001bc
 8000974:	20001dc0 	.word	0x20001dc0

08000978 <CDC_ReceiveCallback>:
//	  laps--;
//  }
//  cnt_old=TIM5->CNT;

void CDC_ReceiveCallback(uint8_t *buf, uint32_t len)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	6039      	str	r1, [r7, #0]

	  int8_t opbuff[4];

	  if(buf[0]== '0')
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	2b30      	cmp	r3, #48	; 0x30
 8000988:	d12d      	bne.n	80009e6 <CDC_ReceiveCallback+0x6e>
	  {
	  *(int32_t*)&(opbuff[0]) = TIM5->CNT;
 800098a:	4b20      	ldr	r3, [pc, #128]	; (8000a0c <CDC_ReceiveCallback+0x94>)
 800098c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800098e:	f107 030c 	add.w	r3, r7, #12
 8000992:	601a      	str	r2, [r3, #0]

	  opbuff[3] =(Xpos<<0)	+	(Xneg<<1)	+	(Ypos<<2)	+	(Yneg<<3)	+ 	(Zpos<<4)	+	(Zneg<<5);
 8000994:	4b1e      	ldr	r3, [pc, #120]	; (8000a10 <CDC_ReceiveCallback+0x98>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	b2da      	uxtb	r2, r3
 800099c:	4b1d      	ldr	r3, [pc, #116]	; (8000a14 <CDC_ReceiveCallback+0x9c>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	4413      	add	r3, r2
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	4b1c      	ldr	r3, [pc, #112]	; (8000a18 <CDC_ReceiveCallback+0xa0>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	4413      	add	r3, r2
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	4b1a      	ldr	r3, [pc, #104]	; (8000a1c <CDC_ReceiveCallback+0xa4>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	00db      	lsls	r3, r3, #3
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	4413      	add	r3, r2
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <CDC_ReceiveCallback+0xa8>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	011b      	lsls	r3, r3, #4
 80009c2:	b2db      	uxtb	r3, r3
 80009c4:	4413      	add	r3, r2
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b16      	ldr	r3, [pc, #88]	; (8000a24 <CDC_ReceiveCallback+0xac>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	015b      	lsls	r3, r3, #5
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	4413      	add	r3, r2
 80009d2:	b2db      	uxtb	r3, r3
 80009d4:	b25b      	sxtb	r3, r3
 80009d6:	73fb      	strb	r3, [r7, #15]


	  CDC_Transmit_FS(&opbuff[0], sizeof(int32_t));
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	2104      	movs	r1, #4
 80009de:	4618      	mov	r0, r3
 80009e0:	f009 fe98 	bl	800a714 <CDC_Transmit_FS>
		  opbuff[1]=0xFF;
		  opbuff[2]=0xFF;
		  opbuff[3]=0xFF;
		  CDC_Transmit_FS(&opbuff[0], sizeof(int32_t));
	  }
}
 80009e4:	e00d      	b.n	8000a02 <CDC_ReceiveCallback+0x8a>
		  opbuff[0]=0xFF;
 80009e6:	23ff      	movs	r3, #255	; 0xff
 80009e8:	733b      	strb	r3, [r7, #12]
		  opbuff[1]=0xFF;
 80009ea:	23ff      	movs	r3, #255	; 0xff
 80009ec:	737b      	strb	r3, [r7, #13]
		  opbuff[2]=0xFF;
 80009ee:	23ff      	movs	r3, #255	; 0xff
 80009f0:	73bb      	strb	r3, [r7, #14]
		  opbuff[3]=0xFF;
 80009f2:	23ff      	movs	r3, #255	; 0xff
 80009f4:	73fb      	strb	r3, [r7, #15]
		  CDC_Transmit_FS(&opbuff[0], sizeof(int32_t));
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	2104      	movs	r1, #4
 80009fc:	4618      	mov	r0, r3
 80009fe:	f009 fe89 	bl	800a714 <CDC_Transmit_FS>
}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40000c00 	.word	0x40000c00
 8000a10:	20001db0 	.word	0x20001db0
 8000a14:	20001e14 	.word	0x20001e14
 8000a18:	20001d10 	.word	0x20001d10
 8000a1c:	20001db8 	.word	0x20001db8
 8000a20:	20001e6c 	.word	0x20001e6c
 8000a24:	20001cbc 	.word	0x20001cbc

08000a28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000a30:	f009 fd5c 	bl	800a4ec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15)==GPIO_PIN_RESET){
 8000a34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a38:	484e      	ldr	r0, [pc, #312]	; (8000b74 <StartDefaultTask+0x14c>)
 8000a3a:	f000 feeb 	bl	8001814 <HAL_GPIO_ReadPin>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d103      	bne.n	8000a4c <StartDefaultTask+0x24>
		  	  Xpos=0;
 8000a44:	4b4c      	ldr	r3, [pc, #304]	; (8000b78 <StartDefaultTask+0x150>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	701a      	strb	r2, [r3, #0]
 8000a4a:	e002      	b.n	8000a52 <StartDefaultTask+0x2a>
	 	  }
	 	  else {
	 		  Xpos=1;
 8000a4c:	4b4a      	ldr	r3, [pc, #296]	; (8000b78 <StartDefaultTask+0x150>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	701a      	strb	r2, [r3, #0]
	 	  }
	 	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_14)==GPIO_PIN_RESET){
 8000a52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a56:	4847      	ldr	r0, [pc, #284]	; (8000b74 <StartDefaultTask+0x14c>)
 8000a58:	f000 fedc 	bl	8001814 <HAL_GPIO_ReadPin>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d103      	bne.n	8000a6a <StartDefaultTask+0x42>
	 		  Xneg=0;
 8000a62:	4b46      	ldr	r3, [pc, #280]	; (8000b7c <StartDefaultTask+0x154>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]
 8000a68:	e002      	b.n	8000a70 <StartDefaultTask+0x48>
	 	  }
	 	  else  {
	 		  Xneg=1;
 8000a6a:	4b44      	ldr	r3, [pc, #272]	; (8000b7c <StartDefaultTask+0x154>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	701a      	strb	r2, [r3, #0]
	 	  }
		  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_13)==GPIO_PIN_RESET){
 8000a70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a74:	483f      	ldr	r0, [pc, #252]	; (8000b74 <StartDefaultTask+0x14c>)
 8000a76:	f000 fecd 	bl	8001814 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d103      	bne.n	8000a88 <StartDefaultTask+0x60>
			  Ypos=0;
 8000a80:	4b3f      	ldr	r3, [pc, #252]	; (8000b80 <StartDefaultTask+0x158>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]
 8000a86:	e002      	b.n	8000a8e <StartDefaultTask+0x66>
		 	  }
		 	  else {
		 	 Ypos=1;
 8000a88:	4b3d      	ldr	r3, [pc, #244]	; (8000b80 <StartDefaultTask+0x158>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]
		 	  }
	 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12)==GPIO_PIN_RESET){
 8000a8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a92:	4838      	ldr	r0, [pc, #224]	; (8000b74 <StartDefaultTask+0x14c>)
 8000a94:	f000 febe 	bl	8001814 <HAL_GPIO_ReadPin>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d103      	bne.n	8000aa6 <StartDefaultTask+0x7e>
		 	 Yneg=0;
 8000a9e:	4b39      	ldr	r3, [pc, #228]	; (8000b84 <StartDefaultTask+0x15c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
 8000aa4:	e002      	b.n	8000aac <StartDefaultTask+0x84>
		 	  }
		 	  else  {
		 	 Yneg=1;
 8000aa6:	4b37      	ldr	r3, [pc, #220]	; (8000b84 <StartDefaultTask+0x15c>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	701a      	strb	r2, [r3, #0]
		 	  }

	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_10)==GPIO_PIN_RESET){
 8000aac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab0:	4830      	ldr	r0, [pc, #192]	; (8000b74 <StartDefaultTask+0x14c>)
 8000ab2:	f000 feaf 	bl	8001814 <HAL_GPIO_ReadPin>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d103      	bne.n	8000ac4 <StartDefaultTask+0x9c>
		  	 Zpos=0;
 8000abc:	4b32      	ldr	r3, [pc, #200]	; (8000b88 <StartDefaultTask+0x160>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
 8000ac2:	e002      	b.n	8000aca <StartDefaultTask+0xa2>
	 	  }
	 	  else {
	 		 Zpos=1;
 8000ac4:	4b30      	ldr	r3, [pc, #192]	; (8000b88 <StartDefaultTask+0x160>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	701a      	strb	r2, [r3, #0]
	 	  }

	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_11)==GPIO_PIN_RESET){
 8000aca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ace:	4829      	ldr	r0, [pc, #164]	; (8000b74 <StartDefaultTask+0x14c>)
 8000ad0:	f000 fea0 	bl	8001814 <HAL_GPIO_ReadPin>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d103      	bne.n	8000ae2 <StartDefaultTask+0xba>
		  	  Zneg=0;
 8000ada:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <StartDefaultTask+0x164>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	e002      	b.n	8000ae8 <StartDefaultTask+0xc0>
	 	  }
	 	  else  {
	 		 Zneg=1;
 8000ae2:	4b2a      	ldr	r3, [pc, #168]	; (8000b8c <StartDefaultTask+0x164>)
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	701a      	strb	r2, [r3, #0]
	 	  }


	 	  if(highMode>1) {
 8000ae8:	4b29      	ldr	r3, [pc, #164]	; (8000b90 <StartDefaultTask+0x168>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	dd0f      	ble.n	8000b10 <StartDefaultTask+0xe8>
		 	    xSpeed = 250U;
 8000af0:	4b28      	ldr	r3, [pc, #160]	; (8000b94 <StartDefaultTask+0x16c>)
 8000af2:	22fa      	movs	r2, #250	; 0xfa
 8000af4:	701a      	strb	r2, [r3, #0]
		       ySpeed = 250U;
 8000af6:	4b28      	ldr	r3, [pc, #160]	; (8000b98 <StartDefaultTask+0x170>)
 8000af8:	22fa      	movs	r2, #250	; 0xfa
 8000afa:	701a      	strb	r2, [r3, #0]
		       xSen = 2U;
 8000afc:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <StartDefaultTask+0x174>)
 8000afe:	2202      	movs	r2, #2
 8000b00:	701a      	strb	r2, [r3, #0]
		       ySen = 2U;
 8000b02:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <StartDefaultTask+0x178>)
 8000b04:	2202      	movs	r2, #2
 8000b06:	701a      	strb	r2, [r3, #0]
		       highMode = 1;
 8000b08:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <StartDefaultTask+0x168>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	e012      	b.n	8000b36 <StartDefaultTask+0x10e>
	 	  }else if (highMode < 1) {
 8000b10:	4b1f      	ldr	r3, [pc, #124]	; (8000b90 <StartDefaultTask+0x168>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	dc0e      	bgt.n	8000b36 <StartDefaultTask+0x10e>


	 	    xSpeed = 50U;
 8000b18:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <StartDefaultTask+0x16c>)
 8000b1a:	2232      	movs	r2, #50	; 0x32
 8000b1c:	701a      	strb	r2, [r3, #0]
	 	    ySpeed = 50U;
 8000b1e:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <StartDefaultTask+0x170>)
 8000b20:	2232      	movs	r2, #50	; 0x32
 8000b22:	701a      	strb	r2, [r3, #0]
	 	    xSen = 10U;
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <StartDefaultTask+0x174>)
 8000b26:	220a      	movs	r2, #10
 8000b28:	701a      	strb	r2, [r3, #0]
	 	    ySen = 10U;
 8000b2a:	4b1d      	ldr	r3, [pc, #116]	; (8000ba0 <StartDefaultTask+0x178>)
 8000b2c:	220a      	movs	r2, #10
 8000b2e:	701a      	strb	r2, [r3, #0]
	 	    highMode = 1;
 8000b30:	4b17      	ldr	r3, [pc, #92]	; (8000b90 <StartDefaultTask+0x168>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	601a      	str	r2, [r3, #0]
	 	  }

	 	  if(HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin) == GPIO_PIN_SET)
 8000b36:	2108      	movs	r1, #8
 8000b38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b3c:	f000 fe6a 	bl	8001814 <HAL_GPIO_ReadPin>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d104      	bne.n	8000b50 <StartDefaultTask+0x128>
	 	      {
	 	  	    xPul = -(xSen);
 8000b46:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <StartDefaultTask+0x174>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	425b      	negs	r3, r3
 8000b4c:	4a15      	ldr	r2, [pc, #84]	; (8000ba4 <StartDefaultTask+0x17c>)
 8000b4e:	6013      	str	r3, [r2, #0]
	 	      }
//	 	  else if (HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin) == GPIO_PIN_SET)
//	 	      {
//	 	        xPul = (xSen);
//	 	      }
	 	  if (HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin) == GPIO_PIN_SET)
 8000b50:	2108      	movs	r1, #8
 8000b52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b56:	f000 fe5d 	bl	8001814 <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d104      	bne.n	8000b6a <StartDefaultTask+0x142>
	 	  {
	 		  yPul = ySen;
 8000b60:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <StartDefaultTask+0x178>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	461a      	mov	r2, r3
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <StartDefaultTask+0x180>)
 8000b68:	601a      	str	r2, [r3, #0]
	 	  }
//	 	  else if (HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin) == GPIO_PIN_SET)
//	 	  {
//	 		  yPul = -ySen;
//	 	  }
    osDelay(1);
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	f007 f84c 	bl	8007c08 <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_15)==GPIO_PIN_RESET){
 8000b70:	e760      	b.n	8000a34 <StartDefaultTask+0xc>
 8000b72:	bf00      	nop
 8000b74:	48001000 	.word	0x48001000
 8000b78:	20001e14 	.word	0x20001e14
 8000b7c:	20001db0 	.word	0x20001db0
 8000b80:	20001d10 	.word	0x20001d10
 8000b84:	20001db8 	.word	0x20001db8
 8000b88:	20001e6c 	.word	0x20001e6c
 8000b8c:	20001cbc 	.word	0x20001cbc
 8000b90:	200001c0 	.word	0x200001c0
 8000b94:	20001e74 	.word	0x20001e74
 8000b98:	20001e7c 	.word	0x20001e7c
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	20000001 	.word	0x20000001
 8000ba4:	20001e70 	.word	0x20001e70
 8000ba8:	20001e78 	.word	0x20001e78

08000bac <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  tim2Cnt=__HAL_TIM_GET_COUNTER(&htim2);
 8000bb4:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <StartTask02+0x28>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <StartTask02+0x2c>)
 8000bbe:	601a      	str	r2, [r3, #0]
	  tim5Cnt=__HAL_TIM_GET_COUNTER(&htim5);
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <StartTask02+0x30>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <StartTask02+0x34>)
 8000bca:	601a      	str	r2, [r3, #0]
    osDelay(1);
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f007 f81b 	bl	8007c08 <osDelay>
	  tim2Cnt=__HAL_TIM_GET_COUNTER(&htim2);
 8000bd2:	e7ef      	b.n	8000bb4 <StartTask02+0x8>
 8000bd4:	20001e20 	.word	0x20001e20
 8000bd8:	20001dac 	.word	0x20001dac
 8000bdc:	20001d14 	.word	0x20001d14
 8000be0:	20001e18 	.word	0x20001e18

08000be4 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000bec:	2001      	movs	r0, #1
 8000bee:	f007 f80b 	bl	8007c08 <osDelay>
 8000bf2:	e7fb      	b.n	8000bec <StartTask03+0x8>

08000bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf8:	b672      	cpsid	i
}
 8000bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <Error_Handler+0x8>
	...

08000c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6613      	str	r3, [r2, #96]	; 0x60
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c22:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c28:	6593      	str	r3, [r2, #88]	; 0x58
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	210f      	movs	r1, #15
 8000c3a:	f06f 0001 	mvn.w	r0, #1
 8000c3e:	f000 fc08 	bl	8001452 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000

08000c50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a15      	ldr	r2, [pc, #84]	; (8000cb4 <HAL_TIM_Base_MspInit+0x64>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d123      	bne.n	8000caa <HAL_TIM_Base_MspInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_TIM_Base_MspInit+0x68>)
 8000c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c66:	4a14      	ldr	r2, [pc, #80]	; (8000cb8 <HAL_TIM_Base_MspInit+0x68>)
 8000c68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000c6e:	4b12      	ldr	r3, [pc, #72]	; (8000cb8 <HAL_TIM_Base_MspInit+0x68>)
 8000c70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2105      	movs	r1, #5
 8000c7e:	2018      	movs	r0, #24
 8000c80:	f000 fbe7 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000c84:	2018      	movs	r0, #24
 8000c86:	f000 fc00 	bl	800148a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2105      	movs	r1, #5
 8000c8e:	2019      	movs	r0, #25
 8000c90:	f000 fbdf 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000c94:	2019      	movs	r0, #25
 8000c96:	f000 fbf8 	bl	800148a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2105      	movs	r1, #5
 8000c9e:	201a      	movs	r0, #26
 8000ca0:	f000 fbd7 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000ca4:	201a      	movs	r0, #26
 8000ca6:	f000 fbf0 	bl	800148a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40012c00 	.word	0x40012c00
 8000cb8:	40021000 	.word	0x40021000

08000cbc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b090      	sub	sp, #64	; 0x40
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cdc:	d14d      	bne.n	8000d7a <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cde:	4b6e      	ldr	r3, [pc, #440]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ce2:	4a6d      	ldr	r2, [pc, #436]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6593      	str	r3, [r2, #88]	; 0x58
 8000cea:	4b6b      	ldr	r3, [pc, #428]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b68      	ldr	r3, [pc, #416]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfa:	4a67      	ldr	r2, [pc, #412]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d02:	4b65      	ldr	r3, [pc, #404]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8000d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d0e:	4b62      	ldr	r3, [pc, #392]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d12:	4a61      	ldr	r2, [pc, #388]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d14:	f043 0302 	orr.w	r3, r3, #2
 8000d18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d1a:	4b5f      	ldr	r3, [pc, #380]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	623b      	str	r3, [r7, #32]
 8000d24:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d26:	2320      	movs	r3, #32
 8000d28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d36:	2301      	movs	r3, #1
 8000d38:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d3e:	4619      	mov	r1, r3
 8000d40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d44:	f000 fbbc 	bl	80014c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d48:	2308      	movs	r3, #8
 8000d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d60:	4619      	mov	r1, r3
 8000d62:	484e      	ldr	r0, [pc, #312]	; (8000e9c <HAL_TIM_Encoder_MspInit+0x1e0>)
 8000d64:	f000 fbac 	bl	80014c0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2105      	movs	r1, #5
 8000d6c:	201c      	movs	r0, #28
 8000d6e:	f000 fb70 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d72:	201c      	movs	r0, #28
 8000d74:	f000 fb89 	bl	800148a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8000d78:	e089      	b.n	8000e8e <HAL_TIM_Encoder_MspInit+0x1d2>
  else if(htim_encoder->Instance==TIM3)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a48      	ldr	r2, [pc, #288]	; (8000ea0 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d128      	bne.n	8000dd6 <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d84:	4b44      	ldr	r3, [pc, #272]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d88:	4a43      	ldr	r2, [pc, #268]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d8a:	f043 0302 	orr.w	r3, r3, #2
 8000d8e:	6593      	str	r3, [r2, #88]	; 0x58
 8000d90:	4b41      	ldr	r3, [pc, #260]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d9c:	4b3e      	ldr	r3, [pc, #248]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da0:	4a3d      	ldr	r2, [pc, #244]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000da2:	f043 0310 	orr.w	r3, r3, #16
 8000da6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da8:	4b3b      	ldr	r3, [pc, #236]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dac:	f003 0310 	and.w	r3, r3, #16
 8000db0:	61bb      	str	r3, [r7, #24]
 8000db2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000db4:	2318      	movs	r3, #24
 8000db6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4835      	ldr	r0, [pc, #212]	; (8000ea4 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8000dd0:	f000 fb76 	bl	80014c0 <HAL_GPIO_Init>
}
 8000dd4:	e05b      	b.n	8000e8e <HAL_TIM_Encoder_MspInit+0x1d2>
  else if(htim_encoder->Instance==TIM5)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a33      	ldr	r2, [pc, #204]	; (8000ea8 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d129      	bne.n	8000e34 <HAL_TIM_Encoder_MspInit+0x178>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000de0:	4b2d      	ldr	r3, [pc, #180]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000de4:	4a2c      	ldr	r2, [pc, #176]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000de6:	f043 0308 	orr.w	r3, r3, #8
 8000dea:	6593      	str	r3, [r2, #88]	; 0x58
 8000dec:	4b2a      	ldr	r3, [pc, #168]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	617b      	str	r3, [r7, #20]
 8000df6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b27      	ldr	r3, [pc, #156]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfc:	4a26      	ldr	r2, [pc, #152]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000dfe:	f043 0301 	orr.w	r3, r3, #1
 8000e02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e04:	4b24      	ldr	r3, [pc, #144]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e08:	f003 0301 	and.w	r3, r3, #1
 8000e0c:	613b      	str	r3, [r7, #16]
 8000e0e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e10:	2303      	movs	r3, #3
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000e20:	2302      	movs	r3, #2
 8000e22:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2e:	f000 fb47 	bl	80014c0 <HAL_GPIO_Init>
}
 8000e32:	e02c      	b.n	8000e8e <HAL_TIM_Encoder_MspInit+0x1d2>
  else if(htim_encoder->Instance==TIM8)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a1c      	ldr	r2, [pc, #112]	; (8000eac <HAL_TIM_Encoder_MspInit+0x1f0>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d127      	bne.n	8000e8e <HAL_TIM_Encoder_MspInit+0x1d2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e3e:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e42:	4a15      	ldr	r2, [pc, #84]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e48:	6613      	str	r3, [r2, #96]	; 0x60
 8000e4a:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e56:	4b10      	ldr	r3, [pc, #64]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e5c:	f043 0304 	orr.w	r3, r3, #4
 8000e60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e62:	4b0d      	ldr	r3, [pc, #52]	; (8000e98 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8000e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e66:	f003 0304 	and.w	r3, r3, #4
 8000e6a:	60bb      	str	r3, [r7, #8]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e6e:	23c0      	movs	r3, #192	; 0xc0
 8000e70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e72:	2302      	movs	r3, #2
 8000e74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e86:	4619      	mov	r1, r3
 8000e88:	4809      	ldr	r0, [pc, #36]	; (8000eb0 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8000e8a:	f000 fb19 	bl	80014c0 <HAL_GPIO_Init>
}
 8000e8e:	bf00      	nop
 8000e90:	3740      	adds	r7, #64	; 0x40
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	48000400 	.word	0x48000400
 8000ea0:	40000400 	.word	0x40000400
 8000ea4:	48001000 	.word	0x48001000
 8000ea8:	40000c00 	.word	0x40000c00
 8000eac:	40013400 	.word	0x40013400
 8000eb0:	48000800 	.word	0x48000800

08000eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000eb8:	e7fe      	b.n	8000eb8 <NMI_Handler+0x4>

08000eba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ebe:	e7fe      	b.n	8000ebe <HardFault_Handler+0x4>

08000ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <MemManage_Handler+0x4>

08000ec6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eca:	e7fe      	b.n	8000eca <BusFault_Handler+0x4>

08000ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <UsageFault_Handler+0x4>

08000ed2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee4:	f000 f996 	bl	8001214 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000ee8:	f008 fa9c 	bl	8009424 <xTaskGetSchedulerState>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b01      	cmp	r3, #1
 8000ef0:	d001      	beq.n	8000ef6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000ef2:	f009 f881 	bl	8009ff8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
	...

08000efc <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8000f02:	f003 fa95 	bl	8004430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20001dc8 	.word	0x20001dc8

08000f10 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f14:	483c      	ldr	r0, [pc, #240]	; (8001008 <TIM1_UP_TIM16_IRQHandler+0xf8>)
 8000f16:	f003 fa8b 	bl	8004430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
    static int xcnt = 0;
      static int ycnt = 0;

      if (xSpeed>1 && ((xcnt %xSpeed) == 0)) {
 8000f1a:	4b3c      	ldr	r3, [pc, #240]	; (800100c <TIM1_UP_TIM16_IRQHandler+0xfc>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d930      	bls.n	8000f84 <TIM1_UP_TIM16_IRQHandler+0x74>
 8000f22:	4b3b      	ldr	r3, [pc, #236]	; (8001010 <TIM1_UP_TIM16_IRQHandler+0x100>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a39      	ldr	r2, [pc, #228]	; (800100c <TIM1_UP_TIM16_IRQHandler+0xfc>)
 8000f28:	7812      	ldrb	r2, [r2, #0]
 8000f2a:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f2e:	fb02 f201 	mul.w	r2, r2, r1
 8000f32:	1a9b      	subs	r3, r3, r2
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d125      	bne.n	8000f84 <TIM1_UP_TIM16_IRQHandler+0x74>
    	  if(xPul!=0) {
 8000f38:	4b36      	ldr	r3, [pc, #216]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d021      	beq.n	8000f84 <TIM1_UP_TIM16_IRQHandler+0x74>
    	    if(xPul>0) {
 8000f40:	4b34      	ldr	r3, [pc, #208]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	dd0a      	ble.n	8000f5e <TIM1_UP_TIM16_IRQHandler+0x4e>
            HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2104      	movs	r1, #4
 8000f4c:	4832      	ldr	r0, [pc, #200]	; (8001018 <TIM1_UP_TIM16_IRQHandler+0x108>)
 8000f4e:	f000 fc79 	bl	8001844 <HAL_GPIO_WritePin>
            xPul--;
 8000f52:	4b30      	ldr	r3, [pc, #192]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	4a2e      	ldr	r2, [pc, #184]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	e00d      	b.n	8000f7a <TIM1_UP_TIM16_IRQHandler+0x6a>
          }
    	    else if(xPul<0) {
 8000f5e:	4b2d      	ldr	r3, [pc, #180]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	da09      	bge.n	8000f7a <TIM1_UP_TIM16_IRQHandler+0x6a>
            HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, GPIO_PIN_RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2104      	movs	r1, #4
 8000f6a:	482b      	ldr	r0, [pc, #172]	; (8001018 <TIM1_UP_TIM16_IRQHandler+0x108>)
 8000f6c:	f000 fc6a 	bl	8001844 <HAL_GPIO_WritePin>
            xPul++;
 8000f70:	4b28      	ldr	r3, [pc, #160]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	4a27      	ldr	r2, [pc, #156]	; (8001014 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000f78:	6013      	str	r3, [r2, #0]
          }
    	  //  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, (lastMode>0)?GPIO_PIN_RESET:GPIO_PIN_SET);
    	    HAL_GPIO_TogglePin(XCLK_GPIO_Port, XCLK_Pin);
 8000f7a:	2104      	movs	r1, #4
 8000f7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f80:	f000 fc78 	bl	8001874 <HAL_GPIO_TogglePin>
    	  }
    	  else {
    	  //  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, (lastMode>0)?GPIO_PIN_SET:GPIO_PIN_RESET);
    	  }
      }
      xcnt++;
 8000f84:	4b22      	ldr	r3, [pc, #136]	; (8001010 <TIM1_UP_TIM16_IRQHandler+0x100>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	4a21      	ldr	r2, [pc, #132]	; (8001010 <TIM1_UP_TIM16_IRQHandler+0x100>)
 8000f8c:	6013      	str	r3, [r2, #0]
      if (ySpeed>1 && ((ycnt %ySpeed) == 0)) {
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <TIM1_UP_TIM16_IRQHandler+0x10c>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d931      	bls.n	8000ffa <TIM1_UP_TIM16_IRQHandler+0xea>
 8000f96:	4b22      	ldr	r3, [pc, #136]	; (8001020 <TIM1_UP_TIM16_IRQHandler+0x110>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a20      	ldr	r2, [pc, #128]	; (800101c <TIM1_UP_TIM16_IRQHandler+0x10c>)
 8000f9c:	7812      	ldrb	r2, [r2, #0]
 8000f9e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000fa2:	fb02 f201 	mul.w	r2, r2, r1
 8000fa6:	1a9b      	subs	r3, r3, r2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d126      	bne.n	8000ffa <TIM1_UP_TIM16_IRQHandler+0xea>
     	  if(yPul!=0) {
 8000fac:	4b1d      	ldr	r3, [pc, #116]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d022      	beq.n	8000ffa <TIM1_UP_TIM16_IRQHandler+0xea>
     	    if(yPul>0) {
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	dd0b      	ble.n	8000fd4 <TIM1_UP_TIM16_IRQHandler+0xc4>
     	      HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, GPIO_PIN_SET);
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc2:	4819      	ldr	r0, [pc, #100]	; (8001028 <TIM1_UP_TIM16_IRQHandler+0x118>)
 8000fc4:	f000 fc3e 	bl	8001844 <HAL_GPIO_WritePin>
     	      yPul--;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	4a15      	ldr	r2, [pc, #84]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000fd0:	6013      	str	r3, [r2, #0]
 8000fd2:	e00e      	b.n	8000ff2 <TIM1_UP_TIM16_IRQHandler+0xe2>
     	    }else if(yPul<0) {
 8000fd4:	4b13      	ldr	r3, [pc, #76]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	da0a      	bge.n	8000ff2 <TIM1_UP_TIM16_IRQHandler+0xe2>
     	      HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, GPIO_PIN_RESET);
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fe2:	4811      	ldr	r0, [pc, #68]	; (8001028 <TIM1_UP_TIM16_IRQHandler+0x118>)
 8000fe4:	f000 fc2e 	bl	8001844 <HAL_GPIO_WritePin>
     	      yPul++;
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	3301      	adds	r3, #1
 8000fee:	4a0d      	ldr	r2, [pc, #52]	; (8001024 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000ff0:	6013      	str	r3, [r2, #0]
     	    }
     	   // HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, (lastMode>0)?GPIO_PIN_RESET:GPIO_PIN_SET);
     		  HAL_GPIO_TogglePin(YCLK_GPIO_Port, YCLK_Pin);
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	480d      	ldr	r0, [pc, #52]	; (800102c <TIM1_UP_TIM16_IRQHandler+0x11c>)
 8000ff6:	f000 fc3d 	bl	8001874 <HAL_GPIO_TogglePin>
     	  }else {
     	    //HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, (lastMode>0)?GPIO_PIN_SET:GPIO_PIN_RESET);
     	  }
       }
       ycnt++;
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <TIM1_UP_TIM16_IRQHandler+0x110>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3301      	adds	r3, #1
 8001000:	4a07      	ldr	r2, [pc, #28]	; (8001020 <TIM1_UP_TIM16_IRQHandler+0x110>)
 8001002:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20001dc8 	.word	0x20001dc8
 800100c:	20001e74 	.word	0x20001e74
 8001010:	200001c4 	.word	0x200001c4
 8001014:	20001e70 	.word	0x20001e70
 8001018:	48000400 	.word	0x48000400
 800101c:	20001e7c 	.word	0x20001e7c
 8001020:	200001c8 	.word	0x200001c8
 8001024:	20001e78 	.word	0x20001e78
 8001028:	48001000 	.word	0x48001000
 800102c:	48000c00 	.word	0x48000c00

08001030 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001034:	4802      	ldr	r0, [pc, #8]	; (8001040 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001036:	f003 f9fb 	bl	8004430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20001dc8 	.word	0x20001dc8

08001044 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001048:	4802      	ldr	r0, [pc, #8]	; (8001054 <TIM2_IRQHandler+0x10>)
 800104a:	f003 f9f1 	bl	8004430 <HAL_TIM_IRQHandler>
//   	    //HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, (lastMode>0)?GPIO_PIN_SET:GPIO_PIN_RESET);
//   	  }
//     }
//     ycnt++;
  /* USER CODE END TIM2_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20001e20 	.word	0x20001e20

08001058 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800105c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001060:	f000 fc22 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001064:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001068:	f000 fc1e 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800106c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001070:	f000 fc1a 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001074:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001078:	f000 fc16 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800107c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001080:	f000 fc12 	bl	80018a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}

08001088 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800108c:	4802      	ldr	r0, [pc, #8]	; (8001098 <OTG_FS_IRQHandler+0x10>)
 800108e:	f000 fd96 	bl	8001bbe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20003394 	.word	0x20003394

0800109c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	80fb      	strh	r3, [r7, #6]
//      highMode = 2;
//    else if (lastMode > 1)
//      highMode = 0;
//    lastMode = 2 - lastMode;
//  }
}
 80010a6:	bf00      	nop
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010b8:	4b15      	ldr	r3, [pc, #84]	; (8001110 <SystemInit+0x5c>)
 80010ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010be:	4a14      	ldr	r2, [pc, #80]	; (8001110 <SystemInit+0x5c>)
 80010c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <SystemInit+0x60>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a11      	ldr	r2, [pc, #68]	; (8001114 <SystemInit+0x60>)
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80010d4:	4b0f      	ldr	r3, [pc, #60]	; (8001114 <SystemInit+0x60>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <SystemInit+0x60>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a0d      	ldr	r2, [pc, #52]	; (8001114 <SystemInit+0x60>)
 80010e0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80010e4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80010e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80010ea:	4b0a      	ldr	r3, [pc, #40]	; (8001114 <SystemInit+0x60>)
 80010ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010f0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010f2:	4b08      	ldr	r3, [pc, #32]	; (8001114 <SystemInit+0x60>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a07      	ldr	r2, [pc, #28]	; (8001114 <SystemInit+0x60>)
 80010f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010fc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <SystemInit+0x60>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000ed00 	.word	0xe000ed00
 8001114:	40021000 	.word	0x40021000

08001118 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001118:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001150 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800111c:	f7ff ffca 	bl	80010b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001120:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001122:	e003      	b.n	800112c <LoopCopyDataInit>

08001124 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001126:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001128:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800112a:	3104      	adds	r1, #4

0800112c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800112c:	480a      	ldr	r0, [pc, #40]	; (8001158 <LoopForever+0xa>)
	ldr	r3, =_edata
 800112e:	4b0b      	ldr	r3, [pc, #44]	; (800115c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001130:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001132:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001134:	d3f6      	bcc.n	8001124 <CopyDataInit>
	ldr	r2, =_sbss
 8001136:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001138:	e002      	b.n	8001140 <LoopFillZerobss>

0800113a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800113a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800113c:	f842 3b04 	str.w	r3, [r2], #4

08001140 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <LoopForever+0x16>)
	cmp	r2, r3
 8001142:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001144:	d3f9      	bcc.n	800113a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001146:	f00a f857 	bl	800b1f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800114a:	f7ff f841 	bl	80001d0 <main>

0800114e <LoopForever>:

LoopForever:
    b LoopForever
 800114e:	e7fe      	b.n	800114e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001150:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001154:	0800b3bc 	.word	0x0800b3bc
	ldr	r0, =_sdata
 8001158:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800115c:	200001a0 	.word	0x200001a0
	ldr	r2, =_sbss
 8001160:	200001a0 	.word	0x200001a0
	ldr	r3, = _ebss
 8001164:	2000379c 	.word	0x2000379c

08001168 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001168:	e7fe      	b.n	8001168 <ADC1_2_IRQHandler>

0800116a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001170:	2300      	movs	r3, #0
 8001172:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 f961 	bl	800143c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800117a:	200f      	movs	r0, #15
 800117c:	f000 f80e 	bl	800119c <HAL_InitTick>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d002      	beq.n	800118c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	71fb      	strb	r3, [r7, #7]
 800118a:	e001      	b.n	8001190 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800118c:	f7ff fd38 	bl	8000c00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001190:	79fb      	ldrb	r3, [r7, #7]
}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
	...

0800119c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80011a4:	2300      	movs	r3, #0
 80011a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80011a8:	4b17      	ldr	r3, [pc, #92]	; (8001208 <HAL_InitTick+0x6c>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d023      	beq.n	80011f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <HAL_InitTick+0x70>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b14      	ldr	r3, [pc, #80]	; (8001208 <HAL_InitTick+0x6c>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011be:	fbb3 f3f1 	udiv	r3, r3, r1
 80011c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c6:	4618      	mov	r0, r3
 80011c8:	f000 f96d 	bl	80014a6 <HAL_SYSTICK_Config>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d10f      	bne.n	80011f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b0f      	cmp	r3, #15
 80011d6:	d809      	bhi.n	80011ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d8:	2200      	movs	r2, #0
 80011da:	6879      	ldr	r1, [r7, #4]
 80011dc:	f04f 30ff 	mov.w	r0, #4294967295
 80011e0:	f000 f937 	bl	8001452 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011e4:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <HAL_InitTick+0x74>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6013      	str	r3, [r2, #0]
 80011ea:	e007      	b.n	80011fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	73fb      	strb	r3, [r7, #15]
 80011f0:	e004      	b.n	80011fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	73fb      	strb	r3, [r7, #15]
 80011f6:	e001      	b.n	80011fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	2000000c 	.word	0x2000000c
 800120c:	20000004 	.word	0x20000004
 8001210:	20000008 	.word	0x20000008

08001214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	2000000c 	.word	0x2000000c
 8001238:	20001e80 	.word	0x20001e80

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20001e80 	.word	0x20001e80

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	2000000c 	.word	0x2000000c

0800129c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ce:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <__NVIC_SetPriorityGrouping+0x44>)
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	60d3      	str	r3, [r2, #12]
}
 80012d4:	bf00      	nop
 80012d6:	3714      	adds	r7, #20
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <__NVIC_GetPriorityGrouping+0x18>)
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	f003 0307 	and.w	r3, r3, #7
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	2b00      	cmp	r3, #0
 8001310:	db0b      	blt.n	800132a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	f003 021f 	and.w	r2, r3, #31
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <__NVIC_EnableIRQ+0x38>)
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	2001      	movs	r0, #1
 8001322:	fa00 f202 	lsl.w	r2, r0, r2
 8001326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000e100 	.word	0xe000e100

0800133c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	6039      	str	r1, [r7, #0]
 8001346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800134c:	2b00      	cmp	r3, #0
 800134e:	db0a      	blt.n	8001366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	b2da      	uxtb	r2, r3
 8001354:	490c      	ldr	r1, [pc, #48]	; (8001388 <__NVIC_SetPriority+0x4c>)
 8001356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800135a:	0112      	lsls	r2, r2, #4
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	440b      	add	r3, r1
 8001360:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001364:	e00a      	b.n	800137c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4908      	ldr	r1, [pc, #32]	; (800138c <__NVIC_SetPriority+0x50>)
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	f003 030f 	and.w	r3, r3, #15
 8001372:	3b04      	subs	r3, #4
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	440b      	add	r3, r1
 800137a:	761a      	strb	r2, [r3, #24]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	e000e100 	.word	0xe000e100
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f1c3 0307 	rsb	r3, r3, #7
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	bf28      	it	cs
 80013ae:	2304      	movcs	r3, #4
 80013b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	3304      	adds	r3, #4
 80013b6:	2b06      	cmp	r3, #6
 80013b8:	d902      	bls.n	80013c0 <NVIC_EncodePriority+0x30>
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3b03      	subs	r3, #3
 80013be:	e000      	b.n	80013c2 <NVIC_EncodePriority+0x32>
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43da      	mvns	r2, r3
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	401a      	ands	r2, r3
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013d8:	f04f 31ff 	mov.w	r1, #4294967295
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	fa01 f303 	lsl.w	r3, r1, r3
 80013e2:	43d9      	mvns	r1, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e8:	4313      	orrs	r3, r2
         );
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3724      	adds	r7, #36	; 0x24
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	3b01      	subs	r3, #1
 8001404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001408:	d301      	bcc.n	800140e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800140a:	2301      	movs	r3, #1
 800140c:	e00f      	b.n	800142e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800140e:	4a0a      	ldr	r2, [pc, #40]	; (8001438 <SysTick_Config+0x40>)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001416:	210f      	movs	r1, #15
 8001418:	f04f 30ff 	mov.w	r0, #4294967295
 800141c:	f7ff ff8e 	bl	800133c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001420:	4b05      	ldr	r3, [pc, #20]	; (8001438 <SysTick_Config+0x40>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001426:	4b04      	ldr	r3, [pc, #16]	; (8001438 <SysTick_Config+0x40>)
 8001428:	2207      	movs	r2, #7
 800142a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	e000e010 	.word	0xe000e010

0800143c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff29 	bl	800129c <__NVIC_SetPriorityGrouping>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001464:	f7ff ff3e 	bl	80012e4 <__NVIC_GetPriorityGrouping>
 8001468:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	68b9      	ldr	r1, [r7, #8]
 800146e:	6978      	ldr	r0, [r7, #20]
 8001470:	f7ff ff8e 	bl	8001390 <NVIC_EncodePriority>
 8001474:	4602      	mov	r2, r0
 8001476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800147a:	4611      	mov	r1, r2
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff5d 	bl	800133c <__NVIC_SetPriority>
}
 8001482:	bf00      	nop
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b082      	sub	sp, #8
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff31 	bl	8001300 <__NVIC_EnableIRQ>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ffa2 	bl	80013f8 <SysTick_Config>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ce:	e17f      	b.n	80017d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	2101      	movs	r1, #1
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	fa01 f303 	lsl.w	r3, r1, r3
 80014dc:	4013      	ands	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f000 8171 	beq.w	80017ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d00b      	beq.n	8001508 <HAL_GPIO_Init+0x48>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d007      	beq.n	8001508 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014fc:	2b11      	cmp	r3, #17
 80014fe:	d003      	beq.n	8001508 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b12      	cmp	r3, #18
 8001506:	d130      	bne.n	800156a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	2203      	movs	r2, #3
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	4313      	orrs	r3, r2
 8001530:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800153e:	2201      	movs	r2, #1
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	091b      	lsrs	r3, r3, #4
 8001554:	f003 0201 	and.w	r2, r3, #1
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	2b03      	cmp	r3, #3
 8001574:	d118      	bne.n	80015a8 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800157a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800157c:	2201      	movs	r2, #1
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	08db      	lsrs	r3, r3, #3
 8001592:	f003 0201 	and.w	r2, r3, #1
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4313      	orrs	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2203      	movs	r2, #3
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	4013      	ands	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d003      	beq.n	80015e8 <HAL_GPIO_Init+0x128>
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	2b12      	cmp	r3, #18
 80015e6:	d123      	bne.n	8001630 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	08da      	lsrs	r2, r3, #3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3208      	adds	r2, #8
 80015f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f003 0307 	and.w	r3, r3, #7
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	220f      	movs	r2, #15
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	691a      	ldr	r2, [r3, #16]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4313      	orrs	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	08da      	lsrs	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3208      	adds	r2, #8
 800162a:	6939      	ldr	r1, [r7, #16]
 800162c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	2203      	movs	r2, #3
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4013      	ands	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 0203 	and.w	r2, r3, #3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	f000 80ac 	beq.w	80017ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001672:	4b5f      	ldr	r3, [pc, #380]	; (80017f0 <HAL_GPIO_Init+0x330>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001676:	4a5e      	ldr	r2, [pc, #376]	; (80017f0 <HAL_GPIO_Init+0x330>)
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	6613      	str	r3, [r2, #96]	; 0x60
 800167e:	4b5c      	ldr	r3, [pc, #368]	; (80017f0 <HAL_GPIO_Init+0x330>)
 8001680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800168a:	4a5a      	ldr	r2, [pc, #360]	; (80017f4 <HAL_GPIO_Init+0x334>)
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	089b      	lsrs	r3, r3, #2
 8001690:	3302      	adds	r3, #2
 8001692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001696:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	220f      	movs	r2, #15
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	43db      	mvns	r3, r3
 80016a8:	693a      	ldr	r2, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80016b4:	d025      	beq.n	8001702 <HAL_GPIO_Init+0x242>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a4f      	ldr	r2, [pc, #316]	; (80017f8 <HAL_GPIO_Init+0x338>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d01f      	beq.n	80016fe <HAL_GPIO_Init+0x23e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a4e      	ldr	r2, [pc, #312]	; (80017fc <HAL_GPIO_Init+0x33c>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d019      	beq.n	80016fa <HAL_GPIO_Init+0x23a>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a4d      	ldr	r2, [pc, #308]	; (8001800 <HAL_GPIO_Init+0x340>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d013      	beq.n	80016f6 <HAL_GPIO_Init+0x236>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a4c      	ldr	r2, [pc, #304]	; (8001804 <HAL_GPIO_Init+0x344>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d00d      	beq.n	80016f2 <HAL_GPIO_Init+0x232>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4b      	ldr	r2, [pc, #300]	; (8001808 <HAL_GPIO_Init+0x348>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d007      	beq.n	80016ee <HAL_GPIO_Init+0x22e>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4a      	ldr	r2, [pc, #296]	; (800180c <HAL_GPIO_Init+0x34c>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d101      	bne.n	80016ea <HAL_GPIO_Init+0x22a>
 80016e6:	2306      	movs	r3, #6
 80016e8:	e00c      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016ea:	2307      	movs	r3, #7
 80016ec:	e00a      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016ee:	2305      	movs	r3, #5
 80016f0:	e008      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016f2:	2304      	movs	r3, #4
 80016f4:	e006      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016f6:	2303      	movs	r3, #3
 80016f8:	e004      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016fa:	2302      	movs	r3, #2
 80016fc:	e002      	b.n	8001704 <HAL_GPIO_Init+0x244>
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <HAL_GPIO_Init+0x244>
 8001702:	2300      	movs	r3, #0
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	f002 0203 	and.w	r2, r2, #3
 800170a:	0092      	lsls	r2, r2, #2
 800170c:	4093      	lsls	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4313      	orrs	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001714:	4937      	ldr	r1, [pc, #220]	; (80017f4 <HAL_GPIO_Init+0x334>)
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	089b      	lsrs	r3, r3, #2
 800171a:	3302      	adds	r3, #2
 800171c:	693a      	ldr	r2, [r7, #16]
 800171e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001722:	4b3b      	ldr	r3, [pc, #236]	; (8001810 <HAL_GPIO_Init+0x350>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	43db      	mvns	r3, r3
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	4013      	ands	r3, r2
 8001730:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4313      	orrs	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001746:	4a32      	ldr	r2, [pc, #200]	; (8001810 <HAL_GPIO_Init+0x350>)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800174c:	4b30      	ldr	r3, [pc, #192]	; (8001810 <HAL_GPIO_Init+0x350>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	43db      	mvns	r3, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4013      	ands	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d003      	beq.n	8001770 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4313      	orrs	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001770:	4a27      	ldr	r2, [pc, #156]	; (8001810 <HAL_GPIO_Init+0x350>)
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001776:	4b26      	ldr	r3, [pc, #152]	; (8001810 <HAL_GPIO_Init+0x350>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	43db      	mvns	r3, r3
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d003      	beq.n	800179a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4313      	orrs	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800179a:	4a1d      	ldr	r2, [pc, #116]	; (8001810 <HAL_GPIO_Init+0x350>)
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_GPIO_Init+0x350>)
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	43db      	mvns	r3, r3
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4013      	ands	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d003      	beq.n	80017c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017c4:	4a12      	ldr	r2, [pc, #72]	; (8001810 <HAL_GPIO_Init+0x350>)
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	fa22 f303 	lsr.w	r3, r2, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	f47f ae78 	bne.w	80014d0 <HAL_GPIO_Init+0x10>
  }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	371c      	adds	r7, #28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40010000 	.word	0x40010000
 80017f8:	48000400 	.word	0x48000400
 80017fc:	48000800 	.word	0x48000800
 8001800:	48000c00 	.word	0x48000c00
 8001804:	48001000 	.word	0x48001000
 8001808:	48001400 	.word	0x48001400
 800180c:	48001800 	.word	0x48001800
 8001810:	40010400 	.word	0x40010400

08001814 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	691a      	ldr	r2, [r3, #16]
 8001824:	887b      	ldrh	r3, [r7, #2]
 8001826:	4013      	ands	r3, r2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800182c:	2301      	movs	r3, #1
 800182e:	73fb      	strb	r3, [r7, #15]
 8001830:	e001      	b.n	8001836 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001836:	7bfb      	ldrb	r3, [r7, #15]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	807b      	strh	r3, [r7, #2]
 8001850:	4613      	mov	r3, r2
 8001852:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001854:	787b      	ldrb	r3, [r7, #1]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800185a:	887a      	ldrh	r2, [r7, #2]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001860:	e002      	b.n	8001868 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001862:	887a      	ldrh	r2, [r7, #2]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	460b      	mov	r3, r1
 800187e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001886:	887a      	ldrh	r2, [r7, #2]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4013      	ands	r3, r2
 800188c:	041a      	lsls	r2, r3, #16
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	43d9      	mvns	r1, r3
 8001892:	887b      	ldrh	r3, [r7, #2]
 8001894:	400b      	ands	r3, r1
 8001896:	431a      	orrs	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	619a      	str	r2, [r3, #24]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80018b2:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018b4:	695a      	ldr	r2, [r3, #20]
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	4013      	ands	r3, r2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d006      	beq.n	80018cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018be:	4a05      	ldr	r2, [pc, #20]	; (80018d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018c0:	88fb      	ldrh	r3, [r7, #6]
 80018c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fbe8 	bl	800109c <HAL_GPIO_EXTI_Callback>
  }
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40010400 	.word	0x40010400

080018d8 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80018e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018e4:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	6613      	str	r3, [r2, #96]	; 0x60
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80018ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80018f8:	4b06      	ldr	r3, [pc, #24]	; (8001914 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	4905      	ldr	r1, [pc, #20]	; (8001914 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4313      	orrs	r3, r2
 8001902:	604b      	str	r3, [r1, #4]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	40021000 	.word	0x40021000
 8001914:	40010000 	.word	0x40010000

08001918 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800191a:	b08f      	sub	sp, #60	; 0x3c
 800191c:	af0a      	add	r7, sp, #40	; 0x28
 800191e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e116      	b.n	8001b58 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	d106      	bne.n	800194a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f009 f83f 	bl	800a9c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2203      	movs	r2, #3
 800194e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195a:	2b00      	cmp	r3, #0
 800195c:	d102      	bne.n	8001964 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4618      	mov	r0, r3
 800196a:	f003 fa48 	bl	8004dfe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	687e      	ldr	r6, [r7, #4]
 8001976:	466d      	mov	r5, sp
 8001978:	f106 0410 	add.w	r4, r6, #16
 800197c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800197e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001984:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001988:	e885 0003 	stmia.w	r5, {r0, r1}
 800198c:	1d33      	adds	r3, r6, #4
 800198e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001990:	6838      	ldr	r0, [r7, #0]
 8001992:	f003 f95b 	bl	8004c4c <USB_CoreInit>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2202      	movs	r2, #2
 80019a0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e0d7      	b.n	8001b58 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2100      	movs	r1, #0
 80019ae:	4618      	mov	r0, r3
 80019b0:	f003 fa36 	bl	8004e20 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019b4:	2300      	movs	r3, #0
 80019b6:	73fb      	strb	r3, [r7, #15]
 80019b8:	e04a      	b.n	8001a50 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019ba:	7bfa      	ldrb	r2, [r7, #15]
 80019bc:	6879      	ldr	r1, [r7, #4]
 80019be:	4613      	mov	r3, r2
 80019c0:	00db      	lsls	r3, r3, #3
 80019c2:	1a9b      	subs	r3, r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	440b      	add	r3, r1
 80019c8:	333d      	adds	r3, #61	; 0x3d
 80019ca:	2201      	movs	r2, #1
 80019cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80019ce:	7bfa      	ldrb	r2, [r7, #15]
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	4613      	mov	r3, r2
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	1a9b      	subs	r3, r3, r2
 80019d8:	009b      	lsls	r3, r3, #2
 80019da:	440b      	add	r3, r1
 80019dc:	333c      	adds	r3, #60	; 0x3c
 80019de:	7bfa      	ldrb	r2, [r7, #15]
 80019e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80019e2:	7bfa      	ldrb	r2, [r7, #15]
 80019e4:	7bfb      	ldrb	r3, [r7, #15]
 80019e6:	b298      	uxth	r0, r3
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	1a9b      	subs	r3, r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	440b      	add	r3, r1
 80019f4:	3342      	adds	r3, #66	; 0x42
 80019f6:	4602      	mov	r2, r0
 80019f8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019fa:	7bfa      	ldrb	r2, [r7, #15]
 80019fc:	6879      	ldr	r1, [r7, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	00db      	lsls	r3, r3, #3
 8001a02:	1a9b      	subs	r3, r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	440b      	add	r3, r1
 8001a08:	333f      	adds	r3, #63	; 0x3f
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a0e:	7bfa      	ldrb	r2, [r7, #15]
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	3344      	adds	r3, #68	; 0x44
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a22:	7bfa      	ldrb	r2, [r7, #15]
 8001a24:	6879      	ldr	r1, [r7, #4]
 8001a26:	4613      	mov	r3, r2
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	1a9b      	subs	r3, r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	440b      	add	r3, r1
 8001a30:	3348      	adds	r3, #72	; 0x48
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a36:	7bfa      	ldrb	r2, [r7, #15]
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	1a9b      	subs	r3, r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	440b      	add	r3, r1
 8001a44:	3350      	adds	r3, #80	; 0x50
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
 8001a50:	7bfa      	ldrb	r2, [r7, #15]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d3af      	bcc.n	80019ba <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	73fb      	strb	r3, [r7, #15]
 8001a5e:	e044      	b.n	8001aea <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a60:	7bfa      	ldrb	r2, [r7, #15]
 8001a62:	6879      	ldr	r1, [r7, #4]
 8001a64:	4613      	mov	r3, r2
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	1a9b      	subs	r3, r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a76:	7bfa      	ldrb	r2, [r7, #15]
 8001a78:	6879      	ldr	r1, [r7, #4]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	1a9b      	subs	r3, r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	440b      	add	r3, r1
 8001a84:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001a88:	7bfa      	ldrb	r2, [r7, #15]
 8001a8a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a8c:	7bfa      	ldrb	r2, [r7, #15]
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	4613      	mov	r3, r2
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	1a9b      	subs	r3, r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	440b      	add	r3, r1
 8001a9a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001aa2:	7bfa      	ldrb	r2, [r7, #15]
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	1a9b      	subs	r3, r3, r2
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	440b      	add	r3, r1
 8001ab0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	4613      	mov	r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	1a9b      	subs	r3, r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	1a9b      	subs	r3, r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	73fb      	strb	r3, [r7, #15]
 8001aea:	7bfa      	ldrb	r2, [r7, #15]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d3b5      	bcc.n	8001a60 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	603b      	str	r3, [r7, #0]
 8001afa:	687e      	ldr	r6, [r7, #4]
 8001afc:	466d      	mov	r5, sp
 8001afe:	f106 0410 	add.w	r4, r6, #16
 8001b02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b0a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001b0e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001b12:	1d33      	adds	r3, r6, #4
 8001b14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b16:	6838      	ldr	r0, [r7, #0]
 8001b18:	f003 f9ac 	bl	8004e74 <USB_DevInit>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2202      	movs	r2, #2
 8001b26:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e014      	b.n	8001b58 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d102      	bne.n	8001b4c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f000 ff62 	bl	8002a10 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f004 f92e 	bl	8005db2 <USB_DevDisconnect>

  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b60 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d101      	bne.n	8001b7c <HAL_PCD_Start+0x1c>
 8001b78:	2302      	movs	r3, #2
 8001b7a:	e01c      	b.n	8001bb6 <HAL_PCD_Start+0x56>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d105      	bne.n	8001b98 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b90:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f003 f91d 	bl	8004ddc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f004 f8e2 	bl	8005d70 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3710      	adds	r7, #16
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bbe:	b590      	push	{r4, r7, lr}
 8001bc0:	b08d      	sub	sp, #52	; 0x34
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bcc:	6a3b      	ldr	r3, [r7, #32]
 8001bce:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f004 f9a0 	bl	8005f1a <USB_GetMode>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 838f 	bne.w	8002300 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f004 f904 	bl	8005df4 <USB_ReadInterrupts>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f000 8385 	beq.w	80022fe <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f004 f8fb 	bl	8005df4 <USB_ReadInterrupts>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d107      	bne.n	8001c18 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	695a      	ldr	r2, [r3, #20]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f002 0202 	and.w	r2, r2, #2
 8001c16:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f004 f8e9 	bl	8005df4 <USB_ReadInterrupts>
 8001c22:	4603      	mov	r3, r0
 8001c24:	f003 0310 	and.w	r3, r3, #16
 8001c28:	2b10      	cmp	r3, #16
 8001c2a:	d161      	bne.n	8001cf0 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	699a      	ldr	r2, [r3, #24]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0210 	bic.w	r2, r2, #16
 8001c3a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001c3c:	6a3b      	ldr	r3, [r7, #32]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	f003 020f 	and.w	r2, r3, #15
 8001c48:	4613      	mov	r3, r2
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	1a9b      	subs	r3, r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	4413      	add	r3, r2
 8001c58:	3304      	adds	r3, #4
 8001c5a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	0c5b      	lsrs	r3, r3, #17
 8001c60:	f003 030f 	and.w	r3, r3, #15
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d124      	bne.n	8001cb2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001c6e:	4013      	ands	r3, r2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d035      	beq.n	8001ce0 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	091b      	lsrs	r3, r3, #4
 8001c7c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	6a38      	ldr	r0, [r7, #32]
 8001c88:	f003 ff4f 	bl	8005b2a <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	68da      	ldr	r2, [r3, #12]
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c98:	441a      	add	r2, r3
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	699a      	ldr	r2, [r3, #24]
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	091b      	lsrs	r3, r3, #4
 8001ca6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001caa:	441a      	add	r2, r3
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	619a      	str	r2, [r3, #24]
 8001cb0:	e016      	b.n	8001ce0 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	0c5b      	lsrs	r3, r3, #17
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	2b06      	cmp	r3, #6
 8001cbc:	d110      	bne.n	8001ce0 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001cc4:	2208      	movs	r2, #8
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	6a38      	ldr	r0, [r7, #32]
 8001cca:	f003 ff2e 	bl	8005b2a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	699a      	ldr	r2, [r3, #24]
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cda:	441a      	add	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	699a      	ldr	r2, [r3, #24]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f042 0210 	orr.w	r2, r2, #16
 8001cee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f004 f87d 	bl	8005df4 <USB_ReadInterrupts>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d00:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001d04:	d16e      	bne.n	8001de4 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f004 f883 	bl	8005e1a <USB_ReadDevAllOutEpInterrupt>
 8001d14:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001d16:	e062      	b.n	8001dde <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d057      	beq.n	8001dd2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f004 f8a8 	bl	8005e82 <USB_ReadDevOutEPInterrupt>
 8001d32:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00c      	beq.n	8001d58 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d40:	015a      	lsls	r2, r3, #5
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	4413      	add	r3, r2
 8001d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 fd82 	bl	800285c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00c      	beq.n	8001d7c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d64:	015a      	lsls	r2, r3, #5
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001d6e:	461a      	mov	r2, r3
 8001d70:	2308      	movs	r3, #8
 8001d72:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001d74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 fdbe 	bl	80028f8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d008      	beq.n	8001d98 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	015a      	lsls	r2, r3, #5
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001d92:	461a      	mov	r2, r3
 8001d94:	2310      	movs	r3, #16
 8001d96:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	f003 0320 	and.w	r3, r3, #32
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d008      	beq.n	8001db4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	015a      	lsls	r2, r3, #5
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	4413      	add	r3, r2
 8001daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001dae:	461a      	mov	r2, r3
 8001db0:	2320      	movs	r3, #32
 8001db2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d009      	beq.n	8001dd2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	015a      	lsls	r2, r3, #5
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001dca:	461a      	mov	r2, r3
 8001dcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dd0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dda:	085b      	lsrs	r3, r3, #1
 8001ddc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d199      	bne.n	8001d18 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f004 f803 	bl	8005df4 <USB_ReadInterrupts>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001df4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001df8:	f040 8087 	bne.w	8001f0a <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f004 f824 	bl	8005e4e <USB_ReadDevAllInEpInterrupt>
 8001e06:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001e0c:	e07a      	b.n	8001f04 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d06f      	beq.n	8001ef8 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f004 f84b 	bl	8005ebe <USB_ReadDevInEPInterrupt>
 8001e28:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d020      	beq.n	8001e76 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69f9      	ldr	r1, [r7, #28]
 8001e50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001e54:	4013      	ands	r3, r2
 8001e56:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5a:	015a      	lsls	r2, r3, #5
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	4413      	add	r3, r2
 8001e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e64:	461a      	mov	r2, r3
 8001e66:	2301      	movs	r3, #1
 8001e68:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	4619      	mov	r1, r3
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f008 fe3c 	bl	800aaee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	f003 0308 	and.w	r3, r3, #8
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d008      	beq.n	8001e92 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	015a      	lsls	r2, r3, #5
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	4413      	add	r3, r2
 8001e88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	2308      	movs	r3, #8
 8001e90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	f003 0310 	and.w	r3, r3, #16
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d008      	beq.n	8001eae <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9e:	015a      	lsls	r2, r3, #5
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	2310      	movs	r3, #16
 8001eac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eba:	015a      	lsls	r2, r3, #5
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	2340      	movs	r3, #64	; 0x40
 8001ec8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d008      	beq.n	8001ee6 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed6:	015a      	lsls	r2, r3, #5
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	4413      	add	r3, r2
 8001edc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001ef0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 fc29 	bl	800274a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efa:	3301      	adds	r3, #1
 8001efc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f00:	085b      	lsrs	r3, r3, #1
 8001f02:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d181      	bne.n	8001e0e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f003 ff70 	bl	8005df4 <USB_ReadInterrupts>
 8001f14:	4603      	mov	r3, r0
 8001f16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001f1e:	d122      	bne.n	8001f66 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	69fa      	ldr	r2, [r7, #28]
 8001f2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f2e:	f023 0301 	bic.w	r3, r3, #1
 8001f32:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d108      	bne.n	8001f50 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001f46:	2100      	movs	r1, #0
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f009 f8e9 	bl	800b120 <HAL_PCDEx_LPM_Callback>
 8001f4e:	e002      	b.n	8001f56 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f008 fe39 	bl	800abc8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	695a      	ldr	r2, [r3, #20]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001f64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f003 ff42 	bl	8005df4 <USB_ReadInterrupts>
 8001f70:	4603      	mov	r3, r0
 8001f72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f7a:	d112      	bne.n	8001fa2 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d102      	bne.n	8001f92 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f008 fdf5 	bl	800ab7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	695a      	ldr	r2, [r3, #20]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001fa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f003 ff24 	bl	8005df4 <USB_ReadInterrupts>
 8001fac:	4603      	mov	r3, r0
 8001fae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001fb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fb6:	d121      	bne.n	8001ffc <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	695a      	ldr	r2, [r3, #20]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001fc6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d111      	bne.n	8001ff6 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	f003 020f 	and.w	r2, r3, #15
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001fec:	2101      	movs	r1, #1
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f009 f896 	bl	800b120 <HAL_PCDEx_LPM_Callback>
 8001ff4:	e002      	b.n	8001ffc <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f008 fdc0 	bl	800ab7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f003 fef7 	bl	8005df4 <USB_ReadInterrupts>
 8002006:	4603      	mov	r3, r0
 8002008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800200c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002010:	f040 80c5 	bne.w	800219e <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	69fa      	ldr	r2, [r7, #28]
 800201e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002022:	f023 0301 	bic.w	r3, r3, #1
 8002026:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2110      	movs	r1, #16
 800202e:	4618      	mov	r0, r3
 8002030:	f003 f86c 	bl	800510c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002034:	2300      	movs	r3, #0
 8002036:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002038:	e056      	b.n	80020e8 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800203a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800203c:	015a      	lsls	r2, r3, #5
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	4413      	add	r3, r2
 8002042:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002046:	461a      	mov	r2, r3
 8002048:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800204c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800204e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002050:	015a      	lsls	r2, r3, #5
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	4413      	add	r3, r2
 8002056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800205e:	0151      	lsls	r1, r2, #5
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	440a      	add	r2, r1
 8002064:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002068:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800206c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800206e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002070:	015a      	lsls	r2, r3, #5
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	4413      	add	r3, r2
 8002076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800207e:	0151      	lsls	r1, r2, #5
 8002080:	69fa      	ldr	r2, [r7, #28]
 8002082:	440a      	add	r2, r1
 8002084:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002088:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800208c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800208e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002090:	015a      	lsls	r2, r3, #5
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	4413      	add	r3, r2
 8002096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800209a:	461a      	mov	r2, r3
 800209c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80020a0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80020a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020a4:	015a      	lsls	r2, r3, #5
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	4413      	add	r3, r2
 80020aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020b2:	0151      	lsls	r1, r2, #5
 80020b4:	69fa      	ldr	r2, [r7, #28]
 80020b6:	440a      	add	r2, r1
 80020b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80020bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80020c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80020c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c4:	015a      	lsls	r2, r3, #5
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	4413      	add	r3, r2
 80020ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020d2:	0151      	lsls	r1, r2, #5
 80020d4:	69fa      	ldr	r2, [r7, #28]
 80020d6:	440a      	add	r2, r1
 80020d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80020dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80020e0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020e4:	3301      	adds	r3, #1
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d3a3      	bcc.n	800203a <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80020f2:	69fb      	ldr	r3, [r7, #28]
 80020f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	69fa      	ldr	r2, [r7, #28]
 80020fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002100:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002104:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	2b00      	cmp	r3, #0
 800210c:	d016      	beq.n	800213c <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002114:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002118:	69fa      	ldr	r2, [r7, #28]
 800211a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800211e:	f043 030b 	orr.w	r3, r3, #11
 8002122:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800212c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212e:	69fa      	ldr	r2, [r7, #28]
 8002130:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002134:	f043 030b 	orr.w	r3, r3, #11
 8002138:	6453      	str	r3, [r2, #68]	; 0x44
 800213a:	e015      	b.n	8002168 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	69fa      	ldr	r2, [r7, #28]
 8002146:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800214a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800214e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002152:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	69fa      	ldr	r2, [r7, #28]
 800215e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002162:	f043 030b 	orr.w	r3, r3, #11
 8002166:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	69fa      	ldr	r2, [r7, #28]
 8002172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002176:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800217a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002186:	4619      	mov	r1, r3
 8002188:	4610      	mov	r0, r2
 800218a:	f003 fef7 	bl	8005f7c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	695a      	ldr	r2, [r3, #20]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800219c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f003 fe26 	bl	8005df4 <USB_ReadInterrupts>
 80021a8:	4603      	mov	r3, r0
 80021aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80021b2:	d124      	bne.n	80021fe <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f003 febc 	bl	8005f36 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f003 f803 	bl	80051ce <USB_GetDevSpeed>
 80021c8:	4603      	mov	r3, r0
 80021ca:	461a      	mov	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681c      	ldr	r4, [r3, #0]
 80021d4:	f001 fa08 	bl	80035e8 <HAL_RCC_GetHCLKFreq>
 80021d8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	461a      	mov	r2, r3
 80021e2:	4620      	mov	r0, r4
 80021e4:	f002 fd5e 	bl	8004ca4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f008 fca8 	bl	800ab3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80021fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f003 fdf6 	bl	8005df4 <USB_ReadInterrupts>
 8002208:	4603      	mov	r3, r0
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b08      	cmp	r3, #8
 8002210:	d10a      	bne.n	8002228 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f008 fc85 	bl	800ab22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	695a      	ldr	r2, [r3, #20]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f002 0208 	and.w	r2, r2, #8
 8002226:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f003 fde1 	bl	8005df4 <USB_ReadInterrupts>
 8002232:	4603      	mov	r3, r0
 8002234:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002238:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800223c:	d10f      	bne.n	800225e <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002244:	b2db      	uxtb	r3, r3
 8002246:	4619      	mov	r1, r3
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f008 fcf7 	bl	800ac3c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	695a      	ldr	r2, [r3, #20]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800225c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	f003 fdc6 	bl	8005df4 <USB_ReadInterrupts>
 8002268:	4603      	mov	r3, r0
 800226a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800226e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002272:	d10f      	bne.n	8002294 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002274:	2300      	movs	r3, #0
 8002276:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227a:	b2db      	uxtb	r3, r3
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f008 fcca 	bl	800ac18 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	695a      	ldr	r2, [r3, #20]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002292:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4618      	mov	r0, r3
 800229a:	f003 fdab 	bl	8005df4 <USB_ReadInterrupts>
 800229e:	4603      	mov	r3, r0
 80022a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80022a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a8:	d10a      	bne.n	80022c0 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f008 fcd8 	bl	800ac60 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695a      	ldr	r2, [r3, #20]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80022be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f003 fd95 	bl	8005df4 <USB_ReadInterrupts>
 80022ca:	4603      	mov	r3, r0
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b04      	cmp	r3, #4
 80022d2:	d115      	bne.n	8002300 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	f003 0304 	and.w	r3, r3, #4
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d002      	beq.n	80022ec <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f008 fcc8 	bl	800ac7c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6859      	ldr	r1, [r3, #4]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	e000      	b.n	8002300 <HAL_PCD_IRQHandler+0x742>
      return;
 80022fe:	bf00      	nop
    }
  }
}
 8002300:	3734      	adds	r7, #52	; 0x34
 8002302:	46bd      	mov	sp, r7
 8002304:	bd90      	pop	{r4, r7, pc}

08002306 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b082      	sub	sp, #8
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	460b      	mov	r3, r1
 8002310:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_PCD_SetAddress+0x1a>
 800231c:	2302      	movs	r3, #2
 800231e:	e013      	b.n	8002348 <HAL_PCD_SetAddress+0x42>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	78fa      	ldrb	r2, [r7, #3]
 800232c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	78fa      	ldrb	r2, [r7, #3]
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f003 fcf3 	bl	8005d24 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	4608      	mov	r0, r1
 800235a:	4611      	mov	r1, r2
 800235c:	461a      	mov	r2, r3
 800235e:	4603      	mov	r3, r0
 8002360:	70fb      	strb	r3, [r7, #3]
 8002362:	460b      	mov	r3, r1
 8002364:	803b      	strh	r3, [r7, #0]
 8002366:	4613      	mov	r3, r2
 8002368:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800236e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002372:	2b00      	cmp	r3, #0
 8002374:	da0f      	bge.n	8002396 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002376:	78fb      	ldrb	r3, [r7, #3]
 8002378:	f003 020f 	and.w	r2, r3, #15
 800237c:	4613      	mov	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	1a9b      	subs	r3, r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	3338      	adds	r3, #56	; 0x38
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	4413      	add	r3, r2
 800238a:	3304      	adds	r3, #4
 800238c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2201      	movs	r2, #1
 8002392:	705a      	strb	r2, [r3, #1]
 8002394:	e00f      	b.n	80023b6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002396:	78fb      	ldrb	r3, [r7, #3]
 8002398:	f003 020f 	and.w	r2, r3, #15
 800239c:	4613      	mov	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	4413      	add	r3, r2
 80023ac:	3304      	adds	r3, #4
 80023ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2200      	movs	r2, #0
 80023b4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	f003 030f 	and.w	r3, r3, #15
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80023c2:	883a      	ldrh	r2, [r7, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	78ba      	ldrb	r2, [r7, #2]
 80023cc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	785b      	ldrb	r3, [r3, #1]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d004      	beq.n	80023e0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	b29a      	uxth	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80023e0:	78bb      	ldrb	r3, [r7, #2]
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d102      	bne.n	80023ec <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d101      	bne.n	80023fa <HAL_PCD_EP_Open+0xaa>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e00e      	b.n	8002418 <HAL_PCD_EP_Open+0xc8>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68f9      	ldr	r1, [r7, #12]
 8002408:	4618      	mov	r0, r3
 800240a:	f002 feff 	bl	800520c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002416:	7afb      	ldrb	r3, [r7, #11]
}
 8002418:	4618      	mov	r0, r3
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	460b      	mov	r3, r1
 800242a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800242c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002430:	2b00      	cmp	r3, #0
 8002432:	da0f      	bge.n	8002454 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	f003 020f 	and.w	r2, r3, #15
 800243a:	4613      	mov	r3, r2
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	3338      	adds	r3, #56	; 0x38
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	4413      	add	r3, r2
 8002448:	3304      	adds	r3, #4
 800244a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2201      	movs	r2, #1
 8002450:	705a      	strb	r2, [r3, #1]
 8002452:	e00f      	b.n	8002474 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002454:	78fb      	ldrb	r3, [r7, #3]
 8002456:	f003 020f 	and.w	r2, r3, #15
 800245a:	4613      	mov	r3, r2
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	3304      	adds	r3, #4
 800246c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2200      	movs	r2, #0
 8002472:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002474:	78fb      	ldrb	r3, [r7, #3]
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	b2da      	uxtb	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002486:	2b01      	cmp	r3, #1
 8002488:	d101      	bne.n	800248e <HAL_PCD_EP_Close+0x6e>
 800248a:	2302      	movs	r3, #2
 800248c:	e00e      	b.n	80024ac <HAL_PCD_EP_Close+0x8c>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68f9      	ldr	r1, [r7, #12]
 800249c:	4618      	mov	r0, r3
 800249e:	f002 ff3d 	bl	800531c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	607a      	str	r2, [r7, #4]
 80024be:	603b      	str	r3, [r7, #0]
 80024c0:	460b      	mov	r3, r1
 80024c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024c4:	7afb      	ldrb	r3, [r7, #11]
 80024c6:	f003 020f 	and.w	r2, r3, #15
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4413      	add	r3, r2
 80024da:	3304      	adds	r3, #4
 80024dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2200      	movs	r2, #0
 80024ee:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	2200      	movs	r2, #0
 80024f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024f6:	7afb      	ldrb	r3, [r7, #11]
 80024f8:	f003 030f 	and.w	r3, r3, #15
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002502:	7afb      	ldrb	r3, [r7, #11]
 8002504:	f003 030f 	and.w	r3, r3, #15
 8002508:	2b00      	cmp	r3, #0
 800250a:	d106      	bne.n	800251a <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6979      	ldr	r1, [r7, #20]
 8002512:	4618      	mov	r0, r3
 8002514:	f003 f9ba 	bl	800588c <USB_EP0StartXfer>
 8002518:	e005      	b.n	8002526 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6979      	ldr	r1, [r7, #20]
 8002520:	4618      	mov	r0, r3
 8002522:	f002 ffd7 	bl	80054d4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	f003 020f 	and.w	r2, r3, #15
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	4613      	mov	r3, r2
 8002546:	00db      	lsls	r3, r3, #3
 8002548:	1a9b      	subs	r3, r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002552:	681b      	ldr	r3, [r3, #0]
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	607a      	str	r2, [r7, #4]
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	460b      	mov	r3, r1
 800256e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002570:	7afb      	ldrb	r3, [r7, #11]
 8002572:	f003 020f 	and.w	r2, r3, #15
 8002576:	4613      	mov	r3, r2
 8002578:	00db      	lsls	r3, r3, #3
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	3338      	adds	r3, #56	; 0x38
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	4413      	add	r3, r2
 8002584:	3304      	adds	r3, #4
 8002586:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	2200      	movs	r2, #0
 8002598:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	2201      	movs	r2, #1
 800259e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025a0:	7afb      	ldrb	r3, [r7, #11]
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80025ac:	7afb      	ldrb	r3, [r7, #11]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d106      	bne.n	80025c4 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6979      	ldr	r1, [r7, #20]
 80025bc:	4618      	mov	r0, r3
 80025be:	f003 f965 	bl	800588c <USB_EP0StartXfer>
 80025c2:	e005      	b.n	80025d0 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6979      	ldr	r1, [r7, #20]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f002 ff82 	bl	80054d4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3718      	adds	r7, #24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b084      	sub	sp, #16
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
 80025e2:	460b      	mov	r3, r1
 80025e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80025e6:	78fb      	ldrb	r3, [r7, #3]
 80025e8:	f003 020f 	and.w	r2, r3, #15
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d901      	bls.n	80025f8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e04e      	b.n	8002696 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	da0f      	bge.n	8002620 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002600:	78fb      	ldrb	r3, [r7, #3]
 8002602:	f003 020f 	and.w	r2, r3, #15
 8002606:	4613      	mov	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	1a9b      	subs	r3, r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	3338      	adds	r3, #56	; 0x38
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	4413      	add	r3, r2
 8002614:	3304      	adds	r3, #4
 8002616:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2201      	movs	r2, #1
 800261c:	705a      	strb	r2, [r3, #1]
 800261e:	e00d      	b.n	800263c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002620:	78fa      	ldrb	r2, [r7, #3]
 8002622:	4613      	mov	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	1a9b      	subs	r3, r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	4413      	add	r3, r2
 8002632:	3304      	adds	r3, #4
 8002634:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2201      	movs	r2, #1
 8002640:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002642:	78fb      	ldrb	r3, [r7, #3]
 8002644:	f003 030f 	and.w	r3, r3, #15
 8002648:	b2da      	uxtb	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_PCD_EP_SetStall+0x82>
 8002658:	2302      	movs	r3, #2
 800265a:	e01c      	b.n	8002696 <HAL_PCD_EP_SetStall+0xbc>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68f9      	ldr	r1, [r7, #12]
 800266a:	4618      	mov	r0, r3
 800266c:	f003 fa86 	bl	8005b7c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002670:	78fb      	ldrb	r3, [r7, #3]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	2b00      	cmp	r3, #0
 8002678:	d108      	bne.n	800268c <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002684:	4619      	mov	r1, r3
 8002686:	4610      	mov	r0, r2
 8002688:	f003 fc78 	bl	8005f7c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b084      	sub	sp, #16
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
 80026a6:	460b      	mov	r3, r1
 80026a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80026aa:	78fb      	ldrb	r3, [r7, #3]
 80026ac:	f003 020f 	and.w	r2, r3, #15
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d901      	bls.n	80026bc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e042      	b.n	8002742 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	da0f      	bge.n	80026e4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026c4:	78fb      	ldrb	r3, [r7, #3]
 80026c6:	f003 020f 	and.w	r2, r3, #15
 80026ca:	4613      	mov	r3, r2
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	1a9b      	subs	r3, r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	3338      	adds	r3, #56	; 0x38
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	4413      	add	r3, r2
 80026d8:	3304      	adds	r3, #4
 80026da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2201      	movs	r2, #1
 80026e0:	705a      	strb	r2, [r3, #1]
 80026e2:	e00f      	b.n	8002704 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026e4:	78fb      	ldrb	r3, [r7, #3]
 80026e6:	f003 020f 	and.w	r2, r3, #15
 80026ea:	4613      	mov	r3, r2
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	1a9b      	subs	r3, r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	4413      	add	r3, r2
 80026fa:	3304      	adds	r3, #4
 80026fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	f003 030f 	and.w	r3, r3, #15
 8002710:	b2da      	uxtb	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800271c:	2b01      	cmp	r3, #1
 800271e:	d101      	bne.n	8002724 <HAL_PCD_EP_ClrStall+0x86>
 8002720:	2302      	movs	r3, #2
 8002722:	e00e      	b.n	8002742 <HAL_PCD_EP_ClrStall+0xa4>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68f9      	ldr	r1, [r7, #12]
 8002732:	4618      	mov	r0, r3
 8002734:	f003 fa90 	bl	8005c58 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b088      	sub	sp, #32
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	4613      	mov	r3, r2
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	1a9b      	subs	r3, r3, r2
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	3338      	adds	r3, #56	; 0x38
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	3304      	adds	r3, #4
 8002770:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	699a      	ldr	r2, [r3, #24]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	429a      	cmp	r2, r3
 800277c:	d901      	bls.n	8002782 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e067      	b.n	8002852 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	69fa      	ldr	r2, [r7, #28]
 8002794:	429a      	cmp	r2, r3
 8002796:	d902      	bls.n	800279e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3303      	adds	r3, #3
 80027a2:	089b      	lsrs	r3, r3, #2
 80027a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80027a6:	e026      	b.n	80027f6 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	69fa      	ldr	r2, [r7, #28]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d902      	bls.n	80027c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	3303      	adds	r3, #3
 80027c8:	089b      	lsrs	r3, r3, #2
 80027ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	68d9      	ldr	r1, [r3, #12]
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	6978      	ldr	r0, [r7, #20]
 80027da:	f003 f975 	bl	8005ac8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	441a      	add	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	699a      	ldr	r2, [r3, #24]
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	441a      	add	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	015a      	lsls	r2, r3, #5
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	4413      	add	r3, r2
 80027fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	b29b      	uxth	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	429a      	cmp	r2, r3
 800280a:	d809      	bhi.n	8002820 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	699a      	ldr	r2, [r3, #24]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002814:	429a      	cmp	r2, r3
 8002816:	d203      	bcs.n	8002820 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1c3      	bne.n	80027a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	429a      	cmp	r2, r3
 800282a:	d811      	bhi.n	8002850 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	f003 030f 	and.w	r3, r3, #15
 8002832:	2201      	movs	r2, #1
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	43db      	mvns	r3, r3
 8002846:	6939      	ldr	r1, [r7, #16]
 8002848:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800284c:	4013      	ands	r3, r2
 800284e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3720      	adds	r7, #32
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
	...

0800285c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	333c      	adds	r3, #60	; 0x3c
 8002874:	3304      	adds	r3, #4
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	015a      	lsls	r2, r3, #5
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	4413      	add	r3, r2
 8002882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4a19      	ldr	r2, [pc, #100]	; (80028f4 <PCD_EP_OutXfrComplete_int+0x98>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d124      	bne.n	80028dc <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	015a      	lsls	r2, r3, #5
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	4413      	add	r3, r2
 80028a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028a8:	461a      	mov	r2, r3
 80028aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028ae:	6093      	str	r3, [r2, #8]
 80028b0:	e01a      	b.n	80028e8 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	f003 0320 	and.w	r3, r3, #32
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d008      	beq.n	80028ce <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	015a      	lsls	r2, r3, #5
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028c8:	461a      	mov	r2, r3
 80028ca:	2320      	movs	r3, #32
 80028cc:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	4619      	mov	r1, r3
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f008 f8ef 	bl	800aab8 <HAL_PCD_DataOutStageCallback>
 80028da:	e005      	b.n	80028e8 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	4619      	mov	r1, r3
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f008 f8e8 	bl	800aab8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	4f54310a 	.word	0x4f54310a

080028f8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	333c      	adds	r3, #60	; 0x3c
 8002910:	3304      	adds	r3, #4
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	015a      	lsls	r2, r3, #5
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4413      	add	r3, r2
 800291e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4a0c      	ldr	r2, [pc, #48]	; (800295c <PCD_EP_OutSetupPacket_int+0x64>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d90e      	bls.n	800294c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002934:	2b00      	cmp	r3, #0
 8002936:	d009      	beq.n	800294c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	015a      	lsls	r2, r3, #5
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4413      	add	r3, r2
 8002940:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002944:	461a      	mov	r2, r3
 8002946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800294a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f008 f8a1 	bl	800aa94 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	4f54300a 	.word	0x4f54300a

08002960 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	460b      	mov	r3, r1
 800296a:	70fb      	strb	r3, [r7, #3]
 800296c:	4613      	mov	r3, r2
 800296e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002978:	78fb      	ldrb	r3, [r7, #3]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d107      	bne.n	800298e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800297e:	883b      	ldrh	r3, [r7, #0]
 8002980:	0419      	lsls	r1, r3, #16
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	430a      	orrs	r2, r1
 800298a:	629a      	str	r2, [r3, #40]	; 0x28
 800298c:	e028      	b.n	80029e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	0c1b      	lsrs	r3, r3, #16
 8002996:	68ba      	ldr	r2, [r7, #8]
 8002998:	4413      	add	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800299c:	2300      	movs	r3, #0
 800299e:	73fb      	strb	r3, [r7, #15]
 80029a0:	e00d      	b.n	80029be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
 80029a8:	3340      	adds	r3, #64	; 0x40
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	0c1b      	lsrs	r3, r3, #16
 80029b2:	68ba      	ldr	r2, [r7, #8]
 80029b4:	4413      	add	r3, r2
 80029b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80029b8:	7bfb      	ldrb	r3, [r7, #15]
 80029ba:	3301      	adds	r3, #1
 80029bc:	73fb      	strb	r3, [r7, #15]
 80029be:	7bfa      	ldrb	r2, [r7, #15]
 80029c0:	78fb      	ldrb	r3, [r7, #3]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d3ec      	bcc.n	80029a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80029c8:	883b      	ldrh	r3, [r7, #0]
 80029ca:	0418      	lsls	r0, r3, #16
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6819      	ldr	r1, [r3, #0]
 80029d0:	78fb      	ldrb	r3, [r7, #3]
 80029d2:	3b01      	subs	r3, #1
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	4302      	orrs	r2, r0
 80029d8:	3340      	adds	r3, #64	; 0x40
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	440b      	add	r3, r1
 80029de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b083      	sub	sp, #12
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
 80029f6:	460b      	mov	r3, r1
 80029f8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	887a      	ldrh	r2, [r7, #2]
 8002a00:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a42:	f043 0303 	orr.w	r3, r3, #3
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a5c:	4b04      	ldr	r3, [pc, #16]	; (8002a70 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	40007000 	.word	0x40007000

08002a74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a82:	d130      	bne.n	8002ae6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a84:	4b23      	ldr	r3, [pc, #140]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a90:	d038      	beq.n	8002b04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a92:	4b20      	ldr	r3, [pc, #128]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a9a:	4a1e      	ldr	r2, [pc, #120]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002aa0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002aa2:	4b1d      	ldr	r3, [pc, #116]	; (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2232      	movs	r2, #50	; 0x32
 8002aa8:	fb02 f303 	mul.w	r3, r2, r3
 8002aac:	4a1b      	ldr	r2, [pc, #108]	; (8002b1c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002aae:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab2:	0c9b      	lsrs	r3, r3, #18
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ab8:	e002      	b.n	8002ac0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ac0:	4b14      	ldr	r3, [pc, #80]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002acc:	d102      	bne.n	8002ad4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d1f2      	bne.n	8002aba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ad4:	4b0f      	ldr	r3, [pc, #60]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad6:	695b      	ldr	r3, [r3, #20]
 8002ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002adc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae0:	d110      	bne.n	8002b04 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e00f      	b.n	8002b06 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ae6:	4b0b      	ldr	r3, [pc, #44]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002aee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002af2:	d007      	beq.n	8002b04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002af4:	4b07      	ldr	r3, [pc, #28]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002afc:	4a05      	ldr	r2, [pc, #20]	; (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002afe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b02:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40007000 	.word	0x40007000
 8002b18:	20000004 	.word	0x20000004
 8002b1c:	431bde83 	.word	0x431bde83

08002b20 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002b24:	4b05      	ldr	r3, [pc, #20]	; (8002b3c <HAL_PWREx_EnableVddUSB+0x1c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	4a04      	ldr	r2, [pc, #16]	; (8002b3c <HAL_PWREx_EnableVddUSB+0x1c>)
 8002b2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b2e:	6053      	str	r3, [r2, #4]
}
 8002b30:	bf00      	nop
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	40007000 	.word	0x40007000

08002b40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e3d4      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b52:	4ba1      	ldr	r3, [pc, #644]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b5c:	4b9e      	ldr	r3, [pc, #632]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0303 	and.w	r3, r3, #3
 8002b64:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0310 	and.w	r3, r3, #16
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80e4 	beq.w	8002d3c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_RCC_OscConfig+0x4a>
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2b0c      	cmp	r3, #12
 8002b7e:	f040 808b 	bne.w	8002c98 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	f040 8087 	bne.w	8002c98 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b8a:	4b93      	ldr	r3, [pc, #588]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d005      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x62>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e3ac      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a1a      	ldr	r2, [r3, #32]
 8002ba6:	4b8c      	ldr	r3, [pc, #560]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0308 	and.w	r3, r3, #8
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d004      	beq.n	8002bbc <HAL_RCC_OscConfig+0x7c>
 8002bb2:	4b89      	ldr	r3, [pc, #548]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bba:	e005      	b.n	8002bc8 <HAL_RCC_OscConfig+0x88>
 8002bbc:	4b86      	ldr	r3, [pc, #536]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bc2:	091b      	lsrs	r3, r3, #4
 8002bc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d223      	bcs.n	8002c14 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 fd15 	bl	8003600 <RCC_SetFlashLatencyFromMSIRange>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e38d      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002be0:	4b7d      	ldr	r3, [pc, #500]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a7c      	ldr	r2, [pc, #496]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002be6:	f043 0308 	orr.w	r3, r3, #8
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	4b7a      	ldr	r3, [pc, #488]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	4977      	ldr	r1, [pc, #476]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bfe:	4b76      	ldr	r3, [pc, #472]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	4972      	ldr	r1, [pc, #456]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	604b      	str	r3, [r1, #4]
 8002c12:	e025      	b.n	8002c60 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c14:	4b70      	ldr	r3, [pc, #448]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a6f      	ldr	r2, [pc, #444]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c1a:	f043 0308 	orr.w	r3, r3, #8
 8002c1e:	6013      	str	r3, [r2, #0]
 8002c20:	4b6d      	ldr	r3, [pc, #436]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	496a      	ldr	r1, [pc, #424]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c32:	4b69      	ldr	r3, [pc, #420]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	021b      	lsls	r3, r3, #8
 8002c40:	4965      	ldr	r1, [pc, #404]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d109      	bne.n	8002c60 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 fcd5 	bl	8003600 <RCC_SetFlashLatencyFromMSIRange>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e34d      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c60:	f000 fc36 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 8002c64:	4602      	mov	r2, r0
 8002c66:	4b5c      	ldr	r3, [pc, #368]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	091b      	lsrs	r3, r3, #4
 8002c6c:	f003 030f 	and.w	r3, r3, #15
 8002c70:	495a      	ldr	r1, [pc, #360]	; (8002ddc <HAL_RCC_OscConfig+0x29c>)
 8002c72:	5ccb      	ldrb	r3, [r1, r3]
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	fa22 f303 	lsr.w	r3, r2, r3
 8002c7c:	4a58      	ldr	r2, [pc, #352]	; (8002de0 <HAL_RCC_OscConfig+0x2a0>)
 8002c7e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c80:	4b58      	ldr	r3, [pc, #352]	; (8002de4 <HAL_RCC_OscConfig+0x2a4>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fe fa89 	bl	800119c <HAL_InitTick>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c8e:	7bfb      	ldrb	r3, [r7, #15]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d052      	beq.n	8002d3a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c94:	7bfb      	ldrb	r3, [r7, #15]
 8002c96:	e331      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	699b      	ldr	r3, [r3, #24]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d032      	beq.n	8002d06 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ca0:	4b4d      	ldr	r3, [pc, #308]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a4c      	ldr	r2, [pc, #304]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cac:	f7fe fac6 	bl	800123c <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cb4:	f7fe fac2 	bl	800123c <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e31a      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cc6:	4b44      	ldr	r3, [pc, #272]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cd2:	4b41      	ldr	r3, [pc, #260]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a40      	ldr	r2, [pc, #256]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002cd8:	f043 0308 	orr.w	r3, r3, #8
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	4b3e      	ldr	r3, [pc, #248]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	493b      	ldr	r1, [pc, #236]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cf0:	4b39      	ldr	r3, [pc, #228]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	69db      	ldr	r3, [r3, #28]
 8002cfc:	021b      	lsls	r3, r3, #8
 8002cfe:	4936      	ldr	r1, [pc, #216]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	604b      	str	r3, [r1, #4]
 8002d04:	e01a      	b.n	8002d3c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d06:	4b34      	ldr	r3, [pc, #208]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a33      	ldr	r2, [pc, #204]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d0c:	f023 0301 	bic.w	r3, r3, #1
 8002d10:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d12:	f7fe fa93 	bl	800123c <HAL_GetTick>
 8002d16:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d18:	e008      	b.n	8002d2c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d1a:	f7fe fa8f 	bl	800123c <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e2e7      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d2c:	4b2a      	ldr	r3, [pc, #168]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1f0      	bne.n	8002d1a <HAL_RCC_OscConfig+0x1da>
 8002d38:	e000      	b.n	8002d3c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d3a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d074      	beq.n	8002e32 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d005      	beq.n	8002d5a <HAL_RCC_OscConfig+0x21a>
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	2b0c      	cmp	r3, #12
 8002d52:	d10e      	bne.n	8002d72 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d10b      	bne.n	8002d72 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5a:	4b1f      	ldr	r3, [pc, #124]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d064      	beq.n	8002e30 <HAL_RCC_OscConfig+0x2f0>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d160      	bne.n	8002e30 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e2c4      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d7a:	d106      	bne.n	8002d8a <HAL_RCC_OscConfig+0x24a>
 8002d7c:	4b16      	ldr	r3, [pc, #88]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	e01d      	b.n	8002dc6 <HAL_RCC_OscConfig+0x286>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d92:	d10c      	bne.n	8002dae <HAL_RCC_OscConfig+0x26e>
 8002d94:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0f      	ldr	r2, [pc, #60]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002d9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0c      	ldr	r2, [pc, #48]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002da6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002daa:	6013      	str	r3, [r2, #0]
 8002dac:	e00b      	b.n	8002dc6 <HAL_RCC_OscConfig+0x286>
 8002dae:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a09      	ldr	r2, [pc, #36]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002db4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	4b07      	ldr	r3, [pc, #28]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a06      	ldr	r2, [pc, #24]	; (8002dd8 <HAL_RCC_OscConfig+0x298>)
 8002dc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d01c      	beq.n	8002e08 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dce:	f7fe fa35 	bl	800123c <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dd4:	e011      	b.n	8002dfa <HAL_RCC_OscConfig+0x2ba>
 8002dd6:	bf00      	nop
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	0800b374 	.word	0x0800b374
 8002de0:	20000004 	.word	0x20000004
 8002de4:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002de8:	f7fe fa28 	bl	800123c <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b64      	cmp	r3, #100	; 0x64
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e280      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dfa:	4baf      	ldr	r3, [pc, #700]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x2a8>
 8002e06:	e014      	b.n	8002e32 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e08:	f7fe fa18 	bl	800123c <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e10:	f7fe fa14 	bl	800123c <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b64      	cmp	r3, #100	; 0x64
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e26c      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e22:	4ba5      	ldr	r3, [pc, #660]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1f0      	bne.n	8002e10 <HAL_RCC_OscConfig+0x2d0>
 8002e2e:	e000      	b.n	8002e32 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d060      	beq.n	8002f00 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	2b04      	cmp	r3, #4
 8002e42:	d005      	beq.n	8002e50 <HAL_RCC_OscConfig+0x310>
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2b0c      	cmp	r3, #12
 8002e48:	d119      	bne.n	8002e7e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d116      	bne.n	8002e7e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e50:	4b99      	ldr	r3, [pc, #612]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d005      	beq.n	8002e68 <HAL_RCC_OscConfig+0x328>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e249      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e68:	4b93      	ldr	r3, [pc, #588]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	061b      	lsls	r3, r3, #24
 8002e76:	4990      	ldr	r1, [pc, #576]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e7c:	e040      	b.n	8002f00 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d023      	beq.n	8002ece <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e86:	4b8c      	ldr	r3, [pc, #560]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a8b      	ldr	r2, [pc, #556]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002e8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e92:	f7fe f9d3 	bl	800123c <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e9a:	f7fe f9cf 	bl	800123c <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e227      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002eac:	4b82      	ldr	r3, [pc, #520]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0f0      	beq.n	8002e9a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb8:	4b7f      	ldr	r3, [pc, #508]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	061b      	lsls	r3, r3, #24
 8002ec6:	497c      	ldr	r1, [pc, #496]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	604b      	str	r3, [r1, #4]
 8002ecc:	e018      	b.n	8002f00 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ece:	4b7a      	ldr	r3, [pc, #488]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a79      	ldr	r2, [pc, #484]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002ed4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eda:	f7fe f9af 	bl	800123c <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ee2:	f7fe f9ab 	bl	800123c <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e203      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef4:	4b70      	ldr	r3, [pc, #448]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1f0      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d03c      	beq.n	8002f86 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d01c      	beq.n	8002f4e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f14:	4b68      	ldr	r3, [pc, #416]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f1a:	4a67      	ldr	r2, [pc, #412]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f1c:	f043 0301 	orr.w	r3, r3, #1
 8002f20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f24:	f7fe f98a 	bl	800123c <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f2c:	f7fe f986 	bl	800123c <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e1de      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f3e:	4b5e      	ldr	r3, [pc, #376]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0ef      	beq.n	8002f2c <HAL_RCC_OscConfig+0x3ec>
 8002f4c:	e01b      	b.n	8002f86 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f4e:	4b5a      	ldr	r3, [pc, #360]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f54:	4a58      	ldr	r2, [pc, #352]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f56:	f023 0301 	bic.w	r3, r3, #1
 8002f5a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5e:	f7fe f96d 	bl	800123c <HAL_GetTick>
 8002f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f64:	e008      	b.n	8002f78 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f66:	f7fe f969 	bl	800123c <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e1c1      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f78:	4b4f      	ldr	r3, [pc, #316]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d1ef      	bne.n	8002f66 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f000 80a6 	beq.w	80030e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f94:	2300      	movs	r3, #0
 8002f96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f98:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10d      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa4:	4b44      	ldr	r3, [pc, #272]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa8:	4a43      	ldr	r2, [pc, #268]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fae:	6593      	str	r3, [r2, #88]	; 0x58
 8002fb0:	4b41      	ldr	r3, [pc, #260]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8002fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fc0:	4b3e      	ldr	r3, [pc, #248]	; (80030bc <HAL_RCC_OscConfig+0x57c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d118      	bne.n	8002ffe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fcc:	4b3b      	ldr	r3, [pc, #236]	; (80030bc <HAL_RCC_OscConfig+0x57c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a3a      	ldr	r2, [pc, #232]	; (80030bc <HAL_RCC_OscConfig+0x57c>)
 8002fd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd8:	f7fe f930 	bl	800123c <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe0:	f7fe f92c 	bl	800123c <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e184      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ff2:	4b32      	ldr	r3, [pc, #200]	; (80030bc <HAL_RCC_OscConfig+0x57c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0f0      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d108      	bne.n	8003018 <HAL_RCC_OscConfig+0x4d8>
 8003006:	4b2c      	ldr	r3, [pc, #176]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300c:	4a2a      	ldr	r2, [pc, #168]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003016:	e024      	b.n	8003062 <HAL_RCC_OscConfig+0x522>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	2b05      	cmp	r3, #5
 800301e:	d110      	bne.n	8003042 <HAL_RCC_OscConfig+0x502>
 8003020:	4b25      	ldr	r3, [pc, #148]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003026:	4a24      	ldr	r2, [pc, #144]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003028:	f043 0304 	orr.w	r3, r3, #4
 800302c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003030:	4b21      	ldr	r3, [pc, #132]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003036:	4a20      	ldr	r2, [pc, #128]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003040:	e00f      	b.n	8003062 <HAL_RCC_OscConfig+0x522>
 8003042:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003048:	4a1b      	ldr	r2, [pc, #108]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 800304a:	f023 0301 	bic.w	r3, r3, #1
 800304e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003052:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 8003054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003058:	4a17      	ldr	r2, [pc, #92]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 800305a:	f023 0304 	bic.w	r3, r3, #4
 800305e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d016      	beq.n	8003098 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306a:	f7fe f8e7 	bl	800123c <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003070:	e00a      	b.n	8003088 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003072:	f7fe f8e3 	bl	800123c <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003080:	4293      	cmp	r3, r2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e139      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003088:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <HAL_RCC_OscConfig+0x578>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d0ed      	beq.n	8003072 <HAL_RCC_OscConfig+0x532>
 8003096:	e01a      	b.n	80030ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003098:	f7fe f8d0 	bl	800123c <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800309e:	e00f      	b.n	80030c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030a0:	f7fe f8cc 	bl	800123c <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d906      	bls.n	80030c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e122      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000
 80030bc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030c0:	4b90      	ldr	r3, [pc, #576]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1e8      	bne.n	80030a0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ce:	7ffb      	ldrb	r3, [r7, #31]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d105      	bne.n	80030e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030d4:	4b8b      	ldr	r3, [pc, #556]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80030d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d8:	4a8a      	ldr	r2, [pc, #552]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80030da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030de:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 8108 	beq.w	80032fa <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	f040 80d0 	bne.w	8003294 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030f4:	4b83      	ldr	r3, [pc, #524]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f003 0203 	and.w	r2, r3, #3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003104:	429a      	cmp	r2, r3
 8003106:	d130      	bne.n	800316a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	3b01      	subs	r3, #1
 8003114:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003116:	429a      	cmp	r2, r3
 8003118:	d127      	bne.n	800316a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003124:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003126:	429a      	cmp	r2, r3
 8003128:	d11f      	bne.n	800316a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003134:	2a07      	cmp	r2, #7
 8003136:	bf14      	ite	ne
 8003138:	2201      	movne	r2, #1
 800313a:	2200      	moveq	r2, #0
 800313c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800313e:	4293      	cmp	r3, r2
 8003140:	d113      	bne.n	800316a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314c:	085b      	lsrs	r3, r3, #1
 800314e:	3b01      	subs	r3, #1
 8003150:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003152:	429a      	cmp	r2, r3
 8003154:	d109      	bne.n	800316a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	085b      	lsrs	r3, r3, #1
 8003162:	3b01      	subs	r3, #1
 8003164:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003166:	429a      	cmp	r2, r3
 8003168:	d06e      	beq.n	8003248 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	2b0c      	cmp	r3, #12
 800316e:	d069      	beq.n	8003244 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003170:	4b64      	ldr	r3, [pc, #400]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d105      	bne.n	8003188 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800317c:	4b61      	ldr	r3, [pc, #388]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0b7      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800318c:	4b5d      	ldr	r3, [pc, #372]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a5c      	ldr	r2, [pc, #368]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003192:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003196:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003198:	f7fe f850 	bl	800123c <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800319e:	e008      	b.n	80031b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a0:	f7fe f84c 	bl	800123c <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e0a4      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b2:	4b54      	ldr	r3, [pc, #336]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031be:	4b51      	ldr	r3, [pc, #324]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	4b51      	ldr	r3, [pc, #324]	; (8003308 <HAL_RCC_OscConfig+0x7c8>)
 80031c4:	4013      	ands	r3, r2
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031ce:	3a01      	subs	r2, #1
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	4311      	orrs	r1, r2
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031d8:	0212      	lsls	r2, r2, #8
 80031da:	4311      	orrs	r1, r2
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80031e0:	0852      	lsrs	r2, r2, #1
 80031e2:	3a01      	subs	r2, #1
 80031e4:	0552      	lsls	r2, r2, #21
 80031e6:	4311      	orrs	r1, r2
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80031ec:	0852      	lsrs	r2, r2, #1
 80031ee:	3a01      	subs	r2, #1
 80031f0:	0652      	lsls	r2, r2, #25
 80031f2:	4311      	orrs	r1, r2
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031f8:	0912      	lsrs	r2, r2, #4
 80031fa:	0452      	lsls	r2, r2, #17
 80031fc:	430a      	orrs	r2, r1
 80031fe:	4941      	ldr	r1, [pc, #260]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003200:	4313      	orrs	r3, r2
 8003202:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003204:	4b3f      	ldr	r3, [pc, #252]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a3e      	ldr	r2, [pc, #248]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 800320a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800320e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003210:	4b3c      	ldr	r3, [pc, #240]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	4a3b      	ldr	r2, [pc, #236]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003216:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800321a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800321c:	f7fe f80e 	bl	800123c <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fe f80a 	bl	800123c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e062      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003236:	4b33      	ldr	r3, [pc, #204]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003242:	e05a      	b.n	80032fa <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e059      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003248:	4b2e      	ldr	r3, [pc, #184]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d152      	bne.n	80032fa <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003254:	4b2b      	ldr	r3, [pc, #172]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a2a      	ldr	r2, [pc, #168]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 800325a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800325e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003260:	4b28      	ldr	r3, [pc, #160]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	4a27      	ldr	r2, [pc, #156]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003266:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800326a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800326c:	f7fd ffe6 	bl	800123c <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003272:	e008      	b.n	8003286 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003274:	f7fd ffe2 	bl	800123c <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e03a      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003286:	4b1f      	ldr	r3, [pc, #124]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0f0      	beq.n	8003274 <HAL_RCC_OscConfig+0x734>
 8003292:	e032      	b.n	80032fa <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	2b0c      	cmp	r3, #12
 8003298:	d02d      	beq.n	80032f6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329a:	4b1a      	ldr	r3, [pc, #104]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a19      	ldr	r2, [pc, #100]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032a4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80032a6:	4b17      	ldr	r3, [pc, #92]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d105      	bne.n	80032be <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032b2:	4b14      	ldr	r3, [pc, #80]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	4a13      	ldr	r2, [pc, #76]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032b8:	f023 0303 	bic.w	r3, r3, #3
 80032bc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032be:	4b11      	ldr	r3, [pc, #68]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	4a10      	ldr	r2, [pc, #64]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032c4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80032c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032cc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ce:	f7fd ffb5 	bl	800123c <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d6:	f7fd ffb1 	bl	800123c <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e009      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e8:	4b06      	ldr	r3, [pc, #24]	; (8003304 <HAL_RCC_OscConfig+0x7c4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f0      	bne.n	80032d6 <HAL_RCC_OscConfig+0x796>
 80032f4:	e001      	b.n	80032fa <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e000      	b.n	80032fc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3720      	adds	r7, #32
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40021000 	.word	0x40021000
 8003308:	f99d808c 	.word	0xf99d808c

0800330c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e0c8      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003320:	4b66      	ldr	r3, [pc, #408]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d910      	bls.n	8003350 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332e:	4b63      	ldr	r3, [pc, #396]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f023 0207 	bic.w	r2, r3, #7
 8003336:	4961      	ldr	r1, [pc, #388]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	4313      	orrs	r3, r2
 800333c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800333e:	4b5f      	ldr	r3, [pc, #380]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	429a      	cmp	r2, r3
 800334a:	d001      	beq.n	8003350 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e0b0      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d04c      	beq.n	80033f6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b03      	cmp	r3, #3
 8003362:	d107      	bne.n	8003374 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003364:	4b56      	ldr	r3, [pc, #344]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d121      	bne.n	80033b4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e09e      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d107      	bne.n	800338c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800337c:	4b50      	ldr	r3, [pc, #320]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d115      	bne.n	80033b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e092      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d107      	bne.n	80033a4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003394:	4b4a      	ldr	r3, [pc, #296]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d109      	bne.n	80033b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e086      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033a4:	4b46      	ldr	r3, [pc, #280]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e07e      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033b4:	4b42      	ldr	r3, [pc, #264]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f023 0203 	bic.w	r2, r3, #3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	493f      	ldr	r1, [pc, #252]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033c6:	f7fd ff39 	bl	800123c <HAL_GetTick>
 80033ca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033cc:	e00a      	b.n	80033e4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ce:	f7fd ff35 	bl	800123c <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033dc:	4293      	cmp	r3, r2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e066      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e4:	4b36      	ldr	r3, [pc, #216]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f003 020c 	and.w	r2, r3, #12
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d1eb      	bne.n	80033ce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003402:	4b2f      	ldr	r3, [pc, #188]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	492c      	ldr	r1, [pc, #176]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003410:	4313      	orrs	r3, r2
 8003412:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003414:	4b29      	ldr	r3, [pc, #164]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d210      	bcs.n	8003444 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	4b26      	ldr	r3, [pc, #152]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f023 0207 	bic.w	r2, r3, #7
 800342a:	4924      	ldr	r1, [pc, #144]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	4313      	orrs	r3, r2
 8003430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003432:	4b22      	ldr	r3, [pc, #136]	; (80034bc <HAL_RCC_ClockConfig+0x1b0>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	429a      	cmp	r2, r3
 800343e:	d001      	beq.n	8003444 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e036      	b.n	80034b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0304 	and.w	r3, r3, #4
 800344c:	2b00      	cmp	r3, #0
 800344e:	d008      	beq.n	8003462 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003450:	4b1b      	ldr	r3, [pc, #108]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	4918      	ldr	r1, [pc, #96]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0308 	and.w	r3, r3, #8
 800346a:	2b00      	cmp	r3, #0
 800346c:	d009      	beq.n	8003482 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800346e:	4b14      	ldr	r3, [pc, #80]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	4910      	ldr	r1, [pc, #64]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 800347e:	4313      	orrs	r3, r2
 8003480:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003482:	f000 f825 	bl	80034d0 <HAL_RCC_GetSysClockFreq>
 8003486:	4602      	mov	r2, r0
 8003488:	4b0d      	ldr	r3, [pc, #52]	; (80034c0 <HAL_RCC_ClockConfig+0x1b4>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	091b      	lsrs	r3, r3, #4
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	490c      	ldr	r1, [pc, #48]	; (80034c4 <HAL_RCC_ClockConfig+0x1b8>)
 8003494:	5ccb      	ldrb	r3, [r1, r3]
 8003496:	f003 031f 	and.w	r3, r3, #31
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	4a0a      	ldr	r2, [pc, #40]	; (80034c8 <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034a2:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <HAL_RCC_ClockConfig+0x1c0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fd fe78 	bl	800119c <HAL_InitTick>
 80034ac:	4603      	mov	r3, r0
 80034ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80034b0:	7afb      	ldrb	r3, [r7, #11]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	40022000 	.word	0x40022000
 80034c0:	40021000 	.word	0x40021000
 80034c4:	0800b374 	.word	0x0800b374
 80034c8:	20000004 	.word	0x20000004
 80034cc:	20000008 	.word	0x20000008

080034d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b089      	sub	sp, #36	; 0x24
 80034d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	61fb      	str	r3, [r7, #28]
 80034da:	2300      	movs	r3, #0
 80034dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034de:	4b3e      	ldr	r3, [pc, #248]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 030c 	and.w	r3, r3, #12
 80034e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034e8:	4b3b      	ldr	r3, [pc, #236]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <HAL_RCC_GetSysClockFreq+0x34>
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	2b0c      	cmp	r3, #12
 80034fc:	d121      	bne.n	8003542 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d11e      	bne.n	8003542 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003504:	4b34      	ldr	r3, [pc, #208]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0308 	and.w	r3, r3, #8
 800350c:	2b00      	cmp	r3, #0
 800350e:	d107      	bne.n	8003520 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003510:	4b31      	ldr	r3, [pc, #196]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003516:	0a1b      	lsrs	r3, r3, #8
 8003518:	f003 030f 	and.w	r3, r3, #15
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	e005      	b.n	800352c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003520:	4b2d      	ldr	r3, [pc, #180]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	091b      	lsrs	r3, r3, #4
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800352c:	4a2b      	ldr	r2, [pc, #172]	; (80035dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003534:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10d      	bne.n	8003558 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003540:	e00a      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	2b04      	cmp	r3, #4
 8003546:	d102      	bne.n	800354e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003548:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800354a:	61bb      	str	r3, [r7, #24]
 800354c:	e004      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	2b08      	cmp	r3, #8
 8003552:	d101      	bne.n	8003558 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003554:	4b23      	ldr	r3, [pc, #140]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003556:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	2b0c      	cmp	r3, #12
 800355c:	d134      	bne.n	80035c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800355e:	4b1e      	ldr	r3, [pc, #120]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b02      	cmp	r3, #2
 800356c:	d003      	beq.n	8003576 <HAL_RCC_GetSysClockFreq+0xa6>
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b03      	cmp	r3, #3
 8003572:	d003      	beq.n	800357c <HAL_RCC_GetSysClockFreq+0xac>
 8003574:	e005      	b.n	8003582 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003576:	4b1a      	ldr	r3, [pc, #104]	; (80035e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003578:	617b      	str	r3, [r7, #20]
      break;
 800357a:	e005      	b.n	8003588 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800357c:	4b19      	ldr	r3, [pc, #100]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800357e:	617b      	str	r3, [r7, #20]
      break;
 8003580:	e002      	b.n	8003588 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	617b      	str	r3, [r7, #20]
      break;
 8003586:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003588:	4b13      	ldr	r3, [pc, #76]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	091b      	lsrs	r3, r3, #4
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	3301      	adds	r3, #1
 8003594:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003596:	4b10      	ldr	r3, [pc, #64]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	fb02 f203 	mul.w	r2, r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035ae:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	0e5b      	lsrs	r3, r3, #25
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	3301      	adds	r3, #1
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035c8:	69bb      	ldr	r3, [r7, #24]
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3724      	adds	r7, #36	; 0x24
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	40021000 	.word	0x40021000
 80035dc:	0800b384 	.word	0x0800b384
 80035e0:	00f42400 	.word	0x00f42400
 80035e4:	007a1200 	.word	0x007a1200

080035e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035ec:	4b03      	ldr	r3, [pc, #12]	; (80035fc <HAL_RCC_GetHCLKFreq+0x14>)
 80035ee:	681b      	ldr	r3, [r3, #0]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	20000004 	.word	0x20000004

08003600 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003608:	2300      	movs	r3, #0
 800360a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800360c:	4b2a      	ldr	r3, [pc, #168]	; (80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800360e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003618:	f7ff fa1e 	bl	8002a58 <HAL_PWREx_GetVoltageRange>
 800361c:	6178      	str	r0, [r7, #20]
 800361e:	e014      	b.n	800364a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003620:	4b25      	ldr	r3, [pc, #148]	; (80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003624:	4a24      	ldr	r2, [pc, #144]	; (80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800362a:	6593      	str	r3, [r2, #88]	; 0x58
 800362c:	4b22      	ldr	r3, [pc, #136]	; (80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800362e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003638:	f7ff fa0e 	bl	8002a58 <HAL_PWREx_GetVoltageRange>
 800363c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800363e:	4b1e      	ldr	r3, [pc, #120]	; (80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003642:	4a1d      	ldr	r2, [pc, #116]	; (80036b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003644:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003648:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003650:	d10b      	bne.n	800366a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b80      	cmp	r3, #128	; 0x80
 8003656:	d919      	bls.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2ba0      	cmp	r3, #160	; 0xa0
 800365c:	d902      	bls.n	8003664 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800365e:	2302      	movs	r3, #2
 8003660:	613b      	str	r3, [r7, #16]
 8003662:	e013      	b.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003664:	2301      	movs	r3, #1
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	e010      	b.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b80      	cmp	r3, #128	; 0x80
 800366e:	d902      	bls.n	8003676 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003670:	2303      	movs	r3, #3
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	e00a      	b.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2b80      	cmp	r3, #128	; 0x80
 800367a:	d102      	bne.n	8003682 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800367c:	2302      	movs	r3, #2
 800367e:	613b      	str	r3, [r7, #16]
 8003680:	e004      	b.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2b70      	cmp	r3, #112	; 0x70
 8003686:	d101      	bne.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003688:	2301      	movs	r3, #1
 800368a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800368c:	4b0b      	ldr	r3, [pc, #44]	; (80036bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f023 0207 	bic.w	r2, r3, #7
 8003694:	4909      	ldr	r1, [pc, #36]	; (80036bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4313      	orrs	r3, r2
 800369a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800369c:	4b07      	ldr	r3, [pc, #28]	; (80036bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d001      	beq.n	80036ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e000      	b.n	80036b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40021000 	.word	0x40021000
 80036bc:	40022000 	.word	0x40022000

080036c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036c8:	2300      	movs	r3, #0
 80036ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036cc:	2300      	movs	r3, #0
 80036ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d041      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80036e4:	d02a      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80036ea:	d824      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80036f0:	d008      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80036f6:	d81e      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00a      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003700:	d010      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003702:	e018      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003704:	4b86      	ldr	r3, [pc, #536]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	4a85      	ldr	r2, [pc, #532]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800370e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003710:	e015      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	3304      	adds	r3, #4
 8003716:	2100      	movs	r1, #0
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fabb 	bl	8003c94 <RCCEx_PLLSAI1_Config>
 800371e:	4603      	mov	r3, r0
 8003720:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003722:	e00c      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	3320      	adds	r3, #32
 8003728:	2100      	movs	r1, #0
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fba6 	bl	8003e7c <RCCEx_PLLSAI2_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003734:	e003      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	74fb      	strb	r3, [r7, #19]
      break;
 800373a:	e000      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800373c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800373e:	7cfb      	ldrb	r3, [r7, #19]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10b      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003744:	4b76      	ldr	r3, [pc, #472]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800374a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003752:	4973      	ldr	r1, [pc, #460]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800375a:	e001      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800375c:	7cfb      	ldrb	r3, [r7, #19]
 800375e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d041      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003770:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003774:	d02a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003776:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800377a:	d824      	bhi.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800377c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003780:	d008      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003782:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003786:	d81e      	bhi.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800378c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003790:	d010      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003792:	e018      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003794:	4b62      	ldr	r3, [pc, #392]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a61      	ldr	r2, [pc, #388]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800379a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800379e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037a0:	e015      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	3304      	adds	r3, #4
 80037a6:	2100      	movs	r1, #0
 80037a8:	4618      	mov	r0, r3
 80037aa:	f000 fa73 	bl	8003c94 <RCCEx_PLLSAI1_Config>
 80037ae:	4603      	mov	r3, r0
 80037b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037b2:	e00c      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3320      	adds	r3, #32
 80037b8:	2100      	movs	r1, #0
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 fb5e 	bl	8003e7c <RCCEx_PLLSAI2_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037c4:	e003      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	74fb      	strb	r3, [r7, #19]
      break;
 80037ca:	e000      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80037cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10b      	bne.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037d4:	4b52      	ldr	r3, [pc, #328]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037e2:	494f      	ldr	r1, [pc, #316]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037ea:	e001      	b.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ec:	7cfb      	ldrb	r3, [r7, #19]
 80037ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 80a0 	beq.w	800393e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fe:	2300      	movs	r3, #0
 8003800:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003802:	4b47      	ldr	r3, [pc, #284]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003812:	2300      	movs	r3, #0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00d      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003818:	4b41      	ldr	r3, [pc, #260]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381c:	4a40      	ldr	r2, [pc, #256]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003822:	6593      	str	r3, [r2, #88]	; 0x58
 8003824:	4b3e      	ldr	r3, [pc, #248]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003830:	2301      	movs	r3, #1
 8003832:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003834:	4b3b      	ldr	r3, [pc, #236]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a3a      	ldr	r2, [pc, #232]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800383a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800383e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003840:	f7fd fcfc 	bl	800123c <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003846:	e009      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003848:	f7fd fcf8 	bl	800123c <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d902      	bls.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	74fb      	strb	r3, [r7, #19]
        break;
 800385a:	e005      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800385c:	4b31      	ldr	r3, [pc, #196]	; (8003924 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0ef      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003868:	7cfb      	ldrb	r3, [r7, #19]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d15c      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800386e:	4b2c      	ldr	r3, [pc, #176]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003874:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003878:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d01f      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	429a      	cmp	r2, r3
 800388a:	d019      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800388c:	4b24      	ldr	r3, [pc, #144]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800388e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003896:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003898:	4b21      	ldr	r3, [pc, #132]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800389a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389e:	4a20      	ldr	r2, [pc, #128]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038a8:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ae:	4a1c      	ldr	r2, [pc, #112]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038b8:	4a19      	ldr	r2, [pc, #100]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d016      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ca:	f7fd fcb7 	bl	800123c <HAL_GetTick>
 80038ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d0:	e00b      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d2:	f7fd fcb3 	bl	800123c <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d902      	bls.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	74fb      	strb	r3, [r7, #19]
            break;
 80038e8:	e006      	b.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0ec      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80038f8:	7cfb      	ldrb	r3, [r7, #19]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d10c      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038fe:	4b08      	ldr	r3, [pc, #32]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800390e:	4904      	ldr	r1, [pc, #16]	; (8003920 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003916:	e009      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003918:	7cfb      	ldrb	r3, [r7, #19]
 800391a:	74bb      	strb	r3, [r7, #18]
 800391c:	e006      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003928:	7cfb      	ldrb	r3, [r7, #19]
 800392a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800392c:	7c7b      	ldrb	r3, [r7, #17]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d105      	bne.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003932:	4b9e      	ldr	r3, [pc, #632]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003936:	4a9d      	ldr	r2, [pc, #628]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003938:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800393c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00a      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800394a:	4b98      	ldr	r3, [pc, #608]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003950:	f023 0203 	bic.w	r2, r3, #3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003958:	4994      	ldr	r1, [pc, #592]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395a:	4313      	orrs	r3, r2
 800395c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00a      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800396c:	4b8f      	ldr	r3, [pc, #572]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003972:	f023 020c 	bic.w	r2, r3, #12
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800397a:	498c      	ldr	r1, [pc, #560]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397c:	4313      	orrs	r3, r2
 800397e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00a      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800398e:	4b87      	ldr	r3, [pc, #540]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003990:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003994:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	4983      	ldr	r1, [pc, #524]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0308 	and.w	r3, r3, #8
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00a      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039b0:	4b7e      	ldr	r3, [pc, #504]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039be:	497b      	ldr	r1, [pc, #492]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0310 	and.w	r3, r3, #16
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039d2:	4b76      	ldr	r3, [pc, #472]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e0:	4972      	ldr	r1, [pc, #456]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0320 	and.w	r3, r3, #32
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00a      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039f4:	4b6d      	ldr	r3, [pc, #436]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a02:	496a      	ldr	r1, [pc, #424]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a16:	4b65      	ldr	r3, [pc, #404]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	4961      	ldr	r1, [pc, #388]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a38:	4b5c      	ldr	r3, [pc, #368]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a46:	4959      	ldr	r1, [pc, #356]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a5a:	4b54      	ldr	r3, [pc, #336]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a60:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a68:	4950      	ldr	r1, [pc, #320]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a7c:	4b4b      	ldr	r3, [pc, #300]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a8a:	4948      	ldr	r1, [pc, #288]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a9e:	4b43      	ldr	r3, [pc, #268]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aac:	493f      	ldr	r1, [pc, #252]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d028      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ac0:	4b3a      	ldr	r3, [pc, #232]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ace:	4937      	ldr	r1, [pc, #220]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ada:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ade:	d106      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ae0:	4b32      	ldr	r3, [pc, #200]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	4a31      	ldr	r2, [pc, #196]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aea:	60d3      	str	r3, [r2, #12]
 8003aec:	e011      	b.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003af2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003af6:	d10c      	bne.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	3304      	adds	r3, #4
 8003afc:	2101      	movs	r1, #1
 8003afe:	4618      	mov	r0, r3
 8003b00:	f000 f8c8 	bl	8003c94 <RCCEx_PLLSAI1_Config>
 8003b04:	4603      	mov	r3, r0
 8003b06:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b08:	7cfb      	ldrb	r3, [r7, #19]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b0e:	7cfb      	ldrb	r3, [r7, #19]
 8003b10:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d028      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b1e:	4b23      	ldr	r3, [pc, #140]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b24:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2c:	491f      	ldr	r1, [pc, #124]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b3c:	d106      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b3e:	4b1b      	ldr	r3, [pc, #108]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	4a1a      	ldr	r2, [pc, #104]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b48:	60d3      	str	r3, [r2, #12]
 8003b4a:	e011      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	3304      	adds	r3, #4
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f000 f899 	bl	8003c94 <RCCEx_PLLSAI1_Config>
 8003b62:	4603      	mov	r3, r0
 8003b64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b66:	7cfb      	ldrb	r3, [r7, #19]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d001      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b6c:	7cfb      	ldrb	r3, [r7, #19]
 8003b6e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d02b      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8a:	4908      	ldr	r1, [pc, #32]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b9a:	d109      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b9c:	4b03      	ldr	r3, [pc, #12]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	4a02      	ldr	r2, [pc, #8]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ba6:	60d3      	str	r3, [r2, #12]
 8003ba8:	e014      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003baa:	bf00      	nop
 8003bac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bb8:	d10c      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f000 f867 	bl	8003c94 <RCCEx_PLLSAI1_Config>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bca:	7cfb      	ldrb	r3, [r7, #19]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003bd0:	7cfb      	ldrb	r3, [r7, #19]
 8003bd2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d02f      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003be0:	4b2b      	ldr	r3, [pc, #172]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bee:	4928      	ldr	r1, [pc, #160]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bfe:	d10d      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3304      	adds	r3, #4
 8003c04:	2102      	movs	r1, #2
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f844 	bl	8003c94 <RCCEx_PLLSAI1_Config>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d014      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c16:	7cfb      	ldrb	r3, [r7, #19]
 8003c18:	74bb      	strb	r3, [r7, #18]
 8003c1a:	e011      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3320      	adds	r3, #32
 8003c2a:	2102      	movs	r1, #2
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f000 f925 	bl	8003e7c <RCCEx_PLLSAI2_Config>
 8003c32:	4603      	mov	r3, r0
 8003c34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c36:	7cfb      	ldrb	r3, [r7, #19]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c3c:	7cfb      	ldrb	r3, [r7, #19]
 8003c3e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00a      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c4c:	4b10      	ldr	r3, [pc, #64]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c52:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c5a:	490d      	ldr	r1, [pc, #52]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00b      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c6e:	4b08      	ldr	r3, [pc, #32]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c74:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c7e:	4904      	ldr	r1, [pc, #16]	; (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c86:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40021000 	.word	0x40021000

08003c94 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ca2:	4b75      	ldr	r3, [pc, #468]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	f003 0303 	and.w	r3, r3, #3
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d018      	beq.n	8003ce0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003cae:	4b72      	ldr	r3, [pc, #456]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	f003 0203 	and.w	r2, r3, #3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d10d      	bne.n	8003cda <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
       ||
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d009      	beq.n	8003cda <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003cc6:	4b6c      	ldr	r3, [pc, #432]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	1c5a      	adds	r2, r3, #1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
       ||
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d047      	beq.n	8003d6a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	73fb      	strb	r3, [r7, #15]
 8003cde:	e044      	b.n	8003d6a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2b03      	cmp	r3, #3
 8003ce6:	d018      	beq.n	8003d1a <RCCEx_PLLSAI1_Config+0x86>
 8003ce8:	2b03      	cmp	r3, #3
 8003cea:	d825      	bhi.n	8003d38 <RCCEx_PLLSAI1_Config+0xa4>
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d002      	beq.n	8003cf6 <RCCEx_PLLSAI1_Config+0x62>
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d009      	beq.n	8003d08 <RCCEx_PLLSAI1_Config+0x74>
 8003cf4:	e020      	b.n	8003d38 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cf6:	4b60      	ldr	r3, [pc, #384]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d11d      	bne.n	8003d3e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d06:	e01a      	b.n	8003d3e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d08:	4b5b      	ldr	r3, [pc, #364]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d116      	bne.n	8003d42 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d18:	e013      	b.n	8003d42 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d1a:	4b57      	ldr	r3, [pc, #348]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d10f      	bne.n	8003d46 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d26:	4b54      	ldr	r3, [pc, #336]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d36:	e006      	b.n	8003d46 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d3c:	e004      	b.n	8003d48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d3e:	bf00      	nop
 8003d40:	e002      	b.n	8003d48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d42:	bf00      	nop
 8003d44:	e000      	b.n	8003d48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d46:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10d      	bne.n	8003d6a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d4e:	4b4a      	ldr	r3, [pc, #296]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6819      	ldr	r1, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	430b      	orrs	r3, r1
 8003d64:	4944      	ldr	r1, [pc, #272]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d17d      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d70:	4b41      	ldr	r3, [pc, #260]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a40      	ldr	r2, [pc, #256]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d76:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d7c:	f7fd fa5e 	bl	800123c <HAL_GetTick>
 8003d80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d82:	e009      	b.n	8003d98 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d84:	f7fd fa5a 	bl	800123c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d902      	bls.n	8003d98 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	73fb      	strb	r3, [r7, #15]
        break;
 8003d96:	e005      	b.n	8003da4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d98:	4b37      	ldr	r3, [pc, #220]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1ef      	bne.n	8003d84 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003da4:	7bfb      	ldrb	r3, [r7, #15]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d160      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d111      	bne.n	8003dd4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003db0:	4b31      	ldr	r3, [pc, #196]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6892      	ldr	r2, [r2, #8]
 8003dc0:	0211      	lsls	r1, r2, #8
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	68d2      	ldr	r2, [r2, #12]
 8003dc6:	0912      	lsrs	r2, r2, #4
 8003dc8:	0452      	lsls	r2, r2, #17
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	492a      	ldr	r1, [pc, #168]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	610b      	str	r3, [r1, #16]
 8003dd2:	e027      	b.n	8003e24 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d112      	bne.n	8003e00 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dda:	4b27      	ldr	r3, [pc, #156]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003de2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	6892      	ldr	r2, [r2, #8]
 8003dea:	0211      	lsls	r1, r2, #8
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6912      	ldr	r2, [r2, #16]
 8003df0:	0852      	lsrs	r2, r2, #1
 8003df2:	3a01      	subs	r2, #1
 8003df4:	0552      	lsls	r2, r2, #21
 8003df6:	430a      	orrs	r2, r1
 8003df8:	491f      	ldr	r1, [pc, #124]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	610b      	str	r3, [r1, #16]
 8003dfe:	e011      	b.n	8003e24 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e00:	4b1d      	ldr	r3, [pc, #116]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6892      	ldr	r2, [r2, #8]
 8003e10:	0211      	lsls	r1, r2, #8
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6952      	ldr	r2, [r2, #20]
 8003e16:	0852      	lsrs	r2, r2, #1
 8003e18:	3a01      	subs	r2, #1
 8003e1a:	0652      	lsls	r2, r2, #25
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	4916      	ldr	r1, [pc, #88]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e24:	4b14      	ldr	r3, [pc, #80]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a13      	ldr	r2, [pc, #76]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e2a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e30:	f7fd fa04 	bl	800123c <HAL_GetTick>
 8003e34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e36:	e009      	b.n	8003e4c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e38:	f7fd fa00 	bl	800123c <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d902      	bls.n	8003e4c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	73fb      	strb	r3, [r7, #15]
          break;
 8003e4a:	e005      	b.n	8003e58 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e4c:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d0ef      	beq.n	8003e38 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d106      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e5e:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e60:	691a      	ldr	r2, [r3, #16]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	4904      	ldr	r1, [pc, #16]	; (8003e78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	40021000 	.word	0x40021000

08003e7c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e8a:	4b6a      	ldr	r3, [pc, #424]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d018      	beq.n	8003ec8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e96:	4b67      	ldr	r3, [pc, #412]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0203 	and.w	r2, r3, #3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d10d      	bne.n	8003ec2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
       ||
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003eae:	4b61      	ldr	r3, [pc, #388]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	091b      	lsrs	r3, r3, #4
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
       ||
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d047      	beq.n	8003f52 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	73fb      	strb	r3, [r7, #15]
 8003ec6:	e044      	b.n	8003f52 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b03      	cmp	r3, #3
 8003ece:	d018      	beq.n	8003f02 <RCCEx_PLLSAI2_Config+0x86>
 8003ed0:	2b03      	cmp	r3, #3
 8003ed2:	d825      	bhi.n	8003f20 <RCCEx_PLLSAI2_Config+0xa4>
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d002      	beq.n	8003ede <RCCEx_PLLSAI2_Config+0x62>
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d009      	beq.n	8003ef0 <RCCEx_PLLSAI2_Config+0x74>
 8003edc:	e020      	b.n	8003f20 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ede:	4b55      	ldr	r3, [pc, #340]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d11d      	bne.n	8003f26 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eee:	e01a      	b.n	8003f26 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ef0:	4b50      	ldr	r3, [pc, #320]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d116      	bne.n	8003f2a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f00:	e013      	b.n	8003f2a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f02:	4b4c      	ldr	r3, [pc, #304]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10f      	bne.n	8003f2e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f0e:	4b49      	ldr	r3, [pc, #292]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d109      	bne.n	8003f2e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f1e:	e006      	b.n	8003f2e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
      break;
 8003f24:	e004      	b.n	8003f30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f26:	bf00      	nop
 8003f28:	e002      	b.n	8003f30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f2a:	bf00      	nop
 8003f2c:	e000      	b.n	8003f30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10d      	bne.n	8003f52 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f36:	4b3f      	ldr	r3, [pc, #252]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6819      	ldr	r1, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	011b      	lsls	r3, r3, #4
 8003f4a:	430b      	orrs	r3, r1
 8003f4c:	4939      	ldr	r1, [pc, #228]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d167      	bne.n	8004028 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f58:	4b36      	ldr	r3, [pc, #216]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a35      	ldr	r2, [pc, #212]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f64:	f7fd f96a 	bl	800123c <HAL_GetTick>
 8003f68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f6a:	e009      	b.n	8003f80 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f6c:	f7fd f966 	bl	800123c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d902      	bls.n	8003f80 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	73fb      	strb	r3, [r7, #15]
        break;
 8003f7e:	e005      	b.n	8003f8c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f80:	4b2c      	ldr	r3, [pc, #176]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1ef      	bne.n	8003f6c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f8c:	7bfb      	ldrb	r3, [r7, #15]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d14a      	bne.n	8004028 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d111      	bne.n	8003fbc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f98:	4b26      	ldr	r3, [pc, #152]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f9a:	695b      	ldr	r3, [r3, #20]
 8003f9c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6892      	ldr	r2, [r2, #8]
 8003fa8:	0211      	lsls	r1, r2, #8
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	68d2      	ldr	r2, [r2, #12]
 8003fae:	0912      	lsrs	r2, r2, #4
 8003fb0:	0452      	lsls	r2, r2, #17
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	491f      	ldr	r1, [pc, #124]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	614b      	str	r3, [r1, #20]
 8003fba:	e011      	b.n	8003fe0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fbc:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fc4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	6892      	ldr	r2, [r2, #8]
 8003fcc:	0211      	lsls	r1, r2, #8
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6912      	ldr	r2, [r2, #16]
 8003fd2:	0852      	lsrs	r2, r2, #1
 8003fd4:	3a01      	subs	r2, #1
 8003fd6:	0652      	lsls	r2, r2, #25
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	4916      	ldr	r1, [pc, #88]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003fe0:	4b14      	ldr	r3, [pc, #80]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a13      	ldr	r2, [pc, #76]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fec:	f7fd f926 	bl	800123c <HAL_GetTick>
 8003ff0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ff2:	e009      	b.n	8004008 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ff4:	f7fd f922 	bl	800123c <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d902      	bls.n	8004008 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	73fb      	strb	r3, [r7, #15]
          break;
 8004006:	e005      	b.n	8004014 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004008:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0ef      	beq.n	8003ff4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d106      	bne.n	8004028 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800401a:	4b06      	ldr	r3, [pc, #24]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 800401c:	695a      	ldr	r2, [r3, #20]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	4904      	ldr	r1, [pc, #16]	; (8004034 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004024:	4313      	orrs	r3, r2
 8004026:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004028:	7bfb      	ldrb	r3, [r7, #15]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000

08004038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e049      	b.n	80040de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fc fdf6 	bl	8000c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3304      	adds	r3, #4
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fbe8 	bl	800484c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d001      	beq.n	8004100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e04f      	b.n	80041a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a23      	ldr	r2, [pc, #140]	; (80041ac <HAL_TIM_Base_Start_IT+0xc4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d01d      	beq.n	800415e <HAL_TIM_Base_Start_IT+0x76>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412a:	d018      	beq.n	800415e <HAL_TIM_Base_Start_IT+0x76>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1f      	ldr	r2, [pc, #124]	; (80041b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d013      	beq.n	800415e <HAL_TIM_Base_Start_IT+0x76>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a1e      	ldr	r2, [pc, #120]	; (80041b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d00e      	beq.n	800415e <HAL_TIM_Base_Start_IT+0x76>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a1c      	ldr	r2, [pc, #112]	; (80041b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d009      	beq.n	800415e <HAL_TIM_Base_Start_IT+0x76>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a1b      	ldr	r2, [pc, #108]	; (80041bc <HAL_TIM_Base_Start_IT+0xd4>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d004      	beq.n	800415e <HAL_TIM_Base_Start_IT+0x76>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a19      	ldr	r2, [pc, #100]	; (80041c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d115      	bne.n	800418a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	4b17      	ldr	r3, [pc, #92]	; (80041c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004166:	4013      	ands	r3, r2
 8004168:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2b06      	cmp	r3, #6
 800416e:	d015      	beq.n	800419c <HAL_TIM_Base_Start_IT+0xb4>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004176:	d011      	beq.n	800419c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0201 	orr.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004188:	e008      	b.n	800419c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f042 0201 	orr.w	r2, r2, #1
 8004198:	601a      	str	r2, [r3, #0]
 800419a:	e000      	b.n	800419e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800419c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr
 80041ac:	40012c00 	.word	0x40012c00
 80041b0:	40000400 	.word	0x40000400
 80041b4:	40000800 	.word	0x40000800
 80041b8:	40000c00 	.word	0x40000c00
 80041bc:	40013400 	.word	0x40013400
 80041c0:	40014000 	.word	0x40014000
 80041c4:	00010007 	.word	0x00010007

080041c8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b086      	sub	sp, #24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e097      	b.n	800430c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d106      	bne.n	80041f6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f7fc fd63 	bl	8000cbc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2202      	movs	r2, #2
 80041fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800420c:	f023 0307 	bic.w	r3, r3, #7
 8004210:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3304      	adds	r3, #4
 800421a:	4619      	mov	r1, r3
 800421c:	4610      	mov	r0, r2
 800421e:	f000 fb15 	bl	800484c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	699b      	ldr	r3, [r3, #24]
 8004230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	697a      	ldr	r2, [r7, #20]
 8004240:	4313      	orrs	r3, r2
 8004242:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800424a:	f023 0303 	bic.w	r3, r3, #3
 800424e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	021b      	lsls	r3, r3, #8
 800425a:	4313      	orrs	r3, r2
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004268:	f023 030c 	bic.w	r3, r3, #12
 800426c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004274:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004278:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68da      	ldr	r2, [r3, #12]
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	4313      	orrs	r3, r2
 8004286:	693a      	ldr	r2, [r7, #16]
 8004288:	4313      	orrs	r3, r2
 800428a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	011a      	lsls	r2, r3, #4
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	031b      	lsls	r3, r3, #12
 8004298:	4313      	orrs	r3, r2
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80042a6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80042ae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	685a      	ldr	r2, [r3, #4]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	011b      	lsls	r3, r3, #4
 80042ba:	4313      	orrs	r3, r2
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004324:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800432c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004334:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800433c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d110      	bne.n	8004366 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d102      	bne.n	8004350 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800434a:	7b7b      	ldrb	r3, [r7, #13]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d001      	beq.n	8004354 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e069      	b.n	8004428 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004364:	e031      	b.n	80043ca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b04      	cmp	r3, #4
 800436a:	d110      	bne.n	800438e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800436c:	7bbb      	ldrb	r3, [r7, #14]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d102      	bne.n	8004378 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004372:	7b3b      	ldrb	r3, [r7, #12]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d001      	beq.n	800437c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e055      	b.n	8004428 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800438c:	e01d      	b.n	80043ca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d108      	bne.n	80043a6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004394:	7bbb      	ldrb	r3, [r7, #14]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d105      	bne.n	80043a6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800439a:	7b7b      	ldrb	r3, [r7, #13]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d102      	bne.n	80043a6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80043a0:	7b3b      	ldrb	r3, [r7, #12]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d001      	beq.n	80043aa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e03e      	b.n	8004428 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2202      	movs	r2, #2
 80043ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2202      	movs	r2, #2
 80043b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2202      	movs	r2, #2
 80043be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2202      	movs	r2, #2
 80043c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_TIM_Encoder_Start+0xc4>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2b04      	cmp	r3, #4
 80043d4:	d008      	beq.n	80043e8 <HAL_TIM_Encoder_Start+0xd4>
 80043d6:	e00f      	b.n	80043f8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2201      	movs	r2, #1
 80043de:	2100      	movs	r1, #0
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fb67 	bl	8004ab4 <TIM_CCxChannelCmd>
      break;
 80043e6:	e016      	b.n	8004416 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2201      	movs	r2, #1
 80043ee:	2104      	movs	r1, #4
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 fb5f 	bl	8004ab4 <TIM_CCxChannelCmd>
      break;
 80043f6:	e00e      	b.n	8004416 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2201      	movs	r2, #1
 80043fe:	2100      	movs	r1, #0
 8004400:	4618      	mov	r0, r3
 8004402:	f000 fb57 	bl	8004ab4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2201      	movs	r2, #1
 800440c:	2104      	movs	r1, #4
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fb50 	bl	8004ab4 <TIM_CCxChannelCmd>
      break;
 8004414:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f042 0201 	orr.w	r2, r2, #1
 8004424:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b02      	cmp	r3, #2
 8004444:	d122      	bne.n	800448c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b02      	cmp	r3, #2
 8004452:	d11b      	bne.n	800448c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f06f 0202 	mvn.w	r2, #2
 800445c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f9cb 	bl	800480e <HAL_TIM_IC_CaptureCallback>
 8004478:	e005      	b.n	8004486 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f9bd 	bl	80047fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f000 f9ce 	bl	8004822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d122      	bne.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d11b      	bne.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0204 	mvn.w	r2, #4
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 f9a1 	bl	800480e <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f993 	bl	80047fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f9a4 	bl	8004822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d122      	bne.n	8004534 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d11b      	bne.n	8004534 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0208 	mvn.w	r2, #8
 8004504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2204      	movs	r2, #4
 800450a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f977 	bl	800480e <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f969 	bl	80047fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 f97a 	bl	8004822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b10      	cmp	r3, #16
 8004540:	d122      	bne.n	8004588 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	f003 0310 	and.w	r3, r3, #16
 800454c:	2b10      	cmp	r3, #16
 800454e:	d11b      	bne.n	8004588 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0210 	mvn.w	r2, #16
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2208      	movs	r2, #8
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f94d 	bl	800480e <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f93f 	bl	80047fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f950 	bl	8004822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b01      	cmp	r3, #1
 8004594:	d10e      	bne.n	80045b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d107      	bne.n	80045b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f06f 0201 	mvn.w	r2, #1
 80045ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7fc f9b2 	bl	8000918 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045be:	2b80      	cmp	r3, #128	; 0x80
 80045c0:	d10e      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045cc:	2b80      	cmp	r3, #128	; 0x80
 80045ce:	d107      	bne.n	80045e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 fb22 	bl	8004c24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ee:	d10e      	bne.n	800460e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045fa:	2b80      	cmp	r3, #128	; 0x80
 80045fc:	d107      	bne.n	800460e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 fb15 	bl	8004c38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004618:	2b40      	cmp	r3, #64	; 0x40
 800461a:	d10e      	bne.n	800463a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004626:	2b40      	cmp	r3, #64	; 0x40
 8004628:	d107      	bne.n	800463a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f8fe 	bl	8004836 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b20      	cmp	r3, #32
 8004646:	d10e      	bne.n	8004666 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b20      	cmp	r3, #32
 8004654:	d107      	bne.n	8004666 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f06f 0220 	mvn.w	r2, #32
 800465e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 fad5 	bl	8004c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004666:	bf00      	nop
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
 8004676:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <HAL_TIM_ConfigClockSource+0x18>
 8004682:	2302      	movs	r3, #2
 8004684:	e0b5      	b.n	80047f2 <HAL_TIM_ConfigClockSource+0x184>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2202      	movs	r2, #2
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046a4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80046a8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046b0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046c2:	d03e      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0xd4>
 80046c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046c8:	f200 8087 	bhi.w	80047da <HAL_TIM_ConfigClockSource+0x16c>
 80046cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d0:	f000 8085 	beq.w	80047de <HAL_TIM_ConfigClockSource+0x170>
 80046d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d8:	d87f      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 80046da:	2b70      	cmp	r3, #112	; 0x70
 80046dc:	d01a      	beq.n	8004714 <HAL_TIM_ConfigClockSource+0xa6>
 80046de:	2b70      	cmp	r3, #112	; 0x70
 80046e0:	d87b      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 80046e2:	2b60      	cmp	r3, #96	; 0x60
 80046e4:	d050      	beq.n	8004788 <HAL_TIM_ConfigClockSource+0x11a>
 80046e6:	2b60      	cmp	r3, #96	; 0x60
 80046e8:	d877      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 80046ea:	2b50      	cmp	r3, #80	; 0x50
 80046ec:	d03c      	beq.n	8004768 <HAL_TIM_ConfigClockSource+0xfa>
 80046ee:	2b50      	cmp	r3, #80	; 0x50
 80046f0:	d873      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 80046f2:	2b40      	cmp	r3, #64	; 0x40
 80046f4:	d058      	beq.n	80047a8 <HAL_TIM_ConfigClockSource+0x13a>
 80046f6:	2b40      	cmp	r3, #64	; 0x40
 80046f8:	d86f      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 80046fa:	2b30      	cmp	r3, #48	; 0x30
 80046fc:	d064      	beq.n	80047c8 <HAL_TIM_ConfigClockSource+0x15a>
 80046fe:	2b30      	cmp	r3, #48	; 0x30
 8004700:	d86b      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 8004702:	2b20      	cmp	r3, #32
 8004704:	d060      	beq.n	80047c8 <HAL_TIM_ConfigClockSource+0x15a>
 8004706:	2b20      	cmp	r3, #32
 8004708:	d867      	bhi.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
 800470a:	2b00      	cmp	r3, #0
 800470c:	d05c      	beq.n	80047c8 <HAL_TIM_ConfigClockSource+0x15a>
 800470e:	2b10      	cmp	r3, #16
 8004710:	d05a      	beq.n	80047c8 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004712:	e062      	b.n	80047da <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	6899      	ldr	r1, [r3, #8]
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	f000 f9a6 	bl	8004a74 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004736:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	609a      	str	r2, [r3, #8]
      break;
 8004740:	e04e      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6818      	ldr	r0, [r3, #0]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6899      	ldr	r1, [r3, #8]
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f000 f98f 	bl	8004a74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004764:	609a      	str	r2, [r3, #8]
      break;
 8004766:	e03b      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6818      	ldr	r0, [r3, #0]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	6859      	ldr	r1, [r3, #4]
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	461a      	mov	r2, r3
 8004776:	f000 f903 	bl	8004980 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2150      	movs	r1, #80	; 0x50
 8004780:	4618      	mov	r0, r3
 8004782:	f000 f95c 	bl	8004a3e <TIM_ITRx_SetConfig>
      break;
 8004786:	e02b      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6818      	ldr	r0, [r3, #0]
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	6859      	ldr	r1, [r3, #4]
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	461a      	mov	r2, r3
 8004796:	f000 f922 	bl	80049de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2160      	movs	r1, #96	; 0x60
 80047a0:	4618      	mov	r0, r3
 80047a2:	f000 f94c 	bl	8004a3e <TIM_ITRx_SetConfig>
      break;
 80047a6:	e01b      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6818      	ldr	r0, [r3, #0]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	461a      	mov	r2, r3
 80047b6:	f000 f8e3 	bl	8004980 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2140      	movs	r1, #64	; 0x40
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 f93c 	bl	8004a3e <TIM_ITRx_SetConfig>
      break;
 80047c6:	e00b      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4619      	mov	r1, r3
 80047d2:	4610      	mov	r0, r2
 80047d4:	f000 f933 	bl	8004a3e <TIM_ITRx_SetConfig>
        break;
 80047d8:	e002      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80047da:	bf00      	nop
 80047dc:	e000      	b.n	80047e0 <HAL_TIM_ConfigClockSource+0x172>
      break;
 80047de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}

080047fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b083      	sub	sp, #12
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004802:	bf00      	nop
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800480e:	b480      	push	{r7}
 8004810:	b083      	sub	sp, #12
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004816:	bf00      	nop
 8004818:	370c      	adds	r7, #12
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004822:	b480      	push	{r7}
 8004824:	b083      	sub	sp, #12
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004836:	b480      	push	{r7}
 8004838:	b083      	sub	sp, #12
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800483e:	bf00      	nop
 8004840:	370c      	adds	r7, #12
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
	...

0800484c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a40      	ldr	r2, [pc, #256]	; (8004960 <TIM_Base_SetConfig+0x114>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d013      	beq.n	800488c <TIM_Base_SetConfig+0x40>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800486a:	d00f      	beq.n	800488c <TIM_Base_SetConfig+0x40>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a3d      	ldr	r2, [pc, #244]	; (8004964 <TIM_Base_SetConfig+0x118>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d00b      	beq.n	800488c <TIM_Base_SetConfig+0x40>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a3c      	ldr	r2, [pc, #240]	; (8004968 <TIM_Base_SetConfig+0x11c>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d007      	beq.n	800488c <TIM_Base_SetConfig+0x40>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a3b      	ldr	r2, [pc, #236]	; (800496c <TIM_Base_SetConfig+0x120>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d003      	beq.n	800488c <TIM_Base_SetConfig+0x40>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a3a      	ldr	r2, [pc, #232]	; (8004970 <TIM_Base_SetConfig+0x124>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d108      	bne.n	800489e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a2f      	ldr	r2, [pc, #188]	; (8004960 <TIM_Base_SetConfig+0x114>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d01f      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ac:	d01b      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	4a2c      	ldr	r2, [pc, #176]	; (8004964 <TIM_Base_SetConfig+0x118>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d017      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a2b      	ldr	r2, [pc, #172]	; (8004968 <TIM_Base_SetConfig+0x11c>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d013      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a2a      	ldr	r2, [pc, #168]	; (800496c <TIM_Base_SetConfig+0x120>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d00f      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a29      	ldr	r2, [pc, #164]	; (8004970 <TIM_Base_SetConfig+0x124>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d00b      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a28      	ldr	r2, [pc, #160]	; (8004974 <TIM_Base_SetConfig+0x128>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d007      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a27      	ldr	r2, [pc, #156]	; (8004978 <TIM_Base_SetConfig+0x12c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d003      	beq.n	80048e6 <TIM_Base_SetConfig+0x9a>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a26      	ldr	r2, [pc, #152]	; (800497c <TIM_Base_SetConfig+0x130>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d108      	bne.n	80048f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	4313      	orrs	r3, r2
 8004904:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	689a      	ldr	r2, [r3, #8]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a10      	ldr	r2, [pc, #64]	; (8004960 <TIM_Base_SetConfig+0x114>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d00f      	beq.n	8004944 <TIM_Base_SetConfig+0xf8>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a12      	ldr	r2, [pc, #72]	; (8004970 <TIM_Base_SetConfig+0x124>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d00b      	beq.n	8004944 <TIM_Base_SetConfig+0xf8>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a11      	ldr	r2, [pc, #68]	; (8004974 <TIM_Base_SetConfig+0x128>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d007      	beq.n	8004944 <TIM_Base_SetConfig+0xf8>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a10      	ldr	r2, [pc, #64]	; (8004978 <TIM_Base_SetConfig+0x12c>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d003      	beq.n	8004944 <TIM_Base_SetConfig+0xf8>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a0f      	ldr	r2, [pc, #60]	; (800497c <TIM_Base_SetConfig+0x130>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d103      	bne.n	800494c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	691a      	ldr	r2, [r3, #16]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	615a      	str	r2, [r3, #20]
}
 8004952:	bf00      	nop
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40012c00 	.word	0x40012c00
 8004964:	40000400 	.word	0x40000400
 8004968:	40000800 	.word	0x40000800
 800496c:	40000c00 	.word	0x40000c00
 8004970:	40013400 	.word	0x40013400
 8004974:	40014000 	.word	0x40014000
 8004978:	40014400 	.word	0x40014400
 800497c:	40014800 	.word	0x40014800

08004980 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6a1b      	ldr	r3, [r3, #32]
 8004990:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	f023 0201 	bic.w	r2, r3, #1
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f023 030a 	bic.w	r3, r3, #10
 80049bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	621a      	str	r2, [r3, #32]
}
 80049d2:	bf00      	nop
 80049d4:	371c      	adds	r7, #28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049de:	b480      	push	{r7}
 80049e0:	b087      	sub	sp, #28
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	f023 0210 	bic.w	r2, r3, #16
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	031b      	lsls	r3, r3, #12
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	011b      	lsls	r3, r3, #4
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	621a      	str	r2, [r3, #32]
}
 8004a32:	bf00      	nop
 8004a34:	371c      	adds	r7, #28
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b085      	sub	sp, #20
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
 8004a46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	f043 0307 	orr.w	r3, r3, #7
 8004a60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	609a      	str	r2, [r3, #8]
}
 8004a68:	bf00      	nop
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
 8004a80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	021a      	lsls	r2, r3, #8
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	431a      	orrs	r2, r3
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	609a      	str	r2, [r3, #8]
}
 8004aa8:	bf00      	nop
 8004aaa:	371c      	adds	r7, #28
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	f003 031f 	and.w	r3, r3, #31
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a1a      	ldr	r2, [r3, #32]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	401a      	ands	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1a      	ldr	r2, [r3, #32]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	f003 031f 	and.w	r3, r3, #31
 8004ae6:	6879      	ldr	r1, [r7, #4]
 8004ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aec:	431a      	orrs	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
	...

08004b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d101      	bne.n	8004b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b14:	2302      	movs	r3, #2
 8004b16:	e068      	b.n	8004bea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a2e      	ldr	r2, [pc, #184]	; (8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d004      	beq.n	8004b4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a2d      	ldr	r2, [pc, #180]	; (8004bfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d108      	bne.n	8004b5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004b52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a1e      	ldr	r2, [pc, #120]	; (8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d01d      	beq.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b8a:	d018      	beq.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1b      	ldr	r2, [pc, #108]	; (8004c00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d013      	beq.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a1a      	ldr	r2, [pc, #104]	; (8004c04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d00e      	beq.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a18      	ldr	r2, [pc, #96]	; (8004c08 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d009      	beq.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a13      	ldr	r2, [pc, #76]	; (8004bfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d004      	beq.n	8004bbe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a14      	ldr	r2, [pc, #80]	; (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d10c      	bne.n	8004bd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	68ba      	ldr	r2, [r7, #8]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40013400 	.word	0x40013400
 8004c00:	40000400 	.word	0x40000400
 8004c04:	40000800 	.word	0x40000800
 8004c08:	40000c00 	.word	0x40000c00
 8004c0c:	40014000 	.word	0x40014000

08004c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c10:	b480      	push	{r7}
 8004c12:	b083      	sub	sp, #12
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c2c:	bf00      	nop
 8004c2e:	370c      	adds	r7, #12
 8004c30:	46bd      	mov	sp, r7
 8004c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c36:	4770      	bx	lr

08004c38 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b084      	sub	sp, #16
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
 8004c56:	f107 001c 	add.w	r0, r7, #28
 8004c5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f001 f9ce 	bl	800600c <USB_CoreReset>
 8004c70:	4603      	mov	r3, r0
 8004c72:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d106      	bne.n	8004c88 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	639a      	str	r2, [r3, #56]	; 0x38
 8004c86:	e005      	b.n	8004c94 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c8c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8004c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3710      	adds	r7, #16
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ca0:	b004      	add	sp, #16
 8004ca2:	4770      	bx	lr

08004ca4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d165      	bne.n	8004d84 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4a3e      	ldr	r2, [pc, #248]	; (8004db4 <USB_SetTurnaroundTime+0x110>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d906      	bls.n	8004cce <USB_SetTurnaroundTime+0x2a>
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4a3d      	ldr	r2, [pc, #244]	; (8004db8 <USB_SetTurnaroundTime+0x114>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d202      	bcs.n	8004cce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004cc8:	230f      	movs	r3, #15
 8004cca:	617b      	str	r3, [r7, #20]
 8004ccc:	e05c      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	4a39      	ldr	r2, [pc, #228]	; (8004db8 <USB_SetTurnaroundTime+0x114>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d306      	bcc.n	8004ce4 <USB_SetTurnaroundTime+0x40>
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	4a38      	ldr	r2, [pc, #224]	; (8004dbc <USB_SetTurnaroundTime+0x118>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d202      	bcs.n	8004ce4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004cde:	230e      	movs	r3, #14
 8004ce0:	617b      	str	r3, [r7, #20]
 8004ce2:	e051      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4a35      	ldr	r2, [pc, #212]	; (8004dbc <USB_SetTurnaroundTime+0x118>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d306      	bcc.n	8004cfa <USB_SetTurnaroundTime+0x56>
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4a34      	ldr	r2, [pc, #208]	; (8004dc0 <USB_SetTurnaroundTime+0x11c>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d202      	bcs.n	8004cfa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004cf4:	230d      	movs	r3, #13
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	e046      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	4a30      	ldr	r2, [pc, #192]	; (8004dc0 <USB_SetTurnaroundTime+0x11c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d306      	bcc.n	8004d10 <USB_SetTurnaroundTime+0x6c>
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4a2f      	ldr	r2, [pc, #188]	; (8004dc4 <USB_SetTurnaroundTime+0x120>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d802      	bhi.n	8004d10 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004d0a:	230c      	movs	r3, #12
 8004d0c:	617b      	str	r3, [r7, #20]
 8004d0e:	e03b      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	4a2c      	ldr	r2, [pc, #176]	; (8004dc4 <USB_SetTurnaroundTime+0x120>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d906      	bls.n	8004d26 <USB_SetTurnaroundTime+0x82>
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	4a2b      	ldr	r2, [pc, #172]	; (8004dc8 <USB_SetTurnaroundTime+0x124>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d802      	bhi.n	8004d26 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004d20:	230b      	movs	r3, #11
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	e030      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	4a27      	ldr	r2, [pc, #156]	; (8004dc8 <USB_SetTurnaroundTime+0x124>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d906      	bls.n	8004d3c <USB_SetTurnaroundTime+0x98>
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	4a26      	ldr	r2, [pc, #152]	; (8004dcc <USB_SetTurnaroundTime+0x128>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d802      	bhi.n	8004d3c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004d36:	230a      	movs	r3, #10
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	e025      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4a23      	ldr	r2, [pc, #140]	; (8004dcc <USB_SetTurnaroundTime+0x128>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d906      	bls.n	8004d52 <USB_SetTurnaroundTime+0xae>
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4a22      	ldr	r2, [pc, #136]	; (8004dd0 <USB_SetTurnaroundTime+0x12c>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d202      	bcs.n	8004d52 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004d4c:	2309      	movs	r3, #9
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	e01a      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	4a1e      	ldr	r2, [pc, #120]	; (8004dd0 <USB_SetTurnaroundTime+0x12c>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d306      	bcc.n	8004d68 <USB_SetTurnaroundTime+0xc4>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	4a1d      	ldr	r2, [pc, #116]	; (8004dd4 <USB_SetTurnaroundTime+0x130>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d802      	bhi.n	8004d68 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004d62:	2308      	movs	r3, #8
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	e00f      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4a1a      	ldr	r2, [pc, #104]	; (8004dd4 <USB_SetTurnaroundTime+0x130>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d906      	bls.n	8004d7e <USB_SetTurnaroundTime+0xda>
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	4a19      	ldr	r2, [pc, #100]	; (8004dd8 <USB_SetTurnaroundTime+0x134>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d202      	bcs.n	8004d7e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004d78:	2307      	movs	r3, #7
 8004d7a:	617b      	str	r3, [r7, #20]
 8004d7c:	e004      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004d7e:	2306      	movs	r3, #6
 8004d80:	617b      	str	r3, [r7, #20]
 8004d82:	e001      	b.n	8004d88 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004d84:	2309      	movs	r3, #9
 8004d86:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	029b      	lsls	r3, r3, #10
 8004d9c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004da0:	431a      	orrs	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	371c      	adds	r7, #28
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr
 8004db4:	00d8acbf 	.word	0x00d8acbf
 8004db8:	00e4e1c0 	.word	0x00e4e1c0
 8004dbc:	00f42400 	.word	0x00f42400
 8004dc0:	01067380 	.word	0x01067380
 8004dc4:	011a499f 	.word	0x011a499f
 8004dc8:	01312cff 	.word	0x01312cff
 8004dcc:	014ca43f 	.word	0x014ca43f
 8004dd0:	016e3600 	.word	0x016e3600
 8004dd4:	01a6ab1f 	.word	0x01a6ab1f
 8004dd8:	01e84800 	.word	0x01e84800

08004ddc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f043 0201 	orr.w	r2, r3, #1
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr

08004dfe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b083      	sub	sp, #12
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f023 0201 	bic.w	r2, r3, #1
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	460b      	mov	r3, r1
 8004e2a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004e38:	78fb      	ldrb	r3, [r7, #3]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d106      	bne.n	8004e4c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	60da      	str	r2, [r3, #12]
 8004e4a:	e00b      	b.n	8004e64 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004e4c:	78fb      	ldrb	r3, [r7, #3]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d106      	bne.n	8004e60 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	60da      	str	r2, [r3, #12]
 8004e5e:	e001      	b.n	8004e64 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e003      	b.n	8004e6c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004e64:	2032      	movs	r0, #50	; 0x32
 8004e66:	f7fc f9f5 	bl	8001254 <HAL_Delay>

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e74:	b084      	sub	sp, #16
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b086      	sub	sp, #24
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
 8004e7e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004e82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004e86:	2300      	movs	r3, #0
 8004e88:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004e8e:	2300      	movs	r3, #0
 8004e90:	613b      	str	r3, [r7, #16]
 8004e92:	e009      	b.n	8004ea8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	3340      	adds	r3, #64	; 0x40
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	4413      	add	r3, r2
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	613b      	str	r3, [r7, #16]
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	2b0e      	cmp	r3, #14
 8004eac:	d9f2      	bls.n	8004e94 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d11c      	bne.n	8004eee <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ec2:	f043 0302 	orr.w	r3, r3, #2
 8004ec6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ecc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	e005      	b.n	8004efa <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004f00:	461a      	mov	r2, r3
 8004f02:	2300      	movs	r3, #0
 8004f04:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f14:	461a      	mov	r2, r3
 8004f16:	680b      	ldr	r3, [r1, #0]
 8004f18:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004f1a:	2103      	movs	r1, #3
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 f93d 	bl	800519c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004f22:	2110      	movs	r1, #16
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 f8f1 	bl	800510c <USB_FlushTxFifo>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f90f 	bl	8005158 <USB_FlushRxFifo>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f56:	461a      	mov	r2, r3
 8004f58:	2300      	movs	r3, #0
 8004f5a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f62:	461a      	mov	r2, r3
 8004f64:	2300      	movs	r3, #0
 8004f66:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f68:	2300      	movs	r3, #0
 8004f6a:	613b      	str	r3, [r7, #16]
 8004f6c:	e043      	b.n	8004ff6 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	015a      	lsls	r2, r3, #5
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4413      	add	r3, r2
 8004f76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f84:	d118      	bne.n	8004fb8 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10a      	bne.n	8004fa2 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f98:	461a      	mov	r2, r3
 8004f9a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004f9e:	6013      	str	r3, [r2, #0]
 8004fa0:	e013      	b.n	8004fca <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	015a      	lsls	r2, r3, #5
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	4413      	add	r3, r2
 8004faa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fae:	461a      	mov	r2, r3
 8004fb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	e008      	b.n	8004fca <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	015a      	lsls	r2, r3, #5
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	015a      	lsls	r2, r3, #5
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	2300      	movs	r3, #0
 8004fda:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	015a      	lsls	r2, r3, #5
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fe8:	461a      	mov	r2, r3
 8004fea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004fee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	613b      	str	r3, [r7, #16]
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d3b7      	bcc.n	8004f6e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ffe:	2300      	movs	r3, #0
 8005000:	613b      	str	r3, [r7, #16]
 8005002:	e043      	b.n	800508c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	015a      	lsls	r2, r3, #5
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	4413      	add	r3, r2
 800500c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005016:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800501a:	d118      	bne.n	800504e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10a      	bne.n	8005038 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	015a      	lsls	r2, r3, #5
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	4413      	add	r3, r2
 800502a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800502e:	461a      	mov	r2, r3
 8005030:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005034:	6013      	str	r3, [r2, #0]
 8005036:	e013      	b.n	8005060 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	015a      	lsls	r2, r3, #5
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	4413      	add	r3, r2
 8005040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005044:	461a      	mov	r2, r3
 8005046:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	e008      	b.n	8005060 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	015a      	lsls	r2, r3, #5
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	4413      	add	r3, r2
 8005056:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800505a:	461a      	mov	r2, r3
 800505c:	2300      	movs	r3, #0
 800505e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	015a      	lsls	r2, r3, #5
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4413      	add	r3, r2
 8005068:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800506c:	461a      	mov	r2, r3
 800506e:	2300      	movs	r3, #0
 8005070:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800507e:	461a      	mov	r2, r3
 8005080:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005084:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	3301      	adds	r3, #1
 800508a:	613b      	str	r3, [r7, #16]
 800508c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	429a      	cmp	r2, r3
 8005092:	d3b7      	bcc.n	8005004 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050a6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80050b4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	f043 0210 	orr.w	r2, r3, #16
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699a      	ldr	r2, [r3, #24]
 80050c6:	4b10      	ldr	r3, [pc, #64]	; (8005108 <USB_DevInit+0x294>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80050ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d005      	beq.n	80050e0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	f043 0208 	orr.w	r2, r3, #8
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80050e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d107      	bne.n	80050f6 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050ee:	f043 0304 	orr.w	r3, r3, #4
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80050f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3718      	adds	r7, #24
 80050fc:	46bd      	mov	sp, r7
 80050fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005102:	b004      	add	sp, #16
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	803c3800 	.word	0x803c3800

0800510c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800510c:	b480      	push	{r7}
 800510e:	b085      	sub	sp, #20
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	019b      	lsls	r3, r3, #6
 800511e:	f043 0220 	orr.w	r2, r3, #32
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	3301      	adds	r3, #1
 800512a:	60fb      	str	r3, [r7, #12]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4a09      	ldr	r2, [pc, #36]	; (8005154 <USB_FlushTxFifo+0x48>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d901      	bls.n	8005138 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e006      	b.n	8005146 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	f003 0320 	and.w	r3, r3, #32
 8005140:	2b20      	cmp	r3, #32
 8005142:	d0f0      	beq.n	8005126 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	00030d40 	.word	0x00030d40

08005158 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2210      	movs	r2, #16
 8005168:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3301      	adds	r3, #1
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	4a09      	ldr	r2, [pc, #36]	; (8005198 <USB_FlushRxFifo+0x40>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d901      	bls.n	800517c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e006      	b.n	800518a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	f003 0310 	and.w	r3, r3, #16
 8005184:	2b10      	cmp	r3, #16
 8005186:	d0f0      	beq.n	800516a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	00030d40 	.word	0x00030d40

0800519c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800519c:	b480      	push	{r7}
 800519e:	b085      	sub	sp, #20
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	460b      	mov	r3, r1
 80051a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	78fb      	ldrb	r3, [r7, #3]
 80051b6:	68f9      	ldr	r1, [r7, #12]
 80051b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80051bc:	4313      	orrs	r3, r2
 80051be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3714      	adds	r7, #20
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b087      	sub	sp, #28
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 0306 	and.w	r3, r3, #6
 80051e6:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d002      	beq.n	80051f4 <USB_GetDevSpeed+0x26>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2b06      	cmp	r3, #6
 80051f2:	d102      	bne.n	80051fa <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80051f4:	2302      	movs	r3, #2
 80051f6:	75fb      	strb	r3, [r7, #23]
 80051f8:	e001      	b.n	80051fe <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80051fa:	230f      	movs	r3, #15
 80051fc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80051fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005200:	4618      	mov	r0, r3
 8005202:	371c      	adds	r7, #28
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	785b      	ldrb	r3, [r3, #1]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d13a      	bne.n	800529e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	f003 030f 	and.w	r3, r3, #15
 8005238:	2101      	movs	r1, #1
 800523a:	fa01 f303 	lsl.w	r3, r1, r3
 800523e:	b29b      	uxth	r3, r3
 8005240:	68f9      	ldr	r1, [r7, #12]
 8005242:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005246:	4313      	orrs	r3, r2
 8005248:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	015a      	lsls	r2, r3, #5
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	4413      	add	r3, r2
 8005252:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d155      	bne.n	800530c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	015a      	lsls	r2, r3, #5
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	4413      	add	r3, r2
 8005268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	78db      	ldrb	r3, [r3, #3]
 800527a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800527c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	059b      	lsls	r3, r3, #22
 8005282:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005284:	4313      	orrs	r3, r2
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	0151      	lsls	r1, r2, #5
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	440a      	add	r2, r1
 800528e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005292:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005296:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800529a:	6013      	str	r3, [r2, #0]
 800529c:	e036      	b.n	800530c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052a4:	69da      	ldr	r2, [r3, #28]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	f003 030f 	and.w	r3, r3, #15
 80052ae:	2101      	movs	r1, #1
 80052b0:	fa01 f303 	lsl.w	r3, r1, r3
 80052b4:	041b      	lsls	r3, r3, #16
 80052b6:	68f9      	ldr	r1, [r7, #12]
 80052b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80052bc:	4313      	orrs	r3, r2
 80052be:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	015a      	lsls	r2, r3, #5
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	4413      	add	r3, r2
 80052c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d11a      	bne.n	800530c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	015a      	lsls	r2, r3, #5
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	4413      	add	r3, r2
 80052de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	78db      	ldrb	r3, [r3, #3]
 80052f0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80052f2:	430b      	orrs	r3, r1
 80052f4:	4313      	orrs	r3, r2
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	0151      	lsls	r1, r2, #5
 80052fa:	68fa      	ldr	r2, [r7, #12]
 80052fc:	440a      	add	r2, r1
 80052fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005302:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005306:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800530a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
	...

0800531c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	785b      	ldrb	r3, [r3, #1]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d161      	bne.n	80053fc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	015a      	lsls	r2, r3, #5
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	4413      	add	r3, r2
 8005340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800534a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800534e:	d11f      	bne.n	8005390 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	015a      	lsls	r2, r3, #5
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	4413      	add	r3, r2
 8005358:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	0151      	lsls	r1, r2, #5
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	440a      	add	r2, r1
 8005366:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800536a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800536e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	015a      	lsls	r2, r3, #5
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	4413      	add	r3, r2
 8005378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	0151      	lsls	r1, r2, #5
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	440a      	add	r2, r1
 8005386:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800538a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800538e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005396:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	f003 030f 	and.w	r3, r3, #15
 80053a0:	2101      	movs	r1, #1
 80053a2:	fa01 f303 	lsl.w	r3, r1, r3
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	43db      	mvns	r3, r3
 80053aa:	68f9      	ldr	r1, [r7, #12]
 80053ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053b0:	4013      	ands	r3, r2
 80053b2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053ba:	69da      	ldr	r2, [r3, #28]
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	f003 030f 	and.w	r3, r3, #15
 80053c4:	2101      	movs	r1, #1
 80053c6:	fa01 f303 	lsl.w	r3, r1, r3
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	43db      	mvns	r3, r3
 80053ce:	68f9      	ldr	r1, [r7, #12]
 80053d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053d4:	4013      	ands	r3, r2
 80053d6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	015a      	lsls	r2, r3, #5
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4413      	add	r3, r2
 80053e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	0159      	lsls	r1, r3, #5
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	440b      	add	r3, r1
 80053ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053f2:	4619      	mov	r1, r3
 80053f4:	4b35      	ldr	r3, [pc, #212]	; (80054cc <USB_DeactivateEndpoint+0x1b0>)
 80053f6:	4013      	ands	r3, r2
 80053f8:	600b      	str	r3, [r1, #0]
 80053fa:	e060      	b.n	80054be <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	015a      	lsls	r2, r3, #5
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	4413      	add	r3, r2
 8005404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800540e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005412:	d11f      	bne.n	8005454 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	015a      	lsls	r2, r3, #5
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	4413      	add	r3, r2
 800541c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	0151      	lsls	r1, r2, #5
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	440a      	add	r2, r1
 800542a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800542e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005432:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	015a      	lsls	r2, r3, #5
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	4413      	add	r3, r2
 800543c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	0151      	lsls	r1, r2, #5
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	440a      	add	r2, r1
 800544a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800544e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005452:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800545a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	781b      	ldrb	r3, [r3, #0]
 8005460:	f003 030f 	and.w	r3, r3, #15
 8005464:	2101      	movs	r1, #1
 8005466:	fa01 f303 	lsl.w	r3, r1, r3
 800546a:	041b      	lsls	r3, r3, #16
 800546c:	43db      	mvns	r3, r3
 800546e:	68f9      	ldr	r1, [r7, #12]
 8005470:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005474:	4013      	ands	r3, r2
 8005476:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800547e:	69da      	ldr	r2, [r3, #28]
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	f003 030f 	and.w	r3, r3, #15
 8005488:	2101      	movs	r1, #1
 800548a:	fa01 f303 	lsl.w	r3, r1, r3
 800548e:	041b      	lsls	r3, r3, #16
 8005490:	43db      	mvns	r3, r3
 8005492:	68f9      	ldr	r1, [r7, #12]
 8005494:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005498:	4013      	ands	r3, r2
 800549a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	015a      	lsls	r2, r3, #5
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4413      	add	r3, r2
 80054a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	0159      	lsls	r1, r3, #5
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	440b      	add	r3, r1
 80054b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054b6:	4619      	mov	r1, r3
 80054b8:	4b05      	ldr	r3, [pc, #20]	; (80054d0 <USB_DeactivateEndpoint+0x1b4>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3714      	adds	r7, #20
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr
 80054cc:	ec337800 	.word	0xec337800
 80054d0:	eff37800 	.word	0xeff37800

080054d4 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	785b      	ldrb	r3, [r3, #1]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	f040 810a 	bne.w	8005706 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d132      	bne.n	8005560 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	015a      	lsls	r2, r3, #5
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	4413      	add	r3, r2
 8005502:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	0151      	lsls	r1, r2, #5
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	440a      	add	r2, r1
 8005510:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005514:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005518:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800551c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	015a      	lsls	r2, r3, #5
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	4413      	add	r3, r2
 8005526:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800552a:	691b      	ldr	r3, [r3, #16]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	0151      	lsls	r1, r2, #5
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	440a      	add	r2, r1
 8005534:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005538:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800553c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	015a      	lsls	r2, r3, #5
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	4413      	add	r3, r2
 8005546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	0151      	lsls	r1, r2, #5
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	440a      	add	r2, r1
 8005554:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005558:	0cdb      	lsrs	r3, r3, #19
 800555a:	04db      	lsls	r3, r3, #19
 800555c:	6113      	str	r3, [r2, #16]
 800555e:	e074      	b.n	800564a <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	015a      	lsls	r2, r3, #5
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	4413      	add	r3, r2
 8005568:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	0151      	lsls	r1, r2, #5
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	440a      	add	r2, r1
 8005576:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800557a:	0cdb      	lsrs	r3, r3, #19
 800557c:	04db      	lsls	r3, r3, #19
 800557e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	0151      	lsls	r1, r2, #5
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	440a      	add	r2, r1
 8005596:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800559a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800559e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80055a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	015a      	lsls	r2, r3, #5
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	4413      	add	r3, r2
 80055ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055b0:	691a      	ldr	r2, [r3, #16]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	6959      	ldr	r1, [r3, #20]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	440b      	add	r3, r1
 80055bc:	1e59      	subs	r1, r3, #1
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80055c6:	04d9      	lsls	r1, r3, #19
 80055c8:	4baf      	ldr	r3, [pc, #700]	; (8005888 <USB_EPStartXfer+0x3b4>)
 80055ca:	400b      	ands	r3, r1
 80055cc:	6939      	ldr	r1, [r7, #16]
 80055ce:	0148      	lsls	r0, r1, #5
 80055d0:	6979      	ldr	r1, [r7, #20]
 80055d2:	4401      	add	r1, r0
 80055d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80055d8:	4313      	orrs	r3, r2
 80055da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	015a      	lsls	r2, r3, #5
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	4413      	add	r3, r2
 80055e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055e8:	691a      	ldr	r2, [r3, #16]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055f2:	6939      	ldr	r1, [r7, #16]
 80055f4:	0148      	lsls	r0, r1, #5
 80055f6:	6979      	ldr	r1, [r7, #20]
 80055f8:	4401      	add	r1, r0
 80055fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80055fe:	4313      	orrs	r3, r2
 8005600:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	78db      	ldrb	r3, [r3, #3]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d11f      	bne.n	800564a <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	0151      	lsls	r1, r2, #5
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	440a      	add	r2, r1
 8005620:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005624:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005628:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	015a      	lsls	r2, r3, #5
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	4413      	add	r3, r2
 8005632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	0151      	lsls	r1, r2, #5
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	440a      	add	r2, r1
 8005640:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005644:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005648:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	015a      	lsls	r2, r3, #5
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	4413      	add	r3, r2
 8005652:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	0151      	lsls	r1, r2, #5
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	440a      	add	r2, r1
 8005660:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005664:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005668:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	78db      	ldrb	r3, [r3, #3]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d015      	beq.n	800569e <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 8100 	beq.w	800587c <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005682:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	2101      	movs	r1, #1
 800568e:	fa01 f303 	lsl.w	r3, r1, r3
 8005692:	6979      	ldr	r1, [r7, #20]
 8005694:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005698:	4313      	orrs	r3, r2
 800569a:	634b      	str	r3, [r1, #52]	; 0x34
 800569c:	e0ee      	b.n	800587c <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d110      	bne.n	80056d0 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	015a      	lsls	r2, r3, #5
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	4413      	add	r3, r2
 80056b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	693a      	ldr	r2, [r7, #16]
 80056be:	0151      	lsls	r1, r2, #5
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	440a      	add	r2, r1
 80056c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80056cc:	6013      	str	r3, [r2, #0]
 80056ce:	e00f      	b.n	80056f0 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	0151      	lsls	r1, r2, #5
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	440a      	add	r2, r1
 80056e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ee:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	68d9      	ldr	r1, [r3, #12]
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	781a      	ldrb	r2, [r3, #0]
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f9e2 	bl	8005ac8 <USB_WritePacket>
 8005704:	e0ba      	b.n	800587c <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	015a      	lsls	r2, r3, #5
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	4413      	add	r3, r2
 800570e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	0151      	lsls	r1, r2, #5
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	440a      	add	r2, r1
 800571c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005720:	0cdb      	lsrs	r3, r3, #19
 8005722:	04db      	lsls	r3, r3, #19
 8005724:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	015a      	lsls	r2, r3, #5
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	4413      	add	r3, r2
 800572e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	0151      	lsls	r1, r2, #5
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	440a      	add	r2, r1
 800573c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005740:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005744:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005748:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d123      	bne.n	800579a <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	015a      	lsls	r2, r3, #5
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	4413      	add	r3, r2
 800575a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005768:	6939      	ldr	r1, [r7, #16]
 800576a:	0148      	lsls	r0, r1, #5
 800576c:	6979      	ldr	r1, [r7, #20]
 800576e:	4401      	add	r1, r0
 8005770:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005774:	4313      	orrs	r3, r2
 8005776:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	015a      	lsls	r2, r3, #5
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	4413      	add	r3, r2
 8005780:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	693a      	ldr	r2, [r7, #16]
 8005788:	0151      	lsls	r1, r2, #5
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	440a      	add	r2, r1
 800578e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005792:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005796:	6113      	str	r3, [r2, #16]
 8005798:	e033      	b.n	8005802 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	695a      	ldr	r2, [r3, #20]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	4413      	add	r3, r2
 80057a4:	1e5a      	subs	r2, r3, #1
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ae:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057bc:	691a      	ldr	r2, [r3, #16]
 80057be:	89fb      	ldrh	r3, [r7, #14]
 80057c0:	04d9      	lsls	r1, r3, #19
 80057c2:	4b31      	ldr	r3, [pc, #196]	; (8005888 <USB_EPStartXfer+0x3b4>)
 80057c4:	400b      	ands	r3, r1
 80057c6:	6939      	ldr	r1, [r7, #16]
 80057c8:	0148      	lsls	r0, r1, #5
 80057ca:	6979      	ldr	r1, [r7, #20]
 80057cc:	4401      	add	r1, r0
 80057ce:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80057d2:	4313      	orrs	r3, r2
 80057d4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	015a      	lsls	r2, r3, #5
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	4413      	add	r3, r2
 80057de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057e2:	691a      	ldr	r2, [r3, #16]
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	89f9      	ldrh	r1, [r7, #14]
 80057ea:	fb01 f303 	mul.w	r3, r1, r3
 80057ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057f2:	6939      	ldr	r1, [r7, #16]
 80057f4:	0148      	lsls	r0, r1, #5
 80057f6:	6979      	ldr	r1, [r7, #20]
 80057f8:	4401      	add	r1, r0
 80057fa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80057fe:	4313      	orrs	r3, r2
 8005800:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	78db      	ldrb	r3, [r3, #3]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d128      	bne.n	800585c <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005816:	2b00      	cmp	r3, #0
 8005818:	d110      	bne.n	800583c <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	015a      	lsls	r2, r3, #5
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	4413      	add	r3, r2
 8005822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	693a      	ldr	r2, [r7, #16]
 800582a:	0151      	lsls	r1, r2, #5
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	440a      	add	r2, r1
 8005830:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005834:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005838:	6013      	str	r3, [r2, #0]
 800583a:	e00f      	b.n	800585c <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	015a      	lsls	r2, r3, #5
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	4413      	add	r3, r2
 8005844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	0151      	lsls	r1, r2, #5
 800584e:	697a      	ldr	r2, [r7, #20]
 8005850:	440a      	add	r2, r1
 8005852:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005856:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800585a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	015a      	lsls	r2, r3, #5
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	4413      	add	r3, r2
 8005864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	0151      	lsls	r1, r2, #5
 800586e:	697a      	ldr	r2, [r7, #20]
 8005870:	440a      	add	r2, r1
 8005872:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005876:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800587a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3718      	adds	r7, #24
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	1ff80000 	.word	0x1ff80000

0800588c <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	785b      	ldrb	r3, [r3, #1]
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	f040 80ab 	bne.w	8005a00 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d132      	bne.n	8005918 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	015a      	lsls	r2, r3, #5
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	4413      	add	r3, r2
 80058ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	0151      	lsls	r1, r2, #5
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	440a      	add	r2, r1
 80058c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80058d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80058d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	015a      	lsls	r2, r3, #5
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4413      	add	r3, r2
 80058de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058e2:	691b      	ldr	r3, [r3, #16]
 80058e4:	68ba      	ldr	r2, [r7, #8]
 80058e6:	0151      	lsls	r1, r2, #5
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	440a      	add	r2, r1
 80058ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80058f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	015a      	lsls	r2, r3, #5
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4413      	add	r3, r2
 80058fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	0151      	lsls	r1, r2, #5
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	440a      	add	r2, r1
 800590c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005910:	0cdb      	lsrs	r3, r3, #19
 8005912:	04db      	lsls	r3, r3, #19
 8005914:	6113      	str	r3, [r2, #16]
 8005916:	e04e      	b.n	80059b6 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	015a      	lsls	r2, r3, #5
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	4413      	add	r3, r2
 8005920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	68ba      	ldr	r2, [r7, #8]
 8005928:	0151      	lsls	r1, r2, #5
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	440a      	add	r2, r1
 800592e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005932:	0cdb      	lsrs	r3, r3, #19
 8005934:	04db      	lsls	r3, r3, #19
 8005936:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	4413      	add	r3, r2
 8005940:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	440a      	add	r2, r1
 800594e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005952:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005956:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800595a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	695a      	ldr	r2, [r3, #20]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	429a      	cmp	r2, r3
 8005966:	d903      	bls.n	8005970 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	689a      	ldr	r2, [r3, #8]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	015a      	lsls	r2, r3, #5
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4413      	add	r3, r2
 8005978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	0151      	lsls	r1, r2, #5
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	440a      	add	r2, r1
 8005986:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800598a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800598e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	015a      	lsls	r2, r3, #5
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	4413      	add	r3, r2
 8005998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800599c:	691a      	ldr	r2, [r3, #16]
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	0148      	lsls	r0, r1, #5
 80059aa:	68f9      	ldr	r1, [r7, #12]
 80059ac:	4401      	add	r1, r0
 80059ae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80059b2:	4313      	orrs	r3, r2
 80059b4:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	015a      	lsls	r2, r3, #5
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	4413      	add	r3, r2
 80059be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	0151      	lsls	r1, r2, #5
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	440a      	add	r2, r1
 80059cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80059d0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80059d4:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d06d      	beq.n	8005aba <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	f003 030f 	and.w	r3, r3, #15
 80059ee:	2101      	movs	r1, #1
 80059f0:	fa01 f303 	lsl.w	r3, r1, r3
 80059f4:	68f9      	ldr	r1, [r7, #12]
 80059f6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059fa:	4313      	orrs	r3, r2
 80059fc:	634b      	str	r3, [r1, #52]	; 0x34
 80059fe:	e05c      	b.n	8005aba <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	015a      	lsls	r2, r3, #5
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	4413      	add	r3, r2
 8005a08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	0151      	lsls	r1, r2, #5
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	440a      	add	r2, r1
 8005a16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a1a:	0cdb      	lsrs	r3, r3, #19
 8005a1c:	04db      	lsls	r3, r3, #19
 8005a1e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	015a      	lsls	r2, r3, #5
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	0151      	lsls	r1, r2, #5
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	440a      	add	r2, r1
 8005a36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a3a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005a3e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005a42:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	015a      	lsls	r2, r3, #5
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	0151      	lsls	r1, r2, #5
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	440a      	add	r2, r1
 8005a6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005a72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a80:	691a      	ldr	r2, [r3, #16]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a8a:	68b9      	ldr	r1, [r7, #8]
 8005a8c:	0148      	lsls	r0, r1, #5
 8005a8e:	68f9      	ldr	r1, [r7, #12]
 8005a90:	4401      	add	r1, r0
 8005a92:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005a96:	4313      	orrs	r3, r2
 8005a98:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	015a      	lsls	r2, r3, #5
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	4413      	add	r3, r2
 8005aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68ba      	ldr	r2, [r7, #8]
 8005aaa:	0151      	lsls	r1, r2, #5
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	440a      	add	r2, r1
 8005ab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ab4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005ab8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3714      	adds	r7, #20
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b089      	sub	sp, #36	; 0x24
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	4611      	mov	r1, r2
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	71fb      	strb	r3, [r7, #7]
 8005ada:	4613      	mov	r3, r2
 8005adc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005ae6:	88bb      	ldrh	r3, [r7, #4]
 8005ae8:	3303      	adds	r3, #3
 8005aea:	089b      	lsrs	r3, r3, #2
 8005aec:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8005aee:	2300      	movs	r3, #0
 8005af0:	61bb      	str	r3, [r7, #24]
 8005af2:	e00f      	b.n	8005b14 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005af4:	79fb      	ldrb	r3, [r7, #7]
 8005af6:	031a      	lsls	r2, r3, #12
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b00:	461a      	mov	r2, r3
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6013      	str	r3, [r2, #0]
    pSrc++;
 8005b08:	69fb      	ldr	r3, [r7, #28]
 8005b0a:	3304      	adds	r3, #4
 8005b0c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	3301      	adds	r3, #1
 8005b12:	61bb      	str	r3, [r7, #24]
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d3eb      	bcc.n	8005af4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3724      	adds	r7, #36	; 0x24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b089      	sub	sp, #36	; 0x24
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	4613      	mov	r3, r2
 8005b36:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8005b40:	88fb      	ldrh	r3, [r7, #6]
 8005b42:	3303      	adds	r3, #3
 8005b44:	089b      	lsrs	r3, r3, #2
 8005b46:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61bb      	str	r3, [r7, #24]
 8005b4c:	e00b      	b.n	8005b66 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	601a      	str	r2, [r3, #0]
    pDest++;
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	3304      	adds	r3, #4
 8005b5e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005b60:	69bb      	ldr	r3, [r7, #24]
 8005b62:	3301      	adds	r3, #1
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d3ef      	bcc.n	8005b4e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005b6e:	69fb      	ldr	r3, [r7, #28]
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3724      	adds	r7, #36	; 0x24
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b085      	sub	sp, #20
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	785b      	ldrb	r3, [r3, #1]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d12c      	bne.n	8005bf2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	015a      	lsls	r2, r3, #5
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	db12      	blt.n	8005bd0 <USB_EPSetStall+0x54>
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00f      	beq.n	8005bd0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68ba      	ldr	r2, [r7, #8]
 8005bc0:	0151      	lsls	r1, r2, #5
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	440a      	add	r2, r1
 8005bc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005bce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	015a      	lsls	r2, r3, #5
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	0151      	lsls	r1, r2, #5
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	440a      	add	r2, r1
 8005be6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005bee:	6013      	str	r3, [r2, #0]
 8005bf0:	e02b      	b.n	8005c4a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	015a      	lsls	r2, r3, #5
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	db12      	blt.n	8005c2a <USB_EPSetStall+0xae>
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00f      	beq.n	8005c2a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	015a      	lsls	r2, r3, #5
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	4413      	add	r3, r2
 8005c12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	0151      	lsls	r1, r2, #5
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	440a      	add	r2, r1
 8005c20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c24:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c28:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	015a      	lsls	r2, r3, #5
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	4413      	add	r3, r2
 8005c32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	0151      	lsls	r1, r2, #5
 8005c3c:	68fa      	ldr	r2, [r7, #12]
 8005c3e:	440a      	add	r2, r1
 8005c40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005c48:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	785b      	ldrb	r3, [r3, #1]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d128      	bne.n	8005cc6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	0151      	lsls	r1, r2, #5
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	440a      	add	r2, r1
 8005c8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c8e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c92:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	78db      	ldrb	r3, [r3, #3]
 8005c98:	2b03      	cmp	r3, #3
 8005c9a:	d003      	beq.n	8005ca4 <USB_EPClearStall+0x4c>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	78db      	ldrb	r3, [r3, #3]
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d138      	bne.n	8005d16 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	0151      	lsls	r1, r2, #5
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	440a      	add	r2, r1
 8005cba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cc2:	6013      	str	r3, [r2, #0]
 8005cc4:	e027      	b.n	8005d16 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	0151      	lsls	r1, r2, #5
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	440a      	add	r2, r1
 8005cdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ce0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ce4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	78db      	ldrb	r3, [r3, #3]
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	d003      	beq.n	8005cf6 <USB_EPClearStall+0x9e>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	78db      	ldrb	r3, [r3, #3]
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d10f      	bne.n	8005d16 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	015a      	lsls	r2, r3, #5
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	0151      	lsls	r1, r2, #5
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	440a      	add	r2, r1
 8005d0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d14:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3714      	adds	r7, #20
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b085      	sub	sp, #20
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d42:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005d46:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	78fb      	ldrb	r3, [r7, #3]
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005d58:	68f9      	ldr	r1, [r7, #12]
 8005d5a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3714      	adds	r7, #20
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b085      	sub	sp, #20
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005d8a:	f023 0303 	bic.w	r3, r3, #3
 8005d8e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d9e:	f023 0302 	bic.w	r3, r3, #2
 8005da2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005da4:	2300      	movs	r3, #0
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b085      	sub	sp, #20
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68fa      	ldr	r2, [r7, #12]
 8005dc8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005dcc:	f023 0303 	bic.w	r3, r3, #3
 8005dd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005de0:	f043 0302 	orr.w	r3, r3, #2
 8005de4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3714      	adds	r7, #20
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	699b      	ldr	r3, [r3, #24]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	4013      	ands	r3, r2
 8005e0a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b085      	sub	sp, #20
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e36:	69db      	ldr	r3, [r3, #28]
 8005e38:	68ba      	ldr	r2, [r7, #8]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	0c1b      	lsrs	r3, r3, #16
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3714      	adds	r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr

08005e4e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	b085      	sub	sp, #20
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e6a:	69db      	ldr	r3, [r3, #28]
 8005e6c:	68ba      	ldr	r2, [r7, #8]
 8005e6e:	4013      	ands	r3, r2
 8005e70:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	b29b      	uxth	r3, r3
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr

08005e82 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005e82:	b480      	push	{r7}
 8005e84:	b085      	sub	sp, #20
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	6078      	str	r0, [r7, #4]
 8005e8a:	460b      	mov	r3, r1
 8005e8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005e92:	78fb      	ldrb	r3, [r7, #3]
 8005e94:	015a      	lsls	r2, r3, #5
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	4413      	add	r3, r2
 8005e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	4013      	ands	r3, r2
 8005eae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005eb0:	68bb      	ldr	r3, [r7, #8]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3714      	adds	r7, #20
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b087      	sub	sp, #28
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005ee2:	78fb      	ldrb	r3, [r7, #3]
 8005ee4:	f003 030f 	and.w	r3, r3, #15
 8005ee8:	68fa      	ldr	r2, [r7, #12]
 8005eea:	fa22 f303 	lsr.w	r3, r2, r3
 8005eee:	01db      	lsls	r3, r3, #7
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	015a      	lsls	r2, r3, #5
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	4413      	add	r3, r2
 8005f00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	4013      	ands	r3, r2
 8005f0a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	371c      	adds	r7, #28
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	f003 0301 	and.w	r3, r3, #1
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	370c      	adds	r7, #12
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr

08005f36 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005f36:	b480      	push	{r7}
 8005f38:	b085      	sub	sp, #20
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f50:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005f54:	f023 0307 	bic.w	r3, r3, #7
 8005f58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b085      	sub	sp, #20
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	333c      	adds	r3, #60	; 0x3c
 8005f8e:	3304      	adds	r3, #4
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4a1c      	ldr	r2, [pc, #112]	; (8006008 <USB_EP0_OutStart+0x8c>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d90a      	bls.n	8005fb2 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fac:	d101      	bne.n	8005fb2 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	e024      	b.n	8005ffc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fb8:	461a      	mov	r2, r3
 8005fba:	2300      	movs	r3, #0
 8005fbc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fcc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005fd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fe0:	f043 0318 	orr.w	r3, r3, #24
 8005fe4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ff4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005ff8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005ffa:	2300      	movs	r3, #0
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3714      	adds	r7, #20
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr
 8006008:	4f54300a 	.word	0x4f54300a

0800600c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006014:	2300      	movs	r3, #0
 8006016:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	3301      	adds	r3, #1
 800601c:	60fb      	str	r3, [r7, #12]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	4a13      	ldr	r2, [pc, #76]	; (8006070 <USB_CoreReset+0x64>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d901      	bls.n	800602a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	e01b      	b.n	8006062 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	691b      	ldr	r3, [r3, #16]
 800602e:	2b00      	cmp	r3, #0
 8006030:	daf2      	bge.n	8006018 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006032:	2300      	movs	r3, #0
 8006034:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	f043 0201 	orr.w	r2, r3, #1
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	3301      	adds	r3, #1
 8006046:	60fb      	str	r3, [r7, #12]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	4a09      	ldr	r2, [pc, #36]	; (8006070 <USB_CoreReset+0x64>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d901      	bls.n	8006054 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006050:	2303      	movs	r3, #3
 8006052:	e006      	b.n	8006062 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	f003 0301 	and.w	r3, r3, #1
 800605c:	2b01      	cmp	r3, #1
 800605e:	d0f0      	beq.n	8006042 <USB_CoreReset+0x36>

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	00030d40 	.word	0x00030d40

08006074 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	460b      	mov	r3, r1
 800607e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006080:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006084:	f005 f89a 	bl	800b1bc <USBD_static_malloc>
 8006088:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d105      	bne.n	800609c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8006098:	2302      	movs	r3, #2
 800609a:	e066      	b.n	800616a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	7c1b      	ldrb	r3, [r3, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d119      	bne.n	80060e0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80060ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80060b0:	2202      	movs	r2, #2
 80060b2:	2181      	movs	r1, #129	; 0x81
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f004 fe6d 	bl	800ad94 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80060c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80060c4:	2202      	movs	r2, #2
 80060c6:	2101      	movs	r1, #1
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f004 fe63 	bl	800ad94 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2210      	movs	r2, #16
 80060da:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80060de:	e016      	b.n	800610e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80060e0:	2340      	movs	r3, #64	; 0x40
 80060e2:	2202      	movs	r2, #2
 80060e4:	2181      	movs	r1, #129	; 0x81
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f004 fe54 	bl	800ad94 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80060f2:	2340      	movs	r3, #64	; 0x40
 80060f4:	2202      	movs	r2, #2
 80060f6:	2101      	movs	r1, #1
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f004 fe4b 	bl	800ad94 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2210      	movs	r2, #16
 800610a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800610e:	2308      	movs	r3, #8
 8006110:	2203      	movs	r2, #3
 8006112:	2182      	movs	r1, #130	; 0x82
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f004 fe3d 	bl	800ad94 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	7c1b      	ldrb	r3, [r3, #16]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d109      	bne.n	8006158 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800614a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800614e:	2101      	movs	r1, #1
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f004 ff99 	bl	800b088 <USBD_LL_PrepareReceive>
 8006156:	e007      	b.n	8006168 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800615e:	2340      	movs	r3, #64	; 0x40
 8006160:	2101      	movs	r1, #1
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f004 ff90 	bl	800b088 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b082      	sub	sp, #8
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	460b      	mov	r3, r1
 800617c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800617e:	2181      	movs	r1, #129	; 0x81
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f004 fe45 	bl	800ae10 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800618c:	2101      	movs	r1, #1
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f004 fe3e 	bl	800ae10 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800619c:	2182      	movs	r1, #130	; 0x82
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f004 fe36 	bl	800ae10 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d00e      	beq.n	80061dc <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061ce:	4618      	mov	r0, r3
 80061d0:	f005 f802 	bl	800b1d8 <USBD_static_free>
    pdev->pClassData = NULL;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3708      	adds	r7, #8
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
	...

080061e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80061fa:	2300      	movs	r3, #0
 80061fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80061fe:	2300      	movs	r3, #0
 8006200:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006202:	2300      	movs	r3, #0
 8006204:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d101      	bne.n	8006210 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800620c:	2303      	movs	r3, #3
 800620e:	e0af      	b.n	8006370 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	781b      	ldrb	r3, [r3, #0]
 8006214:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006218:	2b00      	cmp	r3, #0
 800621a:	d03f      	beq.n	800629c <USBD_CDC_Setup+0xb4>
 800621c:	2b20      	cmp	r3, #32
 800621e:	f040 809f 	bne.w	8006360 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	88db      	ldrh	r3, [r3, #6]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d02e      	beq.n	8006288 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	781b      	ldrb	r3, [r3, #0]
 800622e:	b25b      	sxtb	r3, r3
 8006230:	2b00      	cmp	r3, #0
 8006232:	da16      	bge.n	8006262 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800623a:	689b      	ldr	r3, [r3, #8]
 800623c:	683a      	ldr	r2, [r7, #0]
 800623e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8006240:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006242:	683a      	ldr	r2, [r7, #0]
 8006244:	88d2      	ldrh	r2, [r2, #6]
 8006246:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	88db      	ldrh	r3, [r3, #6]
 800624c:	2b07      	cmp	r3, #7
 800624e:	bf28      	it	cs
 8006250:	2307      	movcs	r3, #7
 8006252:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	89fa      	ldrh	r2, [r7, #14]
 8006258:	4619      	mov	r1, r3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f001 fb43 	bl	80078e6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006260:	e085      	b.n	800636e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	785a      	ldrb	r2, [r3, #1]
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	88db      	ldrh	r3, [r3, #6]
 8006270:	b2da      	uxtb	r2, r3
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006278:	6939      	ldr	r1, [r7, #16]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	88db      	ldrh	r3, [r3, #6]
 800627e:	461a      	mov	r2, r3
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f001 fb5c 	bl	800793e <USBD_CtlPrepareRx>
      break;
 8006286:	e072      	b.n	800636e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	683a      	ldr	r2, [r7, #0]
 8006292:	7850      	ldrb	r0, [r2, #1]
 8006294:	2200      	movs	r2, #0
 8006296:	6839      	ldr	r1, [r7, #0]
 8006298:	4798      	blx	r3
      break;
 800629a:	e068      	b.n	800636e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	785b      	ldrb	r3, [r3, #1]
 80062a0:	2b0b      	cmp	r3, #11
 80062a2:	d852      	bhi.n	800634a <USBD_CDC_Setup+0x162>
 80062a4:	a201      	add	r2, pc, #4	; (adr r2, 80062ac <USBD_CDC_Setup+0xc4>)
 80062a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062aa:	bf00      	nop
 80062ac:	080062dd 	.word	0x080062dd
 80062b0:	08006359 	.word	0x08006359
 80062b4:	0800634b 	.word	0x0800634b
 80062b8:	0800634b 	.word	0x0800634b
 80062bc:	0800634b 	.word	0x0800634b
 80062c0:	0800634b 	.word	0x0800634b
 80062c4:	0800634b 	.word	0x0800634b
 80062c8:	0800634b 	.word	0x0800634b
 80062cc:	0800634b 	.word	0x0800634b
 80062d0:	0800634b 	.word	0x0800634b
 80062d4:	08006307 	.word	0x08006307
 80062d8:	08006331 	.word	0x08006331
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	2b03      	cmp	r3, #3
 80062e6:	d107      	bne.n	80062f8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80062e8:	f107 030a 	add.w	r3, r7, #10
 80062ec:	2202      	movs	r2, #2
 80062ee:	4619      	mov	r1, r3
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f001 faf8 	bl	80078e6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80062f6:	e032      	b.n	800635e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80062f8:	6839      	ldr	r1, [r7, #0]
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f001 fa82 	bl	8007804 <USBD_CtlError>
            ret = USBD_FAIL;
 8006300:	2303      	movs	r3, #3
 8006302:	75fb      	strb	r3, [r7, #23]
          break;
 8006304:	e02b      	b.n	800635e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b03      	cmp	r3, #3
 8006310:	d107      	bne.n	8006322 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006312:	f107 030d 	add.w	r3, r7, #13
 8006316:	2201      	movs	r2, #1
 8006318:	4619      	mov	r1, r3
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f001 fae3 	bl	80078e6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006320:	e01d      	b.n	800635e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006322:	6839      	ldr	r1, [r7, #0]
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f001 fa6d 	bl	8007804 <USBD_CtlError>
            ret = USBD_FAIL;
 800632a:	2303      	movs	r3, #3
 800632c:	75fb      	strb	r3, [r7, #23]
          break;
 800632e:	e016      	b.n	800635e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b03      	cmp	r3, #3
 800633a:	d00f      	beq.n	800635c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800633c:	6839      	ldr	r1, [r7, #0]
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f001 fa60 	bl	8007804 <USBD_CtlError>
            ret = USBD_FAIL;
 8006344:	2303      	movs	r3, #3
 8006346:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006348:	e008      	b.n	800635c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800634a:	6839      	ldr	r1, [r7, #0]
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f001 fa59 	bl	8007804 <USBD_CtlError>
          ret = USBD_FAIL;
 8006352:	2303      	movs	r3, #3
 8006354:	75fb      	strb	r3, [r7, #23]
          break;
 8006356:	e002      	b.n	800635e <USBD_CDC_Setup+0x176>
          break;
 8006358:	bf00      	nop
 800635a:	e008      	b.n	800636e <USBD_CDC_Setup+0x186>
          break;
 800635c:	bf00      	nop
      }
      break;
 800635e:	e006      	b.n	800636e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006360:	6839      	ldr	r1, [r7, #0]
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f001 fa4e 	bl	8007804 <USBD_CtlError>
      ret = USBD_FAIL;
 8006368:	2303      	movs	r3, #3
 800636a:	75fb      	strb	r3, [r7, #23]
      break;
 800636c:	bf00      	nop
  }

  return (uint8_t)ret;
 800636e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006370:	4618      	mov	r0, r3
 8006372:	3718      	adds	r7, #24
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800638a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006396:	2303      	movs	r3, #3
 8006398:	e04f      	b.n	800643a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80063a0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80063a2:	78fa      	ldrb	r2, [r7, #3]
 80063a4:	6879      	ldr	r1, [r7, #4]
 80063a6:	4613      	mov	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	440b      	add	r3, r1
 80063b0:	3318      	adds	r3, #24
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d029      	beq.n	800640c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80063b8:	78fa      	ldrb	r2, [r7, #3]
 80063ba:	6879      	ldr	r1, [r7, #4]
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	440b      	add	r3, r1
 80063c6:	3318      	adds	r3, #24
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	78f9      	ldrb	r1, [r7, #3]
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	460b      	mov	r3, r1
 80063d0:	00db      	lsls	r3, r3, #3
 80063d2:	1a5b      	subs	r3, r3, r1
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4403      	add	r3, r0
 80063d8:	3344      	adds	r3, #68	; 0x44
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	fbb2 f1f3 	udiv	r1, r2, r3
 80063e0:	fb03 f301 	mul.w	r3, r3, r1
 80063e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d110      	bne.n	800640c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80063ea:	78fa      	ldrb	r2, [r7, #3]
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	4613      	mov	r3, r2
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	4413      	add	r3, r2
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	440b      	add	r3, r1
 80063f8:	3318      	adds	r3, #24
 80063fa:	2200      	movs	r2, #0
 80063fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80063fe:	78f9      	ldrb	r1, [r7, #3]
 8006400:	2300      	movs	r3, #0
 8006402:	2200      	movs	r2, #0
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f004 fe07 	bl	800b018 <USBD_LL_Transmit>
 800640a:	e015      	b.n	8006438 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	2200      	movs	r2, #0
 8006410:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d00b      	beq.n	8006438 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006434:	78fa      	ldrb	r2, [r7, #3]
 8006436:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006442:	b580      	push	{r7, lr}
 8006444:	b084      	sub	sp, #16
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	460b      	mov	r3, r1
 800644c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006454:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006460:	2303      	movs	r3, #3
 8006462:	e015      	b.n	8006490 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006464:	78fb      	ldrb	r3, [r7, #3]
 8006466:	4619      	mov	r1, r3
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f004 fe45 	bl	800b0f8 <USBD_LL_GetRxDataSize>
 800646e:	4602      	mov	r2, r0
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800648a:	4611      	mov	r1, r2
 800648c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3710      	adds	r7, #16
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b084      	sub	sp, #16
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80064a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e01b      	b.n	80064ea <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d015      	beq.n	80064e8 <USBD_CDC_EP0_RxReady+0x50>
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80064c2:	2bff      	cmp	r3, #255	; 0xff
 80064c4:	d010      	beq.n	80064e8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80064d4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80064dc:	b292      	uxth	r2, r2
 80064de:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	22ff      	movs	r2, #255	; 0xff
 80064e4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
	...

080064f4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2243      	movs	r2, #67	; 0x43
 8006500:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006502:	4b03      	ldr	r3, [pc, #12]	; (8006510 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006504:	4618      	mov	r0, r3
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr
 8006510:	20000098 	.word	0x20000098

08006514 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2243      	movs	r2, #67	; 0x43
 8006520:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006522:	4b03      	ldr	r3, [pc, #12]	; (8006530 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006524:	4618      	mov	r0, r3
 8006526:	370c      	adds	r7, #12
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	20000054 	.word	0x20000054

08006534 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2243      	movs	r2, #67	; 0x43
 8006540:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006542:	4b03      	ldr	r3, [pc, #12]	; (8006550 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006544:	4618      	mov	r0, r3
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr
 8006550:	200000dc 	.word	0x200000dc

08006554 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	220a      	movs	r2, #10
 8006560:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006562:	4b03      	ldr	r3, [pc, #12]	; (8006570 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006564:	4618      	mov	r0, r3
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr
 8006570:	20000010 	.word	0x20000010

08006574 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006584:	2303      	movs	r3, #3
 8006586:	e004      	b.n	8006592 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	683a      	ldr	r2, [r7, #0]
 800658c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	370c      	adds	r7, #12
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr

0800659e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800659e:	b480      	push	{r7}
 80065a0:	b087      	sub	sp, #28
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	60f8      	str	r0, [r7, #12]
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80065b0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d101      	bne.n	80065bc <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e008      	b.n	80065ce <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	68ba      	ldr	r2, [r7, #8]
 80065c0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	371c      	adds	r7, #28
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80065da:	b480      	push	{r7}
 80065dc:	b085      	sub	sp, #20
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
 80065e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80065ea:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e004      	b.n	8006600 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3714      	adds	r7, #20
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800661a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800661c:	2301      	movs	r3, #1
 800661e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800662a:	2303      	movs	r3, #3
 800662c:	e01a      	b.n	8006664 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006634:	2b00      	cmp	r3, #0
 8006636:	d114      	bne.n	8006662 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2201      	movs	r2, #1
 800663c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006656:	2181      	movs	r1, #129	; 0x81
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f004 fcdd 	bl	800b018 <USBD_LL_Transmit>

    ret = USBD_OK;
 800665e:	2300      	movs	r3, #0
 8006660:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006662:	7bfb      	ldrb	r3, [r7, #15]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800667a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006686:	2303      	movs	r3, #3
 8006688:	e016      	b.n	80066b8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	7c1b      	ldrb	r3, [r3, #16]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d109      	bne.n	80066a6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006698:	f44f 7300 	mov.w	r3, #512	; 0x200
 800669c:	2101      	movs	r1, #1
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f004 fcf2 	bl	800b088 <USBD_LL_PrepareReceive>
 80066a4:	e007      	b.n	80066b6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80066ac:	2340      	movs	r3, #64	; 0x40
 80066ae:	2101      	movs	r1, #1
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f004 fce9 	bl	800b088 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3710      	adds	r7, #16
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	4613      	mov	r3, r2
 80066cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e01f      	b.n	8006718 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	79fa      	ldrb	r2, [r7, #7]
 800670a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f004 fac3 	bl	800ac98 <USBD_LL_Init>
 8006712:	4603      	mov	r3, r0
 8006714:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006716:	7dfb      	ldrb	r3, [r7, #23]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3718      	adds	r7, #24
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d101      	bne.n	8006738 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006734:	2303      	movs	r3, #3
 8006736:	e016      	b.n	8006766 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00b      	beq.n	8006764 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	f107 020e 	add.w	r2, r7, #14
 8006758:	4610      	mov	r0, r2
 800675a:	4798      	blx	r3
 800675c:	4602      	mov	r2, r0
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b082      	sub	sp, #8
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f004 fada 	bl	800ad30 <USBD_LL_Start>
 800677c:	4603      	mov	r3, r0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}

08006786 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006786:	b480      	push	{r7}
 8006788:	b083      	sub	sp, #12
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800678e:	2300      	movs	r3, #0
}
 8006790:	4618      	mov	r0, r3
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	460b      	mov	r3, r1
 80067a6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80067a8:	2303      	movs	r3, #3
 80067aa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d009      	beq.n	80067ca <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	78fa      	ldrb	r2, [r7, #3]
 80067c0:	4611      	mov	r1, r2
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	4798      	blx	r3
 80067c6:	4603      	mov	r3, r0
 80067c8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80067ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3710      	adds	r7, #16
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	460b      	mov	r3, r1
 80067de:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d007      	beq.n	80067fa <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	78fa      	ldrb	r2, [r7, #3]
 80067f4:	4611      	mov	r1, r2
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	4798      	blx	r3
  }

  return USBD_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3708      	adds	r7, #8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}

08006804 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006814:	6839      	ldr	r1, [r7, #0]
 8006816:	4618      	mov	r0, r3
 8006818:	f000 ffba 	bl	8007790 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800682a:	461a      	mov	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006838:	f003 031f 	and.w	r3, r3, #31
 800683c:	2b02      	cmp	r3, #2
 800683e:	d01a      	beq.n	8006876 <USBD_LL_SetupStage+0x72>
 8006840:	2b02      	cmp	r3, #2
 8006842:	d822      	bhi.n	800688a <USBD_LL_SetupStage+0x86>
 8006844:	2b00      	cmp	r3, #0
 8006846:	d002      	beq.n	800684e <USBD_LL_SetupStage+0x4a>
 8006848:	2b01      	cmp	r3, #1
 800684a:	d00a      	beq.n	8006862 <USBD_LL_SetupStage+0x5e>
 800684c:	e01d      	b.n	800688a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006854:	4619      	mov	r1, r3
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f000 fa62 	bl	8006d20 <USBD_StdDevReq>
 800685c:	4603      	mov	r3, r0
 800685e:	73fb      	strb	r3, [r7, #15]
      break;
 8006860:	e020      	b.n	80068a4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006868:	4619      	mov	r1, r3
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 fac6 	bl	8006dfc <USBD_StdItfReq>
 8006870:	4603      	mov	r3, r0
 8006872:	73fb      	strb	r3, [r7, #15]
      break;
 8006874:	e016      	b.n	80068a4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800687c:	4619      	mov	r1, r3
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 fb05 	bl	8006e8e <USBD_StdEPReq>
 8006884:	4603      	mov	r3, r0
 8006886:	73fb      	strb	r3, [r7, #15]
      break;
 8006888:	e00c      	b.n	80068a4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006890:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006894:	b2db      	uxtb	r3, r3
 8006896:	4619      	mov	r1, r3
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f004 faef 	bl	800ae7c <USBD_LL_StallEP>
 800689e:	4603      	mov	r3, r0
 80068a0:	73fb      	strb	r3, [r7, #15]
      break;
 80068a2:	bf00      	nop
  }

  return ret;
 80068a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3710      	adds	r7, #16
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}

080068ae <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80068ae:	b580      	push	{r7, lr}
 80068b0:	b086      	sub	sp, #24
 80068b2:	af00      	add	r7, sp, #0
 80068b4:	60f8      	str	r0, [r7, #12]
 80068b6:	460b      	mov	r3, r1
 80068b8:	607a      	str	r2, [r7, #4]
 80068ba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80068bc:	7afb      	ldrb	r3, [r7, #11]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d138      	bne.n	8006934 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80068c8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	d14a      	bne.n	800696a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	689a      	ldr	r2, [r3, #8]
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	429a      	cmp	r2, r3
 80068de:	d913      	bls.n	8006908 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	1ad2      	subs	r2, r2, r3
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	68da      	ldr	r2, [r3, #12]
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	4293      	cmp	r3, r2
 80068f8:	bf28      	it	cs
 80068fa:	4613      	movcs	r3, r2
 80068fc:	461a      	mov	r2, r3
 80068fe:	6879      	ldr	r1, [r7, #4]
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f001 f839 	bl	8007978 <USBD_CtlContinueRx>
 8006906:	e030      	b.n	800696a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b03      	cmp	r3, #3
 8006912:	d10b      	bne.n	800692c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d005      	beq.n	800692c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f001 f834 	bl	800799a <USBD_CtlSendStatus>
 8006932:	e01a      	b.n	800696a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800693a:	b2db      	uxtb	r3, r3
 800693c:	2b03      	cmp	r3, #3
 800693e:	d114      	bne.n	800696a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d00e      	beq.n	800696a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006952:	699b      	ldr	r3, [r3, #24]
 8006954:	7afa      	ldrb	r2, [r7, #11]
 8006956:	4611      	mov	r1, r2
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	4798      	blx	r3
 800695c:	4603      	mov	r3, r0
 800695e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006960:	7dfb      	ldrb	r3, [r7, #23]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006966:	7dfb      	ldrb	r3, [r7, #23]
 8006968:	e000      	b.n	800696c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3718      	adds	r7, #24
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	460b      	mov	r3, r1
 800697e:	607a      	str	r2, [r7, #4]
 8006980:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006982:	7afb      	ldrb	r3, [r7, #11]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d16b      	bne.n	8006a60 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	3314      	adds	r3, #20
 800698c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006994:	2b02      	cmp	r3, #2
 8006996:	d156      	bne.n	8006a46 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d914      	bls.n	80069ce <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	689a      	ldr	r2, [r3, #8]
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	1ad2      	subs	r2, r2, r3
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	461a      	mov	r2, r3
 80069b8:	6879      	ldr	r1, [r7, #4]
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f000 ffae 	bl	800791c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80069c0:	2300      	movs	r3, #0
 80069c2:	2200      	movs	r2, #0
 80069c4:	2100      	movs	r1, #0
 80069c6:	68f8      	ldr	r0, [r7, #12]
 80069c8:	f004 fb5e 	bl	800b088 <USBD_LL_PrepareReceive>
 80069cc:	e03b      	b.n	8006a46 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	68da      	ldr	r2, [r3, #12]
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d11c      	bne.n	8006a14 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d316      	bcc.n	8006a14 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d20f      	bcs.n	8006a14 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80069f4:	2200      	movs	r2, #0
 80069f6:	2100      	movs	r1, #0
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f000 ff8f 	bl	800791c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006a06:	2300      	movs	r3, #0
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f004 fb3b 	bl	800b088 <USBD_LL_PrepareReceive>
 8006a12:	e018      	b.n	8006a46 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	2b03      	cmp	r3, #3
 8006a1e:	d10b      	bne.n	8006a38 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d005      	beq.n	8006a38 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a38:	2180      	movs	r1, #128	; 0x80
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f004 fa1e 	bl	800ae7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006a40:	68f8      	ldr	r0, [r7, #12]
 8006a42:	f000 ffbd 	bl	80079c0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d122      	bne.n	8006a96 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f7ff fe98 	bl	8006786 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006a5e:	e01a      	b.n	8006a96 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b03      	cmp	r3, #3
 8006a6a:	d114      	bne.n	8006a96 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00e      	beq.n	8006a96 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a7e:	695b      	ldr	r3, [r3, #20]
 8006a80:	7afa      	ldrb	r2, [r7, #11]
 8006a82:	4611      	mov	r1, r2
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	4798      	blx	r3
 8006a88:	4603      	mov	r3, r0
 8006a8a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006a8c:	7dfb      	ldrb	r3, [r7, #23]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d001      	beq.n	8006a96 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006a92:	7dfb      	ldrb	r3, [r7, #23]
 8006a94:	e000      	b.n	8006a98 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3718      	adds	r7, #24
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e02f      	b.n	8006b34 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00f      	beq.n	8006afe <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d009      	beq.n	8006afe <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	6852      	ldr	r2, [r2, #4]
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	4611      	mov	r1, r2
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006afe:	2340      	movs	r3, #64	; 0x40
 8006b00:	2200      	movs	r2, #0
 8006b02:	2100      	movs	r1, #0
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f004 f945 	bl	800ad94 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2240      	movs	r2, #64	; 0x40
 8006b16:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006b1a:	2340      	movs	r3, #64	; 0x40
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	2180      	movs	r1, #128	; 0x80
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f004 f937 	bl	800ad94 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2240      	movs	r2, #64	; 0x40
 8006b30:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3708      	adds	r7, #8
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
 8006b44:	460b      	mov	r3, r1
 8006b46:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	78fa      	ldrb	r2, [r7, #3]
 8006b4c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b6a:	b2da      	uxtb	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2204      	movs	r2, #4
 8006b76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8006b7a:	2300      	movs	r3, #0
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	2b04      	cmp	r3, #4
 8006b9a:	d106      	bne.n	8006baa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006baa:	2300      	movs	r3, #0
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e012      	b.n	8006bf4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b03      	cmp	r3, #3
 8006bd8:	d10b      	bne.n	8006bf2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006be0:	69db      	ldr	r3, [r3, #28]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d005      	beq.n	8006bf2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006bec:	69db      	ldr	r3, [r3, #28]
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006bf2:	2300      	movs	r3, #0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	460b      	mov	r3, r1
 8006c06:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e014      	b.n	8006c40 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b03      	cmp	r3, #3
 8006c20:	d10d      	bne.n	8006c3e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d007      	beq.n	8006c3e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c34:	6a1b      	ldr	r3, [r3, #32]
 8006c36:	78fa      	ldrb	r2, [r7, #3]
 8006c38:	4611      	mov	r1, r2
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b082      	sub	sp, #8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	460b      	mov	r3, r1
 8006c52:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e014      	b.n	8006c8c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b03      	cmp	r3, #3
 8006c6c:	d10d      	bne.n	8006c8a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d007      	beq.n	8006c8a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c82:	78fa      	ldrb	r2, [r7, #3]
 8006c84:	4611      	mov	r1, r2
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006caa:	b580      	push	{r7, lr}
 8006cac:	b082      	sub	sp, #8
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d009      	beq.n	8006cd8 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	6852      	ldr	r2, [r2, #4]
 8006cd0:	b2d2      	uxtb	r2, r2
 8006cd2:	4611      	mov	r1, r2
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	4798      	blx	r3
  }

  return USBD_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3708      	adds	r7, #8
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b087      	sub	sp, #28
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006d00:	8a3b      	ldrh	r3, [r7, #16]
 8006d02:	021b      	lsls	r3, r3, #8
 8006d04:	b21a      	sxth	r2, r3
 8006d06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	b21b      	sxth	r3, r3
 8006d0e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006d10:	89fb      	ldrh	r3, [r7, #14]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	371c      	adds	r7, #28
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
	...

08006d20 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006d36:	2b40      	cmp	r3, #64	; 0x40
 8006d38:	d005      	beq.n	8006d46 <USBD_StdDevReq+0x26>
 8006d3a:	2b40      	cmp	r3, #64	; 0x40
 8006d3c:	d853      	bhi.n	8006de6 <USBD_StdDevReq+0xc6>
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00b      	beq.n	8006d5a <USBD_StdDevReq+0x3a>
 8006d42:	2b20      	cmp	r3, #32
 8006d44:	d14f      	bne.n	8006de6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	6839      	ldr	r1, [r7, #0]
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	4798      	blx	r3
 8006d54:	4603      	mov	r3, r0
 8006d56:	73fb      	strb	r3, [r7, #15]
      break;
 8006d58:	e04a      	b.n	8006df0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	785b      	ldrb	r3, [r3, #1]
 8006d5e:	2b09      	cmp	r3, #9
 8006d60:	d83b      	bhi.n	8006dda <USBD_StdDevReq+0xba>
 8006d62:	a201      	add	r2, pc, #4	; (adr r2, 8006d68 <USBD_StdDevReq+0x48>)
 8006d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d68:	08006dbd 	.word	0x08006dbd
 8006d6c:	08006dd1 	.word	0x08006dd1
 8006d70:	08006ddb 	.word	0x08006ddb
 8006d74:	08006dc7 	.word	0x08006dc7
 8006d78:	08006ddb 	.word	0x08006ddb
 8006d7c:	08006d9b 	.word	0x08006d9b
 8006d80:	08006d91 	.word	0x08006d91
 8006d84:	08006ddb 	.word	0x08006ddb
 8006d88:	08006db3 	.word	0x08006db3
 8006d8c:	08006da5 	.word	0x08006da5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006d90:	6839      	ldr	r1, [r7, #0]
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 f9de 	bl	8007154 <USBD_GetDescriptor>
          break;
 8006d98:	e024      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006d9a:	6839      	ldr	r1, [r7, #0]
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f000 fb6d 	bl	800747c <USBD_SetAddress>
          break;
 8006da2:	e01f      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006da4:	6839      	ldr	r1, [r7, #0]
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fbac 	bl	8007504 <USBD_SetConfig>
 8006dac:	4603      	mov	r3, r0
 8006dae:	73fb      	strb	r3, [r7, #15]
          break;
 8006db0:	e018      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fc4b 	bl	8007650 <USBD_GetConfig>
          break;
 8006dba:	e013      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006dbc:	6839      	ldr	r1, [r7, #0]
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fc7c 	bl	80076bc <USBD_GetStatus>
          break;
 8006dc4:	e00e      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006dc6:	6839      	ldr	r1, [r7, #0]
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fcab 	bl	8007724 <USBD_SetFeature>
          break;
 8006dce:	e009      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006dd0:	6839      	ldr	r1, [r7, #0]
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fcba 	bl	800774c <USBD_ClrFeature>
          break;
 8006dd8:	e004      	b.n	8006de4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006dda:	6839      	ldr	r1, [r7, #0]
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 fd11 	bl	8007804 <USBD_CtlError>
          break;
 8006de2:	bf00      	nop
      }
      break;
 8006de4:	e004      	b.n	8006df0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006de6:	6839      	ldr	r1, [r7, #0]
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fd0b 	bl	8007804 <USBD_CtlError>
      break;
 8006dee:	bf00      	nop
  }

  return ret;
 8006df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop

08006dfc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	781b      	ldrb	r3, [r3, #0]
 8006e0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006e12:	2b40      	cmp	r3, #64	; 0x40
 8006e14:	d005      	beq.n	8006e22 <USBD_StdItfReq+0x26>
 8006e16:	2b40      	cmp	r3, #64	; 0x40
 8006e18:	d82f      	bhi.n	8006e7a <USBD_StdItfReq+0x7e>
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d001      	beq.n	8006e22 <USBD_StdItfReq+0x26>
 8006e1e:	2b20      	cmp	r3, #32
 8006e20:	d12b      	bne.n	8006e7a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e28:	b2db      	uxtb	r3, r3
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d81d      	bhi.n	8006e6c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	889b      	ldrh	r3, [r3, #4]
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d813      	bhi.n	8006e62 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	6839      	ldr	r1, [r7, #0]
 8006e44:	6878      	ldr	r0, [r7, #4]
 8006e46:	4798      	blx	r3
 8006e48:	4603      	mov	r3, r0
 8006e4a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	88db      	ldrh	r3, [r3, #6]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d110      	bne.n	8006e76 <USBD_StdItfReq+0x7a>
 8006e54:	7bfb      	ldrb	r3, [r7, #15]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10d      	bne.n	8006e76 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fd9d 	bl	800799a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006e60:	e009      	b.n	8006e76 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006e62:	6839      	ldr	r1, [r7, #0]
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 fccd 	bl	8007804 <USBD_CtlError>
          break;
 8006e6a:	e004      	b.n	8006e76 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006e6c:	6839      	ldr	r1, [r7, #0]
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 fcc8 	bl	8007804 <USBD_CtlError>
          break;
 8006e74:	e000      	b.n	8006e78 <USBD_StdItfReq+0x7c>
          break;
 8006e76:	bf00      	nop
      }
      break;
 8006e78:	e004      	b.n	8006e84 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006e7a:	6839      	ldr	r1, [r7, #0]
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fcc1 	bl	8007804 <USBD_CtlError>
      break;
 8006e82:	bf00      	nop
  }

  return ret;
 8006e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b084      	sub	sp, #16
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
 8006e96:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	889b      	ldrh	r3, [r3, #4]
 8006ea0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	781b      	ldrb	r3, [r3, #0]
 8006ea6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006eaa:	2b40      	cmp	r3, #64	; 0x40
 8006eac:	d007      	beq.n	8006ebe <USBD_StdEPReq+0x30>
 8006eae:	2b40      	cmp	r3, #64	; 0x40
 8006eb0:	f200 8145 	bhi.w	800713e <USBD_StdEPReq+0x2b0>
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00c      	beq.n	8006ed2 <USBD_StdEPReq+0x44>
 8006eb8:	2b20      	cmp	r3, #32
 8006eba:	f040 8140 	bne.w	800713e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	6839      	ldr	r1, [r7, #0]
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	4798      	blx	r3
 8006ecc:	4603      	mov	r3, r0
 8006ece:	73fb      	strb	r3, [r7, #15]
      break;
 8006ed0:	e13a      	b.n	8007148 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	785b      	ldrb	r3, [r3, #1]
 8006ed6:	2b03      	cmp	r3, #3
 8006ed8:	d007      	beq.n	8006eea <USBD_StdEPReq+0x5c>
 8006eda:	2b03      	cmp	r3, #3
 8006edc:	f300 8129 	bgt.w	8007132 <USBD_StdEPReq+0x2a4>
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d07f      	beq.n	8006fe4 <USBD_StdEPReq+0x156>
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d03c      	beq.n	8006f62 <USBD_StdEPReq+0xd4>
 8006ee8:	e123      	b.n	8007132 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d002      	beq.n	8006efc <USBD_StdEPReq+0x6e>
 8006ef6:	2b03      	cmp	r3, #3
 8006ef8:	d016      	beq.n	8006f28 <USBD_StdEPReq+0x9a>
 8006efa:	e02c      	b.n	8006f56 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006efc:	7bbb      	ldrb	r3, [r7, #14]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00d      	beq.n	8006f1e <USBD_StdEPReq+0x90>
 8006f02:	7bbb      	ldrb	r3, [r7, #14]
 8006f04:	2b80      	cmp	r3, #128	; 0x80
 8006f06:	d00a      	beq.n	8006f1e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f08:	7bbb      	ldrb	r3, [r7, #14]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f003 ffb5 	bl	800ae7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f12:	2180      	movs	r1, #128	; 0x80
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f003 ffb1 	bl	800ae7c <USBD_LL_StallEP>
 8006f1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006f1c:	e020      	b.n	8006f60 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006f1e:	6839      	ldr	r1, [r7, #0]
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fc6f 	bl	8007804 <USBD_CtlError>
              break;
 8006f26:	e01b      	b.n	8006f60 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	885b      	ldrh	r3, [r3, #2]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10e      	bne.n	8006f4e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006f30:	7bbb      	ldrb	r3, [r7, #14]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00b      	beq.n	8006f4e <USBD_StdEPReq+0xc0>
 8006f36:	7bbb      	ldrb	r3, [r7, #14]
 8006f38:	2b80      	cmp	r3, #128	; 0x80
 8006f3a:	d008      	beq.n	8006f4e <USBD_StdEPReq+0xc0>
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	88db      	ldrh	r3, [r3, #6]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d104      	bne.n	8006f4e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f44:	7bbb      	ldrb	r3, [r7, #14]
 8006f46:	4619      	mov	r1, r3
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f003 ff97 	bl	800ae7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 fd23 	bl	800799a <USBD_CtlSendStatus>

              break;
 8006f54:	e004      	b.n	8006f60 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006f56:	6839      	ldr	r1, [r7, #0]
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 fc53 	bl	8007804 <USBD_CtlError>
              break;
 8006f5e:	bf00      	nop
          }
          break;
 8006f60:	e0ec      	b.n	800713c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d002      	beq.n	8006f74 <USBD_StdEPReq+0xe6>
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	d016      	beq.n	8006fa0 <USBD_StdEPReq+0x112>
 8006f72:	e030      	b.n	8006fd6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f74:	7bbb      	ldrb	r3, [r7, #14]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00d      	beq.n	8006f96 <USBD_StdEPReq+0x108>
 8006f7a:	7bbb      	ldrb	r3, [r7, #14]
 8006f7c:	2b80      	cmp	r3, #128	; 0x80
 8006f7e:	d00a      	beq.n	8006f96 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f80:	7bbb      	ldrb	r3, [r7, #14]
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f003 ff79 	bl	800ae7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f8a:	2180      	movs	r1, #128	; 0x80
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f003 ff75 	bl	800ae7c <USBD_LL_StallEP>
 8006f92:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006f94:	e025      	b.n	8006fe2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fc33 	bl	8007804 <USBD_CtlError>
              break;
 8006f9e:	e020      	b.n	8006fe2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	885b      	ldrh	r3, [r3, #2]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d11b      	bne.n	8006fe0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006fa8:	7bbb      	ldrb	r3, [r7, #14]
 8006faa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d004      	beq.n	8006fbc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006fb2:	7bbb      	ldrb	r3, [r7, #14]
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f003 ff96 	bl	800aee8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 fcec 	bl	800799a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	6839      	ldr	r1, [r7, #0]
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	4798      	blx	r3
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006fd4:	e004      	b.n	8006fe0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006fd6:	6839      	ldr	r1, [r7, #0]
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 fc13 	bl	8007804 <USBD_CtlError>
              break;
 8006fde:	e000      	b.n	8006fe2 <USBD_StdEPReq+0x154>
              break;
 8006fe0:	bf00      	nop
          }
          break;
 8006fe2:	e0ab      	b.n	800713c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d002      	beq.n	8006ff6 <USBD_StdEPReq+0x168>
 8006ff0:	2b03      	cmp	r3, #3
 8006ff2:	d032      	beq.n	800705a <USBD_StdEPReq+0x1cc>
 8006ff4:	e097      	b.n	8007126 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ff6:	7bbb      	ldrb	r3, [r7, #14]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d007      	beq.n	800700c <USBD_StdEPReq+0x17e>
 8006ffc:	7bbb      	ldrb	r3, [r7, #14]
 8006ffe:	2b80      	cmp	r3, #128	; 0x80
 8007000:	d004      	beq.n	800700c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8007002:	6839      	ldr	r1, [r7, #0]
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 fbfd 	bl	8007804 <USBD_CtlError>
                break;
 800700a:	e091      	b.n	8007130 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800700c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007010:	2b00      	cmp	r3, #0
 8007012:	da0b      	bge.n	800702c <USBD_StdEPReq+0x19e>
 8007014:	7bbb      	ldrb	r3, [r7, #14]
 8007016:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800701a:	4613      	mov	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	3310      	adds	r3, #16
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	4413      	add	r3, r2
 8007028:	3304      	adds	r3, #4
 800702a:	e00b      	b.n	8007044 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800702c:	7bbb      	ldrb	r3, [r7, #14]
 800702e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007032:	4613      	mov	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	4413      	add	r3, r2
 8007042:	3304      	adds	r3, #4
 8007044:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	2200      	movs	r2, #0
 800704a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2202      	movs	r2, #2
 8007050:	4619      	mov	r1, r3
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 fc47 	bl	80078e6 <USBD_CtlSendData>
              break;
 8007058:	e06a      	b.n	8007130 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800705a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800705e:	2b00      	cmp	r3, #0
 8007060:	da11      	bge.n	8007086 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007062:	7bbb      	ldrb	r3, [r7, #14]
 8007064:	f003 020f 	and.w	r2, r3, #15
 8007068:	6879      	ldr	r1, [r7, #4]
 800706a:	4613      	mov	r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4413      	add	r3, r2
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	440b      	add	r3, r1
 8007074:	3324      	adds	r3, #36	; 0x24
 8007076:	881b      	ldrh	r3, [r3, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d117      	bne.n	80070ac <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800707c:	6839      	ldr	r1, [r7, #0]
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fbc0 	bl	8007804 <USBD_CtlError>
                  break;
 8007084:	e054      	b.n	8007130 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007086:	7bbb      	ldrb	r3, [r7, #14]
 8007088:	f003 020f 	and.w	r2, r3, #15
 800708c:	6879      	ldr	r1, [r7, #4]
 800708e:	4613      	mov	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	4413      	add	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	440b      	add	r3, r1
 8007098:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800709c:	881b      	ldrh	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d104      	bne.n	80070ac <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80070a2:	6839      	ldr	r1, [r7, #0]
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fbad 	bl	8007804 <USBD_CtlError>
                  break;
 80070aa:	e041      	b.n	8007130 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	da0b      	bge.n	80070cc <USBD_StdEPReq+0x23e>
 80070b4:	7bbb      	ldrb	r3, [r7, #14]
 80070b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80070ba:	4613      	mov	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	3310      	adds	r3, #16
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	4413      	add	r3, r2
 80070c8:	3304      	adds	r3, #4
 80070ca:	e00b      	b.n	80070e4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80070cc:	7bbb      	ldrb	r3, [r7, #14]
 80070ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070d2:	4613      	mov	r3, r2
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	009b      	lsls	r3, r3, #2
 80070da:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	4413      	add	r3, r2
 80070e2:	3304      	adds	r3, #4
 80070e4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d002      	beq.n	80070f2 <USBD_StdEPReq+0x264>
 80070ec:	7bbb      	ldrb	r3, [r7, #14]
 80070ee:	2b80      	cmp	r3, #128	; 0x80
 80070f0:	d103      	bne.n	80070fa <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2200      	movs	r2, #0
 80070f6:	601a      	str	r2, [r3, #0]
 80070f8:	e00e      	b.n	8007118 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80070fa:	7bbb      	ldrb	r3, [r7, #14]
 80070fc:	4619      	mov	r1, r3
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f003 ff28 	bl	800af54 <USBD_LL_IsStallEP>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	2201      	movs	r2, #1
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	e002      	b.n	8007118 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2200      	movs	r2, #0
 8007116:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	2202      	movs	r2, #2
 800711c:	4619      	mov	r1, r3
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fbe1 	bl	80078e6 <USBD_CtlSendData>
              break;
 8007124:	e004      	b.n	8007130 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8007126:	6839      	ldr	r1, [r7, #0]
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 fb6b 	bl	8007804 <USBD_CtlError>
              break;
 800712e:	bf00      	nop
          }
          break;
 8007130:	e004      	b.n	800713c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fb65 	bl	8007804 <USBD_CtlError>
          break;
 800713a:	bf00      	nop
      }
      break;
 800713c:	e004      	b.n	8007148 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800713e:	6839      	ldr	r1, [r7, #0]
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fb5f 	bl	8007804 <USBD_CtlError>
      break;
 8007146:	bf00      	nop
  }

  return ret;
 8007148:	7bfb      	ldrb	r3, [r7, #15]
}
 800714a:	4618      	mov	r0, r3
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
	...

08007154 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800715e:	2300      	movs	r3, #0
 8007160:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007162:	2300      	movs	r3, #0
 8007164:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007166:	2300      	movs	r3, #0
 8007168:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	885b      	ldrh	r3, [r3, #2]
 800716e:	0a1b      	lsrs	r3, r3, #8
 8007170:	b29b      	uxth	r3, r3
 8007172:	3b01      	subs	r3, #1
 8007174:	2b0e      	cmp	r3, #14
 8007176:	f200 8152 	bhi.w	800741e <USBD_GetDescriptor+0x2ca>
 800717a:	a201      	add	r2, pc, #4	; (adr r2, 8007180 <USBD_GetDescriptor+0x2c>)
 800717c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007180:	080071f1 	.word	0x080071f1
 8007184:	08007209 	.word	0x08007209
 8007188:	08007249 	.word	0x08007249
 800718c:	0800741f 	.word	0x0800741f
 8007190:	0800741f 	.word	0x0800741f
 8007194:	080073bf 	.word	0x080073bf
 8007198:	080073eb 	.word	0x080073eb
 800719c:	0800741f 	.word	0x0800741f
 80071a0:	0800741f 	.word	0x0800741f
 80071a4:	0800741f 	.word	0x0800741f
 80071a8:	0800741f 	.word	0x0800741f
 80071ac:	0800741f 	.word	0x0800741f
 80071b0:	0800741f 	.word	0x0800741f
 80071b4:	0800741f 	.word	0x0800741f
 80071b8:	080071bd 	.word	0x080071bd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071c2:	69db      	ldr	r3, [r3, #28]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00b      	beq.n	80071e0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ce:	69db      	ldr	r3, [r3, #28]
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	7c12      	ldrb	r2, [r2, #16]
 80071d4:	f107 0108 	add.w	r1, r7, #8
 80071d8:	4610      	mov	r0, r2
 80071da:	4798      	blx	r3
 80071dc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071de:	e126      	b.n	800742e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80071e0:	6839      	ldr	r1, [r7, #0]
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fb0e 	bl	8007804 <USBD_CtlError>
        err++;
 80071e8:	7afb      	ldrb	r3, [r7, #11]
 80071ea:	3301      	adds	r3, #1
 80071ec:	72fb      	strb	r3, [r7, #11]
      break;
 80071ee:	e11e      	b.n	800742e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	7c12      	ldrb	r2, [r2, #16]
 80071fc:	f107 0108 	add.w	r1, r7, #8
 8007200:	4610      	mov	r0, r2
 8007202:	4798      	blx	r3
 8007204:	60f8      	str	r0, [r7, #12]
      break;
 8007206:	e112      	b.n	800742e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	7c1b      	ldrb	r3, [r3, #16]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d10d      	bne.n	800722c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007218:	f107 0208 	add.w	r2, r7, #8
 800721c:	4610      	mov	r0, r2
 800721e:	4798      	blx	r3
 8007220:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	3301      	adds	r3, #1
 8007226:	2202      	movs	r2, #2
 8007228:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800722a:	e100      	b.n	800742e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007234:	f107 0208 	add.w	r2, r7, #8
 8007238:	4610      	mov	r0, r2
 800723a:	4798      	blx	r3
 800723c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	3301      	adds	r3, #1
 8007242:	2202      	movs	r2, #2
 8007244:	701a      	strb	r2, [r3, #0]
      break;
 8007246:	e0f2      	b.n	800742e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	885b      	ldrh	r3, [r3, #2]
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b05      	cmp	r3, #5
 8007250:	f200 80ac 	bhi.w	80073ac <USBD_GetDescriptor+0x258>
 8007254:	a201      	add	r2, pc, #4	; (adr r2, 800725c <USBD_GetDescriptor+0x108>)
 8007256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725a:	bf00      	nop
 800725c:	08007275 	.word	0x08007275
 8007260:	080072a9 	.word	0x080072a9
 8007264:	080072dd 	.word	0x080072dd
 8007268:	08007311 	.word	0x08007311
 800726c:	08007345 	.word	0x08007345
 8007270:	08007379 	.word	0x08007379
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00b      	beq.n	8007298 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	7c12      	ldrb	r2, [r2, #16]
 800728c:	f107 0108 	add.w	r1, r7, #8
 8007290:	4610      	mov	r0, r2
 8007292:	4798      	blx	r3
 8007294:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007296:	e091      	b.n	80073bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007298:	6839      	ldr	r1, [r7, #0]
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 fab2 	bl	8007804 <USBD_CtlError>
            err++;
 80072a0:	7afb      	ldrb	r3, [r7, #11]
 80072a2:	3301      	adds	r3, #1
 80072a4:	72fb      	strb	r3, [r7, #11]
          break;
 80072a6:	e089      	b.n	80073bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00b      	beq.n	80072cc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	7c12      	ldrb	r2, [r2, #16]
 80072c0:	f107 0108 	add.w	r1, r7, #8
 80072c4:	4610      	mov	r0, r2
 80072c6:	4798      	blx	r3
 80072c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072ca:	e077      	b.n	80073bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80072cc:	6839      	ldr	r1, [r7, #0]
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa98 	bl	8007804 <USBD_CtlError>
            err++;
 80072d4:	7afb      	ldrb	r3, [r7, #11]
 80072d6:	3301      	adds	r3, #1
 80072d8:	72fb      	strb	r3, [r7, #11]
          break;
 80072da:	e06f      	b.n	80073bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00b      	beq.n	8007300 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	7c12      	ldrb	r2, [r2, #16]
 80072f4:	f107 0108 	add.w	r1, r7, #8
 80072f8:	4610      	mov	r0, r2
 80072fa:	4798      	blx	r3
 80072fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072fe:	e05d      	b.n	80073bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fa7e 	bl	8007804 <USBD_CtlError>
            err++;
 8007308:	7afb      	ldrb	r3, [r7, #11]
 800730a:	3301      	adds	r3, #1
 800730c:	72fb      	strb	r3, [r7, #11]
          break;
 800730e:	e055      	b.n	80073bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007316:	691b      	ldr	r3, [r3, #16]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00b      	beq.n	8007334 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	7c12      	ldrb	r2, [r2, #16]
 8007328:	f107 0108 	add.w	r1, r7, #8
 800732c:	4610      	mov	r0, r2
 800732e:	4798      	blx	r3
 8007330:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007332:	e043      	b.n	80073bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007334:	6839      	ldr	r1, [r7, #0]
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fa64 	bl	8007804 <USBD_CtlError>
            err++;
 800733c:	7afb      	ldrb	r3, [r7, #11]
 800733e:	3301      	adds	r3, #1
 8007340:	72fb      	strb	r3, [r7, #11]
          break;
 8007342:	e03b      	b.n	80073bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800734a:	695b      	ldr	r3, [r3, #20]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00b      	beq.n	8007368 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007356:	695b      	ldr	r3, [r3, #20]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	7c12      	ldrb	r2, [r2, #16]
 800735c:	f107 0108 	add.w	r1, r7, #8
 8007360:	4610      	mov	r0, r2
 8007362:	4798      	blx	r3
 8007364:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007366:	e029      	b.n	80073bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007368:	6839      	ldr	r1, [r7, #0]
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fa4a 	bl	8007804 <USBD_CtlError>
            err++;
 8007370:	7afb      	ldrb	r3, [r7, #11]
 8007372:	3301      	adds	r3, #1
 8007374:	72fb      	strb	r3, [r7, #11]
          break;
 8007376:	e021      	b.n	80073bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800737e:	699b      	ldr	r3, [r3, #24]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00b      	beq.n	800739c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800738a:	699b      	ldr	r3, [r3, #24]
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	7c12      	ldrb	r2, [r2, #16]
 8007390:	f107 0108 	add.w	r1, r7, #8
 8007394:	4610      	mov	r0, r2
 8007396:	4798      	blx	r3
 8007398:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800739a:	e00f      	b.n	80073bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800739c:	6839      	ldr	r1, [r7, #0]
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 fa30 	bl	8007804 <USBD_CtlError>
            err++;
 80073a4:	7afb      	ldrb	r3, [r7, #11]
 80073a6:	3301      	adds	r3, #1
 80073a8:	72fb      	strb	r3, [r7, #11]
          break;
 80073aa:	e007      	b.n	80073bc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80073ac:	6839      	ldr	r1, [r7, #0]
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fa28 	bl	8007804 <USBD_CtlError>
          err++;
 80073b4:	7afb      	ldrb	r3, [r7, #11]
 80073b6:	3301      	adds	r3, #1
 80073b8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80073ba:	bf00      	nop
      }
      break;
 80073bc:	e037      	b.n	800742e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	7c1b      	ldrb	r3, [r3, #16]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d109      	bne.n	80073da <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ce:	f107 0208 	add.w	r2, r7, #8
 80073d2:	4610      	mov	r0, r2
 80073d4:	4798      	blx	r3
 80073d6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80073d8:	e029      	b.n	800742e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80073da:	6839      	ldr	r1, [r7, #0]
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fa11 	bl	8007804 <USBD_CtlError>
        err++;
 80073e2:	7afb      	ldrb	r3, [r7, #11]
 80073e4:	3301      	adds	r3, #1
 80073e6:	72fb      	strb	r3, [r7, #11]
      break;
 80073e8:	e021      	b.n	800742e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	7c1b      	ldrb	r3, [r3, #16]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10d      	bne.n	800740e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fa:	f107 0208 	add.w	r2, r7, #8
 80073fe:	4610      	mov	r0, r2
 8007400:	4798      	blx	r3
 8007402:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	3301      	adds	r3, #1
 8007408:	2207      	movs	r2, #7
 800740a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800740c:	e00f      	b.n	800742e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800740e:	6839      	ldr	r1, [r7, #0]
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f9f7 	bl	8007804 <USBD_CtlError>
        err++;
 8007416:	7afb      	ldrb	r3, [r7, #11]
 8007418:	3301      	adds	r3, #1
 800741a:	72fb      	strb	r3, [r7, #11]
      break;
 800741c:	e007      	b.n	800742e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800741e:	6839      	ldr	r1, [r7, #0]
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 f9ef 	bl	8007804 <USBD_CtlError>
      err++;
 8007426:	7afb      	ldrb	r3, [r7, #11]
 8007428:	3301      	adds	r3, #1
 800742a:	72fb      	strb	r3, [r7, #11]
      break;
 800742c:	bf00      	nop
  }

  if (err != 0U)
 800742e:	7afb      	ldrb	r3, [r7, #11]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d11e      	bne.n	8007472 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	88db      	ldrh	r3, [r3, #6]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d016      	beq.n	800746a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800743c:	893b      	ldrh	r3, [r7, #8]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00e      	beq.n	8007460 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	88da      	ldrh	r2, [r3, #6]
 8007446:	893b      	ldrh	r3, [r7, #8]
 8007448:	4293      	cmp	r3, r2
 800744a:	bf28      	it	cs
 800744c:	4613      	movcs	r3, r2
 800744e:	b29b      	uxth	r3, r3
 8007450:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007452:	893b      	ldrh	r3, [r7, #8]
 8007454:	461a      	mov	r2, r3
 8007456:	68f9      	ldr	r1, [r7, #12]
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 fa44 	bl	80078e6 <USBD_CtlSendData>
 800745e:	e009      	b.n	8007474 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007460:	6839      	ldr	r1, [r7, #0]
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f9ce 	bl	8007804 <USBD_CtlError>
 8007468:	e004      	b.n	8007474 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 fa95 	bl	800799a <USBD_CtlSendStatus>
 8007470:	e000      	b.n	8007474 <USBD_GetDescriptor+0x320>
    return;
 8007472:	bf00      	nop
  }
}
 8007474:	3710      	adds	r7, #16
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop

0800747c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	889b      	ldrh	r3, [r3, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d131      	bne.n	80074f2 <USBD_SetAddress+0x76>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	88db      	ldrh	r3, [r3, #6]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d12d      	bne.n	80074f2 <USBD_SetAddress+0x76>
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	885b      	ldrh	r3, [r3, #2]
 800749a:	2b7f      	cmp	r3, #127	; 0x7f
 800749c:	d829      	bhi.n	80074f2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	885b      	ldrh	r3, [r3, #2]
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b03      	cmp	r3, #3
 80074b4:	d104      	bne.n	80074c0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80074b6:	6839      	ldr	r1, [r7, #0]
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 f9a3 	bl	8007804 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074be:	e01d      	b.n	80074fc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	7bfa      	ldrb	r2, [r7, #15]
 80074c4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80074c8:	7bfb      	ldrb	r3, [r7, #15]
 80074ca:	4619      	mov	r1, r3
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f003 fd6d 	bl	800afac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fa61 	bl	800799a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80074d8:	7bfb      	ldrb	r3, [r7, #15]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d004      	beq.n	80074e8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2202      	movs	r2, #2
 80074e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074e6:	e009      	b.n	80074fc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074f0:	e004      	b.n	80074fc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80074f2:	6839      	ldr	r1, [r7, #0]
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f985 	bl	8007804 <USBD_CtlError>
  }
}
 80074fa:	bf00      	nop
 80074fc:	bf00      	nop
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800750e:	2300      	movs	r3, #0
 8007510:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	885b      	ldrh	r3, [r3, #2]
 8007516:	b2da      	uxtb	r2, r3
 8007518:	4b4c      	ldr	r3, [pc, #304]	; (800764c <USBD_SetConfig+0x148>)
 800751a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800751c:	4b4b      	ldr	r3, [pc, #300]	; (800764c <USBD_SetConfig+0x148>)
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	2b01      	cmp	r3, #1
 8007522:	d905      	bls.n	8007530 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007524:	6839      	ldr	r1, [r7, #0]
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f96c 	bl	8007804 <USBD_CtlError>
    return USBD_FAIL;
 800752c:	2303      	movs	r3, #3
 800752e:	e088      	b.n	8007642 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007536:	b2db      	uxtb	r3, r3
 8007538:	2b02      	cmp	r3, #2
 800753a:	d002      	beq.n	8007542 <USBD_SetConfig+0x3e>
 800753c:	2b03      	cmp	r3, #3
 800753e:	d025      	beq.n	800758c <USBD_SetConfig+0x88>
 8007540:	e071      	b.n	8007626 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007542:	4b42      	ldr	r3, [pc, #264]	; (800764c <USBD_SetConfig+0x148>)
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d01c      	beq.n	8007584 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800754a:	4b40      	ldr	r3, [pc, #256]	; (800764c <USBD_SetConfig+0x148>)
 800754c:	781b      	ldrb	r3, [r3, #0]
 800754e:	461a      	mov	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007554:	4b3d      	ldr	r3, [pc, #244]	; (800764c <USBD_SetConfig+0x148>)
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	4619      	mov	r1, r3
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7ff f91e 	bl	800679c <USBD_SetClassConfig>
 8007560:	4603      	mov	r3, r0
 8007562:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007564:	7bfb      	ldrb	r3, [r7, #15]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d004      	beq.n	8007574 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800756a:	6839      	ldr	r1, [r7, #0]
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f949 	bl	8007804 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007572:	e065      	b.n	8007640 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f000 fa10 	bl	800799a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2203      	movs	r2, #3
 800757e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007582:	e05d      	b.n	8007640 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f000 fa08 	bl	800799a <USBD_CtlSendStatus>
      break;
 800758a:	e059      	b.n	8007640 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800758c:	4b2f      	ldr	r3, [pc, #188]	; (800764c <USBD_SetConfig+0x148>)
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d112      	bne.n	80075ba <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800759c:	4b2b      	ldr	r3, [pc, #172]	; (800764c <USBD_SetConfig+0x148>)
 800759e:	781b      	ldrb	r3, [r3, #0]
 80075a0:	461a      	mov	r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80075a6:	4b29      	ldr	r3, [pc, #164]	; (800764c <USBD_SetConfig+0x148>)
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	4619      	mov	r1, r3
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7ff f911 	bl	80067d4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f9f1 	bl	800799a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80075b8:	e042      	b.n	8007640 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80075ba:	4b24      	ldr	r3, [pc, #144]	; (800764c <USBD_SetConfig+0x148>)
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	461a      	mov	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d02a      	beq.n	800761e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	4619      	mov	r1, r3
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f7ff f8ff 	bl	80067d4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80075d6:	4b1d      	ldr	r3, [pc, #116]	; (800764c <USBD_SetConfig+0x148>)
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80075e0:	4b1a      	ldr	r3, [pc, #104]	; (800764c <USBD_SetConfig+0x148>)
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	4619      	mov	r1, r3
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f7ff f8d8 	bl	800679c <USBD_SetClassConfig>
 80075ec:	4603      	mov	r3, r0
 80075ee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00f      	beq.n	8007616 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80075f6:	6839      	ldr	r1, [r7, #0]
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f903 	bl	8007804 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	b2db      	uxtb	r3, r3
 8007604:	4619      	mov	r1, r3
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7ff f8e4 	bl	80067d4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2202      	movs	r2, #2
 8007610:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007614:	e014      	b.n	8007640 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 f9bf 	bl	800799a <USBD_CtlSendStatus>
      break;
 800761c:	e010      	b.n	8007640 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f9bb 	bl	800799a <USBD_CtlSendStatus>
      break;
 8007624:	e00c      	b.n	8007640 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007626:	6839      	ldr	r1, [r7, #0]
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 f8eb 	bl	8007804 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800762e:	4b07      	ldr	r3, [pc, #28]	; (800764c <USBD_SetConfig+0x148>)
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	4619      	mov	r1, r3
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff f8cd 	bl	80067d4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800763a:	2303      	movs	r3, #3
 800763c:	73fb      	strb	r3, [r7, #15]
      break;
 800763e:	bf00      	nop
  }

  return ret;
 8007640:	7bfb      	ldrb	r3, [r7, #15]
}
 8007642:	4618      	mov	r0, r3
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	200001cc 	.word	0x200001cc

08007650 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	88db      	ldrh	r3, [r3, #6]
 800765e:	2b01      	cmp	r3, #1
 8007660:	d004      	beq.n	800766c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007662:	6839      	ldr	r1, [r7, #0]
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 f8cd 	bl	8007804 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800766a:	e023      	b.n	80076b4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b02      	cmp	r3, #2
 8007676:	dc02      	bgt.n	800767e <USBD_GetConfig+0x2e>
 8007678:	2b00      	cmp	r3, #0
 800767a:	dc03      	bgt.n	8007684 <USBD_GetConfig+0x34>
 800767c:	e015      	b.n	80076aa <USBD_GetConfig+0x5a>
 800767e:	2b03      	cmp	r3, #3
 8007680:	d00b      	beq.n	800769a <USBD_GetConfig+0x4a>
 8007682:	e012      	b.n	80076aa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	3308      	adds	r3, #8
 800768e:	2201      	movs	r2, #1
 8007690:	4619      	mov	r1, r3
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f927 	bl	80078e6 <USBD_CtlSendData>
        break;
 8007698:	e00c      	b.n	80076b4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	3304      	adds	r3, #4
 800769e:	2201      	movs	r2, #1
 80076a0:	4619      	mov	r1, r3
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 f91f 	bl	80078e6 <USBD_CtlSendData>
        break;
 80076a8:	e004      	b.n	80076b4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80076aa:	6839      	ldr	r1, [r7, #0]
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f000 f8a9 	bl	8007804 <USBD_CtlError>
        break;
 80076b2:	bf00      	nop
}
 80076b4:	bf00      	nop
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	3b01      	subs	r3, #1
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d81e      	bhi.n	8007712 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	88db      	ldrh	r3, [r3, #6]
 80076d8:	2b02      	cmp	r3, #2
 80076da:	d004      	beq.n	80076e6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80076dc:	6839      	ldr	r1, [r7, #0]
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f890 	bl	8007804 <USBD_CtlError>
        break;
 80076e4:	e01a      	b.n	800771c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d005      	beq.n	8007702 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	f043 0202 	orr.w	r2, r3, #2
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	330c      	adds	r3, #12
 8007706:	2202      	movs	r2, #2
 8007708:	4619      	mov	r1, r3
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 f8eb 	bl	80078e6 <USBD_CtlSendData>
      break;
 8007710:	e004      	b.n	800771c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007712:	6839      	ldr	r1, [r7, #0]
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 f875 	bl	8007804 <USBD_CtlError>
      break;
 800771a:	bf00      	nop
  }
}
 800771c:	bf00      	nop
 800771e:	3708      	adds	r7, #8
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	885b      	ldrh	r3, [r3, #2]
 8007732:	2b01      	cmp	r3, #1
 8007734:	d106      	bne.n	8007744 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2201      	movs	r2, #1
 800773a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f92b 	bl	800799a <USBD_CtlSendStatus>
  }
}
 8007744:	bf00      	nop
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b082      	sub	sp, #8
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800775c:	b2db      	uxtb	r3, r3
 800775e:	3b01      	subs	r3, #1
 8007760:	2b02      	cmp	r3, #2
 8007762:	d80b      	bhi.n	800777c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	885b      	ldrh	r3, [r3, #2]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d10c      	bne.n	8007786 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 f910 	bl	800799a <USBD_CtlSendStatus>
      }
      break;
 800777a:	e004      	b.n	8007786 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800777c:	6839      	ldr	r1, [r7, #0]
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f840 	bl	8007804 <USBD_CtlError>
      break;
 8007784:	e000      	b.n	8007788 <USBD_ClrFeature+0x3c>
      break;
 8007786:	bf00      	nop
  }
}
 8007788:	bf00      	nop
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	781a      	ldrb	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	3301      	adds	r3, #1
 80077aa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	781a      	ldrb	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	3301      	adds	r3, #1
 80077b8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f7ff fa91 	bl	8006ce2 <SWAPBYTE>
 80077c0:	4603      	mov	r3, r0
 80077c2:	461a      	mov	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3301      	adds	r3, #1
 80077cc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3301      	adds	r3, #1
 80077d2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f7ff fa84 	bl	8006ce2 <SWAPBYTE>
 80077da:	4603      	mov	r3, r0
 80077dc:	461a      	mov	r2, r3
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	3301      	adds	r3, #1
 80077e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	3301      	adds	r3, #1
 80077ec:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7ff fa77 	bl	8006ce2 <SWAPBYTE>
 80077f4:	4603      	mov	r3, r0
 80077f6:	461a      	mov	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	80da      	strh	r2, [r3, #6]
}
 80077fc:	bf00      	nop
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
 800780c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800780e:	2180      	movs	r1, #128	; 0x80
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f003 fb33 	bl	800ae7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007816:	2100      	movs	r1, #0
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f003 fb2f 	bl	800ae7c <USBD_LL_StallEP>
}
 800781e:	bf00      	nop
 8007820:	3708      	adds	r7, #8
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007826:	b580      	push	{r7, lr}
 8007828:	b086      	sub	sp, #24
 800782a:	af00      	add	r7, sp, #0
 800782c:	60f8      	str	r0, [r7, #12]
 800782e:	60b9      	str	r1, [r7, #8]
 8007830:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d036      	beq.n	80078aa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007840:	6938      	ldr	r0, [r7, #16]
 8007842:	f000 f836 	bl	80078b2 <USBD_GetLen>
 8007846:	4603      	mov	r3, r0
 8007848:	3301      	adds	r3, #1
 800784a:	b29b      	uxth	r3, r3
 800784c:	005b      	lsls	r3, r3, #1
 800784e:	b29a      	uxth	r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007854:	7dfb      	ldrb	r3, [r7, #23]
 8007856:	68ba      	ldr	r2, [r7, #8]
 8007858:	4413      	add	r3, r2
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	7812      	ldrb	r2, [r2, #0]
 800785e:	701a      	strb	r2, [r3, #0]
  idx++;
 8007860:	7dfb      	ldrb	r3, [r7, #23]
 8007862:	3301      	adds	r3, #1
 8007864:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007866:	7dfb      	ldrb	r3, [r7, #23]
 8007868:	68ba      	ldr	r2, [r7, #8]
 800786a:	4413      	add	r3, r2
 800786c:	2203      	movs	r2, #3
 800786e:	701a      	strb	r2, [r3, #0]
  idx++;
 8007870:	7dfb      	ldrb	r3, [r7, #23]
 8007872:	3301      	adds	r3, #1
 8007874:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007876:	e013      	b.n	80078a0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007878:	7dfb      	ldrb	r3, [r7, #23]
 800787a:	68ba      	ldr	r2, [r7, #8]
 800787c:	4413      	add	r3, r2
 800787e:	693a      	ldr	r2, [r7, #16]
 8007880:	7812      	ldrb	r2, [r2, #0]
 8007882:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	3301      	adds	r3, #1
 8007888:	613b      	str	r3, [r7, #16]
    idx++;
 800788a:	7dfb      	ldrb	r3, [r7, #23]
 800788c:	3301      	adds	r3, #1
 800788e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007890:	7dfb      	ldrb	r3, [r7, #23]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	4413      	add	r3, r2
 8007896:	2200      	movs	r2, #0
 8007898:	701a      	strb	r2, [r3, #0]
    idx++;
 800789a:	7dfb      	ldrb	r3, [r7, #23]
 800789c:	3301      	adds	r3, #1
 800789e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1e7      	bne.n	8007878 <USBD_GetString+0x52>
 80078a8:	e000      	b.n	80078ac <USBD_GetString+0x86>
    return;
 80078aa:	bf00      	nop
  }
}
 80078ac:	3718      	adds	r7, #24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80078b2:	b480      	push	{r7}
 80078b4:	b085      	sub	sp, #20
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80078ba:	2300      	movs	r3, #0
 80078bc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80078c2:	e005      	b.n	80078d0 <USBD_GetLen+0x1e>
  {
    len++;
 80078c4:	7bfb      	ldrb	r3, [r7, #15]
 80078c6:	3301      	adds	r3, #1
 80078c8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	3301      	adds	r3, #1
 80078ce:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1f5      	bne.n	80078c4 <USBD_GetLen+0x12>
  }

  return len;
 80078d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr

080078e6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b084      	sub	sp, #16
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	60f8      	str	r0, [r7, #12]
 80078ee:	60b9      	str	r1, [r7, #8]
 80078f0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2202      	movs	r2, #2
 80078f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	687a      	ldr	r2, [r7, #4]
 80078fe:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	2100      	movs	r1, #0
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f003 fb83 	bl	800b018 <USBD_LL_Transmit>

  return USBD_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	2100      	movs	r1, #0
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f003 fb72 	bl	800b018 <USBD_LL_Transmit>

  return USBD_OK;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3710      	adds	r7, #16
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}

0800793e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800793e:	b580      	push	{r7, lr}
 8007940:	b084      	sub	sp, #16
 8007942:	af00      	add	r7, sp, #0
 8007944:	60f8      	str	r0, [r7, #12]
 8007946:	60b9      	str	r1, [r7, #8]
 8007948:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2203      	movs	r2, #3
 800794e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	2100      	movs	r1, #0
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f003 fb8d 	bl	800b088 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3710      	adds	r7, #16
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	2100      	movs	r1, #0
 800798a:	68f8      	ldr	r0, [r7, #12]
 800798c:	f003 fb7c 	bl	800b088 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007990:	2300      	movs	r3, #0
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b082      	sub	sp, #8
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2204      	movs	r2, #4
 80079a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80079aa:	2300      	movs	r3, #0
 80079ac:	2200      	movs	r2, #0
 80079ae:	2100      	movs	r1, #0
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f003 fb31 	bl	800b018 <USBD_LL_Transmit>

  return USBD_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3708      	adds	r7, #8
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2205      	movs	r2, #5
 80079cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079d0:	2300      	movs	r3, #0
 80079d2:	2200      	movs	r2, #0
 80079d4:	2100      	movs	r1, #0
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f003 fb56 	bl	800b088 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3708      	adds	r7, #8
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
	...

080079e8 <__NVIC_SetPriority>:
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	4603      	mov	r3, r0
 80079f0:	6039      	str	r1, [r7, #0]
 80079f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	db0a      	blt.n	8007a12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	b2da      	uxtb	r2, r3
 8007a00:	490c      	ldr	r1, [pc, #48]	; (8007a34 <__NVIC_SetPriority+0x4c>)
 8007a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a06:	0112      	lsls	r2, r2, #4
 8007a08:	b2d2      	uxtb	r2, r2
 8007a0a:	440b      	add	r3, r1
 8007a0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007a10:	e00a      	b.n	8007a28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	b2da      	uxtb	r2, r3
 8007a16:	4908      	ldr	r1, [pc, #32]	; (8007a38 <__NVIC_SetPriority+0x50>)
 8007a18:	79fb      	ldrb	r3, [r7, #7]
 8007a1a:	f003 030f 	and.w	r3, r3, #15
 8007a1e:	3b04      	subs	r3, #4
 8007a20:	0112      	lsls	r2, r2, #4
 8007a22:	b2d2      	uxtb	r2, r2
 8007a24:	440b      	add	r3, r1
 8007a26:	761a      	strb	r2, [r3, #24]
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr
 8007a34:	e000e100 	.word	0xe000e100
 8007a38:	e000ed00 	.word	0xe000ed00

08007a3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007a40:	2100      	movs	r1, #0
 8007a42:	f06f 0004 	mvn.w	r0, #4
 8007a46:	f7ff ffcf 	bl	80079e8 <__NVIC_SetPriority>
#endif
}
 8007a4a:	bf00      	nop
 8007a4c:	bd80      	pop	{r7, pc}
	...

08007a50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a56:	f3ef 8305 	mrs	r3, IPSR
 8007a5a:	603b      	str	r3, [r7, #0]
  return(result);
 8007a5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d003      	beq.n	8007a6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007a62:	f06f 0305 	mvn.w	r3, #5
 8007a66:	607b      	str	r3, [r7, #4]
 8007a68:	e00c      	b.n	8007a84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007a6a:	4b0a      	ldr	r3, [pc, #40]	; (8007a94 <osKernelInitialize+0x44>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d105      	bne.n	8007a7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007a72:	4b08      	ldr	r3, [pc, #32]	; (8007a94 <osKernelInitialize+0x44>)
 8007a74:	2201      	movs	r2, #1
 8007a76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	607b      	str	r3, [r7, #4]
 8007a7c:	e002      	b.n	8007a84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007a84:	687b      	ldr	r3, [r7, #4]
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	370c      	adds	r7, #12
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	200001d0 	.word	0x200001d0

08007a98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a9e:	f3ef 8305 	mrs	r3, IPSR
 8007aa2:	603b      	str	r3, [r7, #0]
  return(result);
 8007aa4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d003      	beq.n	8007ab2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007aaa:	f06f 0305 	mvn.w	r3, #5
 8007aae:	607b      	str	r3, [r7, #4]
 8007ab0:	e010      	b.n	8007ad4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007ab2:	4b0b      	ldr	r3, [pc, #44]	; (8007ae0 <osKernelStart+0x48>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d109      	bne.n	8007ace <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007aba:	f7ff ffbf 	bl	8007a3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007abe:	4b08      	ldr	r3, [pc, #32]	; (8007ae0 <osKernelStart+0x48>)
 8007ac0:	2202      	movs	r2, #2
 8007ac2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ac4:	f001 f866 	bl	8008b94 <vTaskStartScheduler>
      stat = osOK;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	607b      	str	r3, [r7, #4]
 8007acc:	e002      	b.n	8007ad4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007ace:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007ad4:	687b      	ldr	r3, [r7, #4]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3708      	adds	r7, #8
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	200001d0 	.word	0x200001d0

08007ae4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b08e      	sub	sp, #56	; 0x38
 8007ae8:	af04      	add	r7, sp, #16
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007af0:	2300      	movs	r3, #0
 8007af2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007af4:	f3ef 8305 	mrs	r3, IPSR
 8007af8:	617b      	str	r3, [r7, #20]
  return(result);
 8007afa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d17e      	bne.n	8007bfe <osThreadNew+0x11a>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d07b      	beq.n	8007bfe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007b06:	2380      	movs	r3, #128	; 0x80
 8007b08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007b0a:	2318      	movs	r3, #24
 8007b0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007b12:	f04f 33ff 	mov.w	r3, #4294967295
 8007b16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d045      	beq.n	8007baa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d002      	beq.n	8007b2c <osThreadNew+0x48>
        name = attr->name;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	699b      	ldr	r3, [r3, #24]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d002      	beq.n	8007b3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d008      	beq.n	8007b52 <osThreadNew+0x6e>
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	2b38      	cmp	r3, #56	; 0x38
 8007b44:	d805      	bhi.n	8007b52 <osThreadNew+0x6e>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	f003 0301 	and.w	r3, r3, #1
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d001      	beq.n	8007b56 <osThreadNew+0x72>
        return (NULL);
 8007b52:	2300      	movs	r3, #0
 8007b54:	e054      	b.n	8007c00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d003      	beq.n	8007b66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	695b      	ldr	r3, [r3, #20]
 8007b62:	089b      	lsrs	r3, r3, #2
 8007b64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00e      	beq.n	8007b8c <osThreadNew+0xa8>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	2b5b      	cmp	r3, #91	; 0x5b
 8007b74:	d90a      	bls.n	8007b8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d006      	beq.n	8007b8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	695b      	ldr	r3, [r3, #20]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d002      	beq.n	8007b8c <osThreadNew+0xa8>
        mem = 1;
 8007b86:	2301      	movs	r3, #1
 8007b88:	61bb      	str	r3, [r7, #24]
 8007b8a:	e010      	b.n	8007bae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10c      	bne.n	8007bae <osThreadNew+0xca>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d108      	bne.n	8007bae <osThreadNew+0xca>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	691b      	ldr	r3, [r3, #16]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d104      	bne.n	8007bae <osThreadNew+0xca>
          mem = 0;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	61bb      	str	r3, [r7, #24]
 8007ba8:	e001      	b.n	8007bae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007baa:	2300      	movs	r3, #0
 8007bac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d110      	bne.n	8007bd6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007bbc:	9202      	str	r2, [sp, #8]
 8007bbe:	9301      	str	r3, [sp, #4]
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	6a3a      	ldr	r2, [r7, #32]
 8007bc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f000 fe0c 	bl	80087e8 <xTaskCreateStatic>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	613b      	str	r3, [r7, #16]
 8007bd4:	e013      	b.n	8007bfe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d110      	bne.n	8007bfe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007bdc:	6a3b      	ldr	r3, [r7, #32]
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	f107 0310 	add.w	r3, r7, #16
 8007be4:	9301      	str	r3, [sp, #4]
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f000 fe57 	bl	80088a2 <xTaskCreate>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d001      	beq.n	8007bfe <osThreadNew+0x11a>
            hTask = NULL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007bfe:	693b      	ldr	r3, [r7, #16]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3728      	adds	r7, #40	; 0x28
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c10:	f3ef 8305 	mrs	r3, IPSR
 8007c14:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d003      	beq.n	8007c24 <osDelay+0x1c>
    stat = osErrorISR;
 8007c1c:	f06f 0305 	mvn.w	r3, #5
 8007c20:	60fb      	str	r3, [r7, #12]
 8007c22:	e007      	b.n	8007c34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007c24:	2300      	movs	r3, #0
 8007c26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d002      	beq.n	8007c34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 ff7c 	bl	8008b2c <vTaskDelay>
    }
  }

  return (stat);
 8007c34:	68fb      	ldr	r3, [r7, #12]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
	...

08007c40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	4a07      	ldr	r2, [pc, #28]	; (8007c6c <vApplicationGetIdleTaskMemory+0x2c>)
 8007c50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	4a06      	ldr	r2, [pc, #24]	; (8007c70 <vApplicationGetIdleTaskMemory+0x30>)
 8007c56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2280      	movs	r2, #128	; 0x80
 8007c5c:	601a      	str	r2, [r3, #0]
}
 8007c5e:	bf00      	nop
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr
 8007c6a:	bf00      	nop
 8007c6c:	200001d4 	.word	0x200001d4
 8007c70:	20000230 	.word	0x20000230

08007c74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	4a07      	ldr	r2, [pc, #28]	; (8007ca0 <vApplicationGetTimerTaskMemory+0x2c>)
 8007c84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	4a06      	ldr	r2, [pc, #24]	; (8007ca4 <vApplicationGetTimerTaskMemory+0x30>)
 8007c8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c92:	601a      	str	r2, [r3, #0]
}
 8007c94:	bf00      	nop
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	20000430 	.word	0x20000430
 8007ca4:	2000048c 	.word	0x2000048c

08007ca8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f103 0208 	add.w	r2, r3, #8
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f103 0208 	add.w	r2, r3, #8
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f103 0208 	add.w	r2, r3, #8
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007cf6:	bf00      	nop
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr

08007d02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d02:	b480      	push	{r7}
 8007d04:	b085      	sub	sp, #20
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
 8007d0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	689a      	ldr	r2, [r3, #8]
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	683a      	ldr	r2, [r7, #0]
 8007d2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	1c5a      	adds	r2, r3, #1
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	601a      	str	r2, [r3, #0]
}
 8007d3e:	bf00      	nop
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr

08007d4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d4a:	b480      	push	{r7}
 8007d4c:	b085      	sub	sp, #20
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
 8007d52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d60:	d103      	bne.n	8007d6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	60fb      	str	r3, [r7, #12]
 8007d68:	e00c      	b.n	8007d84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	3308      	adds	r3, #8
 8007d6e:	60fb      	str	r3, [r7, #12]
 8007d70:	e002      	b.n	8007d78 <vListInsert+0x2e>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d2f6      	bcs.n	8007d72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	683a      	ldr	r2, [r7, #0]
 8007d92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	68fa      	ldr	r2, [r7, #12]
 8007d98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	683a      	ldr	r2, [r7, #0]
 8007d9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	1c5a      	adds	r2, r3, #1
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	601a      	str	r2, [r3, #0]
}
 8007db0:	bf00      	nop
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b085      	sub	sp, #20
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6892      	ldr	r2, [r2, #8]
 8007dd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	6852      	ldr	r2, [r2, #4]
 8007ddc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d103      	bne.n	8007df0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689a      	ldr	r2, [r3, #8]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	1e5a      	subs	r2, r3, #1
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3714      	adds	r7, #20
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10a      	bne.n	8007e3a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e28:	f383 8811 	msr	BASEPRI, r3
 8007e2c:	f3bf 8f6f 	isb	sy
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e36:	bf00      	nop
 8007e38:	e7fe      	b.n	8007e38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007e3a:	f002 f84b 	bl	8009ed4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e46:	68f9      	ldr	r1, [r7, #12]
 8007e48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e4a:	fb01 f303 	mul.w	r3, r1, r3
 8007e4e:	441a      	add	r2, r3
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2200      	movs	r2, #0
 8007e58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	68f9      	ldr	r1, [r7, #12]
 8007e6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007e70:	fb01 f303 	mul.w	r3, r1, r3
 8007e74:	441a      	add	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	22ff      	movs	r2, #255	; 0xff
 8007e7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	22ff      	movs	r2, #255	; 0xff
 8007e86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d114      	bne.n	8007eba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d01a      	beq.n	8007ece <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	3310      	adds	r3, #16
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f001 f903 	bl	80090a8 <xTaskRemoveFromEventList>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d012      	beq.n	8007ece <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ea8:	4b0c      	ldr	r3, [pc, #48]	; (8007edc <xQueueGenericReset+0xcc>)
 8007eaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007eae:	601a      	str	r2, [r3, #0]
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	e009      	b.n	8007ece <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	3310      	adds	r3, #16
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7ff fef2 	bl	8007ca8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	3324      	adds	r3, #36	; 0x24
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7ff feed 	bl	8007ca8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007ece:	f002 f831 	bl	8009f34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007ed2:	2301      	movs	r3, #1
}
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	3710      	adds	r7, #16
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}
 8007edc:	e000ed04 	.word	0xe000ed04

08007ee0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b08e      	sub	sp, #56	; 0x38
 8007ee4:	af02      	add	r7, sp, #8
 8007ee6:	60f8      	str	r0, [r7, #12]
 8007ee8:	60b9      	str	r1, [r7, #8]
 8007eea:	607a      	str	r2, [r7, #4]
 8007eec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d10a      	bne.n	8007f0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef8:	f383 8811 	msr	BASEPRI, r3
 8007efc:	f3bf 8f6f 	isb	sy
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f06:	bf00      	nop
 8007f08:	e7fe      	b.n	8007f08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d10a      	bne.n	8007f26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f14:	f383 8811 	msr	BASEPRI, r3
 8007f18:	f3bf 8f6f 	isb	sy
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f22:	bf00      	nop
 8007f24:	e7fe      	b.n	8007f24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d002      	beq.n	8007f32 <xQueueGenericCreateStatic+0x52>
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <xQueueGenericCreateStatic+0x56>
 8007f32:	2301      	movs	r3, #1
 8007f34:	e000      	b.n	8007f38 <xQueueGenericCreateStatic+0x58>
 8007f36:	2300      	movs	r3, #0
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d10a      	bne.n	8007f52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f40:	f383 8811 	msr	BASEPRI, r3
 8007f44:	f3bf 8f6f 	isb	sy
 8007f48:	f3bf 8f4f 	dsb	sy
 8007f4c:	623b      	str	r3, [r7, #32]
}
 8007f4e:	bf00      	nop
 8007f50:	e7fe      	b.n	8007f50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d102      	bne.n	8007f5e <xQueueGenericCreateStatic+0x7e>
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d101      	bne.n	8007f62 <xQueueGenericCreateStatic+0x82>
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e000      	b.n	8007f64 <xQueueGenericCreateStatic+0x84>
 8007f62:	2300      	movs	r3, #0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d10a      	bne.n	8007f7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6c:	f383 8811 	msr	BASEPRI, r3
 8007f70:	f3bf 8f6f 	isb	sy
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	61fb      	str	r3, [r7, #28]
}
 8007f7a:	bf00      	nop
 8007f7c:	e7fe      	b.n	8007f7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007f7e:	2350      	movs	r3, #80	; 0x50
 8007f80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	2b50      	cmp	r3, #80	; 0x50
 8007f86:	d00a      	beq.n	8007f9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8c:	f383 8811 	msr	BASEPRI, r3
 8007f90:	f3bf 8f6f 	isb	sy
 8007f94:	f3bf 8f4f 	dsb	sy
 8007f98:	61bb      	str	r3, [r7, #24]
}
 8007f9a:	bf00      	nop
 8007f9c:	e7fe      	b.n	8007f9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007f9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00d      	beq.n	8007fc6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007fb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	4613      	mov	r3, r2
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	68b9      	ldr	r1, [r7, #8]
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f000 f805 	bl	8007fd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3730      	adds	r7, #48	; 0x30
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
 8007fdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d103      	bne.n	8007fec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	69ba      	ldr	r2, [r7, #24]
 8007fe8:	601a      	str	r2, [r3, #0]
 8007fea:	e002      	b.n	8007ff2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	68ba      	ldr	r2, [r7, #8]
 8007ffc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007ffe:	2101      	movs	r1, #1
 8008000:	69b8      	ldr	r0, [r7, #24]
 8008002:	f7ff ff05 	bl	8007e10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	78fa      	ldrb	r2, [r7, #3]
 800800a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800800e:	bf00      	nop
 8008010:	3710      	adds	r7, #16
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
	...

08008018 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b08e      	sub	sp, #56	; 0x38
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
 8008024:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008026:	2300      	movs	r3, #0
 8008028:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800802e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008030:	2b00      	cmp	r3, #0
 8008032:	d10a      	bne.n	800804a <xQueueGenericSend+0x32>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008038:	f383 8811 	msr	BASEPRI, r3
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008046:	bf00      	nop
 8008048:	e7fe      	b.n	8008048 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d103      	bne.n	8008058 <xQueueGenericSend+0x40>
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008054:	2b00      	cmp	r3, #0
 8008056:	d101      	bne.n	800805c <xQueueGenericSend+0x44>
 8008058:	2301      	movs	r3, #1
 800805a:	e000      	b.n	800805e <xQueueGenericSend+0x46>
 800805c:	2300      	movs	r3, #0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d10a      	bne.n	8008078 <xQueueGenericSend+0x60>
	__asm volatile
 8008062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008066:	f383 8811 	msr	BASEPRI, r3
 800806a:	f3bf 8f6f 	isb	sy
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008074:	bf00      	nop
 8008076:	e7fe      	b.n	8008076 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b02      	cmp	r3, #2
 800807c:	d103      	bne.n	8008086 <xQueueGenericSend+0x6e>
 800807e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008082:	2b01      	cmp	r3, #1
 8008084:	d101      	bne.n	800808a <xQueueGenericSend+0x72>
 8008086:	2301      	movs	r3, #1
 8008088:	e000      	b.n	800808c <xQueueGenericSend+0x74>
 800808a:	2300      	movs	r3, #0
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10a      	bne.n	80080a6 <xQueueGenericSend+0x8e>
	__asm volatile
 8008090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008094:	f383 8811 	msr	BASEPRI, r3
 8008098:	f3bf 8f6f 	isb	sy
 800809c:	f3bf 8f4f 	dsb	sy
 80080a0:	623b      	str	r3, [r7, #32]
}
 80080a2:	bf00      	nop
 80080a4:	e7fe      	b.n	80080a4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80080a6:	f001 f9bd 	bl	8009424 <xTaskGetSchedulerState>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d102      	bne.n	80080b6 <xQueueGenericSend+0x9e>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d101      	bne.n	80080ba <xQueueGenericSend+0xa2>
 80080b6:	2301      	movs	r3, #1
 80080b8:	e000      	b.n	80080bc <xQueueGenericSend+0xa4>
 80080ba:	2300      	movs	r3, #0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d10a      	bne.n	80080d6 <xQueueGenericSend+0xbe>
	__asm volatile
 80080c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c4:	f383 8811 	msr	BASEPRI, r3
 80080c8:	f3bf 8f6f 	isb	sy
 80080cc:	f3bf 8f4f 	dsb	sy
 80080d0:	61fb      	str	r3, [r7, #28]
}
 80080d2:	bf00      	nop
 80080d4:	e7fe      	b.n	80080d4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080d6:	f001 fefd 	bl	8009ed4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80080da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d302      	bcc.n	80080ec <xQueueGenericSend+0xd4>
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d129      	bne.n	8008140 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80080ec:	683a      	ldr	r2, [r7, #0]
 80080ee:	68b9      	ldr	r1, [r7, #8]
 80080f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080f2:	f000 fa0b 	bl	800850c <prvCopyDataToQueue>
 80080f6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80080f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d010      	beq.n	8008122 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008102:	3324      	adds	r3, #36	; 0x24
 8008104:	4618      	mov	r0, r3
 8008106:	f000 ffcf 	bl	80090a8 <xTaskRemoveFromEventList>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d013      	beq.n	8008138 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008110:	4b3f      	ldr	r3, [pc, #252]	; (8008210 <xQueueGenericSend+0x1f8>)
 8008112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008116:	601a      	str	r2, [r3, #0]
 8008118:	f3bf 8f4f 	dsb	sy
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	e00a      	b.n	8008138 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008124:	2b00      	cmp	r3, #0
 8008126:	d007      	beq.n	8008138 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008128:	4b39      	ldr	r3, [pc, #228]	; (8008210 <xQueueGenericSend+0x1f8>)
 800812a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800812e:	601a      	str	r2, [r3, #0]
 8008130:	f3bf 8f4f 	dsb	sy
 8008134:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008138:	f001 fefc 	bl	8009f34 <vPortExitCritical>
				return pdPASS;
 800813c:	2301      	movs	r3, #1
 800813e:	e063      	b.n	8008208 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d103      	bne.n	800814e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008146:	f001 fef5 	bl	8009f34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800814a:	2300      	movs	r3, #0
 800814c:	e05c      	b.n	8008208 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800814e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008150:	2b00      	cmp	r3, #0
 8008152:	d106      	bne.n	8008162 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008154:	f107 0314 	add.w	r3, r7, #20
 8008158:	4618      	mov	r0, r3
 800815a:	f001 f809 	bl	8009170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800815e:	2301      	movs	r3, #1
 8008160:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008162:	f001 fee7 	bl	8009f34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008166:	f000 fd7b 	bl	8008c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800816a:	f001 feb3 	bl	8009ed4 <vPortEnterCritical>
 800816e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008170:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008174:	b25b      	sxtb	r3, r3
 8008176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800817a:	d103      	bne.n	8008184 <xQueueGenericSend+0x16c>
 800817c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800817e:	2200      	movs	r2, #0
 8008180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008186:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800818a:	b25b      	sxtb	r3, r3
 800818c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008190:	d103      	bne.n	800819a <xQueueGenericSend+0x182>
 8008192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008194:	2200      	movs	r2, #0
 8008196:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800819a:	f001 fecb 	bl	8009f34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800819e:	1d3a      	adds	r2, r7, #4
 80081a0:	f107 0314 	add.w	r3, r7, #20
 80081a4:	4611      	mov	r1, r2
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 fff8 	bl	800919c <xTaskCheckForTimeOut>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d124      	bne.n	80081fc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80081b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081b4:	f000 faa2 	bl	80086fc <prvIsQueueFull>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d018      	beq.n	80081f0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80081be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081c0:	3310      	adds	r3, #16
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	4611      	mov	r1, r2
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 ff1e 	bl	8009008 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80081cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081ce:	f000 fa2d 	bl	800862c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80081d2:	f000 fd53 	bl	8008c7c <xTaskResumeAll>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f47f af7c 	bne.w	80080d6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80081de:	4b0c      	ldr	r3, [pc, #48]	; (8008210 <xQueueGenericSend+0x1f8>)
 80081e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081e4:	601a      	str	r2, [r3, #0]
 80081e6:	f3bf 8f4f 	dsb	sy
 80081ea:	f3bf 8f6f 	isb	sy
 80081ee:	e772      	b.n	80080d6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80081f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081f2:	f000 fa1b 	bl	800862c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80081f6:	f000 fd41 	bl	8008c7c <xTaskResumeAll>
 80081fa:	e76c      	b.n	80080d6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80081fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80081fe:	f000 fa15 	bl	800862c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008202:	f000 fd3b 	bl	8008c7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008206:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008208:	4618      	mov	r0, r3
 800820a:	3738      	adds	r7, #56	; 0x38
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	e000ed04 	.word	0xe000ed04

08008214 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b090      	sub	sp, #64	; 0x40
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
 8008220:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10a      	bne.n	8008242 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800823e:	bf00      	nop
 8008240:	e7fe      	b.n	8008240 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d103      	bne.n	8008250 <xQueueGenericSendFromISR+0x3c>
 8008248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800824a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800824c:	2b00      	cmp	r3, #0
 800824e:	d101      	bne.n	8008254 <xQueueGenericSendFromISR+0x40>
 8008250:	2301      	movs	r3, #1
 8008252:	e000      	b.n	8008256 <xQueueGenericSendFromISR+0x42>
 8008254:	2300      	movs	r3, #0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10a      	bne.n	8008270 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800825a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800825e:	f383 8811 	msr	BASEPRI, r3
 8008262:	f3bf 8f6f 	isb	sy
 8008266:	f3bf 8f4f 	dsb	sy
 800826a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800826c:	bf00      	nop
 800826e:	e7fe      	b.n	800826e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	2b02      	cmp	r3, #2
 8008274:	d103      	bne.n	800827e <xQueueGenericSendFromISR+0x6a>
 8008276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800827a:	2b01      	cmp	r3, #1
 800827c:	d101      	bne.n	8008282 <xQueueGenericSendFromISR+0x6e>
 800827e:	2301      	movs	r3, #1
 8008280:	e000      	b.n	8008284 <xQueueGenericSendFromISR+0x70>
 8008282:	2300      	movs	r3, #0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10a      	bne.n	800829e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	623b      	str	r3, [r7, #32]
}
 800829a:	bf00      	nop
 800829c:	e7fe      	b.n	800829c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800829e:	f001 fefb 	bl	800a098 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80082a2:	f3ef 8211 	mrs	r2, BASEPRI
 80082a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	61fa      	str	r2, [r7, #28]
 80082b8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80082ba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80082bc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80082be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d302      	bcc.n	80082d0 <xQueueGenericSendFromISR+0xbc>
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b02      	cmp	r3, #2
 80082ce:	d12f      	bne.n	8008330 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80082d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082de:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80082e0:	683a      	ldr	r2, [r7, #0]
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80082e6:	f000 f911 	bl	800850c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80082ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80082ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f2:	d112      	bne.n	800831a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80082f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d016      	beq.n	800832a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80082fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082fe:	3324      	adds	r3, #36	; 0x24
 8008300:	4618      	mov	r0, r3
 8008302:	f000 fed1 	bl	80090a8 <xTaskRemoveFromEventList>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d00e      	beq.n	800832a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00b      	beq.n	800832a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2201      	movs	r2, #1
 8008316:	601a      	str	r2, [r3, #0]
 8008318:	e007      	b.n	800832a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800831a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800831e:	3301      	adds	r3, #1
 8008320:	b2db      	uxtb	r3, r3
 8008322:	b25a      	sxtb	r2, r3
 8008324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800832a:	2301      	movs	r3, #1
 800832c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800832e:	e001      	b.n	8008334 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008330:	2300      	movs	r3, #0
 8008332:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008336:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800833e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008342:	4618      	mov	r0, r3
 8008344:	3740      	adds	r7, #64	; 0x40
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
	...

0800834c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b08c      	sub	sp, #48	; 0x30
 8008350:	af00      	add	r7, sp, #0
 8008352:	60f8      	str	r0, [r7, #12]
 8008354:	60b9      	str	r1, [r7, #8]
 8008356:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008358:	2300      	movs	r3, #0
 800835a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10a      	bne.n	800837c <xQueueReceive+0x30>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	623b      	str	r3, [r7, #32]
}
 8008378:	bf00      	nop
 800837a:	e7fe      	b.n	800837a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d103      	bne.n	800838a <xQueueReceive+0x3e>
 8008382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <xQueueReceive+0x42>
 800838a:	2301      	movs	r3, #1
 800838c:	e000      	b.n	8008390 <xQueueReceive+0x44>
 800838e:	2300      	movs	r3, #0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10a      	bne.n	80083aa <xQueueReceive+0x5e>
	__asm volatile
 8008394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008398:	f383 8811 	msr	BASEPRI, r3
 800839c:	f3bf 8f6f 	isb	sy
 80083a0:	f3bf 8f4f 	dsb	sy
 80083a4:	61fb      	str	r3, [r7, #28]
}
 80083a6:	bf00      	nop
 80083a8:	e7fe      	b.n	80083a8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083aa:	f001 f83b 	bl	8009424 <xTaskGetSchedulerState>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d102      	bne.n	80083ba <xQueueReceive+0x6e>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <xQueueReceive+0x72>
 80083ba:	2301      	movs	r3, #1
 80083bc:	e000      	b.n	80083c0 <xQueueReceive+0x74>
 80083be:	2300      	movs	r3, #0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10a      	bne.n	80083da <xQueueReceive+0x8e>
	__asm volatile
 80083c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	61bb      	str	r3, [r7, #24]
}
 80083d6:	bf00      	nop
 80083d8:	e7fe      	b.n	80083d8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80083da:	f001 fd7b 	bl	8009ed4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d01f      	beq.n	800842a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80083ea:	68b9      	ldr	r1, [r7, #8]
 80083ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083ee:	f000 f8f7 	bl	80085e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80083f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f4:	1e5a      	subs	r2, r3, #1
 80083f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d00f      	beq.n	8008422 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008404:	3310      	adds	r3, #16
 8008406:	4618      	mov	r0, r3
 8008408:	f000 fe4e 	bl	80090a8 <xTaskRemoveFromEventList>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d007      	beq.n	8008422 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008412:	4b3d      	ldr	r3, [pc, #244]	; (8008508 <xQueueReceive+0x1bc>)
 8008414:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008418:	601a      	str	r2, [r3, #0]
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008422:	f001 fd87 	bl	8009f34 <vPortExitCritical>
				return pdPASS;
 8008426:	2301      	movs	r3, #1
 8008428:	e069      	b.n	80084fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d103      	bne.n	8008438 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008430:	f001 fd80 	bl	8009f34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008434:	2300      	movs	r3, #0
 8008436:	e062      	b.n	80084fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800843a:	2b00      	cmp	r3, #0
 800843c:	d106      	bne.n	800844c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800843e:	f107 0310 	add.w	r3, r7, #16
 8008442:	4618      	mov	r0, r3
 8008444:	f000 fe94 	bl	8009170 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008448:	2301      	movs	r3, #1
 800844a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800844c:	f001 fd72 	bl	8009f34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008450:	f000 fc06 	bl	8008c60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008454:	f001 fd3e 	bl	8009ed4 <vPortEnterCritical>
 8008458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800845a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800845e:	b25b      	sxtb	r3, r3
 8008460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008464:	d103      	bne.n	800846e <xQueueReceive+0x122>
 8008466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008468:	2200      	movs	r2, #0
 800846a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800846e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008470:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008474:	b25b      	sxtb	r3, r3
 8008476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800847a:	d103      	bne.n	8008484 <xQueueReceive+0x138>
 800847c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847e:	2200      	movs	r2, #0
 8008480:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008484:	f001 fd56 	bl	8009f34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008488:	1d3a      	adds	r2, r7, #4
 800848a:	f107 0310 	add.w	r3, r7, #16
 800848e:	4611      	mov	r1, r2
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fe83 	bl	800919c <xTaskCheckForTimeOut>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d123      	bne.n	80084e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800849c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800849e:	f000 f917 	bl	80086d0 <prvIsQueueEmpty>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d017      	beq.n	80084d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80084a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084aa:	3324      	adds	r3, #36	; 0x24
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	4611      	mov	r1, r2
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 fda9 	bl	8009008 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80084b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084b8:	f000 f8b8 	bl	800862c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80084bc:	f000 fbde 	bl	8008c7c <xTaskResumeAll>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d189      	bne.n	80083da <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80084c6:	4b10      	ldr	r3, [pc, #64]	; (8008508 <xQueueReceive+0x1bc>)
 80084c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084cc:	601a      	str	r2, [r3, #0]
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	f3bf 8f6f 	isb	sy
 80084d6:	e780      	b.n	80083da <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80084d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084da:	f000 f8a7 	bl	800862c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084de:	f000 fbcd 	bl	8008c7c <xTaskResumeAll>
 80084e2:	e77a      	b.n	80083da <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80084e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084e6:	f000 f8a1 	bl	800862c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084ea:	f000 fbc7 	bl	8008c7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084f0:	f000 f8ee 	bl	80086d0 <prvIsQueueEmpty>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f43f af6f 	beq.w	80083da <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80084fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3730      	adds	r7, #48	; 0x30
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}
 8008506:	bf00      	nop
 8008508:	e000ed04 	.word	0xe000ed04

0800850c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008518:	2300      	movs	r3, #0
 800851a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008520:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10d      	bne.n	8008546 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d14d      	bne.n	80085ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	4618      	mov	r0, r3
 8008538:	f000 ff92 	bl	8009460 <xTaskPriorityDisinherit>
 800853c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2200      	movs	r2, #0
 8008542:	609a      	str	r2, [r3, #8]
 8008544:	e043      	b.n	80085ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d119      	bne.n	8008580 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6858      	ldr	r0, [r3, #4]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008554:	461a      	mov	r2, r3
 8008556:	68b9      	ldr	r1, [r7, #8]
 8008558:	f002 fe72 	bl	800b240 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	685a      	ldr	r2, [r3, #4]
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008564:	441a      	add	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	685a      	ldr	r2, [r3, #4]
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	429a      	cmp	r2, r3
 8008574:	d32b      	bcc.n	80085ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	605a      	str	r2, [r3, #4]
 800857e:	e026      	b.n	80085ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	68d8      	ldr	r0, [r3, #12]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008588:	461a      	mov	r2, r3
 800858a:	68b9      	ldr	r1, [r7, #8]
 800858c:	f002 fe58 	bl	800b240 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	68da      	ldr	r2, [r3, #12]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008598:	425b      	negs	r3, r3
 800859a:	441a      	add	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	68da      	ldr	r2, [r3, #12]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	429a      	cmp	r2, r3
 80085aa:	d207      	bcs.n	80085bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	689a      	ldr	r2, [r3, #8]
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b4:	425b      	negs	r3, r3
 80085b6:	441a      	add	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d105      	bne.n	80085ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	3b01      	subs	r3, #1
 80085cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	1c5a      	adds	r2, r3, #1
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80085d6:	697b      	ldr	r3, [r7, #20]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d018      	beq.n	8008624 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	68da      	ldr	r2, [r3, #12]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fa:	441a      	add	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	68da      	ldr	r2, [r3, #12]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	429a      	cmp	r2, r3
 800860a:	d303      	bcc.n	8008614 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	68d9      	ldr	r1, [r3, #12]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800861c:	461a      	mov	r2, r3
 800861e:	6838      	ldr	r0, [r7, #0]
 8008620:	f002 fe0e 	bl	800b240 <memcpy>
	}
}
 8008624:	bf00      	nop
 8008626:	3708      	adds	r7, #8
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008634:	f001 fc4e 	bl	8009ed4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800863e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008640:	e011      	b.n	8008666 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008646:	2b00      	cmp	r3, #0
 8008648:	d012      	beq.n	8008670 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	3324      	adds	r3, #36	; 0x24
 800864e:	4618      	mov	r0, r3
 8008650:	f000 fd2a 	bl	80090a8 <xTaskRemoveFromEventList>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d001      	beq.n	800865e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800865a:	f000 fe01 	bl	8009260 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	3b01      	subs	r3, #1
 8008662:	b2db      	uxtb	r3, r3
 8008664:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800866a:	2b00      	cmp	r3, #0
 800866c:	dce9      	bgt.n	8008642 <prvUnlockQueue+0x16>
 800866e:	e000      	b.n	8008672 <prvUnlockQueue+0x46>
					break;
 8008670:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	22ff      	movs	r2, #255	; 0xff
 8008676:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800867a:	f001 fc5b 	bl	8009f34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800867e:	f001 fc29 	bl	8009ed4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008688:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800868a:	e011      	b.n	80086b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	691b      	ldr	r3, [r3, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d012      	beq.n	80086ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	3310      	adds	r3, #16
 8008698:	4618      	mov	r0, r3
 800869a:	f000 fd05 	bl	80090a8 <xTaskRemoveFromEventList>
 800869e:	4603      	mov	r3, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d001      	beq.n	80086a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80086a4:	f000 fddc 	bl	8009260 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80086a8:	7bbb      	ldrb	r3, [r7, #14]
 80086aa:	3b01      	subs	r3, #1
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80086b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dce9      	bgt.n	800868c <prvUnlockQueue+0x60>
 80086b8:	e000      	b.n	80086bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80086ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	22ff      	movs	r2, #255	; 0xff
 80086c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80086c4:	f001 fc36 	bl	8009f34 <vPortExitCritical>
}
 80086c8:	bf00      	nop
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80086d8:	f001 fbfc 	bl	8009ed4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d102      	bne.n	80086ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80086e4:	2301      	movs	r3, #1
 80086e6:	60fb      	str	r3, [r7, #12]
 80086e8:	e001      	b.n	80086ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80086ee:	f001 fc21 	bl	8009f34 <vPortExitCritical>

	return xReturn;
 80086f2:	68fb      	ldr	r3, [r7, #12]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}

080086fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b084      	sub	sp, #16
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008704:	f001 fbe6 	bl	8009ed4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008710:	429a      	cmp	r2, r3
 8008712:	d102      	bne.n	800871a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008714:	2301      	movs	r3, #1
 8008716:	60fb      	str	r3, [r7, #12]
 8008718:	e001      	b.n	800871e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800871a:	2300      	movs	r3, #0
 800871c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800871e:	f001 fc09 	bl	8009f34 <vPortExitCritical>

	return xReturn;
 8008722:	68fb      	ldr	r3, [r7, #12]
}
 8008724:	4618      	mov	r0, r3
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008736:	2300      	movs	r3, #0
 8008738:	60fb      	str	r3, [r7, #12]
 800873a:	e014      	b.n	8008766 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800873c:	4a0f      	ldr	r2, [pc, #60]	; (800877c <vQueueAddToRegistry+0x50>)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10b      	bne.n	8008760 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008748:	490c      	ldr	r1, [pc, #48]	; (800877c <vQueueAddToRegistry+0x50>)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008752:	4a0a      	ldr	r2, [pc, #40]	; (800877c <vQueueAddToRegistry+0x50>)
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	00db      	lsls	r3, r3, #3
 8008758:	4413      	add	r3, r2
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800875e:	e006      	b.n	800876e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	3301      	adds	r3, #1
 8008764:	60fb      	str	r3, [r7, #12]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	2b07      	cmp	r3, #7
 800876a:	d9e7      	bls.n	800873c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800876c:	bf00      	nop
 800876e:	bf00      	nop
 8008770:	3714      	adds	r7, #20
 8008772:	46bd      	mov	sp, r7
 8008774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008778:	4770      	bx	lr
 800877a:	bf00      	nop
 800877c:	20001e84 	.word	0x20001e84

08008780 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008780:	b580      	push	{r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008790:	f001 fba0 	bl	8009ed4 <vPortEnterCritical>
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800879a:	b25b      	sxtb	r3, r3
 800879c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a0:	d103      	bne.n	80087aa <vQueueWaitForMessageRestricted+0x2a>
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087b0:	b25b      	sxtb	r3, r3
 80087b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b6:	d103      	bne.n	80087c0 <vQueueWaitForMessageRestricted+0x40>
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80087c0:	f001 fbb8 	bl	8009f34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d106      	bne.n	80087da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	3324      	adds	r3, #36	; 0x24
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	68b9      	ldr	r1, [r7, #8]
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fc3b 	bl	8009050 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80087da:	6978      	ldr	r0, [r7, #20]
 80087dc:	f7ff ff26 	bl	800862c <prvUnlockQueue>
	}
 80087e0:	bf00      	nop
 80087e2:	3718      	adds	r7, #24
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b08e      	sub	sp, #56	; 0x38
 80087ec:	af04      	add	r7, sp, #16
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
 80087f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80087f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d10a      	bne.n	8008812 <xTaskCreateStatic+0x2a>
	__asm volatile
 80087fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008800:	f383 8811 	msr	BASEPRI, r3
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	f3bf 8f4f 	dsb	sy
 800880c:	623b      	str	r3, [r7, #32]
}
 800880e:	bf00      	nop
 8008810:	e7fe      	b.n	8008810 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10a      	bne.n	800882e <xTaskCreateStatic+0x46>
	__asm volatile
 8008818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800881c:	f383 8811 	msr	BASEPRI, r3
 8008820:	f3bf 8f6f 	isb	sy
 8008824:	f3bf 8f4f 	dsb	sy
 8008828:	61fb      	str	r3, [r7, #28]
}
 800882a:	bf00      	nop
 800882c:	e7fe      	b.n	800882c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800882e:	235c      	movs	r3, #92	; 0x5c
 8008830:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	2b5c      	cmp	r3, #92	; 0x5c
 8008836:	d00a      	beq.n	800884e <xTaskCreateStatic+0x66>
	__asm volatile
 8008838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800883c:	f383 8811 	msr	BASEPRI, r3
 8008840:	f3bf 8f6f 	isb	sy
 8008844:	f3bf 8f4f 	dsb	sy
 8008848:	61bb      	str	r3, [r7, #24]
}
 800884a:	bf00      	nop
 800884c:	e7fe      	b.n	800884c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800884e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008852:	2b00      	cmp	r3, #0
 8008854:	d01e      	beq.n	8008894 <xTaskCreateStatic+0xac>
 8008856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008858:	2b00      	cmp	r3, #0
 800885a:	d01b      	beq.n	8008894 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800885c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800885e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008864:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008868:	2202      	movs	r2, #2
 800886a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800886e:	2300      	movs	r3, #0
 8008870:	9303      	str	r3, [sp, #12]
 8008872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008874:	9302      	str	r3, [sp, #8]
 8008876:	f107 0314 	add.w	r3, r7, #20
 800887a:	9301      	str	r3, [sp, #4]
 800887c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887e:	9300      	str	r3, [sp, #0]
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	68b9      	ldr	r1, [r7, #8]
 8008886:	68f8      	ldr	r0, [r7, #12]
 8008888:	f000 f850 	bl	800892c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800888c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800888e:	f000 f8dd 	bl	8008a4c <prvAddNewTaskToReadyList>
 8008892:	e001      	b.n	8008898 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008894:	2300      	movs	r3, #0
 8008896:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008898:	697b      	ldr	r3, [r7, #20]
	}
 800889a:	4618      	mov	r0, r3
 800889c:	3728      	adds	r7, #40	; 0x28
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b08c      	sub	sp, #48	; 0x30
 80088a6:	af04      	add	r7, sp, #16
 80088a8:	60f8      	str	r0, [r7, #12]
 80088aa:	60b9      	str	r1, [r7, #8]
 80088ac:	603b      	str	r3, [r7, #0]
 80088ae:	4613      	mov	r3, r2
 80088b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80088b2:	88fb      	ldrh	r3, [r7, #6]
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4618      	mov	r0, r3
 80088b8:	f001 fc2e 	bl	800a118 <pvPortMalloc>
 80088bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00e      	beq.n	80088e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80088c4:	205c      	movs	r0, #92	; 0x5c
 80088c6:	f001 fc27 	bl	800a118 <pvPortMalloc>
 80088ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d003      	beq.n	80088da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	697a      	ldr	r2, [r7, #20]
 80088d6:	631a      	str	r2, [r3, #48]	; 0x30
 80088d8:	e005      	b.n	80088e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80088da:	6978      	ldr	r0, [r7, #20]
 80088dc:	f001 fce8 	bl	800a2b0 <vPortFree>
 80088e0:	e001      	b.n	80088e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80088e2:	2300      	movs	r3, #0
 80088e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d017      	beq.n	800891c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80088ec:	69fb      	ldr	r3, [r7, #28]
 80088ee:	2200      	movs	r2, #0
 80088f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80088f4:	88fa      	ldrh	r2, [r7, #6]
 80088f6:	2300      	movs	r3, #0
 80088f8:	9303      	str	r3, [sp, #12]
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	9302      	str	r3, [sp, #8]
 80088fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008900:	9301      	str	r3, [sp, #4]
 8008902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008904:	9300      	str	r3, [sp, #0]
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	68b9      	ldr	r1, [r7, #8]
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f000 f80e 	bl	800892c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008910:	69f8      	ldr	r0, [r7, #28]
 8008912:	f000 f89b 	bl	8008a4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008916:	2301      	movs	r3, #1
 8008918:	61bb      	str	r3, [r7, #24]
 800891a:	e002      	b.n	8008922 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800891c:	f04f 33ff 	mov.w	r3, #4294967295
 8008920:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008922:	69bb      	ldr	r3, [r7, #24]
	}
 8008924:	4618      	mov	r0, r3
 8008926:	3720      	adds	r7, #32
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b088      	sub	sp, #32
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	607a      	str	r2, [r7, #4]
 8008938:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800893a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	461a      	mov	r2, r3
 8008944:	21a5      	movs	r1, #165	; 0xa5
 8008946:	f002 fc89 	bl	800b25c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800894a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008954:	3b01      	subs	r3, #1
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	4413      	add	r3, r2
 800895a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	f023 0307 	bic.w	r3, r3, #7
 8008962:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008964:	69bb      	ldr	r3, [r7, #24]
 8008966:	f003 0307 	and.w	r3, r3, #7
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <prvInitialiseNewTask+0x58>
	__asm volatile
 800896e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008972:	f383 8811 	msr	BASEPRI, r3
 8008976:	f3bf 8f6f 	isb	sy
 800897a:	f3bf 8f4f 	dsb	sy
 800897e:	617b      	str	r3, [r7, #20]
}
 8008980:	bf00      	nop
 8008982:	e7fe      	b.n	8008982 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d01f      	beq.n	80089ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800898a:	2300      	movs	r3, #0
 800898c:	61fb      	str	r3, [r7, #28]
 800898e:	e012      	b.n	80089b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	69fb      	ldr	r3, [r7, #28]
 8008994:	4413      	add	r3, r2
 8008996:	7819      	ldrb	r1, [r3, #0]
 8008998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	4413      	add	r3, r2
 800899e:	3334      	adds	r3, #52	; 0x34
 80089a0:	460a      	mov	r2, r1
 80089a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	69fb      	ldr	r3, [r7, #28]
 80089a8:	4413      	add	r3, r2
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d006      	beq.n	80089be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	3301      	adds	r3, #1
 80089b4:	61fb      	str	r3, [r7, #28]
 80089b6:	69fb      	ldr	r3, [r7, #28]
 80089b8:	2b0f      	cmp	r3, #15
 80089ba:	d9e9      	bls.n	8008990 <prvInitialiseNewTask+0x64>
 80089bc:	e000      	b.n	80089c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80089be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80089c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80089c8:	e003      	b.n	80089d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80089ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089cc:	2200      	movs	r2, #0
 80089ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80089d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d4:	2b37      	cmp	r3, #55	; 0x37
 80089d6:	d901      	bls.n	80089dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80089d8:	2337      	movs	r3, #55	; 0x37
 80089da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80089dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80089e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80089e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ea:	2200      	movs	r2, #0
 80089ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80089ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f0:	3304      	adds	r3, #4
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7ff f978 	bl	8007ce8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80089f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089fa:	3318      	adds	r3, #24
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7ff f973 	bl	8007ce8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a0a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	68f9      	ldr	r1, [r7, #12]
 8008a2a:	69b8      	ldr	r0, [r7, #24]
 8008a2c:	f001 f928 	bl	8009c80 <pxPortInitialiseStack>
 8008a30:	4602      	mov	r2, r0
 8008a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a34:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d002      	beq.n	8008a42 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a42:	bf00      	nop
 8008a44:	3720      	adds	r7, #32
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
	...

08008a4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008a54:	f001 fa3e 	bl	8009ed4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008a58:	4b2d      	ldr	r3, [pc, #180]	; (8008b10 <prvAddNewTaskToReadyList+0xc4>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	4a2c      	ldr	r2, [pc, #176]	; (8008b10 <prvAddNewTaskToReadyList+0xc4>)
 8008a60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008a62:	4b2c      	ldr	r3, [pc, #176]	; (8008b14 <prvAddNewTaskToReadyList+0xc8>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d109      	bne.n	8008a7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008a6a:	4a2a      	ldr	r2, [pc, #168]	; (8008b14 <prvAddNewTaskToReadyList+0xc8>)
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008a70:	4b27      	ldr	r3, [pc, #156]	; (8008b10 <prvAddNewTaskToReadyList+0xc4>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d110      	bne.n	8008a9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008a78:	f000 fc16 	bl	80092a8 <prvInitialiseTaskLists>
 8008a7c:	e00d      	b.n	8008a9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008a7e:	4b26      	ldr	r3, [pc, #152]	; (8008b18 <prvAddNewTaskToReadyList+0xcc>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d109      	bne.n	8008a9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008a86:	4b23      	ldr	r3, [pc, #140]	; (8008b14 <prvAddNewTaskToReadyList+0xc8>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d802      	bhi.n	8008a9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008a94:	4a1f      	ldr	r2, [pc, #124]	; (8008b14 <prvAddNewTaskToReadyList+0xc8>)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a9a:	4b20      	ldr	r3, [pc, #128]	; (8008b1c <prvAddNewTaskToReadyList+0xd0>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	4a1e      	ldr	r2, [pc, #120]	; (8008b1c <prvAddNewTaskToReadyList+0xd0>)
 8008aa2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008aa4:	4b1d      	ldr	r3, [pc, #116]	; (8008b1c <prvAddNewTaskToReadyList+0xd0>)
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ab0:	4b1b      	ldr	r3, [pc, #108]	; (8008b20 <prvAddNewTaskToReadyList+0xd4>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d903      	bls.n	8008ac0 <prvAddNewTaskToReadyList+0x74>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008abc:	4a18      	ldr	r2, [pc, #96]	; (8008b20 <prvAddNewTaskToReadyList+0xd4>)
 8008abe:	6013      	str	r3, [r2, #0]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	4413      	add	r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4a15      	ldr	r2, [pc, #84]	; (8008b24 <prvAddNewTaskToReadyList+0xd8>)
 8008ace:	441a      	add	r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	4610      	mov	r0, r2
 8008ad8:	f7ff f913 	bl	8007d02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008adc:	f001 fa2a 	bl	8009f34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008ae0:	4b0d      	ldr	r3, [pc, #52]	; (8008b18 <prvAddNewTaskToReadyList+0xcc>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00e      	beq.n	8008b06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008ae8:	4b0a      	ldr	r3, [pc, #40]	; (8008b14 <prvAddNewTaskToReadyList+0xc8>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d207      	bcs.n	8008b06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008af6:	4b0c      	ldr	r3, [pc, #48]	; (8008b28 <prvAddNewTaskToReadyList+0xdc>)
 8008af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008afc:	601a      	str	r2, [r3, #0]
 8008afe:	f3bf 8f4f 	dsb	sy
 8008b02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b06:	bf00      	nop
 8008b08:	3708      	adds	r7, #8
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
 8008b0e:	bf00      	nop
 8008b10:	20000d60 	.word	0x20000d60
 8008b14:	2000088c 	.word	0x2000088c
 8008b18:	20000d6c 	.word	0x20000d6c
 8008b1c:	20000d7c 	.word	0x20000d7c
 8008b20:	20000d68 	.word	0x20000d68
 8008b24:	20000890 	.word	0x20000890
 8008b28:	e000ed04 	.word	0xe000ed04

08008b2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008b34:	2300      	movs	r3, #0
 8008b36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d017      	beq.n	8008b6e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008b3e:	4b13      	ldr	r3, [pc, #76]	; (8008b8c <vTaskDelay+0x60>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d00a      	beq.n	8008b5c <vTaskDelay+0x30>
	__asm volatile
 8008b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4a:	f383 8811 	msr	BASEPRI, r3
 8008b4e:	f3bf 8f6f 	isb	sy
 8008b52:	f3bf 8f4f 	dsb	sy
 8008b56:	60bb      	str	r3, [r7, #8]
}
 8008b58:	bf00      	nop
 8008b5a:	e7fe      	b.n	8008b5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008b5c:	f000 f880 	bl	8008c60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b60:	2100      	movs	r1, #0
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fcea 	bl	800953c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008b68:	f000 f888 	bl	8008c7c <xTaskResumeAll>
 8008b6c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d107      	bne.n	8008b84 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008b74:	4b06      	ldr	r3, [pc, #24]	; (8008b90 <vTaskDelay+0x64>)
 8008b76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b7a:	601a      	str	r2, [r3, #0]
 8008b7c:	f3bf 8f4f 	dsb	sy
 8008b80:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b84:	bf00      	nop
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	20000d88 	.word	0x20000d88
 8008b90:	e000ed04 	.word	0xe000ed04

08008b94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b08a      	sub	sp, #40	; 0x28
 8008b98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008ba2:	463a      	mov	r2, r7
 8008ba4:	1d39      	adds	r1, r7, #4
 8008ba6:	f107 0308 	add.w	r3, r7, #8
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7ff f848 	bl	8007c40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008bb0:	6839      	ldr	r1, [r7, #0]
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	68ba      	ldr	r2, [r7, #8]
 8008bb6:	9202      	str	r2, [sp, #8]
 8008bb8:	9301      	str	r3, [sp, #4]
 8008bba:	2300      	movs	r3, #0
 8008bbc:	9300      	str	r3, [sp, #0]
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	460a      	mov	r2, r1
 8008bc2:	4921      	ldr	r1, [pc, #132]	; (8008c48 <vTaskStartScheduler+0xb4>)
 8008bc4:	4821      	ldr	r0, [pc, #132]	; (8008c4c <vTaskStartScheduler+0xb8>)
 8008bc6:	f7ff fe0f 	bl	80087e8 <xTaskCreateStatic>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	4a20      	ldr	r2, [pc, #128]	; (8008c50 <vTaskStartScheduler+0xbc>)
 8008bce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008bd0:	4b1f      	ldr	r3, [pc, #124]	; (8008c50 <vTaskStartScheduler+0xbc>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d002      	beq.n	8008bde <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	617b      	str	r3, [r7, #20]
 8008bdc:	e001      	b.n	8008be2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d102      	bne.n	8008bee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008be8:	f000 fcfc 	bl	80095e4 <xTimerCreateTimerTask>
 8008bec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d116      	bne.n	8008c22 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf8:	f383 8811 	msr	BASEPRI, r3
 8008bfc:	f3bf 8f6f 	isb	sy
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	613b      	str	r3, [r7, #16]
}
 8008c06:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008c08:	4b12      	ldr	r3, [pc, #72]	; (8008c54 <vTaskStartScheduler+0xc0>)
 8008c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008c10:	4b11      	ldr	r3, [pc, #68]	; (8008c58 <vTaskStartScheduler+0xc4>)
 8008c12:	2201      	movs	r2, #1
 8008c14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008c16:	4b11      	ldr	r3, [pc, #68]	; (8008c5c <vTaskStartScheduler+0xc8>)
 8008c18:	2200      	movs	r2, #0
 8008c1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008c1c:	f001 f8b8 	bl	8009d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008c20:	e00e      	b.n	8008c40 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c28:	d10a      	bne.n	8008c40 <vTaskStartScheduler+0xac>
	__asm volatile
 8008c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2e:	f383 8811 	msr	BASEPRI, r3
 8008c32:	f3bf 8f6f 	isb	sy
 8008c36:	f3bf 8f4f 	dsb	sy
 8008c3a:	60fb      	str	r3, [r7, #12]
}
 8008c3c:	bf00      	nop
 8008c3e:	e7fe      	b.n	8008c3e <vTaskStartScheduler+0xaa>
}
 8008c40:	bf00      	nop
 8008c42:	3718      	adds	r7, #24
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}
 8008c48:	0800b2a8 	.word	0x0800b2a8
 8008c4c:	08009279 	.word	0x08009279
 8008c50:	20000d84 	.word	0x20000d84
 8008c54:	20000d80 	.word	0x20000d80
 8008c58:	20000d6c 	.word	0x20000d6c
 8008c5c:	20000d64 	.word	0x20000d64

08008c60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008c60:	b480      	push	{r7}
 8008c62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008c64:	4b04      	ldr	r3, [pc, #16]	; (8008c78 <vTaskSuspendAll+0x18>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	4a03      	ldr	r2, [pc, #12]	; (8008c78 <vTaskSuspendAll+0x18>)
 8008c6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008c6e:	bf00      	nop
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr
 8008c78:	20000d88 	.word	0x20000d88

08008c7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008c82:	2300      	movs	r3, #0
 8008c84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008c86:	2300      	movs	r3, #0
 8008c88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c8a:	4b42      	ldr	r3, [pc, #264]	; (8008d94 <xTaskResumeAll+0x118>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d10a      	bne.n	8008ca8 <xTaskResumeAll+0x2c>
	__asm volatile
 8008c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	603b      	str	r3, [r7, #0]
}
 8008ca4:	bf00      	nop
 8008ca6:	e7fe      	b.n	8008ca6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ca8:	f001 f914 	bl	8009ed4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008cac:	4b39      	ldr	r3, [pc, #228]	; (8008d94 <xTaskResumeAll+0x118>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	3b01      	subs	r3, #1
 8008cb2:	4a38      	ldr	r2, [pc, #224]	; (8008d94 <xTaskResumeAll+0x118>)
 8008cb4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cb6:	4b37      	ldr	r3, [pc, #220]	; (8008d94 <xTaskResumeAll+0x118>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d162      	bne.n	8008d84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008cbe:	4b36      	ldr	r3, [pc, #216]	; (8008d98 <xTaskResumeAll+0x11c>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d05e      	beq.n	8008d84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008cc6:	e02f      	b.n	8008d28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cc8:	4b34      	ldr	r3, [pc, #208]	; (8008d9c <xTaskResumeAll+0x120>)
 8008cca:	68db      	ldr	r3, [r3, #12]
 8008ccc:	68db      	ldr	r3, [r3, #12]
 8008cce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	3318      	adds	r3, #24
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7ff f871 	bl	8007dbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	3304      	adds	r3, #4
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff f86c 	bl	8007dbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ce8:	4b2d      	ldr	r3, [pc, #180]	; (8008da0 <xTaskResumeAll+0x124>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d903      	bls.n	8008cf8 <xTaskResumeAll+0x7c>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cf4:	4a2a      	ldr	r2, [pc, #168]	; (8008da0 <xTaskResumeAll+0x124>)
 8008cf6:	6013      	str	r3, [r2, #0]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cfc:	4613      	mov	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	4413      	add	r3, r2
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	4a27      	ldr	r2, [pc, #156]	; (8008da4 <xTaskResumeAll+0x128>)
 8008d06:	441a      	add	r2, r3
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	3304      	adds	r3, #4
 8008d0c:	4619      	mov	r1, r3
 8008d0e:	4610      	mov	r0, r2
 8008d10:	f7fe fff7 	bl	8007d02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d18:	4b23      	ldr	r3, [pc, #140]	; (8008da8 <xTaskResumeAll+0x12c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d302      	bcc.n	8008d28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008d22:	4b22      	ldr	r3, [pc, #136]	; (8008dac <xTaskResumeAll+0x130>)
 8008d24:	2201      	movs	r2, #1
 8008d26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d28:	4b1c      	ldr	r3, [pc, #112]	; (8008d9c <xTaskResumeAll+0x120>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d1cb      	bne.n	8008cc8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008d36:	f000 fb55 	bl	80093e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008d3a:	4b1d      	ldr	r3, [pc, #116]	; (8008db0 <xTaskResumeAll+0x134>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d010      	beq.n	8008d68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008d46:	f000 f847 	bl	8008dd8 <xTaskIncrementTick>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d002      	beq.n	8008d56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008d50:	4b16      	ldr	r3, [pc, #88]	; (8008dac <xTaskResumeAll+0x130>)
 8008d52:	2201      	movs	r2, #1
 8008d54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d1f1      	bne.n	8008d46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008d62:	4b13      	ldr	r3, [pc, #76]	; (8008db0 <xTaskResumeAll+0x134>)
 8008d64:	2200      	movs	r2, #0
 8008d66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008d68:	4b10      	ldr	r3, [pc, #64]	; (8008dac <xTaskResumeAll+0x130>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d009      	beq.n	8008d84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008d70:	2301      	movs	r3, #1
 8008d72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008d74:	4b0f      	ldr	r3, [pc, #60]	; (8008db4 <xTaskResumeAll+0x138>)
 8008d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d7a:	601a      	str	r2, [r3, #0]
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d84:	f001 f8d6 	bl	8009f34 <vPortExitCritical>

	return xAlreadyYielded;
 8008d88:	68bb      	ldr	r3, [r7, #8]
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	20000d88 	.word	0x20000d88
 8008d98:	20000d60 	.word	0x20000d60
 8008d9c:	20000d20 	.word	0x20000d20
 8008da0:	20000d68 	.word	0x20000d68
 8008da4:	20000890 	.word	0x20000890
 8008da8:	2000088c 	.word	0x2000088c
 8008dac:	20000d74 	.word	0x20000d74
 8008db0:	20000d70 	.word	0x20000d70
 8008db4:	e000ed04 	.word	0xe000ed04

08008db8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008dbe:	4b05      	ldr	r3, [pc, #20]	; (8008dd4 <xTaskGetTickCount+0x1c>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008dc4:	687b      	ldr	r3, [r7, #4]
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	370c      	adds	r7, #12
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	20000d64 	.word	0x20000d64

08008dd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b086      	sub	sp, #24
 8008ddc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008dde:	2300      	movs	r3, #0
 8008de0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008de2:	4b4f      	ldr	r3, [pc, #316]	; (8008f20 <xTaskIncrementTick+0x148>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	f040 808f 	bne.w	8008f0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008dec:	4b4d      	ldr	r3, [pc, #308]	; (8008f24 <xTaskIncrementTick+0x14c>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	3301      	adds	r3, #1
 8008df2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008df4:	4a4b      	ldr	r2, [pc, #300]	; (8008f24 <xTaskIncrementTick+0x14c>)
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d120      	bne.n	8008e42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008e00:	4b49      	ldr	r3, [pc, #292]	; (8008f28 <xTaskIncrementTick+0x150>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d00a      	beq.n	8008e20 <xTaskIncrementTick+0x48>
	__asm volatile
 8008e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0e:	f383 8811 	msr	BASEPRI, r3
 8008e12:	f3bf 8f6f 	isb	sy
 8008e16:	f3bf 8f4f 	dsb	sy
 8008e1a:	603b      	str	r3, [r7, #0]
}
 8008e1c:	bf00      	nop
 8008e1e:	e7fe      	b.n	8008e1e <xTaskIncrementTick+0x46>
 8008e20:	4b41      	ldr	r3, [pc, #260]	; (8008f28 <xTaskIncrementTick+0x150>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	60fb      	str	r3, [r7, #12]
 8008e26:	4b41      	ldr	r3, [pc, #260]	; (8008f2c <xTaskIncrementTick+0x154>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a3f      	ldr	r2, [pc, #252]	; (8008f28 <xTaskIncrementTick+0x150>)
 8008e2c:	6013      	str	r3, [r2, #0]
 8008e2e:	4a3f      	ldr	r2, [pc, #252]	; (8008f2c <xTaskIncrementTick+0x154>)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6013      	str	r3, [r2, #0]
 8008e34:	4b3e      	ldr	r3, [pc, #248]	; (8008f30 <xTaskIncrementTick+0x158>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3301      	adds	r3, #1
 8008e3a:	4a3d      	ldr	r2, [pc, #244]	; (8008f30 <xTaskIncrementTick+0x158>)
 8008e3c:	6013      	str	r3, [r2, #0]
 8008e3e:	f000 fad1 	bl	80093e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008e42:	4b3c      	ldr	r3, [pc, #240]	; (8008f34 <xTaskIncrementTick+0x15c>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	693a      	ldr	r2, [r7, #16]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d349      	bcc.n	8008ee0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e4c:	4b36      	ldr	r3, [pc, #216]	; (8008f28 <xTaskIncrementTick+0x150>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d104      	bne.n	8008e60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e56:	4b37      	ldr	r3, [pc, #220]	; (8008f34 <xTaskIncrementTick+0x15c>)
 8008e58:	f04f 32ff 	mov.w	r2, #4294967295
 8008e5c:	601a      	str	r2, [r3, #0]
					break;
 8008e5e:	e03f      	b.n	8008ee0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e60:	4b31      	ldr	r3, [pc, #196]	; (8008f28 <xTaskIncrementTick+0x150>)
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	68db      	ldr	r3, [r3, #12]
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008e70:	693a      	ldr	r2, [r7, #16]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d203      	bcs.n	8008e80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008e78:	4a2e      	ldr	r2, [pc, #184]	; (8008f34 <xTaskIncrementTick+0x15c>)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008e7e:	e02f      	b.n	8008ee0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	3304      	adds	r3, #4
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7fe ff99 	bl	8007dbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d004      	beq.n	8008e9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	3318      	adds	r3, #24
 8008e96:	4618      	mov	r0, r3
 8008e98:	f7fe ff90 	bl	8007dbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ea0:	4b25      	ldr	r3, [pc, #148]	; (8008f38 <xTaskIncrementTick+0x160>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d903      	bls.n	8008eb0 <xTaskIncrementTick+0xd8>
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008eac:	4a22      	ldr	r2, [pc, #136]	; (8008f38 <xTaskIncrementTick+0x160>)
 8008eae:	6013      	str	r3, [r2, #0]
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	4413      	add	r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	4a1f      	ldr	r2, [pc, #124]	; (8008f3c <xTaskIncrementTick+0x164>)
 8008ebe:	441a      	add	r2, r3
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	3304      	adds	r3, #4
 8008ec4:	4619      	mov	r1, r3
 8008ec6:	4610      	mov	r0, r2
 8008ec8:	f7fe ff1b 	bl	8007d02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ed0:	4b1b      	ldr	r3, [pc, #108]	; (8008f40 <xTaskIncrementTick+0x168>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d3b8      	bcc.n	8008e4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008eda:	2301      	movs	r3, #1
 8008edc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ede:	e7b5      	b.n	8008e4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008ee0:	4b17      	ldr	r3, [pc, #92]	; (8008f40 <xTaskIncrementTick+0x168>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ee6:	4915      	ldr	r1, [pc, #84]	; (8008f3c <xTaskIncrementTick+0x164>)
 8008ee8:	4613      	mov	r3, r2
 8008eea:	009b      	lsls	r3, r3, #2
 8008eec:	4413      	add	r3, r2
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	440b      	add	r3, r1
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d901      	bls.n	8008efc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008efc:	4b11      	ldr	r3, [pc, #68]	; (8008f44 <xTaskIncrementTick+0x16c>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d007      	beq.n	8008f14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008f04:	2301      	movs	r3, #1
 8008f06:	617b      	str	r3, [r7, #20]
 8008f08:	e004      	b.n	8008f14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008f0a:	4b0f      	ldr	r3, [pc, #60]	; (8008f48 <xTaskIncrementTick+0x170>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	4a0d      	ldr	r2, [pc, #52]	; (8008f48 <xTaskIncrementTick+0x170>)
 8008f12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008f14:	697b      	ldr	r3, [r7, #20]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3718      	adds	r7, #24
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	20000d88 	.word	0x20000d88
 8008f24:	20000d64 	.word	0x20000d64
 8008f28:	20000d18 	.word	0x20000d18
 8008f2c:	20000d1c 	.word	0x20000d1c
 8008f30:	20000d78 	.word	0x20000d78
 8008f34:	20000d80 	.word	0x20000d80
 8008f38:	20000d68 	.word	0x20000d68
 8008f3c:	20000890 	.word	0x20000890
 8008f40:	2000088c 	.word	0x2000088c
 8008f44:	20000d74 	.word	0x20000d74
 8008f48:	20000d70 	.word	0x20000d70

08008f4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b085      	sub	sp, #20
 8008f50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008f52:	4b28      	ldr	r3, [pc, #160]	; (8008ff4 <vTaskSwitchContext+0xa8>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008f5a:	4b27      	ldr	r3, [pc, #156]	; (8008ff8 <vTaskSwitchContext+0xac>)
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008f60:	e041      	b.n	8008fe6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008f62:	4b25      	ldr	r3, [pc, #148]	; (8008ff8 <vTaskSwitchContext+0xac>)
 8008f64:	2200      	movs	r2, #0
 8008f66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f68:	4b24      	ldr	r3, [pc, #144]	; (8008ffc <vTaskSwitchContext+0xb0>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	60fb      	str	r3, [r7, #12]
 8008f6e:	e010      	b.n	8008f92 <vTaskSwitchContext+0x46>
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10a      	bne.n	8008f8c <vTaskSwitchContext+0x40>
	__asm volatile
 8008f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7a:	f383 8811 	msr	BASEPRI, r3
 8008f7e:	f3bf 8f6f 	isb	sy
 8008f82:	f3bf 8f4f 	dsb	sy
 8008f86:	607b      	str	r3, [r7, #4]
}
 8008f88:	bf00      	nop
 8008f8a:	e7fe      	b.n	8008f8a <vTaskSwitchContext+0x3e>
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	3b01      	subs	r3, #1
 8008f90:	60fb      	str	r3, [r7, #12]
 8008f92:	491b      	ldr	r1, [pc, #108]	; (8009000 <vTaskSwitchContext+0xb4>)
 8008f94:	68fa      	ldr	r2, [r7, #12]
 8008f96:	4613      	mov	r3, r2
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	4413      	add	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	440b      	add	r3, r1
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d0e4      	beq.n	8008f70 <vTaskSwitchContext+0x24>
 8008fa6:	68fa      	ldr	r2, [r7, #12]
 8008fa8:	4613      	mov	r3, r2
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	4413      	add	r3, r2
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	4a13      	ldr	r2, [pc, #76]	; (8009000 <vTaskSwitchContext+0xb4>)
 8008fb2:	4413      	add	r3, r2
 8008fb4:	60bb      	str	r3, [r7, #8]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	605a      	str	r2, [r3, #4]
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	685a      	ldr	r2, [r3, #4]
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	3308      	adds	r3, #8
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d104      	bne.n	8008fd6 <vTaskSwitchContext+0x8a>
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	685a      	ldr	r2, [r3, #4]
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	605a      	str	r2, [r3, #4]
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	4a09      	ldr	r2, [pc, #36]	; (8009004 <vTaskSwitchContext+0xb8>)
 8008fde:	6013      	str	r3, [r2, #0]
 8008fe0:	4a06      	ldr	r2, [pc, #24]	; (8008ffc <vTaskSwitchContext+0xb0>)
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6013      	str	r3, [r2, #0]
}
 8008fe6:	bf00      	nop
 8008fe8:	3714      	adds	r7, #20
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	20000d88 	.word	0x20000d88
 8008ff8:	20000d74 	.word	0x20000d74
 8008ffc:	20000d68 	.word	0x20000d68
 8009000:	20000890 	.word	0x20000890
 8009004:	2000088c 	.word	0x2000088c

08009008 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d10a      	bne.n	800902e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901c:	f383 8811 	msr	BASEPRI, r3
 8009020:	f3bf 8f6f 	isb	sy
 8009024:	f3bf 8f4f 	dsb	sy
 8009028:	60fb      	str	r3, [r7, #12]
}
 800902a:	bf00      	nop
 800902c:	e7fe      	b.n	800902c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800902e:	4b07      	ldr	r3, [pc, #28]	; (800904c <vTaskPlaceOnEventList+0x44>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	3318      	adds	r3, #24
 8009034:	4619      	mov	r1, r3
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f7fe fe87 	bl	8007d4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800903c:	2101      	movs	r1, #1
 800903e:	6838      	ldr	r0, [r7, #0]
 8009040:	f000 fa7c 	bl	800953c <prvAddCurrentTaskToDelayedList>
}
 8009044:	bf00      	nop
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}
 800904c:	2000088c 	.word	0x2000088c

08009050 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009050:	b580      	push	{r7, lr}
 8009052:	b086      	sub	sp, #24
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10a      	bne.n	8009078 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	617b      	str	r3, [r7, #20]
}
 8009074:	bf00      	nop
 8009076:	e7fe      	b.n	8009076 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009078:	4b0a      	ldr	r3, [pc, #40]	; (80090a4 <vTaskPlaceOnEventListRestricted+0x54>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3318      	adds	r3, #24
 800907e:	4619      	mov	r1, r3
 8009080:	68f8      	ldr	r0, [r7, #12]
 8009082:	f7fe fe3e 	bl	8007d02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800908c:	f04f 33ff 	mov.w	r3, #4294967295
 8009090:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009092:	6879      	ldr	r1, [r7, #4]
 8009094:	68b8      	ldr	r0, [r7, #8]
 8009096:	f000 fa51 	bl	800953c <prvAddCurrentTaskToDelayedList>
	}
 800909a:	bf00      	nop
 800909c:	3718      	adds	r7, #24
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	2000088c 	.word	0x2000088c

080090a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b086      	sub	sp, #24
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10a      	bne.n	80090d4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	60fb      	str	r3, [r7, #12]
}
 80090d0:	bf00      	nop
 80090d2:	e7fe      	b.n	80090d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	3318      	adds	r3, #24
 80090d8:	4618      	mov	r0, r3
 80090da:	f7fe fe6f 	bl	8007dbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80090de:	4b1e      	ldr	r3, [pc, #120]	; (8009158 <xTaskRemoveFromEventList+0xb0>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d11d      	bne.n	8009122 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	3304      	adds	r3, #4
 80090ea:	4618      	mov	r0, r3
 80090ec:	f7fe fe66 	bl	8007dbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090f4:	4b19      	ldr	r3, [pc, #100]	; (800915c <xTaskRemoveFromEventList+0xb4>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d903      	bls.n	8009104 <xTaskRemoveFromEventList+0x5c>
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009100:	4a16      	ldr	r2, [pc, #88]	; (800915c <xTaskRemoveFromEventList+0xb4>)
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009108:	4613      	mov	r3, r2
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	4413      	add	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	4a13      	ldr	r2, [pc, #76]	; (8009160 <xTaskRemoveFromEventList+0xb8>)
 8009112:	441a      	add	r2, r3
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	3304      	adds	r3, #4
 8009118:	4619      	mov	r1, r3
 800911a:	4610      	mov	r0, r2
 800911c:	f7fe fdf1 	bl	8007d02 <vListInsertEnd>
 8009120:	e005      	b.n	800912e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	3318      	adds	r3, #24
 8009126:	4619      	mov	r1, r3
 8009128:	480e      	ldr	r0, [pc, #56]	; (8009164 <xTaskRemoveFromEventList+0xbc>)
 800912a:	f7fe fdea 	bl	8007d02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009132:	4b0d      	ldr	r3, [pc, #52]	; (8009168 <xTaskRemoveFromEventList+0xc0>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009138:	429a      	cmp	r2, r3
 800913a:	d905      	bls.n	8009148 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800913c:	2301      	movs	r3, #1
 800913e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009140:	4b0a      	ldr	r3, [pc, #40]	; (800916c <xTaskRemoveFromEventList+0xc4>)
 8009142:	2201      	movs	r2, #1
 8009144:	601a      	str	r2, [r3, #0]
 8009146:	e001      	b.n	800914c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009148:	2300      	movs	r3, #0
 800914a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800914c:	697b      	ldr	r3, [r7, #20]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3718      	adds	r7, #24
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
 8009156:	bf00      	nop
 8009158:	20000d88 	.word	0x20000d88
 800915c:	20000d68 	.word	0x20000d68
 8009160:	20000890 	.word	0x20000890
 8009164:	20000d20 	.word	0x20000d20
 8009168:	2000088c 	.word	0x2000088c
 800916c:	20000d74 	.word	0x20000d74

08009170 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009178:	4b06      	ldr	r3, [pc, #24]	; (8009194 <vTaskInternalSetTimeOutState+0x24>)
 800917a:	681a      	ldr	r2, [r3, #0]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009180:	4b05      	ldr	r3, [pc, #20]	; (8009198 <vTaskInternalSetTimeOutState+0x28>)
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	605a      	str	r2, [r3, #4]
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr
 8009194:	20000d78 	.word	0x20000d78
 8009198:	20000d64 	.word	0x20000d64

0800919c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b088      	sub	sp, #32
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10a      	bne.n	80091c2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	613b      	str	r3, [r7, #16]
}
 80091be:	bf00      	nop
 80091c0:	e7fe      	b.n	80091c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d10a      	bne.n	80091de <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80091c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091cc:	f383 8811 	msr	BASEPRI, r3
 80091d0:	f3bf 8f6f 	isb	sy
 80091d4:	f3bf 8f4f 	dsb	sy
 80091d8:	60fb      	str	r3, [r7, #12]
}
 80091da:	bf00      	nop
 80091dc:	e7fe      	b.n	80091dc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80091de:	f000 fe79 	bl	8009ed4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80091e2:	4b1d      	ldr	r3, [pc, #116]	; (8009258 <xTaskCheckForTimeOut+0xbc>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	69ba      	ldr	r2, [r7, #24]
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fa:	d102      	bne.n	8009202 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80091fc:	2300      	movs	r3, #0
 80091fe:	61fb      	str	r3, [r7, #28]
 8009200:	e023      	b.n	800924a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	4b15      	ldr	r3, [pc, #84]	; (800925c <xTaskCheckForTimeOut+0xc0>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	429a      	cmp	r2, r3
 800920c:	d007      	beq.n	800921e <xTaskCheckForTimeOut+0x82>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	69ba      	ldr	r2, [r7, #24]
 8009214:	429a      	cmp	r2, r3
 8009216:	d302      	bcc.n	800921e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009218:	2301      	movs	r3, #1
 800921a:	61fb      	str	r3, [r7, #28]
 800921c:	e015      	b.n	800924a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	697a      	ldr	r2, [r7, #20]
 8009224:	429a      	cmp	r2, r3
 8009226:	d20b      	bcs.n	8009240 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	1ad2      	subs	r2, r2, r3
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009234:	6878      	ldr	r0, [r7, #4]
 8009236:	f7ff ff9b 	bl	8009170 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800923a:	2300      	movs	r3, #0
 800923c:	61fb      	str	r3, [r7, #28]
 800923e:	e004      	b.n	800924a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	2200      	movs	r2, #0
 8009244:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009246:	2301      	movs	r3, #1
 8009248:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800924a:	f000 fe73 	bl	8009f34 <vPortExitCritical>

	return xReturn;
 800924e:	69fb      	ldr	r3, [r7, #28]
}
 8009250:	4618      	mov	r0, r3
 8009252:	3720      	adds	r7, #32
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}
 8009258:	20000d64 	.word	0x20000d64
 800925c:	20000d78 	.word	0x20000d78

08009260 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009260:	b480      	push	{r7}
 8009262:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009264:	4b03      	ldr	r3, [pc, #12]	; (8009274 <vTaskMissedYield+0x14>)
 8009266:	2201      	movs	r2, #1
 8009268:	601a      	str	r2, [r3, #0]
}
 800926a:	bf00      	nop
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr
 8009274:	20000d74 	.word	0x20000d74

08009278 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009280:	f000 f852 	bl	8009328 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009284:	4b06      	ldr	r3, [pc, #24]	; (80092a0 <prvIdleTask+0x28>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2b01      	cmp	r3, #1
 800928a:	d9f9      	bls.n	8009280 <prvIdleTask+0x8>
			{
				taskYIELD();
 800928c:	4b05      	ldr	r3, [pc, #20]	; (80092a4 <prvIdleTask+0x2c>)
 800928e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009292:	601a      	str	r2, [r3, #0]
 8009294:	f3bf 8f4f 	dsb	sy
 8009298:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800929c:	e7f0      	b.n	8009280 <prvIdleTask+0x8>
 800929e:	bf00      	nop
 80092a0:	20000890 	.word	0x20000890
 80092a4:	e000ed04 	.word	0xe000ed04

080092a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092ae:	2300      	movs	r3, #0
 80092b0:	607b      	str	r3, [r7, #4]
 80092b2:	e00c      	b.n	80092ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	4613      	mov	r3, r2
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	4413      	add	r3, r2
 80092bc:	009b      	lsls	r3, r3, #2
 80092be:	4a12      	ldr	r2, [pc, #72]	; (8009308 <prvInitialiseTaskLists+0x60>)
 80092c0:	4413      	add	r3, r2
 80092c2:	4618      	mov	r0, r3
 80092c4:	f7fe fcf0 	bl	8007ca8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	3301      	adds	r3, #1
 80092cc:	607b      	str	r3, [r7, #4]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2b37      	cmp	r3, #55	; 0x37
 80092d2:	d9ef      	bls.n	80092b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80092d4:	480d      	ldr	r0, [pc, #52]	; (800930c <prvInitialiseTaskLists+0x64>)
 80092d6:	f7fe fce7 	bl	8007ca8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80092da:	480d      	ldr	r0, [pc, #52]	; (8009310 <prvInitialiseTaskLists+0x68>)
 80092dc:	f7fe fce4 	bl	8007ca8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80092e0:	480c      	ldr	r0, [pc, #48]	; (8009314 <prvInitialiseTaskLists+0x6c>)
 80092e2:	f7fe fce1 	bl	8007ca8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80092e6:	480c      	ldr	r0, [pc, #48]	; (8009318 <prvInitialiseTaskLists+0x70>)
 80092e8:	f7fe fcde 	bl	8007ca8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80092ec:	480b      	ldr	r0, [pc, #44]	; (800931c <prvInitialiseTaskLists+0x74>)
 80092ee:	f7fe fcdb 	bl	8007ca8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80092f2:	4b0b      	ldr	r3, [pc, #44]	; (8009320 <prvInitialiseTaskLists+0x78>)
 80092f4:	4a05      	ldr	r2, [pc, #20]	; (800930c <prvInitialiseTaskLists+0x64>)
 80092f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80092f8:	4b0a      	ldr	r3, [pc, #40]	; (8009324 <prvInitialiseTaskLists+0x7c>)
 80092fa:	4a05      	ldr	r2, [pc, #20]	; (8009310 <prvInitialiseTaskLists+0x68>)
 80092fc:	601a      	str	r2, [r3, #0]
}
 80092fe:	bf00      	nop
 8009300:	3708      	adds	r7, #8
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	20000890 	.word	0x20000890
 800930c:	20000cf0 	.word	0x20000cf0
 8009310:	20000d04 	.word	0x20000d04
 8009314:	20000d20 	.word	0x20000d20
 8009318:	20000d34 	.word	0x20000d34
 800931c:	20000d4c 	.word	0x20000d4c
 8009320:	20000d18 	.word	0x20000d18
 8009324:	20000d1c 	.word	0x20000d1c

08009328 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b082      	sub	sp, #8
 800932c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800932e:	e019      	b.n	8009364 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009330:	f000 fdd0 	bl	8009ed4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009334:	4b10      	ldr	r3, [pc, #64]	; (8009378 <prvCheckTasksWaitingTermination+0x50>)
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	3304      	adds	r3, #4
 8009340:	4618      	mov	r0, r3
 8009342:	f7fe fd3b 	bl	8007dbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009346:	4b0d      	ldr	r3, [pc, #52]	; (800937c <prvCheckTasksWaitingTermination+0x54>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3b01      	subs	r3, #1
 800934c:	4a0b      	ldr	r2, [pc, #44]	; (800937c <prvCheckTasksWaitingTermination+0x54>)
 800934e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009350:	4b0b      	ldr	r3, [pc, #44]	; (8009380 <prvCheckTasksWaitingTermination+0x58>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3b01      	subs	r3, #1
 8009356:	4a0a      	ldr	r2, [pc, #40]	; (8009380 <prvCheckTasksWaitingTermination+0x58>)
 8009358:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800935a:	f000 fdeb 	bl	8009f34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 f810 	bl	8009384 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009364:	4b06      	ldr	r3, [pc, #24]	; (8009380 <prvCheckTasksWaitingTermination+0x58>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d1e1      	bne.n	8009330 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800936c:	bf00      	nop
 800936e:	bf00      	nop
 8009370:	3708      	adds	r7, #8
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
 8009376:	bf00      	nop
 8009378:	20000d34 	.word	0x20000d34
 800937c:	20000d60 	.word	0x20000d60
 8009380:	20000d48 	.word	0x20000d48

08009384 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009384:	b580      	push	{r7, lr}
 8009386:	b084      	sub	sp, #16
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009392:	2b00      	cmp	r3, #0
 8009394:	d108      	bne.n	80093a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800939a:	4618      	mov	r0, r3
 800939c:	f000 ff88 	bl	800a2b0 <vPortFree>
				vPortFree( pxTCB );
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 ff85 	bl	800a2b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80093a6:	e018      	b.n	80093da <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d103      	bne.n	80093ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 ff7c 	bl	800a2b0 <vPortFree>
	}
 80093b8:	e00f      	b.n	80093da <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d00a      	beq.n	80093da <prvDeleteTCB+0x56>
	__asm volatile
 80093c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c8:	f383 8811 	msr	BASEPRI, r3
 80093cc:	f3bf 8f6f 	isb	sy
 80093d0:	f3bf 8f4f 	dsb	sy
 80093d4:	60fb      	str	r3, [r7, #12]
}
 80093d6:	bf00      	nop
 80093d8:	e7fe      	b.n	80093d8 <prvDeleteTCB+0x54>
	}
 80093da:	bf00      	nop
 80093dc:	3710      	adds	r7, #16
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
	...

080093e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80093e4:	b480      	push	{r7}
 80093e6:	b083      	sub	sp, #12
 80093e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093ea:	4b0c      	ldr	r3, [pc, #48]	; (800941c <prvResetNextTaskUnblockTime+0x38>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d104      	bne.n	80093fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093f4:	4b0a      	ldr	r3, [pc, #40]	; (8009420 <prvResetNextTaskUnblockTime+0x3c>)
 80093f6:	f04f 32ff 	mov.w	r2, #4294967295
 80093fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80093fc:	e008      	b.n	8009410 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093fe:	4b07      	ldr	r3, [pc, #28]	; (800941c <prvResetNextTaskUnblockTime+0x38>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	4a04      	ldr	r2, [pc, #16]	; (8009420 <prvResetNextTaskUnblockTime+0x3c>)
 800940e:	6013      	str	r3, [r2, #0]
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr
 800941c:	20000d18 	.word	0x20000d18
 8009420:	20000d80 	.word	0x20000d80

08009424 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800942a:	4b0b      	ldr	r3, [pc, #44]	; (8009458 <xTaskGetSchedulerState+0x34>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d102      	bne.n	8009438 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009432:	2301      	movs	r3, #1
 8009434:	607b      	str	r3, [r7, #4]
 8009436:	e008      	b.n	800944a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009438:	4b08      	ldr	r3, [pc, #32]	; (800945c <xTaskGetSchedulerState+0x38>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d102      	bne.n	8009446 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009440:	2302      	movs	r3, #2
 8009442:	607b      	str	r3, [r7, #4]
 8009444:	e001      	b.n	800944a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009446:	2300      	movs	r3, #0
 8009448:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800944a:	687b      	ldr	r3, [r7, #4]
	}
 800944c:	4618      	mov	r0, r3
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	20000d6c 	.word	0x20000d6c
 800945c:	20000d88 	.word	0x20000d88

08009460 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800946c:	2300      	movs	r3, #0
 800946e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d056      	beq.n	8009524 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009476:	4b2e      	ldr	r3, [pc, #184]	; (8009530 <xTaskPriorityDisinherit+0xd0>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	693a      	ldr	r2, [r7, #16]
 800947c:	429a      	cmp	r2, r3
 800947e:	d00a      	beq.n	8009496 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009484:	f383 8811 	msr	BASEPRI, r3
 8009488:	f3bf 8f6f 	isb	sy
 800948c:	f3bf 8f4f 	dsb	sy
 8009490:	60fb      	str	r3, [r7, #12]
}
 8009492:	bf00      	nop
 8009494:	e7fe      	b.n	8009494 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800949a:	2b00      	cmp	r3, #0
 800949c:	d10a      	bne.n	80094b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800949e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a2:	f383 8811 	msr	BASEPRI, r3
 80094a6:	f3bf 8f6f 	isb	sy
 80094aa:	f3bf 8f4f 	dsb	sy
 80094ae:	60bb      	str	r3, [r7, #8]
}
 80094b0:	bf00      	nop
 80094b2:	e7fe      	b.n	80094b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094b8:	1e5a      	subs	r2, r3, #1
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d02c      	beq.n	8009524 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d128      	bne.n	8009524 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	3304      	adds	r3, #4
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fe fc70 	bl	8007dbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80094e0:	693b      	ldr	r3, [r7, #16]
 80094e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f4:	4b0f      	ldr	r3, [pc, #60]	; (8009534 <xTaskPriorityDisinherit+0xd4>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d903      	bls.n	8009504 <xTaskPriorityDisinherit+0xa4>
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009500:	4a0c      	ldr	r2, [pc, #48]	; (8009534 <xTaskPriorityDisinherit+0xd4>)
 8009502:	6013      	str	r3, [r2, #0]
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009508:	4613      	mov	r3, r2
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	4413      	add	r3, r2
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4a09      	ldr	r2, [pc, #36]	; (8009538 <xTaskPriorityDisinherit+0xd8>)
 8009512:	441a      	add	r2, r3
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	3304      	adds	r3, #4
 8009518:	4619      	mov	r1, r3
 800951a:	4610      	mov	r0, r2
 800951c:	f7fe fbf1 	bl	8007d02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009520:	2301      	movs	r3, #1
 8009522:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009524:	697b      	ldr	r3, [r7, #20]
	}
 8009526:	4618      	mov	r0, r3
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	2000088c 	.word	0x2000088c
 8009534:	20000d68 	.word	0x20000d68
 8009538:	20000890 	.word	0x20000890

0800953c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
 8009544:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009546:	4b21      	ldr	r3, [pc, #132]	; (80095cc <prvAddCurrentTaskToDelayedList+0x90>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800954c:	4b20      	ldr	r3, [pc, #128]	; (80095d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3304      	adds	r3, #4
 8009552:	4618      	mov	r0, r3
 8009554:	f7fe fc32 	bl	8007dbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800955e:	d10a      	bne.n	8009576 <prvAddCurrentTaskToDelayedList+0x3a>
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d007      	beq.n	8009576 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009566:	4b1a      	ldr	r3, [pc, #104]	; (80095d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	3304      	adds	r3, #4
 800956c:	4619      	mov	r1, r3
 800956e:	4819      	ldr	r0, [pc, #100]	; (80095d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8009570:	f7fe fbc7 	bl	8007d02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009574:	e026      	b.n	80095c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	4413      	add	r3, r2
 800957c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800957e:	4b14      	ldr	r3, [pc, #80]	; (80095d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	429a      	cmp	r2, r3
 800958c:	d209      	bcs.n	80095a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800958e:	4b12      	ldr	r3, [pc, #72]	; (80095d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	4b0f      	ldr	r3, [pc, #60]	; (80095d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	3304      	adds	r3, #4
 8009598:	4619      	mov	r1, r3
 800959a:	4610      	mov	r0, r2
 800959c:	f7fe fbd5 	bl	8007d4a <vListInsert>
}
 80095a0:	e010      	b.n	80095c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095a2:	4b0e      	ldr	r3, [pc, #56]	; (80095dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	4b0a      	ldr	r3, [pc, #40]	; (80095d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	3304      	adds	r3, #4
 80095ac:	4619      	mov	r1, r3
 80095ae:	4610      	mov	r0, r2
 80095b0:	f7fe fbcb 	bl	8007d4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80095b4:	4b0a      	ldr	r3, [pc, #40]	; (80095e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	68ba      	ldr	r2, [r7, #8]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d202      	bcs.n	80095c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80095be:	4a08      	ldr	r2, [pc, #32]	; (80095e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	6013      	str	r3, [r2, #0]
}
 80095c4:	bf00      	nop
 80095c6:	3710      	adds	r7, #16
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}
 80095cc:	20000d64 	.word	0x20000d64
 80095d0:	2000088c 	.word	0x2000088c
 80095d4:	20000d4c 	.word	0x20000d4c
 80095d8:	20000d1c 	.word	0x20000d1c
 80095dc:	20000d18 	.word	0x20000d18
 80095e0:	20000d80 	.word	0x20000d80

080095e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b08a      	sub	sp, #40	; 0x28
 80095e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80095ea:	2300      	movs	r3, #0
 80095ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80095ee:	f000 fb07 	bl	8009c00 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80095f2:	4b1c      	ldr	r3, [pc, #112]	; (8009664 <xTimerCreateTimerTask+0x80>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d021      	beq.n	800963e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80095fa:	2300      	movs	r3, #0
 80095fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80095fe:	2300      	movs	r3, #0
 8009600:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009602:	1d3a      	adds	r2, r7, #4
 8009604:	f107 0108 	add.w	r1, r7, #8
 8009608:	f107 030c 	add.w	r3, r7, #12
 800960c:	4618      	mov	r0, r3
 800960e:	f7fe fb31 	bl	8007c74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009612:	6879      	ldr	r1, [r7, #4]
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	9202      	str	r2, [sp, #8]
 800961a:	9301      	str	r3, [sp, #4]
 800961c:	2302      	movs	r3, #2
 800961e:	9300      	str	r3, [sp, #0]
 8009620:	2300      	movs	r3, #0
 8009622:	460a      	mov	r2, r1
 8009624:	4910      	ldr	r1, [pc, #64]	; (8009668 <xTimerCreateTimerTask+0x84>)
 8009626:	4811      	ldr	r0, [pc, #68]	; (800966c <xTimerCreateTimerTask+0x88>)
 8009628:	f7ff f8de 	bl	80087e8 <xTaskCreateStatic>
 800962c:	4603      	mov	r3, r0
 800962e:	4a10      	ldr	r2, [pc, #64]	; (8009670 <xTimerCreateTimerTask+0x8c>)
 8009630:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009632:	4b0f      	ldr	r3, [pc, #60]	; (8009670 <xTimerCreateTimerTask+0x8c>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d001      	beq.n	800963e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800963a:	2301      	movs	r3, #1
 800963c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d10a      	bne.n	800965a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009648:	f383 8811 	msr	BASEPRI, r3
 800964c:	f3bf 8f6f 	isb	sy
 8009650:	f3bf 8f4f 	dsb	sy
 8009654:	613b      	str	r3, [r7, #16]
}
 8009656:	bf00      	nop
 8009658:	e7fe      	b.n	8009658 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800965a:	697b      	ldr	r3, [r7, #20]
}
 800965c:	4618      	mov	r0, r3
 800965e:	3718      	adds	r7, #24
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	20000dbc 	.word	0x20000dbc
 8009668:	0800b2b0 	.word	0x0800b2b0
 800966c:	080097a9 	.word	0x080097a9
 8009670:	20000dc0 	.word	0x20000dc0

08009674 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b08a      	sub	sp, #40	; 0x28
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
 8009680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009682:	2300      	movs	r3, #0
 8009684:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10a      	bne.n	80096a2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800968c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009690:	f383 8811 	msr	BASEPRI, r3
 8009694:	f3bf 8f6f 	isb	sy
 8009698:	f3bf 8f4f 	dsb	sy
 800969c:	623b      	str	r3, [r7, #32]
}
 800969e:	bf00      	nop
 80096a0:	e7fe      	b.n	80096a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80096a2:	4b1a      	ldr	r3, [pc, #104]	; (800970c <xTimerGenericCommand+0x98>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d02a      	beq.n	8009700 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	2b05      	cmp	r3, #5
 80096ba:	dc18      	bgt.n	80096ee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80096bc:	f7ff feb2 	bl	8009424 <xTaskGetSchedulerState>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b02      	cmp	r3, #2
 80096c4:	d109      	bne.n	80096da <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80096c6:	4b11      	ldr	r3, [pc, #68]	; (800970c <xTimerGenericCommand+0x98>)
 80096c8:	6818      	ldr	r0, [r3, #0]
 80096ca:	f107 0110 	add.w	r1, r7, #16
 80096ce:	2300      	movs	r3, #0
 80096d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096d2:	f7fe fca1 	bl	8008018 <xQueueGenericSend>
 80096d6:	6278      	str	r0, [r7, #36]	; 0x24
 80096d8:	e012      	b.n	8009700 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80096da:	4b0c      	ldr	r3, [pc, #48]	; (800970c <xTimerGenericCommand+0x98>)
 80096dc:	6818      	ldr	r0, [r3, #0]
 80096de:	f107 0110 	add.w	r1, r7, #16
 80096e2:	2300      	movs	r3, #0
 80096e4:	2200      	movs	r2, #0
 80096e6:	f7fe fc97 	bl	8008018 <xQueueGenericSend>
 80096ea:	6278      	str	r0, [r7, #36]	; 0x24
 80096ec:	e008      	b.n	8009700 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80096ee:	4b07      	ldr	r3, [pc, #28]	; (800970c <xTimerGenericCommand+0x98>)
 80096f0:	6818      	ldr	r0, [r3, #0]
 80096f2:	f107 0110 	add.w	r1, r7, #16
 80096f6:	2300      	movs	r3, #0
 80096f8:	683a      	ldr	r2, [r7, #0]
 80096fa:	f7fe fd8b 	bl	8008214 <xQueueGenericSendFromISR>
 80096fe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009702:	4618      	mov	r0, r3
 8009704:	3728      	adds	r7, #40	; 0x28
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	20000dbc 	.word	0x20000dbc

08009710 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b088      	sub	sp, #32
 8009714:	af02      	add	r7, sp, #8
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800971a:	4b22      	ldr	r3, [pc, #136]	; (80097a4 <prvProcessExpiredTimer+0x94>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	68db      	ldr	r3, [r3, #12]
 8009722:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	3304      	adds	r3, #4
 8009728:	4618      	mov	r0, r3
 800972a:	f7fe fb47 	bl	8007dbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009734:	f003 0304 	and.w	r3, r3, #4
 8009738:	2b00      	cmp	r3, #0
 800973a:	d022      	beq.n	8009782 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	699a      	ldr	r2, [r3, #24]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	18d1      	adds	r1, r2, r3
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	683a      	ldr	r2, [r7, #0]
 8009748:	6978      	ldr	r0, [r7, #20]
 800974a:	f000 f8d1 	bl	80098f0 <prvInsertTimerInActiveList>
 800974e:	4603      	mov	r3, r0
 8009750:	2b00      	cmp	r3, #0
 8009752:	d01f      	beq.n	8009794 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009754:	2300      	movs	r3, #0
 8009756:	9300      	str	r3, [sp, #0]
 8009758:	2300      	movs	r3, #0
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	2100      	movs	r1, #0
 800975e:	6978      	ldr	r0, [r7, #20]
 8009760:	f7ff ff88 	bl	8009674 <xTimerGenericCommand>
 8009764:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d113      	bne.n	8009794 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800976c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009770:	f383 8811 	msr	BASEPRI, r3
 8009774:	f3bf 8f6f 	isb	sy
 8009778:	f3bf 8f4f 	dsb	sy
 800977c:	60fb      	str	r3, [r7, #12]
}
 800977e:	bf00      	nop
 8009780:	e7fe      	b.n	8009780 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009788:	f023 0301 	bic.w	r3, r3, #1
 800978c:	b2da      	uxtb	r2, r3
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	6a1b      	ldr	r3, [r3, #32]
 8009798:	6978      	ldr	r0, [r7, #20]
 800979a:	4798      	blx	r3
}
 800979c:	bf00      	nop
 800979e:	3718      	adds	r7, #24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	20000db4 	.word	0x20000db4

080097a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80097b0:	f107 0308 	add.w	r3, r7, #8
 80097b4:	4618      	mov	r0, r3
 80097b6:	f000 f857 	bl	8009868 <prvGetNextExpireTime>
 80097ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	4619      	mov	r1, r3
 80097c0:	68f8      	ldr	r0, [r7, #12]
 80097c2:	f000 f803 	bl	80097cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80097c6:	f000 f8d5 	bl	8009974 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80097ca:	e7f1      	b.n	80097b0 <prvTimerTask+0x8>

080097cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80097d6:	f7ff fa43 	bl	8008c60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80097da:	f107 0308 	add.w	r3, r7, #8
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 f866 	bl	80098b0 <prvSampleTimeNow>
 80097e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d130      	bne.n	800984e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d10a      	bne.n	8009808 <prvProcessTimerOrBlockTask+0x3c>
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d806      	bhi.n	8009808 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80097fa:	f7ff fa3f 	bl	8008c7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80097fe:	68f9      	ldr	r1, [r7, #12]
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f7ff ff85 	bl	8009710 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009806:	e024      	b.n	8009852 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d008      	beq.n	8009820 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800980e:	4b13      	ldr	r3, [pc, #76]	; (800985c <prvProcessTimerOrBlockTask+0x90>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d101      	bne.n	800981c <prvProcessTimerOrBlockTask+0x50>
 8009818:	2301      	movs	r3, #1
 800981a:	e000      	b.n	800981e <prvProcessTimerOrBlockTask+0x52>
 800981c:	2300      	movs	r3, #0
 800981e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009820:	4b0f      	ldr	r3, [pc, #60]	; (8009860 <prvProcessTimerOrBlockTask+0x94>)
 8009822:	6818      	ldr	r0, [r3, #0]
 8009824:	687a      	ldr	r2, [r7, #4]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	1ad3      	subs	r3, r2, r3
 800982a:	683a      	ldr	r2, [r7, #0]
 800982c:	4619      	mov	r1, r3
 800982e:	f7fe ffa7 	bl	8008780 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009832:	f7ff fa23 	bl	8008c7c <xTaskResumeAll>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d10a      	bne.n	8009852 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800983c:	4b09      	ldr	r3, [pc, #36]	; (8009864 <prvProcessTimerOrBlockTask+0x98>)
 800983e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009842:	601a      	str	r2, [r3, #0]
 8009844:	f3bf 8f4f 	dsb	sy
 8009848:	f3bf 8f6f 	isb	sy
}
 800984c:	e001      	b.n	8009852 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800984e:	f7ff fa15 	bl	8008c7c <xTaskResumeAll>
}
 8009852:	bf00      	nop
 8009854:	3710      	adds	r7, #16
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	20000db8 	.word	0x20000db8
 8009860:	20000dbc 	.word	0x20000dbc
 8009864:	e000ed04 	.word	0xe000ed04

08009868 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009868:	b480      	push	{r7}
 800986a:	b085      	sub	sp, #20
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009870:	4b0e      	ldr	r3, [pc, #56]	; (80098ac <prvGetNextExpireTime+0x44>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d101      	bne.n	800987e <prvGetNextExpireTime+0x16>
 800987a:	2201      	movs	r2, #1
 800987c:	e000      	b.n	8009880 <prvGetNextExpireTime+0x18>
 800987e:	2200      	movs	r2, #0
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d105      	bne.n	8009898 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800988c:	4b07      	ldr	r3, [pc, #28]	; (80098ac <prvGetNextExpireTime+0x44>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	68db      	ldr	r3, [r3, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	60fb      	str	r3, [r7, #12]
 8009896:	e001      	b.n	800989c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009898:	2300      	movs	r3, #0
 800989a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800989c:	68fb      	ldr	r3, [r7, #12]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	3714      	adds	r7, #20
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop
 80098ac:	20000db4 	.word	0x20000db4

080098b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b084      	sub	sp, #16
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80098b8:	f7ff fa7e 	bl	8008db8 <xTaskGetTickCount>
 80098bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80098be:	4b0b      	ldr	r3, [pc, #44]	; (80098ec <prvSampleTimeNow+0x3c>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	68fa      	ldr	r2, [r7, #12]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d205      	bcs.n	80098d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80098c8:	f000 f936 	bl	8009b38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2201      	movs	r2, #1
 80098d0:	601a      	str	r2, [r3, #0]
 80098d2:	e002      	b.n	80098da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80098da:	4a04      	ldr	r2, [pc, #16]	; (80098ec <prvSampleTimeNow+0x3c>)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80098e0:	68fb      	ldr	r3, [r7, #12]
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3710      	adds	r7, #16
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
 80098ea:	bf00      	nop
 80098ec:	20000dc4 	.word	0x20000dc4

080098f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b086      	sub	sp, #24
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	60b9      	str	r1, [r7, #8]
 80098fa:	607a      	str	r2, [r7, #4]
 80098fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80098fe:	2300      	movs	r3, #0
 8009900:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	68ba      	ldr	r2, [r7, #8]
 8009906:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	68fa      	ldr	r2, [r7, #12]
 800990c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800990e:	68ba      	ldr	r2, [r7, #8]
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	429a      	cmp	r2, r3
 8009914:	d812      	bhi.n	800993c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	1ad2      	subs	r2, r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	699b      	ldr	r3, [r3, #24]
 8009920:	429a      	cmp	r2, r3
 8009922:	d302      	bcc.n	800992a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009924:	2301      	movs	r3, #1
 8009926:	617b      	str	r3, [r7, #20]
 8009928:	e01b      	b.n	8009962 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800992a:	4b10      	ldr	r3, [pc, #64]	; (800996c <prvInsertTimerInActiveList+0x7c>)
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	3304      	adds	r3, #4
 8009932:	4619      	mov	r1, r3
 8009934:	4610      	mov	r0, r2
 8009936:	f7fe fa08 	bl	8007d4a <vListInsert>
 800993a:	e012      	b.n	8009962 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	429a      	cmp	r2, r3
 8009942:	d206      	bcs.n	8009952 <prvInsertTimerInActiveList+0x62>
 8009944:	68ba      	ldr	r2, [r7, #8]
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	429a      	cmp	r2, r3
 800994a:	d302      	bcc.n	8009952 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800994c:	2301      	movs	r3, #1
 800994e:	617b      	str	r3, [r7, #20]
 8009950:	e007      	b.n	8009962 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009952:	4b07      	ldr	r3, [pc, #28]	; (8009970 <prvInsertTimerInActiveList+0x80>)
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	3304      	adds	r3, #4
 800995a:	4619      	mov	r1, r3
 800995c:	4610      	mov	r0, r2
 800995e:	f7fe f9f4 	bl	8007d4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009962:	697b      	ldr	r3, [r7, #20]
}
 8009964:	4618      	mov	r0, r3
 8009966:	3718      	adds	r7, #24
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}
 800996c:	20000db8 	.word	0x20000db8
 8009970:	20000db4 	.word	0x20000db4

08009974 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b08e      	sub	sp, #56	; 0x38
 8009978:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800997a:	e0ca      	b.n	8009b12 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2b00      	cmp	r3, #0
 8009980:	da18      	bge.n	80099b4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009982:	1d3b      	adds	r3, r7, #4
 8009984:	3304      	adds	r3, #4
 8009986:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10a      	bne.n	80099a4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800998e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009992:	f383 8811 	msr	BASEPRI, r3
 8009996:	f3bf 8f6f 	isb	sy
 800999a:	f3bf 8f4f 	dsb	sy
 800999e:	61fb      	str	r3, [r7, #28]
}
 80099a0:	bf00      	nop
 80099a2:	e7fe      	b.n	80099a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80099a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099aa:	6850      	ldr	r0, [r2, #4]
 80099ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099ae:	6892      	ldr	r2, [r2, #8]
 80099b0:	4611      	mov	r1, r2
 80099b2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	f2c0 80aa 	blt.w	8009b10 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80099c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c2:	695b      	ldr	r3, [r3, #20]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d004      	beq.n	80099d2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ca:	3304      	adds	r3, #4
 80099cc:	4618      	mov	r0, r3
 80099ce:	f7fe f9f5 	bl	8007dbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80099d2:	463b      	mov	r3, r7
 80099d4:	4618      	mov	r0, r3
 80099d6:	f7ff ff6b 	bl	80098b0 <prvSampleTimeNow>
 80099da:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2b09      	cmp	r3, #9
 80099e0:	f200 8097 	bhi.w	8009b12 <prvProcessReceivedCommands+0x19e>
 80099e4:	a201      	add	r2, pc, #4	; (adr r2, 80099ec <prvProcessReceivedCommands+0x78>)
 80099e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ea:	bf00      	nop
 80099ec:	08009a15 	.word	0x08009a15
 80099f0:	08009a15 	.word	0x08009a15
 80099f4:	08009a15 	.word	0x08009a15
 80099f8:	08009a89 	.word	0x08009a89
 80099fc:	08009a9d 	.word	0x08009a9d
 8009a00:	08009ae7 	.word	0x08009ae7
 8009a04:	08009a15 	.word	0x08009a15
 8009a08:	08009a15 	.word	0x08009a15
 8009a0c:	08009a89 	.word	0x08009a89
 8009a10:	08009a9d 	.word	0x08009a9d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a1a:	f043 0301 	orr.w	r3, r3, #1
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2a:	699b      	ldr	r3, [r3, #24]
 8009a2c:	18d1      	adds	r1, r2, r3
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a34:	f7ff ff5c 	bl	80098f0 <prvInsertTimerInActiveList>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d069      	beq.n	8009b12 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a44:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a4c:	f003 0304 	and.w	r3, r3, #4
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d05e      	beq.n	8009b12 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009a54:	68ba      	ldr	r2, [r7, #8]
 8009a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a58:	699b      	ldr	r3, [r3, #24]
 8009a5a:	441a      	add	r2, r3
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	2300      	movs	r3, #0
 8009a62:	2100      	movs	r1, #0
 8009a64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a66:	f7ff fe05 	bl	8009674 <xTimerGenericCommand>
 8009a6a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009a6c:	6a3b      	ldr	r3, [r7, #32]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d14f      	bne.n	8009b12 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a76:	f383 8811 	msr	BASEPRI, r3
 8009a7a:	f3bf 8f6f 	isb	sy
 8009a7e:	f3bf 8f4f 	dsb	sy
 8009a82:	61bb      	str	r3, [r7, #24]
}
 8009a84:	bf00      	nop
 8009a86:	e7fe      	b.n	8009a86 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a8e:	f023 0301 	bic.w	r3, r3, #1
 8009a92:	b2da      	uxtb	r2, r3
 8009a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009a9a:	e03a      	b.n	8009b12 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009aa2:	f043 0301 	orr.w	r3, r3, #1
 8009aa6:	b2da      	uxtb	r2, r3
 8009aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009aae:	68ba      	ldr	r2, [r7, #8]
 8009ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab6:	699b      	ldr	r3, [r3, #24]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d10a      	bne.n	8009ad2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac0:	f383 8811 	msr	BASEPRI, r3
 8009ac4:	f3bf 8f6f 	isb	sy
 8009ac8:	f3bf 8f4f 	dsb	sy
 8009acc:	617b      	str	r3, [r7, #20]
}
 8009ace:	bf00      	nop
 8009ad0:	e7fe      	b.n	8009ad0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad4:	699a      	ldr	r2, [r3, #24]
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad8:	18d1      	adds	r1, r2, r3
 8009ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009adc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ade:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ae0:	f7ff ff06 	bl	80098f0 <prvInsertTimerInActiveList>
					break;
 8009ae4:	e015      	b.n	8009b12 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009ae6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ae8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009aec:	f003 0302 	and.w	r3, r3, #2
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d103      	bne.n	8009afc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009af4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009af6:	f000 fbdb 	bl	800a2b0 <vPortFree>
 8009afa:	e00a      	b.n	8009b12 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b02:	f023 0301 	bic.w	r3, r3, #1
 8009b06:	b2da      	uxtb	r2, r3
 8009b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009b0e:	e000      	b.n	8009b12 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009b10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b12:	4b08      	ldr	r3, [pc, #32]	; (8009b34 <prvProcessReceivedCommands+0x1c0>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	1d39      	adds	r1, r7, #4
 8009b18:	2200      	movs	r2, #0
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f7fe fc16 	bl	800834c <xQueueReceive>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	f47f af2a 	bne.w	800997c <prvProcessReceivedCommands+0x8>
	}
}
 8009b28:	bf00      	nop
 8009b2a:	bf00      	nop
 8009b2c:	3730      	adds	r7, #48	; 0x30
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
 8009b32:	bf00      	nop
 8009b34:	20000dbc 	.word	0x20000dbc

08009b38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b088      	sub	sp, #32
 8009b3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b3e:	e048      	b.n	8009bd2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009b40:	4b2d      	ldr	r3, [pc, #180]	; (8009bf8 <prvSwitchTimerLists+0xc0>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b4a:	4b2b      	ldr	r3, [pc, #172]	; (8009bf8 <prvSwitchTimerLists+0xc0>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	68db      	ldr	r3, [r3, #12]
 8009b50:	68db      	ldr	r3, [r3, #12]
 8009b52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	3304      	adds	r3, #4
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f7fe f92f 	bl	8007dbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	6a1b      	ldr	r3, [r3, #32]
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b6c:	f003 0304 	and.w	r3, r3, #4
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d02e      	beq.n	8009bd2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	699b      	ldr	r3, [r3, #24]
 8009b78:	693a      	ldr	r2, [r7, #16]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009b7e:	68ba      	ldr	r2, [r7, #8]
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d90e      	bls.n	8009ba4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	68ba      	ldr	r2, [r7, #8]
 8009b8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	68fa      	ldr	r2, [r7, #12]
 8009b90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b92:	4b19      	ldr	r3, [pc, #100]	; (8009bf8 <prvSwitchTimerLists+0xc0>)
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	3304      	adds	r3, #4
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	4610      	mov	r0, r2
 8009b9e:	f7fe f8d4 	bl	8007d4a <vListInsert>
 8009ba2:	e016      	b.n	8009bd2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	2300      	movs	r3, #0
 8009baa:	693a      	ldr	r2, [r7, #16]
 8009bac:	2100      	movs	r1, #0
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f7ff fd60 	bl	8009674 <xTimerGenericCommand>
 8009bb4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d10a      	bne.n	8009bd2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc0:	f383 8811 	msr	BASEPRI, r3
 8009bc4:	f3bf 8f6f 	isb	sy
 8009bc8:	f3bf 8f4f 	dsb	sy
 8009bcc:	603b      	str	r3, [r7, #0]
}
 8009bce:	bf00      	nop
 8009bd0:	e7fe      	b.n	8009bd0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bd2:	4b09      	ldr	r3, [pc, #36]	; (8009bf8 <prvSwitchTimerLists+0xc0>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d1b1      	bne.n	8009b40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009bdc:	4b06      	ldr	r3, [pc, #24]	; (8009bf8 <prvSwitchTimerLists+0xc0>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009be2:	4b06      	ldr	r3, [pc, #24]	; (8009bfc <prvSwitchTimerLists+0xc4>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a04      	ldr	r2, [pc, #16]	; (8009bf8 <prvSwitchTimerLists+0xc0>)
 8009be8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009bea:	4a04      	ldr	r2, [pc, #16]	; (8009bfc <prvSwitchTimerLists+0xc4>)
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	6013      	str	r3, [r2, #0]
}
 8009bf0:	bf00      	nop
 8009bf2:	3718      	adds	r7, #24
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}
 8009bf8:	20000db4 	.word	0x20000db4
 8009bfc:	20000db8 	.word	0x20000db8

08009c00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c06:	f000 f965 	bl	8009ed4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c0a:	4b15      	ldr	r3, [pc, #84]	; (8009c60 <prvCheckForValidListAndQueue+0x60>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d120      	bne.n	8009c54 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c12:	4814      	ldr	r0, [pc, #80]	; (8009c64 <prvCheckForValidListAndQueue+0x64>)
 8009c14:	f7fe f848 	bl	8007ca8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009c18:	4813      	ldr	r0, [pc, #76]	; (8009c68 <prvCheckForValidListAndQueue+0x68>)
 8009c1a:	f7fe f845 	bl	8007ca8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009c1e:	4b13      	ldr	r3, [pc, #76]	; (8009c6c <prvCheckForValidListAndQueue+0x6c>)
 8009c20:	4a10      	ldr	r2, [pc, #64]	; (8009c64 <prvCheckForValidListAndQueue+0x64>)
 8009c22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009c24:	4b12      	ldr	r3, [pc, #72]	; (8009c70 <prvCheckForValidListAndQueue+0x70>)
 8009c26:	4a10      	ldr	r2, [pc, #64]	; (8009c68 <prvCheckForValidListAndQueue+0x68>)
 8009c28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	9300      	str	r3, [sp, #0]
 8009c2e:	4b11      	ldr	r3, [pc, #68]	; (8009c74 <prvCheckForValidListAndQueue+0x74>)
 8009c30:	4a11      	ldr	r2, [pc, #68]	; (8009c78 <prvCheckForValidListAndQueue+0x78>)
 8009c32:	2110      	movs	r1, #16
 8009c34:	200a      	movs	r0, #10
 8009c36:	f7fe f953 	bl	8007ee0 <xQueueGenericCreateStatic>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	4a08      	ldr	r2, [pc, #32]	; (8009c60 <prvCheckForValidListAndQueue+0x60>)
 8009c3e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009c40:	4b07      	ldr	r3, [pc, #28]	; (8009c60 <prvCheckForValidListAndQueue+0x60>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d005      	beq.n	8009c54 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009c48:	4b05      	ldr	r3, [pc, #20]	; (8009c60 <prvCheckForValidListAndQueue+0x60>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	490b      	ldr	r1, [pc, #44]	; (8009c7c <prvCheckForValidListAndQueue+0x7c>)
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7fe fd6c 	bl	800872c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009c54:	f000 f96e 	bl	8009f34 <vPortExitCritical>
}
 8009c58:	bf00      	nop
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	20000dbc 	.word	0x20000dbc
 8009c64:	20000d8c 	.word	0x20000d8c
 8009c68:	20000da0 	.word	0x20000da0
 8009c6c:	20000db4 	.word	0x20000db4
 8009c70:	20000db8 	.word	0x20000db8
 8009c74:	20000e68 	.word	0x20000e68
 8009c78:	20000dc8 	.word	0x20000dc8
 8009c7c:	0800b2b8 	.word	0x0800b2b8

08009c80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	3b04      	subs	r3, #4
 8009c90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009c98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	3b04      	subs	r3, #4
 8009c9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	f023 0201 	bic.w	r2, r3, #1
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	3b04      	subs	r3, #4
 8009cae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009cb0:	4a0c      	ldr	r2, [pc, #48]	; (8009ce4 <pxPortInitialiseStack+0x64>)
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	3b14      	subs	r3, #20
 8009cba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	3b04      	subs	r3, #4
 8009cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f06f 0202 	mvn.w	r2, #2
 8009cce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	3b20      	subs	r3, #32
 8009cd4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3714      	adds	r7, #20
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr
 8009ce4:	08009ce9 	.word	0x08009ce9

08009ce8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b085      	sub	sp, #20
 8009cec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009cf2:	4b12      	ldr	r3, [pc, #72]	; (8009d3c <prvTaskExitError+0x54>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cfa:	d00a      	beq.n	8009d12 <prvTaskExitError+0x2a>
	__asm volatile
 8009cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d00:	f383 8811 	msr	BASEPRI, r3
 8009d04:	f3bf 8f6f 	isb	sy
 8009d08:	f3bf 8f4f 	dsb	sy
 8009d0c:	60fb      	str	r3, [r7, #12]
}
 8009d0e:	bf00      	nop
 8009d10:	e7fe      	b.n	8009d10 <prvTaskExitError+0x28>
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	60bb      	str	r3, [r7, #8]
}
 8009d24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009d26:	bf00      	nop
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d0fc      	beq.n	8009d28 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d2e:	bf00      	nop
 8009d30:	bf00      	nop
 8009d32:	3714      	adds	r7, #20
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr
 8009d3c:	20000120 	.word	0x20000120

08009d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009d40:	4b07      	ldr	r3, [pc, #28]	; (8009d60 <pxCurrentTCBConst2>)
 8009d42:	6819      	ldr	r1, [r3, #0]
 8009d44:	6808      	ldr	r0, [r1, #0]
 8009d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4a:	f380 8809 	msr	PSP, r0
 8009d4e:	f3bf 8f6f 	isb	sy
 8009d52:	f04f 0000 	mov.w	r0, #0
 8009d56:	f380 8811 	msr	BASEPRI, r0
 8009d5a:	4770      	bx	lr
 8009d5c:	f3af 8000 	nop.w

08009d60 <pxCurrentTCBConst2>:
 8009d60:	2000088c 	.word	0x2000088c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009d64:	bf00      	nop
 8009d66:	bf00      	nop

08009d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009d68:	4808      	ldr	r0, [pc, #32]	; (8009d8c <prvPortStartFirstTask+0x24>)
 8009d6a:	6800      	ldr	r0, [r0, #0]
 8009d6c:	6800      	ldr	r0, [r0, #0]
 8009d6e:	f380 8808 	msr	MSP, r0
 8009d72:	f04f 0000 	mov.w	r0, #0
 8009d76:	f380 8814 	msr	CONTROL, r0
 8009d7a:	b662      	cpsie	i
 8009d7c:	b661      	cpsie	f
 8009d7e:	f3bf 8f4f 	dsb	sy
 8009d82:	f3bf 8f6f 	isb	sy
 8009d86:	df00      	svc	0
 8009d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009d8a:	bf00      	nop
 8009d8c:	e000ed08 	.word	0xe000ed08

08009d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d96:	4b46      	ldr	r3, [pc, #280]	; (8009eb0 <xPortStartScheduler+0x120>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a46      	ldr	r2, [pc, #280]	; (8009eb4 <xPortStartScheduler+0x124>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d10a      	bne.n	8009db6 <xPortStartScheduler+0x26>
	__asm volatile
 8009da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da4:	f383 8811 	msr	BASEPRI, r3
 8009da8:	f3bf 8f6f 	isb	sy
 8009dac:	f3bf 8f4f 	dsb	sy
 8009db0:	613b      	str	r3, [r7, #16]
}
 8009db2:	bf00      	nop
 8009db4:	e7fe      	b.n	8009db4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009db6:	4b3e      	ldr	r3, [pc, #248]	; (8009eb0 <xPortStartScheduler+0x120>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a3f      	ldr	r2, [pc, #252]	; (8009eb8 <xPortStartScheduler+0x128>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d10a      	bne.n	8009dd6 <xPortStartScheduler+0x46>
	__asm volatile
 8009dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dc4:	f383 8811 	msr	BASEPRI, r3
 8009dc8:	f3bf 8f6f 	isb	sy
 8009dcc:	f3bf 8f4f 	dsb	sy
 8009dd0:	60fb      	str	r3, [r7, #12]
}
 8009dd2:	bf00      	nop
 8009dd4:	e7fe      	b.n	8009dd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009dd6:	4b39      	ldr	r3, [pc, #228]	; (8009ebc <xPortStartScheduler+0x12c>)
 8009dd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	22ff      	movs	r2, #255	; 0xff
 8009de6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009df0:	78fb      	ldrb	r3, [r7, #3]
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009df8:	b2da      	uxtb	r2, r3
 8009dfa:	4b31      	ldr	r3, [pc, #196]	; (8009ec0 <xPortStartScheduler+0x130>)
 8009dfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009dfe:	4b31      	ldr	r3, [pc, #196]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e00:	2207      	movs	r2, #7
 8009e02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e04:	e009      	b.n	8009e1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009e06:	4b2f      	ldr	r3, [pc, #188]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3b01      	subs	r3, #1
 8009e0c:	4a2d      	ldr	r2, [pc, #180]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e10:	78fb      	ldrb	r3, [r7, #3]
 8009e12:	b2db      	uxtb	r3, r3
 8009e14:	005b      	lsls	r3, r3, #1
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e1a:	78fb      	ldrb	r3, [r7, #3]
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e22:	2b80      	cmp	r3, #128	; 0x80
 8009e24:	d0ef      	beq.n	8009e06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e26:	4b27      	ldr	r3, [pc, #156]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f1c3 0307 	rsb	r3, r3, #7
 8009e2e:	2b04      	cmp	r3, #4
 8009e30:	d00a      	beq.n	8009e48 <xPortStartScheduler+0xb8>
	__asm volatile
 8009e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e36:	f383 8811 	msr	BASEPRI, r3
 8009e3a:	f3bf 8f6f 	isb	sy
 8009e3e:	f3bf 8f4f 	dsb	sy
 8009e42:	60bb      	str	r3, [r7, #8]
}
 8009e44:	bf00      	nop
 8009e46:	e7fe      	b.n	8009e46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e48:	4b1e      	ldr	r3, [pc, #120]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	021b      	lsls	r3, r3, #8
 8009e4e:	4a1d      	ldr	r2, [pc, #116]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e52:	4b1c      	ldr	r3, [pc, #112]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009e5a:	4a1a      	ldr	r2, [pc, #104]	; (8009ec4 <xPortStartScheduler+0x134>)
 8009e5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	b2da      	uxtb	r2, r3
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009e66:	4b18      	ldr	r3, [pc, #96]	; (8009ec8 <xPortStartScheduler+0x138>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a17      	ldr	r2, [pc, #92]	; (8009ec8 <xPortStartScheduler+0x138>)
 8009e6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009e70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009e72:	4b15      	ldr	r3, [pc, #84]	; (8009ec8 <xPortStartScheduler+0x138>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a14      	ldr	r2, [pc, #80]	; (8009ec8 <xPortStartScheduler+0x138>)
 8009e78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009e7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009e7e:	f000 f8dd 	bl	800a03c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e82:	4b12      	ldr	r3, [pc, #72]	; (8009ecc <xPortStartScheduler+0x13c>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009e88:	f000 f8fc 	bl	800a084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009e8c:	4b10      	ldr	r3, [pc, #64]	; (8009ed0 <xPortStartScheduler+0x140>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a0f      	ldr	r2, [pc, #60]	; (8009ed0 <xPortStartScheduler+0x140>)
 8009e92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009e96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009e98:	f7ff ff66 	bl	8009d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e9c:	f7ff f856 	bl	8008f4c <vTaskSwitchContext>
	prvTaskExitError();
 8009ea0:	f7ff ff22 	bl	8009ce8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009ea4:	2300      	movs	r3, #0
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3718      	adds	r7, #24
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	bf00      	nop
 8009eb0:	e000ed00 	.word	0xe000ed00
 8009eb4:	410fc271 	.word	0x410fc271
 8009eb8:	410fc270 	.word	0x410fc270
 8009ebc:	e000e400 	.word	0xe000e400
 8009ec0:	20000eb8 	.word	0x20000eb8
 8009ec4:	20000ebc 	.word	0x20000ebc
 8009ec8:	e000ed20 	.word	0xe000ed20
 8009ecc:	20000120 	.word	0x20000120
 8009ed0:	e000ef34 	.word	0xe000ef34

08009ed4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
	__asm volatile
 8009eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ede:	f383 8811 	msr	BASEPRI, r3
 8009ee2:	f3bf 8f6f 	isb	sy
 8009ee6:	f3bf 8f4f 	dsb	sy
 8009eea:	607b      	str	r3, [r7, #4]
}
 8009eec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009eee:	4b0f      	ldr	r3, [pc, #60]	; (8009f2c <vPortEnterCritical+0x58>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	4a0d      	ldr	r2, [pc, #52]	; (8009f2c <vPortEnterCritical+0x58>)
 8009ef6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009ef8:	4b0c      	ldr	r3, [pc, #48]	; (8009f2c <vPortEnterCritical+0x58>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d10f      	bne.n	8009f20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f00:	4b0b      	ldr	r3, [pc, #44]	; (8009f30 <vPortEnterCritical+0x5c>)
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	b2db      	uxtb	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00a      	beq.n	8009f20 <vPortEnterCritical+0x4c>
	__asm volatile
 8009f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0e:	f383 8811 	msr	BASEPRI, r3
 8009f12:	f3bf 8f6f 	isb	sy
 8009f16:	f3bf 8f4f 	dsb	sy
 8009f1a:	603b      	str	r3, [r7, #0]
}
 8009f1c:	bf00      	nop
 8009f1e:	e7fe      	b.n	8009f1e <vPortEnterCritical+0x4a>
	}
}
 8009f20:	bf00      	nop
 8009f22:	370c      	adds	r7, #12
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr
 8009f2c:	20000120 	.word	0x20000120
 8009f30:	e000ed04 	.word	0xe000ed04

08009f34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009f34:	b480      	push	{r7}
 8009f36:	b083      	sub	sp, #12
 8009f38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009f3a:	4b12      	ldr	r3, [pc, #72]	; (8009f84 <vPortExitCritical+0x50>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d10a      	bne.n	8009f58 <vPortExitCritical+0x24>
	__asm volatile
 8009f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f46:	f383 8811 	msr	BASEPRI, r3
 8009f4a:	f3bf 8f6f 	isb	sy
 8009f4e:	f3bf 8f4f 	dsb	sy
 8009f52:	607b      	str	r3, [r7, #4]
}
 8009f54:	bf00      	nop
 8009f56:	e7fe      	b.n	8009f56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009f58:	4b0a      	ldr	r3, [pc, #40]	; (8009f84 <vPortExitCritical+0x50>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	3b01      	subs	r3, #1
 8009f5e:	4a09      	ldr	r2, [pc, #36]	; (8009f84 <vPortExitCritical+0x50>)
 8009f60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009f62:	4b08      	ldr	r3, [pc, #32]	; (8009f84 <vPortExitCritical+0x50>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d105      	bne.n	8009f76 <vPortExitCritical+0x42>
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	f383 8811 	msr	BASEPRI, r3
}
 8009f74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009f76:	bf00      	nop
 8009f78:	370c      	adds	r7, #12
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr
 8009f82:	bf00      	nop
 8009f84:	20000120 	.word	0x20000120
	...

08009f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009f90:	f3ef 8009 	mrs	r0, PSP
 8009f94:	f3bf 8f6f 	isb	sy
 8009f98:	4b15      	ldr	r3, [pc, #84]	; (8009ff0 <pxCurrentTCBConst>)
 8009f9a:	681a      	ldr	r2, [r3, #0]
 8009f9c:	f01e 0f10 	tst.w	lr, #16
 8009fa0:	bf08      	it	eq
 8009fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009faa:	6010      	str	r0, [r2, #0]
 8009fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009fb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009fb4:	f380 8811 	msr	BASEPRI, r0
 8009fb8:	f3bf 8f4f 	dsb	sy
 8009fbc:	f3bf 8f6f 	isb	sy
 8009fc0:	f7fe ffc4 	bl	8008f4c <vTaskSwitchContext>
 8009fc4:	f04f 0000 	mov.w	r0, #0
 8009fc8:	f380 8811 	msr	BASEPRI, r0
 8009fcc:	bc09      	pop	{r0, r3}
 8009fce:	6819      	ldr	r1, [r3, #0]
 8009fd0:	6808      	ldr	r0, [r1, #0]
 8009fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd6:	f01e 0f10 	tst.w	lr, #16
 8009fda:	bf08      	it	eq
 8009fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009fe0:	f380 8809 	msr	PSP, r0
 8009fe4:	f3bf 8f6f 	isb	sy
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop
 8009fec:	f3af 8000 	nop.w

08009ff0 <pxCurrentTCBConst>:
 8009ff0:	2000088c 	.word	0x2000088c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009ff4:	bf00      	nop
 8009ff6:	bf00      	nop

08009ff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8009ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a002:	f383 8811 	msr	BASEPRI, r3
 800a006:	f3bf 8f6f 	isb	sy
 800a00a:	f3bf 8f4f 	dsb	sy
 800a00e:	607b      	str	r3, [r7, #4]
}
 800a010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a012:	f7fe fee1 	bl	8008dd8 <xTaskIncrementTick>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d003      	beq.n	800a024 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a01c:	4b06      	ldr	r3, [pc, #24]	; (800a038 <xPortSysTickHandler+0x40>)
 800a01e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a022:	601a      	str	r2, [r3, #0]
 800a024:	2300      	movs	r3, #0
 800a026:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	f383 8811 	msr	BASEPRI, r3
}
 800a02e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a030:	bf00      	nop
 800a032:	3708      	adds	r7, #8
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}
 800a038:	e000ed04 	.word	0xe000ed04

0800a03c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a03c:	b480      	push	{r7}
 800a03e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a040:	4b0b      	ldr	r3, [pc, #44]	; (800a070 <vPortSetupTimerInterrupt+0x34>)
 800a042:	2200      	movs	r2, #0
 800a044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a046:	4b0b      	ldr	r3, [pc, #44]	; (800a074 <vPortSetupTimerInterrupt+0x38>)
 800a048:	2200      	movs	r2, #0
 800a04a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a04c:	4b0a      	ldr	r3, [pc, #40]	; (800a078 <vPortSetupTimerInterrupt+0x3c>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a0a      	ldr	r2, [pc, #40]	; (800a07c <vPortSetupTimerInterrupt+0x40>)
 800a052:	fba2 2303 	umull	r2, r3, r2, r3
 800a056:	099b      	lsrs	r3, r3, #6
 800a058:	4a09      	ldr	r2, [pc, #36]	; (800a080 <vPortSetupTimerInterrupt+0x44>)
 800a05a:	3b01      	subs	r3, #1
 800a05c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a05e:	4b04      	ldr	r3, [pc, #16]	; (800a070 <vPortSetupTimerInterrupt+0x34>)
 800a060:	2207      	movs	r2, #7
 800a062:	601a      	str	r2, [r3, #0]
}
 800a064:	bf00      	nop
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr
 800a06e:	bf00      	nop
 800a070:	e000e010 	.word	0xe000e010
 800a074:	e000e018 	.word	0xe000e018
 800a078:	20000004 	.word	0x20000004
 800a07c:	10624dd3 	.word	0x10624dd3
 800a080:	e000e014 	.word	0xe000e014

0800a084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a084:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a094 <vPortEnableVFP+0x10>
 800a088:	6801      	ldr	r1, [r0, #0]
 800a08a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a08e:	6001      	str	r1, [r0, #0]
 800a090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a092:	bf00      	nop
 800a094:	e000ed88 	.word	0xe000ed88

0800a098 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a098:	b480      	push	{r7}
 800a09a:	b085      	sub	sp, #20
 800a09c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a09e:	f3ef 8305 	mrs	r3, IPSR
 800a0a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2b0f      	cmp	r3, #15
 800a0a8:	d914      	bls.n	800a0d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a0aa:	4a17      	ldr	r2, [pc, #92]	; (800a108 <vPortValidateInterruptPriority+0x70>)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	781b      	ldrb	r3, [r3, #0]
 800a0b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a0b4:	4b15      	ldr	r3, [pc, #84]	; (800a10c <vPortValidateInterruptPriority+0x74>)
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	7afa      	ldrb	r2, [r7, #11]
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	d20a      	bcs.n	800a0d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	607b      	str	r3, [r7, #4]
}
 800a0d0:	bf00      	nop
 800a0d2:	e7fe      	b.n	800a0d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a0d4:	4b0e      	ldr	r3, [pc, #56]	; (800a110 <vPortValidateInterruptPriority+0x78>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a0dc:	4b0d      	ldr	r3, [pc, #52]	; (800a114 <vPortValidateInterruptPriority+0x7c>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d90a      	bls.n	800a0fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e8:	f383 8811 	msr	BASEPRI, r3
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	f3bf 8f4f 	dsb	sy
 800a0f4:	603b      	str	r3, [r7, #0]
}
 800a0f6:	bf00      	nop
 800a0f8:	e7fe      	b.n	800a0f8 <vPortValidateInterruptPriority+0x60>
	}
 800a0fa:	bf00      	nop
 800a0fc:	3714      	adds	r7, #20
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr
 800a106:	bf00      	nop
 800a108:	e000e3f0 	.word	0xe000e3f0
 800a10c:	20000eb8 	.word	0x20000eb8
 800a110:	e000ed0c 	.word	0xe000ed0c
 800a114:	20000ebc 	.word	0x20000ebc

0800a118 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b08a      	sub	sp, #40	; 0x28
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a120:	2300      	movs	r3, #0
 800a122:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a124:	f7fe fd9c 	bl	8008c60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a128:	4b5b      	ldr	r3, [pc, #364]	; (800a298 <pvPortMalloc+0x180>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a130:	f000 f920 	bl	800a374 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a134:	4b59      	ldr	r3, [pc, #356]	; (800a29c <pvPortMalloc+0x184>)
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4013      	ands	r3, r2
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	f040 8093 	bne.w	800a268 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d01d      	beq.n	800a184 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a148:	2208      	movs	r2, #8
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4413      	add	r3, r2
 800a14e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f003 0307 	and.w	r3, r3, #7
 800a156:	2b00      	cmp	r3, #0
 800a158:	d014      	beq.n	800a184 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f023 0307 	bic.w	r3, r3, #7
 800a160:	3308      	adds	r3, #8
 800a162:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f003 0307 	and.w	r3, r3, #7
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d00a      	beq.n	800a184 <pvPortMalloc+0x6c>
	__asm volatile
 800a16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a172:	f383 8811 	msr	BASEPRI, r3
 800a176:	f3bf 8f6f 	isb	sy
 800a17a:	f3bf 8f4f 	dsb	sy
 800a17e:	617b      	str	r3, [r7, #20]
}
 800a180:	bf00      	nop
 800a182:	e7fe      	b.n	800a182 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d06e      	beq.n	800a268 <pvPortMalloc+0x150>
 800a18a:	4b45      	ldr	r3, [pc, #276]	; (800a2a0 <pvPortMalloc+0x188>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	429a      	cmp	r2, r3
 800a192:	d869      	bhi.n	800a268 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a194:	4b43      	ldr	r3, [pc, #268]	; (800a2a4 <pvPortMalloc+0x18c>)
 800a196:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a198:	4b42      	ldr	r3, [pc, #264]	; (800a2a4 <pvPortMalloc+0x18c>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a19e:	e004      	b.n	800a1aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d903      	bls.n	800a1bc <pvPortMalloc+0xa4>
 800a1b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1f1      	bne.n	800a1a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a1bc:	4b36      	ldr	r3, [pc, #216]	; (800a298 <pvPortMalloc+0x180>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d050      	beq.n	800a268 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a1c6:	6a3b      	ldr	r3, [r7, #32]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	2208      	movs	r2, #8
 800a1cc:	4413      	add	r3, r2
 800a1ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	6a3b      	ldr	r3, [r7, #32]
 800a1d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1da:	685a      	ldr	r2, [r3, #4]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	1ad2      	subs	r2, r2, r3
 800a1e0:	2308      	movs	r3, #8
 800a1e2:	005b      	lsls	r3, r3, #1
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d91f      	bls.n	800a228 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a1e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4413      	add	r3, r2
 800a1ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	f003 0307 	and.w	r3, r3, #7
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00a      	beq.n	800a210 <pvPortMalloc+0xf8>
	__asm volatile
 800a1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fe:	f383 8811 	msr	BASEPRI, r3
 800a202:	f3bf 8f6f 	isb	sy
 800a206:	f3bf 8f4f 	dsb	sy
 800a20a:	613b      	str	r3, [r7, #16]
}
 800a20c:	bf00      	nop
 800a20e:	e7fe      	b.n	800a20e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a212:	685a      	ldr	r2, [r3, #4]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	1ad2      	subs	r2, r2, r3
 800a218:	69bb      	ldr	r3, [r7, #24]
 800a21a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a222:	69b8      	ldr	r0, [r7, #24]
 800a224:	f000 f908 	bl	800a438 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a228:	4b1d      	ldr	r3, [pc, #116]	; (800a2a0 <pvPortMalloc+0x188>)
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	1ad3      	subs	r3, r2, r3
 800a232:	4a1b      	ldr	r2, [pc, #108]	; (800a2a0 <pvPortMalloc+0x188>)
 800a234:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a236:	4b1a      	ldr	r3, [pc, #104]	; (800a2a0 <pvPortMalloc+0x188>)
 800a238:	681a      	ldr	r2, [r3, #0]
 800a23a:	4b1b      	ldr	r3, [pc, #108]	; (800a2a8 <pvPortMalloc+0x190>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d203      	bcs.n	800a24a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a242:	4b17      	ldr	r3, [pc, #92]	; (800a2a0 <pvPortMalloc+0x188>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a18      	ldr	r2, [pc, #96]	; (800a2a8 <pvPortMalloc+0x190>)
 800a248:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a24c:	685a      	ldr	r2, [r3, #4]
 800a24e:	4b13      	ldr	r3, [pc, #76]	; (800a29c <pvPortMalloc+0x184>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	431a      	orrs	r2, r3
 800a254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a256:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25a:	2200      	movs	r2, #0
 800a25c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a25e:	4b13      	ldr	r3, [pc, #76]	; (800a2ac <pvPortMalloc+0x194>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	3301      	adds	r3, #1
 800a264:	4a11      	ldr	r2, [pc, #68]	; (800a2ac <pvPortMalloc+0x194>)
 800a266:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a268:	f7fe fd08 	bl	8008c7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	f003 0307 	and.w	r3, r3, #7
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00a      	beq.n	800a28c <pvPortMalloc+0x174>
	__asm volatile
 800a276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a27a:	f383 8811 	msr	BASEPRI, r3
 800a27e:	f3bf 8f6f 	isb	sy
 800a282:	f3bf 8f4f 	dsb	sy
 800a286:	60fb      	str	r3, [r7, #12]
}
 800a288:	bf00      	nop
 800a28a:	e7fe      	b.n	800a28a <pvPortMalloc+0x172>
	return pvReturn;
 800a28c:	69fb      	ldr	r3, [r7, #28]
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3728      	adds	r7, #40	; 0x28
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	20001a80 	.word	0x20001a80
 800a29c:	20001a94 	.word	0x20001a94
 800a2a0:	20001a84 	.word	0x20001a84
 800a2a4:	20001a78 	.word	0x20001a78
 800a2a8:	20001a88 	.word	0x20001a88
 800a2ac:	20001a8c 	.word	0x20001a8c

0800a2b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d04d      	beq.n	800a35e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a2c2:	2308      	movs	r3, #8
 800a2c4:	425b      	negs	r3, r3
 800a2c6:	697a      	ldr	r2, [r7, #20]
 800a2c8:	4413      	add	r3, r2
 800a2ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	685a      	ldr	r2, [r3, #4]
 800a2d4:	4b24      	ldr	r3, [pc, #144]	; (800a368 <vPortFree+0xb8>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4013      	ands	r3, r2
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d10a      	bne.n	800a2f4 <vPortFree+0x44>
	__asm volatile
 800a2de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	60fb      	str	r3, [r7, #12]
}
 800a2f0:	bf00      	nop
 800a2f2:	e7fe      	b.n	800a2f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d00a      	beq.n	800a312 <vPortFree+0x62>
	__asm volatile
 800a2fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a300:	f383 8811 	msr	BASEPRI, r3
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	60bb      	str	r3, [r7, #8]
}
 800a30e:	bf00      	nop
 800a310:	e7fe      	b.n	800a310 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	685a      	ldr	r2, [r3, #4]
 800a316:	4b14      	ldr	r3, [pc, #80]	; (800a368 <vPortFree+0xb8>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4013      	ands	r3, r2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d01e      	beq.n	800a35e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d11a      	bne.n	800a35e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	685a      	ldr	r2, [r3, #4]
 800a32c:	4b0e      	ldr	r3, [pc, #56]	; (800a368 <vPortFree+0xb8>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	43db      	mvns	r3, r3
 800a332:	401a      	ands	r2, r3
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a338:	f7fe fc92 	bl	8008c60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	685a      	ldr	r2, [r3, #4]
 800a340:	4b0a      	ldr	r3, [pc, #40]	; (800a36c <vPortFree+0xbc>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4413      	add	r3, r2
 800a346:	4a09      	ldr	r2, [pc, #36]	; (800a36c <vPortFree+0xbc>)
 800a348:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a34a:	6938      	ldr	r0, [r7, #16]
 800a34c:	f000 f874 	bl	800a438 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a350:	4b07      	ldr	r3, [pc, #28]	; (800a370 <vPortFree+0xc0>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	3301      	adds	r3, #1
 800a356:	4a06      	ldr	r2, [pc, #24]	; (800a370 <vPortFree+0xc0>)
 800a358:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a35a:	f7fe fc8f 	bl	8008c7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a35e:	bf00      	nop
 800a360:	3718      	adds	r7, #24
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	20001a94 	.word	0x20001a94
 800a36c:	20001a84 	.word	0x20001a84
 800a370:	20001a90 	.word	0x20001a90

0800a374 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a374:	b480      	push	{r7}
 800a376:	b085      	sub	sp, #20
 800a378:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a37a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800a37e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a380:	4b27      	ldr	r3, [pc, #156]	; (800a420 <prvHeapInit+0xac>)
 800a382:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f003 0307 	and.w	r3, r3, #7
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00c      	beq.n	800a3a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	3307      	adds	r3, #7
 800a392:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f023 0307 	bic.w	r3, r3, #7
 800a39a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a39c:	68ba      	ldr	r2, [r7, #8]
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	1ad3      	subs	r3, r2, r3
 800a3a2:	4a1f      	ldr	r2, [pc, #124]	; (800a420 <prvHeapInit+0xac>)
 800a3a4:	4413      	add	r3, r2
 800a3a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a3ac:	4a1d      	ldr	r2, [pc, #116]	; (800a424 <prvHeapInit+0xb0>)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a3b2:	4b1c      	ldr	r3, [pc, #112]	; (800a424 <prvHeapInit+0xb0>)
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	4413      	add	r3, r2
 800a3be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a3c0:	2208      	movs	r2, #8
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	1a9b      	subs	r3, r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f023 0307 	bic.w	r3, r3, #7
 800a3ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	4a15      	ldr	r2, [pc, #84]	; (800a428 <prvHeapInit+0xb4>)
 800a3d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a3d6:	4b14      	ldr	r3, [pc, #80]	; (800a428 <prvHeapInit+0xb4>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a3de:	4b12      	ldr	r3, [pc, #72]	; (800a428 <prvHeapInit+0xb4>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	1ad2      	subs	r2, r2, r3
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a3f4:	4b0c      	ldr	r3, [pc, #48]	; (800a428 <prvHeapInit+0xb4>)
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	4a0a      	ldr	r2, [pc, #40]	; (800a42c <prvHeapInit+0xb8>)
 800a402:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	4a09      	ldr	r2, [pc, #36]	; (800a430 <prvHeapInit+0xbc>)
 800a40a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a40c:	4b09      	ldr	r3, [pc, #36]	; (800a434 <prvHeapInit+0xc0>)
 800a40e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a412:	601a      	str	r2, [r3, #0]
}
 800a414:	bf00      	nop
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr
 800a420:	20000ec0 	.word	0x20000ec0
 800a424:	20001a78 	.word	0x20001a78
 800a428:	20001a80 	.word	0x20001a80
 800a42c:	20001a88 	.word	0x20001a88
 800a430:	20001a84 	.word	0x20001a84
 800a434:	20001a94 	.word	0x20001a94

0800a438 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a440:	4b28      	ldr	r3, [pc, #160]	; (800a4e4 <prvInsertBlockIntoFreeList+0xac>)
 800a442:	60fb      	str	r3, [r7, #12]
 800a444:	e002      	b.n	800a44c <prvInsertBlockIntoFreeList+0x14>
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	60fb      	str	r3, [r7, #12]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	687a      	ldr	r2, [r7, #4]
 800a452:	429a      	cmp	r2, r3
 800a454:	d8f7      	bhi.n	800a446 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	4413      	add	r3, r2
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	429a      	cmp	r2, r3
 800a466:	d108      	bne.n	800a47a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	685a      	ldr	r2, [r3, #4]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	441a      	add	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	68ba      	ldr	r2, [r7, #8]
 800a484:	441a      	add	r2, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d118      	bne.n	800a4c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	4b15      	ldr	r3, [pc, #84]	; (800a4e8 <prvInsertBlockIntoFreeList+0xb0>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	429a      	cmp	r2, r3
 800a498:	d00d      	beq.n	800a4b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685a      	ldr	r2, [r3, #4]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	441a      	add	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	e008      	b.n	800a4c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a4b6:	4b0c      	ldr	r3, [pc, #48]	; (800a4e8 <prvInsertBlockIntoFreeList+0xb0>)
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	601a      	str	r2, [r3, #0]
 800a4be:	e003      	b.n	800a4c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d002      	beq.n	800a4d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4d6:	bf00      	nop
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr
 800a4e2:	bf00      	nop
 800a4e4:	20001a78 	.word	0x20001a78
 800a4e8:	20001a80 	.word	0x20001a80

0800a4ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	4912      	ldr	r1, [pc, #72]	; (800a53c <MX_USB_DEVICE_Init+0x50>)
 800a4f4:	4812      	ldr	r0, [pc, #72]	; (800a540 <MX_USB_DEVICE_Init+0x54>)
 800a4f6:	f7fc f8e3 	bl	80066c0 <USBD_Init>
 800a4fa:	4603      	mov	r3, r0
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d001      	beq.n	800a504 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a500:	f7f6 fb78 	bl	8000bf4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a504:	490f      	ldr	r1, [pc, #60]	; (800a544 <MX_USB_DEVICE_Init+0x58>)
 800a506:	480e      	ldr	r0, [pc, #56]	; (800a540 <MX_USB_DEVICE_Init+0x54>)
 800a508:	f7fc f90a 	bl	8006720 <USBD_RegisterClass>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d001      	beq.n	800a516 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a512:	f7f6 fb6f 	bl	8000bf4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a516:	490c      	ldr	r1, [pc, #48]	; (800a548 <MX_USB_DEVICE_Init+0x5c>)
 800a518:	4809      	ldr	r0, [pc, #36]	; (800a540 <MX_USB_DEVICE_Init+0x54>)
 800a51a:	f7fc f82b 	bl	8006574 <USBD_CDC_RegisterInterface>
 800a51e:	4603      	mov	r3, r0
 800a520:	2b00      	cmp	r3, #0
 800a522:	d001      	beq.n	800a528 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a524:	f7f6 fb66 	bl	8000bf4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a528:	4805      	ldr	r0, [pc, #20]	; (800a540 <MX_USB_DEVICE_Init+0x54>)
 800a52a:	f7fc f920 	bl	800676e <USBD_Start>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d001      	beq.n	800a538 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a534:	f7f6 fb5e 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a538:	bf00      	nop
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	20000140 	.word	0x20000140
 800a540:	20001ec4 	.word	0x20001ec4
 800a544:	2000001c 	.word	0x2000001c
 800a548:	2000012c 	.word	0x2000012c

0800a54c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a550:	2200      	movs	r2, #0
 800a552:	4905      	ldr	r1, [pc, #20]	; (800a568 <CDC_Init_FS+0x1c>)
 800a554:	4805      	ldr	r0, [pc, #20]	; (800a56c <CDC_Init_FS+0x20>)
 800a556:	f7fc f822 	bl	800659e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a55a:	4905      	ldr	r1, [pc, #20]	; (800a570 <CDC_Init_FS+0x24>)
 800a55c:	4803      	ldr	r0, [pc, #12]	; (800a56c <CDC_Init_FS+0x20>)
 800a55e:	f7fc f83c 	bl	80065da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a562:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a564:	4618      	mov	r0, r3
 800a566:	bd80      	pop	{r7, pc}
 800a568:	20002994 	.word	0x20002994
 800a56c:	20001ec4 	.word	0x20001ec4
 800a570:	20002194 	.word	0x20002194

0800a574 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a574:	b480      	push	{r7}
 800a576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a578:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	4603      	mov	r3, r0
 800a58c:	6039      	str	r1, [r7, #0]
 800a58e:	71fb      	strb	r3, [r7, #7]
 800a590:	4613      	mov	r3, r2
 800a592:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a594:	79fb      	ldrb	r3, [r7, #7]
 800a596:	2b23      	cmp	r3, #35	; 0x23
 800a598:	f200 8098 	bhi.w	800a6cc <CDC_Control_FS+0x148>
 800a59c:	a201      	add	r2, pc, #4	; (adr r2, 800a5a4 <CDC_Control_FS+0x20>)
 800a59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a2:	bf00      	nop
 800a5a4:	0800a6cd 	.word	0x0800a6cd
 800a5a8:	0800a6cd 	.word	0x0800a6cd
 800a5ac:	0800a6cd 	.word	0x0800a6cd
 800a5b0:	0800a6cd 	.word	0x0800a6cd
 800a5b4:	0800a6cd 	.word	0x0800a6cd
 800a5b8:	0800a6cd 	.word	0x0800a6cd
 800a5bc:	0800a6cd 	.word	0x0800a6cd
 800a5c0:	0800a6cd 	.word	0x0800a6cd
 800a5c4:	0800a6cd 	.word	0x0800a6cd
 800a5c8:	0800a6cd 	.word	0x0800a6cd
 800a5cc:	0800a6cd 	.word	0x0800a6cd
 800a5d0:	0800a6cd 	.word	0x0800a6cd
 800a5d4:	0800a6cd 	.word	0x0800a6cd
 800a5d8:	0800a6cd 	.word	0x0800a6cd
 800a5dc:	0800a6cd 	.word	0x0800a6cd
 800a5e0:	0800a6cd 	.word	0x0800a6cd
 800a5e4:	0800a6cd 	.word	0x0800a6cd
 800a5e8:	0800a6cd 	.word	0x0800a6cd
 800a5ec:	0800a6cd 	.word	0x0800a6cd
 800a5f0:	0800a6cd 	.word	0x0800a6cd
 800a5f4:	0800a6cd 	.word	0x0800a6cd
 800a5f8:	0800a6cd 	.word	0x0800a6cd
 800a5fc:	0800a6cd 	.word	0x0800a6cd
 800a600:	0800a6cd 	.word	0x0800a6cd
 800a604:	0800a6cd 	.word	0x0800a6cd
 800a608:	0800a6cd 	.word	0x0800a6cd
 800a60c:	0800a6cd 	.word	0x0800a6cd
 800a610:	0800a6cd 	.word	0x0800a6cd
 800a614:	0800a6cd 	.word	0x0800a6cd
 800a618:	0800a6cd 	.word	0x0800a6cd
 800a61c:	0800a6cd 	.word	0x0800a6cd
 800a620:	0800a6cd 	.word	0x0800a6cd
 800a624:	0800a635 	.word	0x0800a635
 800a628:	0800a679 	.word	0x0800a679
 800a62c:	0800a6cd 	.word	0x0800a6cd
 800a630:	0800a6cd 	.word	0x0800a6cd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
	case CDC_SET_LINE_CODING:
		LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8)
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	781b      	ldrb	r3, [r3, #0]
 800a638:	461a      	mov	r2, r3
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	3301      	adds	r3, #1
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	021b      	lsls	r3, r3, #8
 800a642:	431a      	orrs	r2, r3
				| (pbuf[2] << 16) | (pbuf[3] << 24));
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	3302      	adds	r3, #2
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	041b      	lsls	r3, r3, #16
 800a64c:	431a      	orrs	r2, r3
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	3303      	adds	r3, #3
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	061b      	lsls	r3, r3, #24
 800a656:	4313      	orrs	r3, r2
		LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8)
 800a658:	461a      	mov	r2, r3
 800a65a:	4b20      	ldr	r3, [pc, #128]	; (800a6dc <CDC_Control_FS+0x158>)
 800a65c:	601a      	str	r2, [r3, #0]
		LineCoding.format = pbuf[4];
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	791a      	ldrb	r2, [r3, #4]
 800a662:	4b1e      	ldr	r3, [pc, #120]	; (800a6dc <CDC_Control_FS+0x158>)
 800a664:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	795a      	ldrb	r2, [r3, #5]
 800a66a:	4b1c      	ldr	r3, [pc, #112]	; (800a6dc <CDC_Control_FS+0x158>)
 800a66c:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype = pbuf[6];
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	799a      	ldrb	r2, [r3, #6]
 800a672:	4b1a      	ldr	r3, [pc, #104]	; (800a6dc <CDC_Control_FS+0x158>)
 800a674:	719a      	strb	r2, [r3, #6]
		break;
 800a676:	e02a      	b.n	800a6ce <CDC_Control_FS+0x14a>

	case CDC_GET_LINE_CODING:
		pbuf[0] = (uint8_t) (LineCoding.bitrate);
 800a678:	4b18      	ldr	r3, [pc, #96]	; (800a6dc <CDC_Control_FS+0x158>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	b2da      	uxtb	r2, r3
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	701a      	strb	r2, [r3, #0]
		pbuf[1] = (uint8_t) (LineCoding.bitrate >> 8);
 800a682:	4b16      	ldr	r3, [pc, #88]	; (800a6dc <CDC_Control_FS+0x158>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	0a1a      	lsrs	r2, r3, #8
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	3301      	adds	r3, #1
 800a68c:	b2d2      	uxtb	r2, r2
 800a68e:	701a      	strb	r2, [r3, #0]
		pbuf[2] = (uint8_t) (LineCoding.bitrate >> 16);
 800a690:	4b12      	ldr	r3, [pc, #72]	; (800a6dc <CDC_Control_FS+0x158>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	0c1a      	lsrs	r2, r3, #16
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	3302      	adds	r3, #2
 800a69a:	b2d2      	uxtb	r2, r2
 800a69c:	701a      	strb	r2, [r3, #0]
		pbuf[3] = (uint8_t) (LineCoding.bitrate >> 24);
 800a69e:	4b0f      	ldr	r3, [pc, #60]	; (800a6dc <CDC_Control_FS+0x158>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	0e1a      	lsrs	r2, r3, #24
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	3303      	adds	r3, #3
 800a6a8:	b2d2      	uxtb	r2, r2
 800a6aa:	701a      	strb	r2, [r3, #0]
		pbuf[4] = LineCoding.format;
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	3304      	adds	r3, #4
 800a6b0:	4a0a      	ldr	r2, [pc, #40]	; (800a6dc <CDC_Control_FS+0x158>)
 800a6b2:	7912      	ldrb	r2, [r2, #4]
 800a6b4:	701a      	strb	r2, [r3, #0]
		pbuf[5] = LineCoding.paritytype;
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	3305      	adds	r3, #5
 800a6ba:	4a08      	ldr	r2, [pc, #32]	; (800a6dc <CDC_Control_FS+0x158>)
 800a6bc:	7952      	ldrb	r2, [r2, #5]
 800a6be:	701a      	strb	r2, [r3, #0]
		pbuf[6] = LineCoding.datatype;
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	3306      	adds	r3, #6
 800a6c4:	4a05      	ldr	r2, [pc, #20]	; (800a6dc <CDC_Control_FS+0x158>)
 800a6c6:	7992      	ldrb	r2, [r2, #6]
 800a6c8:	701a      	strb	r2, [r3, #0]
		break;
 800a6ca:	e000      	b.n	800a6ce <CDC_Control_FS+0x14a>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800a6cc:	bf00      	nop
	}

  return (USBD_OK);
 800a6ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	20000124 	.word	0x20000124

0800a6e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a6ea:	6879      	ldr	r1, [r7, #4]
 800a6ec:	4808      	ldr	r0, [pc, #32]	; (800a710 <CDC_Receive_FS+0x30>)
 800a6ee:	f7fb ff74 	bl	80065da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a6f2:	4807      	ldr	r0, [pc, #28]	; (800a710 <CDC_Receive_FS+0x30>)
 800a6f4:	f7fb ffba 	bl	800666c <USBD_CDC_ReceivePacket>
  CDC_ReceiveCallback(Buf,Len[0]);
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f7f6 f93a 	bl	8000978 <CDC_ReceiveCallback>
  return (USBD_OK);
 800a704:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a706:	4618      	mov	r0, r3
 800a708:	3708      	adds	r7, #8
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop
 800a710:	20001ec4 	.word	0x20001ec4

0800a714 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	460b      	mov	r3, r1
 800a71e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a720:	2300      	movs	r3, #0
 800a722:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a724:	4b0d      	ldr	r3, [pc, #52]	; (800a75c <CDC_Transmit_FS+0x48>)
 800a726:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a72a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a732:	2b00      	cmp	r3, #0
 800a734:	d001      	beq.n	800a73a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a736:	2301      	movs	r3, #1
 800a738:	e00b      	b.n	800a752 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a73a:	887b      	ldrh	r3, [r7, #2]
 800a73c:	461a      	mov	r2, r3
 800a73e:	6879      	ldr	r1, [r7, #4]
 800a740:	4806      	ldr	r0, [pc, #24]	; (800a75c <CDC_Transmit_FS+0x48>)
 800a742:	f7fb ff2c 	bl	800659e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a746:	4805      	ldr	r0, [pc, #20]	; (800a75c <CDC_Transmit_FS+0x48>)
 800a748:	f7fb ff60 	bl	800660c <USBD_CDC_TransmitPacket>
 800a74c:	4603      	mov	r3, r0
 800a74e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a750:	7bfb      	ldrb	r3, [r7, #15]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
 800a75a:	bf00      	nop
 800a75c:	20001ec4 	.word	0x20001ec4

0800a760 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a760:	b480      	push	{r7}
 800a762:	b087      	sub	sp, #28
 800a764:	af00      	add	r7, sp, #0
 800a766:	60f8      	str	r0, [r7, #12]
 800a768:	60b9      	str	r1, [r7, #8]
 800a76a:	4613      	mov	r3, r2
 800a76c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a772:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a776:	4618      	mov	r0, r3
 800a778:	371c      	adds	r7, #28
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr
	...

0800a784 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a784:	b480      	push	{r7}
 800a786:	b083      	sub	sp, #12
 800a788:	af00      	add	r7, sp, #0
 800a78a:	4603      	mov	r3, r0
 800a78c:	6039      	str	r1, [r7, #0]
 800a78e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	2212      	movs	r2, #18
 800a794:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a796:	4b03      	ldr	r3, [pc, #12]	; (800a7a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a798:	4618      	mov	r0, r3
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr
 800a7a4:	20000160 	.word	0x20000160

0800a7a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b083      	sub	sp, #12
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	6039      	str	r1, [r7, #0]
 800a7b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	2204      	movs	r2, #4
 800a7b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a7ba:	4b03      	ldr	r3, [pc, #12]	; (800a7c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr
 800a7c8:	20000180 	.word	0x20000180

0800a7cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b082      	sub	sp, #8
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	6039      	str	r1, [r7, #0]
 800a7d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a7d8:	79fb      	ldrb	r3, [r7, #7]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d105      	bne.n	800a7ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7de:	683a      	ldr	r2, [r7, #0]
 800a7e0:	4907      	ldr	r1, [pc, #28]	; (800a800 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7e2:	4808      	ldr	r0, [pc, #32]	; (800a804 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7e4:	f7fd f81f 	bl	8007826 <USBD_GetString>
 800a7e8:	e004      	b.n	800a7f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7ea:	683a      	ldr	r2, [r7, #0]
 800a7ec:	4904      	ldr	r1, [pc, #16]	; (800a800 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7ee:	4805      	ldr	r0, [pc, #20]	; (800a804 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7f0:	f7fd f819 	bl	8007826 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7f4:	4b02      	ldr	r3, [pc, #8]	; (800a800 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	20003194 	.word	0x20003194
 800a804:	0800b2c0 	.word	0x0800b2c0

0800a808 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b082      	sub	sp, #8
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	4603      	mov	r3, r0
 800a810:	6039      	str	r1, [r7, #0]
 800a812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a814:	683a      	ldr	r2, [r7, #0]
 800a816:	4904      	ldr	r1, [pc, #16]	; (800a828 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a818:	4804      	ldr	r0, [pc, #16]	; (800a82c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a81a:	f7fd f804 	bl	8007826 <USBD_GetString>
  return USBD_StrDesc;
 800a81e:	4b02      	ldr	r3, [pc, #8]	; (800a828 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a820:	4618      	mov	r0, r3
 800a822:	3708      	adds	r7, #8
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	20003194 	.word	0x20003194
 800a82c:	0800b2d8 	.word	0x0800b2d8

0800a830 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b082      	sub	sp, #8
 800a834:	af00      	add	r7, sp, #0
 800a836:	4603      	mov	r3, r0
 800a838:	6039      	str	r1, [r7, #0]
 800a83a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	221a      	movs	r2, #26
 800a840:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a842:	f000 f855 	bl	800a8f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a846:	4b02      	ldr	r3, [pc, #8]	; (800a850 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3708      	adds	r7, #8
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	20000184 	.word	0x20000184

0800a854 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	4603      	mov	r3, r0
 800a85c:	6039      	str	r1, [r7, #0]
 800a85e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a860:	79fb      	ldrb	r3, [r7, #7]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d105      	bne.n	800a872 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a866:	683a      	ldr	r2, [r7, #0]
 800a868:	4907      	ldr	r1, [pc, #28]	; (800a888 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a86a:	4808      	ldr	r0, [pc, #32]	; (800a88c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a86c:	f7fc ffdb 	bl	8007826 <USBD_GetString>
 800a870:	e004      	b.n	800a87c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	4904      	ldr	r1, [pc, #16]	; (800a888 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a876:	4805      	ldr	r0, [pc, #20]	; (800a88c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a878:	f7fc ffd5 	bl	8007826 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a87c:	4b02      	ldr	r3, [pc, #8]	; (800a888 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3708      	adds	r7, #8
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
 800a886:	bf00      	nop
 800a888:	20003194 	.word	0x20003194
 800a88c:	0800b2ec 	.word	0x0800b2ec

0800a890 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b082      	sub	sp, #8
 800a894:	af00      	add	r7, sp, #0
 800a896:	4603      	mov	r3, r0
 800a898:	6039      	str	r1, [r7, #0]
 800a89a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a89c:	79fb      	ldrb	r3, [r7, #7]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d105      	bne.n	800a8ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	4907      	ldr	r1, [pc, #28]	; (800a8c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a8a6:	4808      	ldr	r0, [pc, #32]	; (800a8c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a8a8:	f7fc ffbd 	bl	8007826 <USBD_GetString>
 800a8ac:	e004      	b.n	800a8b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a8ae:	683a      	ldr	r2, [r7, #0]
 800a8b0:	4904      	ldr	r1, [pc, #16]	; (800a8c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a8b2:	4805      	ldr	r0, [pc, #20]	; (800a8c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a8b4:	f7fc ffb7 	bl	8007826 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8b8:	4b02      	ldr	r3, [pc, #8]	; (800a8c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3708      	adds	r7, #8
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}
 800a8c2:	bf00      	nop
 800a8c4:	20003194 	.word	0x20003194
 800a8c8:	0800b2f8 	.word	0x0800b2f8

0800a8cc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	6039      	str	r1, [r7, #0]
 800a8d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	220c      	movs	r2, #12
 800a8dc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800a8de:	4b03      	ldr	r3, [pc, #12]	; (800a8ec <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	370c      	adds	r7, #12
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr
 800a8ec:	20000174 	.word	0x20000174

0800a8f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a8f6:	4b0f      	ldr	r3, [pc, #60]	; (800a934 <Get_SerialNum+0x44>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a8fc:	4b0e      	ldr	r3, [pc, #56]	; (800a938 <Get_SerialNum+0x48>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a902:	4b0e      	ldr	r3, [pc, #56]	; (800a93c <Get_SerialNum+0x4c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a908:	68fa      	ldr	r2, [r7, #12]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	4413      	add	r3, r2
 800a90e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d009      	beq.n	800a92a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a916:	2208      	movs	r2, #8
 800a918:	4909      	ldr	r1, [pc, #36]	; (800a940 <Get_SerialNum+0x50>)
 800a91a:	68f8      	ldr	r0, [r7, #12]
 800a91c:	f000 f814 	bl	800a948 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a920:	2204      	movs	r2, #4
 800a922:	4908      	ldr	r1, [pc, #32]	; (800a944 <Get_SerialNum+0x54>)
 800a924:	68b8      	ldr	r0, [r7, #8]
 800a926:	f000 f80f 	bl	800a948 <IntToUnicode>
  }
}
 800a92a:	bf00      	nop
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	1fff7590 	.word	0x1fff7590
 800a938:	1fff7594 	.word	0x1fff7594
 800a93c:	1fff7598 	.word	0x1fff7598
 800a940:	20000186 	.word	0x20000186
 800a944:	20000196 	.word	0x20000196

0800a948 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a948:	b480      	push	{r7}
 800a94a:	b087      	sub	sp, #28
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	4613      	mov	r3, r2
 800a954:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a956:	2300      	movs	r3, #0
 800a958:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a95a:	2300      	movs	r3, #0
 800a95c:	75fb      	strb	r3, [r7, #23]
 800a95e:	e027      	b.n	800a9b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	0f1b      	lsrs	r3, r3, #28
 800a964:	2b09      	cmp	r3, #9
 800a966:	d80b      	bhi.n	800a980 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	0f1b      	lsrs	r3, r3, #28
 800a96c:	b2da      	uxtb	r2, r3
 800a96e:	7dfb      	ldrb	r3, [r7, #23]
 800a970:	005b      	lsls	r3, r3, #1
 800a972:	4619      	mov	r1, r3
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	440b      	add	r3, r1
 800a978:	3230      	adds	r2, #48	; 0x30
 800a97a:	b2d2      	uxtb	r2, r2
 800a97c:	701a      	strb	r2, [r3, #0]
 800a97e:	e00a      	b.n	800a996 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	0f1b      	lsrs	r3, r3, #28
 800a984:	b2da      	uxtb	r2, r3
 800a986:	7dfb      	ldrb	r3, [r7, #23]
 800a988:	005b      	lsls	r3, r3, #1
 800a98a:	4619      	mov	r1, r3
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	440b      	add	r3, r1
 800a990:	3237      	adds	r2, #55	; 0x37
 800a992:	b2d2      	uxtb	r2, r2
 800a994:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	011b      	lsls	r3, r3, #4
 800a99a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a99c:	7dfb      	ldrb	r3, [r7, #23]
 800a99e:	005b      	lsls	r3, r3, #1
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	68ba      	ldr	r2, [r7, #8]
 800a9a4:	4413      	add	r3, r2
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a9aa:	7dfb      	ldrb	r3, [r7, #23]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	75fb      	strb	r3, [r7, #23]
 800a9b0:	7dfa      	ldrb	r2, [r7, #23]
 800a9b2:	79fb      	ldrb	r3, [r7, #7]
 800a9b4:	429a      	cmp	r2, r3
 800a9b6:	d3d3      	bcc.n	800a960 <IntToUnicode+0x18>
  }
}
 800a9b8:	bf00      	nop
 800a9ba:	bf00      	nop
 800a9bc:	371c      	adds	r7, #28
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr
	...

0800a9c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b08a      	sub	sp, #40	; 0x28
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9d0:	f107 0314 	add.w	r3, r7, #20
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	601a      	str	r2, [r3, #0]
 800a9d8:	605a      	str	r2, [r3, #4]
 800a9da:	609a      	str	r2, [r3, #8]
 800a9dc:	60da      	str	r2, [r3, #12]
 800a9de:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a9e8:	d14e      	bne.n	800aa88 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9ea:	4b29      	ldr	r3, [pc, #164]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800a9ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9ee:	4a28      	ldr	r2, [pc, #160]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800a9f0:	f043 0301 	orr.w	r3, r3, #1
 800a9f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a9f6:	4b26      	ldr	r3, [pc, #152]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800a9f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9fa:	f003 0301 	and.w	r3, r3, #1
 800a9fe:	613b      	str	r3, [r7, #16]
 800aa00:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800aa02:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800aa06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa08:	2302      	movs	r3, #2
 800aa0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa10:	2303      	movs	r3, #3
 800aa12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aa14:	230a      	movs	r3, #10
 800aa16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa18:	f107 0314 	add.w	r3, r7, #20
 800aa1c:	4619      	mov	r1, r3
 800aa1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aa22:	f7f6 fd4d 	bl	80014c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aa26:	4b1a      	ldr	r3, [pc, #104]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa2a:	4a19      	ldr	r2, [pc, #100]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800aa30:	64d3      	str	r3, [r2, #76]	; 0x4c
 800aa32:	4b17      	ldr	r3, [pc, #92]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aa36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800aa3a:	60fb      	str	r3, [r7, #12]
 800aa3c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aa3e:	4b14      	ldr	r3, [pc, #80]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d114      	bne.n	800aa74 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aa4a:	4b11      	ldr	r3, [pc, #68]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa4e:	4a10      	ldr	r2, [pc, #64]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa54:	6593      	str	r3, [r2, #88]	; 0x58
 800aa56:	4b0e      	ldr	r3, [pc, #56]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa5e:	60bb      	str	r3, [r7, #8]
 800aa60:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800aa62:	f7f8 f85d 	bl	8002b20 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa66:	4b0a      	ldr	r3, [pc, #40]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa6a:	4a09      	ldr	r2, [pc, #36]	; (800aa90 <HAL_PCD_MspInit+0xc8>)
 800aa6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa70:	6593      	str	r3, [r2, #88]	; 0x58
 800aa72:	e001      	b.n	800aa78 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800aa74:	f7f8 f854 	bl	8002b20 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800aa78:	2200      	movs	r2, #0
 800aa7a:	2105      	movs	r1, #5
 800aa7c:	2043      	movs	r0, #67	; 0x43
 800aa7e:	f7f6 fce8 	bl	8001452 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aa82:	2043      	movs	r0, #67	; 0x43
 800aa84:	f7f6 fd01 	bl	800148a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aa88:	bf00      	nop
 800aa8a:	3728      	adds	r7, #40	; 0x28
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}
 800aa90:	40021000 	.word	0x40021000

0800aa94 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800aaa8:	4619      	mov	r1, r3
 800aaaa:	4610      	mov	r0, r2
 800aaac:	f7fb feaa 	bl	8006804 <USBD_LL_SetupStage>
}
 800aab0:	bf00      	nop
 800aab2:	3708      	adds	r7, #8
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	460b      	mov	r3, r1
 800aac2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800aaca:	78fa      	ldrb	r2, [r7, #3]
 800aacc:	6879      	ldr	r1, [r7, #4]
 800aace:	4613      	mov	r3, r2
 800aad0:	00db      	lsls	r3, r3, #3
 800aad2:	1a9b      	subs	r3, r3, r2
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	440b      	add	r3, r1
 800aad8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	78fb      	ldrb	r3, [r7, #3]
 800aae0:	4619      	mov	r1, r3
 800aae2:	f7fb fee4 	bl	80068ae <USBD_LL_DataOutStage>
}
 800aae6:	bf00      	nop
 800aae8:	3708      	adds	r7, #8
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}

0800aaee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aaee:	b580      	push	{r7, lr}
 800aaf0:	b082      	sub	sp, #8
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800ab00:	78fa      	ldrb	r2, [r7, #3]
 800ab02:	6879      	ldr	r1, [r7, #4]
 800ab04:	4613      	mov	r3, r2
 800ab06:	00db      	lsls	r3, r3, #3
 800ab08:	1a9b      	subs	r3, r3, r2
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	440b      	add	r3, r1
 800ab0e:	3348      	adds	r3, #72	; 0x48
 800ab10:	681a      	ldr	r2, [r3, #0]
 800ab12:	78fb      	ldrb	r3, [r7, #3]
 800ab14:	4619      	mov	r1, r3
 800ab16:	f7fb ff2d 	bl	8006974 <USBD_LL_DataInStage>
}
 800ab1a:	bf00      	nop
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}

0800ab22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab22:	b580      	push	{r7, lr}
 800ab24:	b082      	sub	sp, #8
 800ab26:	af00      	add	r7, sp, #0
 800ab28:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7fc f841 	bl	8006bb8 <USBD_LL_SOF>
}
 800ab36:	bf00      	nop
 800ab38:	3708      	adds	r7, #8
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}

0800ab3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab3e:	b580      	push	{r7, lr}
 800ab40:	b084      	sub	sp, #16
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ab46:	2301      	movs	r3, #1
 800ab48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	68db      	ldr	r3, [r3, #12]
 800ab4e:	2b02      	cmp	r3, #2
 800ab50:	d001      	beq.n	800ab56 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ab52:	f7f6 f84f 	bl	8000bf4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab5c:	7bfa      	ldrb	r2, [r7, #15]
 800ab5e:	4611      	mov	r1, r2
 800ab60:	4618      	mov	r0, r3
 800ab62:	f7fb ffeb 	bl	8006b3c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f7fb ff97 	bl	8006aa0 <USBD_LL_Reset>
}
 800ab72:	bf00      	nop
 800ab74:	3710      	adds	r7, #16
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
	...

0800ab7c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b082      	sub	sp, #8
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	687a      	ldr	r2, [r7, #4]
 800ab90:	6812      	ldr	r2, [r2, #0]
 800ab92:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ab96:	f043 0301 	orr.w	r3, r3, #1
 800ab9a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aba2:	4618      	mov	r0, r3
 800aba4:	f7fb ffda 	bl	8006b5c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	6a1b      	ldr	r3, [r3, #32]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d005      	beq.n	800abbc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800abb0:	4b04      	ldr	r3, [pc, #16]	; (800abc4 <HAL_PCD_SuspendCallback+0x48>)
 800abb2:	691b      	ldr	r3, [r3, #16]
 800abb4:	4a03      	ldr	r2, [pc, #12]	; (800abc4 <HAL_PCD_SuspendCallback+0x48>)
 800abb6:	f043 0306 	orr.w	r3, r3, #6
 800abba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800abbc:	bf00      	nop
 800abbe:	3708      	adds	r7, #8
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	e000ed00 	.word	0xe000ed00

0800abc8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b082      	sub	sp, #8
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	687a      	ldr	r2, [r7, #4]
 800abdc:	6812      	ldr	r2, [r2, #0]
 800abde:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800abe2:	f023 0301 	bic.w	r3, r3, #1
 800abe6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6a1b      	ldr	r3, [r3, #32]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d007      	beq.n	800ac00 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800abf0:	4b08      	ldr	r3, [pc, #32]	; (800ac14 <HAL_PCD_ResumeCallback+0x4c>)
 800abf2:	691b      	ldr	r3, [r3, #16]
 800abf4:	4a07      	ldr	r2, [pc, #28]	; (800ac14 <HAL_PCD_ResumeCallback+0x4c>)
 800abf6:	f023 0306 	bic.w	r3, r3, #6
 800abfa:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800abfc:	f000 faf6 	bl	800b1ec <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7fb ffbe 	bl	8006b88 <USBD_LL_Resume>
}
 800ac0c:	bf00      	nop
 800ac0e:	3708      	adds	r7, #8
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	e000ed00 	.word	0xe000ed00

0800ac18 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	460b      	mov	r3, r1
 800ac22:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac2a:	78fa      	ldrb	r2, [r7, #3]
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7fc f80a 	bl	8006c48 <USBD_LL_IsoOUTIncomplete>
}
 800ac34:	bf00      	nop
 800ac36:	3708      	adds	r7, #8
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	460b      	mov	r3, r1
 800ac46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac4e:	78fa      	ldrb	r2, [r7, #3]
 800ac50:	4611      	mov	r1, r2
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7fb ffd2 	bl	8006bfc <USBD_LL_IsoINIncomplete>
}
 800ac58:	bf00      	nop
 800ac5a:	3708      	adds	r7, #8
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b082      	sub	sp, #8
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7fc f810 	bl	8006c94 <USBD_LL_DevConnected>
}
 800ac74:	bf00      	nop
 800ac76:	3708      	adds	r7, #8
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	bd80      	pop	{r7, pc}

0800ac7c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b082      	sub	sp, #8
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f7fc f80d 	bl	8006caa <USBD_LL_DevDisconnected>
}
 800ac90:	bf00      	nop
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b082      	sub	sp, #8
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d13c      	bne.n	800ad22 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aca8:	4a20      	ldr	r2, [pc, #128]	; (800ad2c <USBD_LL_Init+0x94>)
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4a1e      	ldr	r2, [pc, #120]	; (800ad2c <USBD_LL_Init+0x94>)
 800acb4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800acb8:	4b1c      	ldr	r3, [pc, #112]	; (800ad2c <USBD_LL_Init+0x94>)
 800acba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800acbe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800acc0:	4b1a      	ldr	r3, [pc, #104]	; (800ad2c <USBD_LL_Init+0x94>)
 800acc2:	2206      	movs	r2, #6
 800acc4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800acc6:	4b19      	ldr	r3, [pc, #100]	; (800ad2c <USBD_LL_Init+0x94>)
 800acc8:	2202      	movs	r2, #2
 800acca:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800accc:	4b17      	ldr	r3, [pc, #92]	; (800ad2c <USBD_LL_Init+0x94>)
 800acce:	2202      	movs	r2, #2
 800acd0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800acd2:	4b16      	ldr	r3, [pc, #88]	; (800ad2c <USBD_LL_Init+0x94>)
 800acd4:	2200      	movs	r2, #0
 800acd6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800acd8:	4b14      	ldr	r3, [pc, #80]	; (800ad2c <USBD_LL_Init+0x94>)
 800acda:	2200      	movs	r2, #0
 800acdc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800acde:	4b13      	ldr	r3, [pc, #76]	; (800ad2c <USBD_LL_Init+0x94>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800ace4:	4b11      	ldr	r3, [pc, #68]	; (800ad2c <USBD_LL_Init+0x94>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800acea:	4b10      	ldr	r3, [pc, #64]	; (800ad2c <USBD_LL_Init+0x94>)
 800acec:	2200      	movs	r2, #0
 800acee:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800acf0:	4b0e      	ldr	r3, [pc, #56]	; (800ad2c <USBD_LL_Init+0x94>)
 800acf2:	2200      	movs	r2, #0
 800acf4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800acf6:	480d      	ldr	r0, [pc, #52]	; (800ad2c <USBD_LL_Init+0x94>)
 800acf8:	f7f6 fe0e 	bl	8001918 <HAL_PCD_Init>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d001      	beq.n	800ad06 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ad02:	f7f5 ff77 	bl	8000bf4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ad06:	2180      	movs	r1, #128	; 0x80
 800ad08:	4808      	ldr	r0, [pc, #32]	; (800ad2c <USBD_LL_Init+0x94>)
 800ad0a:	f7f7 fe70 	bl	80029ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ad0e:	2240      	movs	r2, #64	; 0x40
 800ad10:	2100      	movs	r1, #0
 800ad12:	4806      	ldr	r0, [pc, #24]	; (800ad2c <USBD_LL_Init+0x94>)
 800ad14:	f7f7 fe24 	bl	8002960 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ad18:	2280      	movs	r2, #128	; 0x80
 800ad1a:	2101      	movs	r1, #1
 800ad1c:	4803      	ldr	r0, [pc, #12]	; (800ad2c <USBD_LL_Init+0x94>)
 800ad1e:	f7f7 fe1f 	bl	8002960 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ad22:	2300      	movs	r3, #0
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	3708      	adds	r7, #8
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	20003394 	.word	0x20003394

0800ad30 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b084      	sub	sp, #16
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad46:	4618      	mov	r0, r3
 800ad48:	f7f6 ff0a 	bl	8001b60 <HAL_PCD_Start>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ad50:	7bbb      	ldrb	r3, [r7, #14]
 800ad52:	2b03      	cmp	r3, #3
 800ad54:	d816      	bhi.n	800ad84 <USBD_LL_Start+0x54>
 800ad56:	a201      	add	r2, pc, #4	; (adr r2, 800ad5c <USBD_LL_Start+0x2c>)
 800ad58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad5c:	0800ad6d 	.word	0x0800ad6d
 800ad60:	0800ad73 	.word	0x0800ad73
 800ad64:	0800ad79 	.word	0x0800ad79
 800ad68:	0800ad7f 	.word	0x0800ad7f
    case HAL_OK :
      usb_status = USBD_OK;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad70:	e00b      	b.n	800ad8a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad72:	2303      	movs	r3, #3
 800ad74:	73fb      	strb	r3, [r7, #15]
    break;
 800ad76:	e008      	b.n	800ad8a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	73fb      	strb	r3, [r7, #15]
    break;
 800ad7c:	e005      	b.n	800ad8a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad7e:	2303      	movs	r3, #3
 800ad80:	73fb      	strb	r3, [r7, #15]
    break;
 800ad82:	e002      	b.n	800ad8a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800ad84:	2303      	movs	r3, #3
 800ad86:	73fb      	strb	r3, [r7, #15]
    break;
 800ad88:	bf00      	nop
  }
  return usb_status;
 800ad8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3710      	adds	r7, #16
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b084      	sub	sp, #16
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	4611      	mov	r1, r2
 800ada0:	461a      	mov	r2, r3
 800ada2:	4603      	mov	r3, r0
 800ada4:	70fb      	strb	r3, [r7, #3]
 800ada6:	460b      	mov	r3, r1
 800ada8:	70bb      	strb	r3, [r7, #2]
 800adaa:	4613      	mov	r3, r2
 800adac:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adae:	2300      	movs	r3, #0
 800adb0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adb2:	2300      	movs	r3, #0
 800adb4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800adbc:	78bb      	ldrb	r3, [r7, #2]
 800adbe:	883a      	ldrh	r2, [r7, #0]
 800adc0:	78f9      	ldrb	r1, [r7, #3]
 800adc2:	f7f7 fac5 	bl	8002350 <HAL_PCD_EP_Open>
 800adc6:	4603      	mov	r3, r0
 800adc8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800adca:	7bbb      	ldrb	r3, [r7, #14]
 800adcc:	2b03      	cmp	r3, #3
 800adce:	d817      	bhi.n	800ae00 <USBD_LL_OpenEP+0x6c>
 800add0:	a201      	add	r2, pc, #4	; (adr r2, 800add8 <USBD_LL_OpenEP+0x44>)
 800add2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add6:	bf00      	nop
 800add8:	0800ade9 	.word	0x0800ade9
 800addc:	0800adef 	.word	0x0800adef
 800ade0:	0800adf5 	.word	0x0800adf5
 800ade4:	0800adfb 	.word	0x0800adfb
    case HAL_OK :
      usb_status = USBD_OK;
 800ade8:	2300      	movs	r3, #0
 800adea:	73fb      	strb	r3, [r7, #15]
    break;
 800adec:	e00b      	b.n	800ae06 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800adee:	2303      	movs	r3, #3
 800adf0:	73fb      	strb	r3, [r7, #15]
    break;
 800adf2:	e008      	b.n	800ae06 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800adf4:	2301      	movs	r3, #1
 800adf6:	73fb      	strb	r3, [r7, #15]
    break;
 800adf8:	e005      	b.n	800ae06 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800adfa:	2303      	movs	r3, #3
 800adfc:	73fb      	strb	r3, [r7, #15]
    break;
 800adfe:	e002      	b.n	800ae06 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800ae00:	2303      	movs	r3, #3
 800ae02:	73fb      	strb	r3, [r7, #15]
    break;
 800ae04:	bf00      	nop
  }
  return usb_status;
 800ae06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3710      	adds	r7, #16
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	460b      	mov	r3, r1
 800ae1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae20:	2300      	movs	r3, #0
 800ae22:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae2a:	78fa      	ldrb	r2, [r7, #3]
 800ae2c:	4611      	mov	r1, r2
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7f7 faf6 	bl	8002420 <HAL_PCD_EP_Close>
 800ae34:	4603      	mov	r3, r0
 800ae36:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ae38:	7bbb      	ldrb	r3, [r7, #14]
 800ae3a:	2b03      	cmp	r3, #3
 800ae3c:	d816      	bhi.n	800ae6c <USBD_LL_CloseEP+0x5c>
 800ae3e:	a201      	add	r2, pc, #4	; (adr r2, 800ae44 <USBD_LL_CloseEP+0x34>)
 800ae40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae44:	0800ae55 	.word	0x0800ae55
 800ae48:	0800ae5b 	.word	0x0800ae5b
 800ae4c:	0800ae61 	.word	0x0800ae61
 800ae50:	0800ae67 	.word	0x0800ae67
    case HAL_OK :
      usb_status = USBD_OK;
 800ae54:	2300      	movs	r3, #0
 800ae56:	73fb      	strb	r3, [r7, #15]
    break;
 800ae58:	e00b      	b.n	800ae72 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ae5e:	e008      	b.n	800ae72 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ae60:	2301      	movs	r3, #1
 800ae62:	73fb      	strb	r3, [r7, #15]
    break;
 800ae64:	e005      	b.n	800ae72 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ae66:	2303      	movs	r3, #3
 800ae68:	73fb      	strb	r3, [r7, #15]
    break;
 800ae6a:	e002      	b.n	800ae72 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800ae6c:	2303      	movs	r3, #3
 800ae6e:	73fb      	strb	r3, [r7, #15]
    break;
 800ae70:	bf00      	nop
  }
  return usb_status;
 800ae72:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3710      	adds	r7, #16
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b084      	sub	sp, #16
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	460b      	mov	r3, r1
 800ae86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae96:	78fa      	ldrb	r2, [r7, #3]
 800ae98:	4611      	mov	r1, r2
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	f7f7 fb9d 	bl	80025da <HAL_PCD_EP_SetStall>
 800aea0:	4603      	mov	r3, r0
 800aea2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800aea4:	7bbb      	ldrb	r3, [r7, #14]
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	d816      	bhi.n	800aed8 <USBD_LL_StallEP+0x5c>
 800aeaa:	a201      	add	r2, pc, #4	; (adr r2, 800aeb0 <USBD_LL_StallEP+0x34>)
 800aeac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb0:	0800aec1 	.word	0x0800aec1
 800aeb4:	0800aec7 	.word	0x0800aec7
 800aeb8:	0800aecd 	.word	0x0800aecd
 800aebc:	0800aed3 	.word	0x0800aed3
    case HAL_OK :
      usb_status = USBD_OK;
 800aec0:	2300      	movs	r3, #0
 800aec2:	73fb      	strb	r3, [r7, #15]
    break;
 800aec4:	e00b      	b.n	800aede <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aec6:	2303      	movs	r3, #3
 800aec8:	73fb      	strb	r3, [r7, #15]
    break;
 800aeca:	e008      	b.n	800aede <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aecc:	2301      	movs	r3, #1
 800aece:	73fb      	strb	r3, [r7, #15]
    break;
 800aed0:	e005      	b.n	800aede <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aed2:	2303      	movs	r3, #3
 800aed4:	73fb      	strb	r3, [r7, #15]
    break;
 800aed6:	e002      	b.n	800aede <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800aed8:	2303      	movs	r3, #3
 800aeda:	73fb      	strb	r3, [r7, #15]
    break;
 800aedc:	bf00      	nop
  }
  return usb_status;
 800aede:	7bfb      	ldrb	r3, [r7, #15]
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3710      	adds	r7, #16
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	460b      	mov	r3, r1
 800aef2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aef4:	2300      	movs	r3, #0
 800aef6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af02:	78fa      	ldrb	r2, [r7, #3]
 800af04:	4611      	mov	r1, r2
 800af06:	4618      	mov	r0, r3
 800af08:	f7f7 fbc9 	bl	800269e <HAL_PCD_EP_ClrStall>
 800af0c:	4603      	mov	r3, r0
 800af0e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800af10:	7bbb      	ldrb	r3, [r7, #14]
 800af12:	2b03      	cmp	r3, #3
 800af14:	d816      	bhi.n	800af44 <USBD_LL_ClearStallEP+0x5c>
 800af16:	a201      	add	r2, pc, #4	; (adr r2, 800af1c <USBD_LL_ClearStallEP+0x34>)
 800af18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af1c:	0800af2d 	.word	0x0800af2d
 800af20:	0800af33 	.word	0x0800af33
 800af24:	0800af39 	.word	0x0800af39
 800af28:	0800af3f 	.word	0x0800af3f
    case HAL_OK :
      usb_status = USBD_OK;
 800af2c:	2300      	movs	r3, #0
 800af2e:	73fb      	strb	r3, [r7, #15]
    break;
 800af30:	e00b      	b.n	800af4a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af32:	2303      	movs	r3, #3
 800af34:	73fb      	strb	r3, [r7, #15]
    break;
 800af36:	e008      	b.n	800af4a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af38:	2301      	movs	r3, #1
 800af3a:	73fb      	strb	r3, [r7, #15]
    break;
 800af3c:	e005      	b.n	800af4a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af3e:	2303      	movs	r3, #3
 800af40:	73fb      	strb	r3, [r7, #15]
    break;
 800af42:	e002      	b.n	800af4a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800af44:	2303      	movs	r3, #3
 800af46:	73fb      	strb	r3, [r7, #15]
    break;
 800af48:	bf00      	nop
  }
  return usb_status;
 800af4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af4c:	4618      	mov	r0, r3
 800af4e:	3710      	adds	r7, #16
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}

0800af54 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
 800af5c:	460b      	mov	r3, r1
 800af5e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af66:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800af68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	da0b      	bge.n	800af88 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800af70:	78fb      	ldrb	r3, [r7, #3]
 800af72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af76:	68f9      	ldr	r1, [r7, #12]
 800af78:	4613      	mov	r3, r2
 800af7a:	00db      	lsls	r3, r3, #3
 800af7c:	1a9b      	subs	r3, r3, r2
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	440b      	add	r3, r1
 800af82:	333e      	adds	r3, #62	; 0x3e
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	e00b      	b.n	800afa0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800af88:	78fb      	ldrb	r3, [r7, #3]
 800af8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af8e:	68f9      	ldr	r1, [r7, #12]
 800af90:	4613      	mov	r3, r2
 800af92:	00db      	lsls	r3, r3, #3
 800af94:	1a9b      	subs	r3, r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	440b      	add	r3, r1
 800af9a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800af9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3714      	adds	r7, #20
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr

0800afac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	460b      	mov	r3, r1
 800afb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afb8:	2300      	movs	r3, #0
 800afba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afbc:	2300      	movs	r3, #0
 800afbe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800afc6:	78fa      	ldrb	r2, [r7, #3]
 800afc8:	4611      	mov	r1, r2
 800afca:	4618      	mov	r0, r3
 800afcc:	f7f7 f99b 	bl	8002306 <HAL_PCD_SetAddress>
 800afd0:	4603      	mov	r3, r0
 800afd2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800afd4:	7bbb      	ldrb	r3, [r7, #14]
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d816      	bhi.n	800b008 <USBD_LL_SetUSBAddress+0x5c>
 800afda:	a201      	add	r2, pc, #4	; (adr r2, 800afe0 <USBD_LL_SetUSBAddress+0x34>)
 800afdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afe0:	0800aff1 	.word	0x0800aff1
 800afe4:	0800aff7 	.word	0x0800aff7
 800afe8:	0800affd 	.word	0x0800affd
 800afec:	0800b003 	.word	0x0800b003
    case HAL_OK :
      usb_status = USBD_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	73fb      	strb	r3, [r7, #15]
    break;
 800aff4:	e00b      	b.n	800b00e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aff6:	2303      	movs	r3, #3
 800aff8:	73fb      	strb	r3, [r7, #15]
    break;
 800affa:	e008      	b.n	800b00e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800affc:	2301      	movs	r3, #1
 800affe:	73fb      	strb	r3, [r7, #15]
    break;
 800b000:	e005      	b.n	800b00e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b002:	2303      	movs	r3, #3
 800b004:	73fb      	strb	r3, [r7, #15]
    break;
 800b006:	e002      	b.n	800b00e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800b008:	2303      	movs	r3, #3
 800b00a:	73fb      	strb	r3, [r7, #15]
    break;
 800b00c:	bf00      	nop
  }
  return usb_status;
 800b00e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b010:	4618      	mov	r0, r3
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	607a      	str	r2, [r7, #4]
 800b022:	603b      	str	r3, [r7, #0]
 800b024:	460b      	mov	r3, r1
 800b026:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b028:	2300      	movs	r3, #0
 800b02a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b02c:	2300      	movs	r3, #0
 800b02e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b036:	7af9      	ldrb	r1, [r7, #11]
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	687a      	ldr	r2, [r7, #4]
 800b03c:	f7f7 fa90 	bl	8002560 <HAL_PCD_EP_Transmit>
 800b040:	4603      	mov	r3, r0
 800b042:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b044:	7dbb      	ldrb	r3, [r7, #22]
 800b046:	2b03      	cmp	r3, #3
 800b048:	d816      	bhi.n	800b078 <USBD_LL_Transmit+0x60>
 800b04a:	a201      	add	r2, pc, #4	; (adr r2, 800b050 <USBD_LL_Transmit+0x38>)
 800b04c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b050:	0800b061 	.word	0x0800b061
 800b054:	0800b067 	.word	0x0800b067
 800b058:	0800b06d 	.word	0x0800b06d
 800b05c:	0800b073 	.word	0x0800b073
    case HAL_OK :
      usb_status = USBD_OK;
 800b060:	2300      	movs	r3, #0
 800b062:	75fb      	strb	r3, [r7, #23]
    break;
 800b064:	e00b      	b.n	800b07e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b066:	2303      	movs	r3, #3
 800b068:	75fb      	strb	r3, [r7, #23]
    break;
 800b06a:	e008      	b.n	800b07e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b06c:	2301      	movs	r3, #1
 800b06e:	75fb      	strb	r3, [r7, #23]
    break;
 800b070:	e005      	b.n	800b07e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b072:	2303      	movs	r3, #3
 800b074:	75fb      	strb	r3, [r7, #23]
    break;
 800b076:	e002      	b.n	800b07e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800b078:	2303      	movs	r3, #3
 800b07a:	75fb      	strb	r3, [r7, #23]
    break;
 800b07c:	bf00      	nop
  }
  return usb_status;
 800b07e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b080:	4618      	mov	r0, r3
 800b082:	3718      	adds	r7, #24
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	607a      	str	r2, [r7, #4]
 800b092:	603b      	str	r3, [r7, #0]
 800b094:	460b      	mov	r3, r1
 800b096:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b098:	2300      	movs	r3, #0
 800b09a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b09c:	2300      	movs	r3, #0
 800b09e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b0a6:	7af9      	ldrb	r1, [r7, #11]
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	f7f7 fa02 	bl	80024b4 <HAL_PCD_EP_Receive>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b0b4:	7dbb      	ldrb	r3, [r7, #22]
 800b0b6:	2b03      	cmp	r3, #3
 800b0b8:	d816      	bhi.n	800b0e8 <USBD_LL_PrepareReceive+0x60>
 800b0ba:	a201      	add	r2, pc, #4	; (adr r2, 800b0c0 <USBD_LL_PrepareReceive+0x38>)
 800b0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c0:	0800b0d1 	.word	0x0800b0d1
 800b0c4:	0800b0d7 	.word	0x0800b0d7
 800b0c8:	0800b0dd 	.word	0x0800b0dd
 800b0cc:	0800b0e3 	.word	0x0800b0e3
    case HAL_OK :
      usb_status = USBD_OK;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	75fb      	strb	r3, [r7, #23]
    break;
 800b0d4:	e00b      	b.n	800b0ee <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b0d6:	2303      	movs	r3, #3
 800b0d8:	75fb      	strb	r3, [r7, #23]
    break;
 800b0da:	e008      	b.n	800b0ee <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	75fb      	strb	r3, [r7, #23]
    break;
 800b0e0:	e005      	b.n	800b0ee <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b0e2:	2303      	movs	r3, #3
 800b0e4:	75fb      	strb	r3, [r7, #23]
    break;
 800b0e6:	e002      	b.n	800b0ee <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800b0e8:	2303      	movs	r3, #3
 800b0ea:	75fb      	strb	r3, [r7, #23]
    break;
 800b0ec:	bf00      	nop
  }
  return usb_status;
 800b0ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	3718      	adds	r7, #24
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	460b      	mov	r3, r1
 800b102:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b10a:	78fa      	ldrb	r2, [r7, #3]
 800b10c:	4611      	mov	r1, r2
 800b10e:	4618      	mov	r0, r3
 800b110:	f7f7 fa0e 	bl	8002530 <HAL_PCD_EP_GetRxCount>
 800b114:	4603      	mov	r3, r0
}
 800b116:	4618      	mov	r0, r3
 800b118:	3708      	adds	r7, #8
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
	...

0800b120 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b082      	sub	sp, #8
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	460b      	mov	r3, r1
 800b12a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b12c:	78fb      	ldrb	r3, [r7, #3]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d002      	beq.n	800b138 <HAL_PCDEx_LPM_Callback+0x18>
 800b132:	2b01      	cmp	r3, #1
 800b134:	d01f      	beq.n	800b176 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b136:	e03b      	b.n	800b1b0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6a1b      	ldr	r3, [r3, #32]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d007      	beq.n	800b150 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b140:	f000 f854 	bl	800b1ec <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b144:	4b1c      	ldr	r3, [pc, #112]	; (800b1b8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b146:	691b      	ldr	r3, [r3, #16]
 800b148:	4a1b      	ldr	r2, [pc, #108]	; (800b1b8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b14a:	f023 0306 	bic.w	r3, r3, #6
 800b14e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	6812      	ldr	r2, [r2, #0]
 800b15e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b162:	f023 0301 	bic.w	r3, r3, #1
 800b166:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b16e:	4618      	mov	r0, r3
 800b170:	f7fb fd0a 	bl	8006b88 <USBD_LL_Resume>
    break;
 800b174:	e01c      	b.n	800b1b0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	687a      	ldr	r2, [r7, #4]
 800b182:	6812      	ldr	r2, [r2, #0]
 800b184:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b188:	f043 0301 	orr.w	r3, r3, #1
 800b18c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b194:	4618      	mov	r0, r3
 800b196:	f7fb fce1 	bl	8006b5c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6a1b      	ldr	r3, [r3, #32]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d005      	beq.n	800b1ae <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b1a2:	4b05      	ldr	r3, [pc, #20]	; (800b1b8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b1a4:	691b      	ldr	r3, [r3, #16]
 800b1a6:	4a04      	ldr	r2, [pc, #16]	; (800b1b8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b1a8:	f043 0306 	orr.w	r3, r3, #6
 800b1ac:	6113      	str	r3, [r2, #16]
    break;
 800b1ae:	bf00      	nop
}
 800b1b0:	bf00      	nop
 800b1b2:	3708      	adds	r7, #8
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	e000ed00 	.word	0xe000ed00

0800b1bc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b1c4:	4b03      	ldr	r3, [pc, #12]	; (800b1d4 <USBD_static_malloc+0x18>)
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	370c      	adds	r7, #12
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	20001a98 	.word	0x20001a98

0800b1d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b083      	sub	sp, #12
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]

}
 800b1e0:	bf00      	nop
 800b1e2:	370c      	adds	r7, #12
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b1f0:	f7f5 f85a 	bl	80002a8 <SystemClock_Config>
}
 800b1f4:	bf00      	nop
 800b1f6:	bd80      	pop	{r7, pc}

0800b1f8 <__libc_init_array>:
 800b1f8:	b570      	push	{r4, r5, r6, lr}
 800b1fa:	4d0d      	ldr	r5, [pc, #52]	; (800b230 <__libc_init_array+0x38>)
 800b1fc:	4c0d      	ldr	r4, [pc, #52]	; (800b234 <__libc_init_array+0x3c>)
 800b1fe:	1b64      	subs	r4, r4, r5
 800b200:	10a4      	asrs	r4, r4, #2
 800b202:	2600      	movs	r6, #0
 800b204:	42a6      	cmp	r6, r4
 800b206:	d109      	bne.n	800b21c <__libc_init_array+0x24>
 800b208:	4d0b      	ldr	r5, [pc, #44]	; (800b238 <__libc_init_array+0x40>)
 800b20a:	4c0c      	ldr	r4, [pc, #48]	; (800b23c <__libc_init_array+0x44>)
 800b20c:	f000 f82e 	bl	800b26c <_init>
 800b210:	1b64      	subs	r4, r4, r5
 800b212:	10a4      	asrs	r4, r4, #2
 800b214:	2600      	movs	r6, #0
 800b216:	42a6      	cmp	r6, r4
 800b218:	d105      	bne.n	800b226 <__libc_init_array+0x2e>
 800b21a:	bd70      	pop	{r4, r5, r6, pc}
 800b21c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b220:	4798      	blx	r3
 800b222:	3601      	adds	r6, #1
 800b224:	e7ee      	b.n	800b204 <__libc_init_array+0xc>
 800b226:	f855 3b04 	ldr.w	r3, [r5], #4
 800b22a:	4798      	blx	r3
 800b22c:	3601      	adds	r6, #1
 800b22e:	e7f2      	b.n	800b216 <__libc_init_array+0x1e>
 800b230:	0800b3b4 	.word	0x0800b3b4
 800b234:	0800b3b4 	.word	0x0800b3b4
 800b238:	0800b3b4 	.word	0x0800b3b4
 800b23c:	0800b3b8 	.word	0x0800b3b8

0800b240 <memcpy>:
 800b240:	440a      	add	r2, r1
 800b242:	4291      	cmp	r1, r2
 800b244:	f100 33ff 	add.w	r3, r0, #4294967295
 800b248:	d100      	bne.n	800b24c <memcpy+0xc>
 800b24a:	4770      	bx	lr
 800b24c:	b510      	push	{r4, lr}
 800b24e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b252:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b256:	4291      	cmp	r1, r2
 800b258:	d1f9      	bne.n	800b24e <memcpy+0xe>
 800b25a:	bd10      	pop	{r4, pc}

0800b25c <memset>:
 800b25c:	4402      	add	r2, r0
 800b25e:	4603      	mov	r3, r0
 800b260:	4293      	cmp	r3, r2
 800b262:	d100      	bne.n	800b266 <memset+0xa>
 800b264:	4770      	bx	lr
 800b266:	f803 1b01 	strb.w	r1, [r3], #1
 800b26a:	e7f9      	b.n	800b260 <memset+0x4>

0800b26c <_init>:
 800b26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b26e:	bf00      	nop
 800b270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b272:	bc08      	pop	{r3}
 800b274:	469e      	mov	lr, r3
 800b276:	4770      	bx	lr

0800b278 <_fini>:
 800b278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b27a:	bf00      	nop
 800b27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b27e:	bc08      	pop	{r3}
 800b280:	469e      	mov	lr, r3
 800b282:	4770      	bx	lr
