
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49074500                       # Number of ticks simulated
final_tick                                   49074500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148398                       # Simulator instruction rate (inst/s)
host_op_rate                                   156893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               63437730                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653080                       # Number of bytes of host memory used
host_seconds                                     0.77                       # Real time elapsed on the host
sim_insts                                      114793                       # Number of instructions simulated
sim_ops                                        121367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 870                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         662502929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         444711612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          22170374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5216558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1134601473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    662502929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     22170374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        684673303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        662502929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        444711612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         22170374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5216558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1134601473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49035000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.012346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.632572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.235911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           46     28.40%     28.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     27.16%     55.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     12.35%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      6.17%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.94%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.94%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.47%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.47%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     11.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          162                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7977250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24289750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9169.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27919.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1134.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1134.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      700                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56362.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1035720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   565125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5452200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31982985                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               144000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42231390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            898.564111                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       113250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      45392250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   166320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    90750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23258565                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7776000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35356995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            752.857150                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12807000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32610500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10488                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8424                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1083                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8473                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5399                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            63.720052                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    795                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  50                       # Number of system calls
system.cpu0.numCycles                           98150                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             22927                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         79170                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10488                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6194                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        31070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2279                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    10047                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  632                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             55142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.592271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.955127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   41002     74.36%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     877      1.59%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1033      1.87%     77.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     640      1.16%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     920      1.67%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     472      0.86%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     833      1.51%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3020      5.48%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6345     11.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               55142                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.106857                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.806623                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   19068                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                22437                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    12046                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  752                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   839                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 848                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  317                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 81576                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1103                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   839                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   19918                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2339                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7078                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    11901                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                13067                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 78678                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    91                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   107                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12567                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              93775                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               380014                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          113449                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                74377                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   19398                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               123                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           124                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3600                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               14919                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7925                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              823                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             534                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     74526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                258                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    69331                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               37                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        34676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            73                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        55142                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.257317                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.091295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34377     62.34%     62.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               5238      9.50%     71.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2941      5.33%     77.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               5115      9.28%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2510      4.55%     91.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1453      2.64%     93.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                921      1.67%     95.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                661      1.20%     96.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1926      3.49%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          55142                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    162      7.27%      7.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1706     76.57%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   169      7.59%     91.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  191      8.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                40996     59.13%     59.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6733      9.71%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     68.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               14425     20.81%     89.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7174     10.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 69331                       # Type of FU issued
system.cpu0.iq.rate                          0.706378                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2228                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.032136                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            196007                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            87833                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        66793                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 71525                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             116                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3070                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1277                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          115                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   839                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1827                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  497                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              74791                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              242                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                14919                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7925                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               115                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    21                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  472                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           301                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 854                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                68180                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                13961                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1151                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       20993                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    7241                       # Number of branches executed
system.cpu0.iew.exec_stores                      7032                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.694651                       # Inst execution rate
system.cpu0.iew.wb_sent                         67060                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        66821                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    45736                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    80574                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.680805                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.567627                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13035                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              783                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        53119                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.162767                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.226385                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35261     66.38%     66.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6775     12.75%     79.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2563      4.83%     83.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          730      1.37%     85.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1301      2.45%     87.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2615      4.92%     92.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          672      1.27%     93.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          253      0.48%     94.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2949      5.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        53119                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               56319                       # Number of instructions committed
system.cpu0.commit.committedOps                 61765                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18497                       # Number of memory references committed
system.cpu0.commit.loads                        11849                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      6351                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    55905                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 284                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           36585     59.23%     59.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.82%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11849     19.18%     89.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6648     10.76%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            61765                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2949                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      124761                       # The number of ROB reads
system.cpu0.rob.rob_writes                     151632                       # The number of ROB writes
system.cpu0.timesIdled                            404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          43008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      56319                       # Number of Instructions Simulated
system.cpu0.committedOps                        61765                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.742751                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.742751                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.573805                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.573805                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   96607                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  49455                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   243069                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   30642                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  21508                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               66                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          190.663743                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16898                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            44.005208                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   190.663743                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.372390                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.372390                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            40713                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           40713                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        13239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          13239                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3547                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16786                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16786                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16791                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16791                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          304                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2949                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2949                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3253                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3253                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3254                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3254                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16673979                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16673979                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    217350264                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    217350264                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    234024243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    234024243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    234024243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    234024243                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        13543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        13543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6496                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        20039                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        20039                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        20045                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        20045                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.022447                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022447                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.453972                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.453972                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.162333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.162333                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.162335                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.162335                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54848.615132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54848.615132                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 73703.039674                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73703.039674                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71941.052259                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71941.052259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71918.943762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71918.943762                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          714                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           28                       # number of writebacks
system.cpu0.dcache.writebacks::total               28                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          132                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2707                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2707                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2839                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2839                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          172                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          242                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          415                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10719266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10719266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     17887238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     17887238                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28606504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28606504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28682754                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28682754                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012700                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012700                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037254                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037254                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020660                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020660                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020703                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020703                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62321.313953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62321.313953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 73914.206612                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73914.206612                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 69097.835749                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69097.835749                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 69115.069880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69115.069880                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              221                       # number of replacements
system.cpu0.icache.tags.tagsinuse          248.284071                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9250                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.442404                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   248.284071                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.484930                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.484930                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            20693                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           20693                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         9250                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           9250                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         9250                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            9250                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         9250                       # number of overall hits
system.cpu0.icache.overall_hits::total           9250                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          797                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          797                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          797                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           797                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          797                       # number of overall misses
system.cpu0.icache.overall_misses::total          797                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52662996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52662996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52662996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52662996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52662996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52662996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        10047                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        10047                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        10047                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        10047                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        10047                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        10047                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.079327                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.079327                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.079327                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.079327                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.079327                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.079327                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66076.531995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66076.531995                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66076.531995                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66076.531995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66076.531995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66076.531995                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          196                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          196                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          196                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41102754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41102754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41102754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41102754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41102754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41102754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.059819                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.059819                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.059819                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.059819                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.059819                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.059819                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68390.605657                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68390.605657                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68390.605657                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68390.605657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68390.605657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68390.605657                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  10260                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             9791                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              265                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                9939                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   6209                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            62.471074                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    230                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           20368                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              6611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         68445                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      10260                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              6439                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        11339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    611                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     5514                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   58                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             18263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.857307                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.792347                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8513     46.61%     46.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     311      1.70%     48.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     105      0.57%     48.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     160      0.88%     49.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     257      1.41%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     146      0.80%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     156      0.85%     52.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2169     11.88%     64.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6446     35.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.503731                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.360418                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    6288                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2449                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     8748                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  501                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   276                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 199                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 67792                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   276                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    6748                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    376                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1594                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     8759                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  509                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 66118                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   267                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands             100253                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               323570                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           99499                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                90560                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9678                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2274                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13696                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1281                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              594                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             168                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     64190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 81                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    62368                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued                4                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        18263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.414992                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.881610                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4199     22.99%     22.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2357     12.91%     35.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1134      6.21%     42.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3710     20.31%     62.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                305      1.67%     64.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                558      3.06%     67.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1235      6.76%     73.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2927     16.03%     89.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1838     10.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18263                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2079     51.82%     51.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1726     43.02%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   138      3.44%     98.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   69      1.72%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                41458     66.47%     66.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6148      9.86%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               13666     21.91%     98.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1096      1.76%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 62368                       # Type of FU issued
system.cpu1.iq.rate                          3.062058                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       4012                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.064328                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            147015                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            68951                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        61255                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 66380                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1187                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          219                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   276                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    376                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              64274                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13696                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1281                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           168                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 241                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                61938                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                13445                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              430                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       14537                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    8830                       # Number of branches executed
system.cpu1.iew.exec_stores                      1092                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.040947                       # Inst execution rate
system.cpu1.iew.wb_sent                         61378                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        61255                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    47919                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    78448                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.007414                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.610838                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4552                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              236                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17610                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.384554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.296813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4227     24.00%     24.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4875     27.68%     51.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          817      4.64%     56.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          333      1.89%     58.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           70      0.40%     58.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1901     10.80%     69.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          185      1.05%     70.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          417      2.37%     72.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         4785     27.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17610                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               58474                       # Number of instructions committed
system.cpu1.commit.committedOps                 59602                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         13571                       # Number of memory references committed
system.cpu1.commit.loads                        12509                       # Number of loads committed
system.cpu1.commit.membars                         41                       # Number of memory barriers committed
system.cpu1.commit.branches                      8589                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    51186                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 107                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           39884     66.92%     66.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     10.31%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          12509     20.99%     98.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1062      1.78%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            59602                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 4785                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       76550                       # The number of ROB reads
system.cpu1.rob.rob_writes                     129081                       # The number of ROB writes
system.cpu1.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       77781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      58474                       # Number of Instructions Simulated
system.cpu1.committedOps                        59602                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.348326                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.348326                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.870876                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.870876                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   93044                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  42238                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   224466                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   51098                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  14597                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           15.359756                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              14199                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               97                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           146.381443                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    15.359756                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.030000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.030000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.189453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            28975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           28975                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        13189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          13189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1002                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        14191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           14191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        14193                       # number of overall hits
system.cpu1.dcache.overall_hits::total          14193                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          176                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          230                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          234                       # number of overall misses
system.cpu1.dcache.overall_misses::total          234                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1133999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1133999                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1238000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1238000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2371999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2371999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2371999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2371999                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        13365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        13365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        14421                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        14421                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        14427                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        14427                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013169                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013169                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.051136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051136                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.015949                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015949                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016220                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6443.176136                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6443.176136                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22925.925926                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22925.925926                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10313.039130                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10313.039130                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10136.747863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10136.747863                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           95                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          123                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          123                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           81                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          107                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       426001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       426001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       388250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       388250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       814251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       814251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       839751                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       839751                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.006061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.024621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.024621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007420                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007420                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5259.271605                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5259.271605                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14932.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14932.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7609.822430                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7609.822430                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7634.100000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7634.100000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.480597                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5452                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           109.040000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.480597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016564                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016564                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            11078                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           11078                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         5452                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5452                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         5452                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5452                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         5452                       # number of overall hits
system.cpu1.icache.overall_hits::total           5452                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3071742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3071742                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3071742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3071742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3071742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3071742                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         5514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         5514                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5514                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         5514                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5514                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011244                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011244                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011244                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011244                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011244                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011244                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49544.225806                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49544.225806                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49544.225806                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49544.225806                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49544.225806                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49544.225806                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2456505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2456505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2456505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2456505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2456505                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2456505                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009068                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009068                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009068                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009068                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009068                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009068                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 49130.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49130.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 49130.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49130.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 49130.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49130.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   392.470540                       # Cycle average of tags in use
system.l2.tags.total_refs                         177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.271889                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.362622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       307.566169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.455971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         3.085778                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.037545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.047909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           651                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.079468                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18682                       # Number of tag accesses
system.l2.tags.data_accesses                    18682                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  88                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     171                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               28                       # number of Writeback hits
system.l2.Writeback_hits::total                    28                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   88                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                      175                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  88                       # number of overall hits
system.l2.overall_hits::cpu0.data                  45                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu1.data                  14                       # number of overall hits
system.l2.overall_hits::total                     175                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               513                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               130                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   666                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    898                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               513                       # number of overall misses
system.l2.overall_misses::cpu0.data               358                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::total                   898                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39577750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10339500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2110500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        64500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52092250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       318750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17672750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39577750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     27693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2110500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       383250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         69765000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39577750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     27693500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2110500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       383250                       # number of overall miss cycles
system.l2.overall_miss_latency::total        69765000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             172                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 837                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           28                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                28                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               236                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               19                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1073                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              19                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1073                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.853577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.755814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.440000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.795699                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.987013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983051                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.853577                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.888337                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.440000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.263158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836906                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.853577                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.888337                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.440000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.263158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836906                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77149.610136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 79534.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 95931.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        64500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78216.591592                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 76114.035088                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 79687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76175.646552                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77149.610136                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 77356.145251                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 95931.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        76650                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77689.309577                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77149.610136                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 77356.145251                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 95931.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        76650                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77689.309577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 27                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              639                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               871                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              871                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33079750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7713500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1588500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42381750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14513500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       268250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14781750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33079750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       268250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57163500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33079750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1588500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       268250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     57163500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.846922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.656977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.340000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.763441                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.987013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983051                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.846922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.846154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.340000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.811743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.846922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.846154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.340000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.811743                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64989.685658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 68261.061947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 93441.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66325.117371                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 63655.701754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 67062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63714.439655                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64989.685658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 65181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 93441.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 67062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65629.735936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64989.685658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 65181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 93441.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 67062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65629.735936                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 638                       # Transaction distribution
system.membus.trans_dist::ReadResp                637                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples               883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 883                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1075500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4616992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                912                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               910                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  70336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              99                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1211    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1211                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             633999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            996746                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            683492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             79995                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            167249                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
