// Seed: 779592015
module module_0 ();
  assign module_1.id_2 = 0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd50,
    parameter id_5 = 32'd93
) (
    output supply0 id_0,
    output uwire   id_1,
    input  supply0 _id_2
);
  wire [id_2  >>  id_2 : id_2] id_4, _id_5, id_6;
  wire [id_5 : 1 'b0] id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  module_0 modCall_1 ();
  wire id_1, id_2;
  logic id_3;
endmodule
module module_3 (
    input tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    output supply1 id_5,
    output wand id_6
    , id_14 = 1,
    output wand id_7,
    output wire id_8,
    input wand id_9,
    output supply1 id_10,
    output wor id_11,
    output wire id_12
);
  wire id_15;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
