Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/TB_Procesador_isim_beh.exe -prj C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/TB_Procesador_beh.prj TB_Procesador 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/UnityControl.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/Sumador32B.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/SignExtender.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/registerFile.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/ProgrammingCounter.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/Mux32B.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/InstructionMemory.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/Alu.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/unionModulos.vhd" into library work
Parsing VHDL file "C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/TB_Procesador.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity ProgrammingCounter [programmingcounter_default]
Compiling architecture behavioral of entity Sumador32B [sumador32b_default]
Compiling architecture arqinstructionmemory of entity instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity registerFile [registerfile_default]
Compiling architecture behavioral of entity UnityControl [unitycontrol_default]
Compiling architecture behavioral of entity SignExtender [signextender_default]
Compiling architecture behavioral of entity Mux32B [mux32b_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity unionModulos [unionmodulos_default]
Compiling architecture behavior of entity tb_procesador
Time Resolution for simulation is 1ps.
Compiled 24 VHDL Units
Built simulation executable C:/Users/Usuario UTP/Luisda/ProcesadorMonociclo/TB_Procesador_isim_beh.exe
Fuse Memory Usage: 33932 KB
Fuse CPU Usage: 529 ms
