#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 29 18:16:43 2021
# Process ID: 20173
# Current directory: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware
# Command line: vivado -mode batch -source AccQuant_cnn.tcl
# Log file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/vivado.log
# Journal file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/vivado.jou
#-----------------------------------------------------------
source AccQuant_cnn.tcl
# source "AccQuant_cnn_route.tcl"
## create_project -force -name AccQuant_cnn -part xc7z020-clg400-1
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
## add_files {AccQuant_cnn.v}
## set_property library work [get_files {AccQuant_cnn.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/accQuant_cnn.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/accQuant_cnn.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/accQuant_cnn.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_dens.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_dens.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_dens.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_fpga.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_fpga.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_fpga.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_max.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_max.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_max.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionMemMax.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionMemMax.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionMemMax.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlConv.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlConv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlConv.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlMax.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlMax.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlMax.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/display.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/display.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/display.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_0.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_0.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_0.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_1.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_1.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_1.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_2.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_2.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_2.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_3.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_3.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_3.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_4.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_4.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_4.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_5.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_5.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_5.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_6.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_6.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_6.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_7.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_7.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_7.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_8.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_8.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_8.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_9.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_9.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_9.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_1.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_1.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_1.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_2.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_2.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_2.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_3.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_3.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_3.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_image.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_image.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_image.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_1.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_1.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_1.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_2.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_2.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_2.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_3.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_3.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_3.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v:]
## add_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v}
## set_property library work [get_files {imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:]
## add_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
## set_property library work [get_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:]
## read_xdc AccQuant_cnn.xdc
## synth_design -top AccQuant_cnn -part xc7z020-clg400-1
Command: synth_design -top AccQuant_cnn -part xc7z020-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20223 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1989.746 ; gain = 203.715 ; free physical = 1878 ; free virtual = 4827
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AccQuant_cnn' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:542]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:542]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:543]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:543]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2262]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2282]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2302]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2314]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:1942]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2041]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2065]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2120]
INFO: [Synth 8-6157] synthesizing module 'accQuant_cnn' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/accQuant_cnn.v:23]
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
	Parameter addressWidthCount bound to: 10 - type: integer 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter dataWidthMen bound to: 16 - type: integer 
	Parameter dataWidthMenConv bound to: 8 - type: integer 
	Parameter dataWidthMenMax bound to: 8 - type: integer 
	Parameter dataWidthNumDens bound to: 8 - type: integer 
	Parameter addressWidthImg bound to: 10 - type: integer 
	Parameter dataWidthImg bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider_fpga' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_fpga.v:25]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_fpga' (1#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_fpga.v:25]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider.v:23]
	Parameter DIVISOR bound to: 28'b0000000000000000000000100110 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlMemoryAddressImg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_col' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:141]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11100 
	Parameter n_r bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'counter_col' (3#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:141]
INFO: [Synth 8-6157] synthesizing module 'counter_row' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:95]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11100 
	Parameter n_r bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'counter_row' (4#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:95]
INFO: [Synth 8-6155] done synthesizing module 'controlMemoryAddressImg' (5#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressImg.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterPositionRstlConv' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlConv.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counterPositionRstlConv' (6#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlConv.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_image' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_image.v:23]
	Parameter numWeightImg bound to: 784 - type: integer 
	Parameter addressWidthPos bound to: 11 - type: integer 
	Parameter addressWidthImg bound to: 10 - type: integer 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter weightFileImg bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/image.mem - type: string 
	Parameter n_c bound to: 5'b11100 
	Parameter n_r bound to: 5'b11100 
	Parameter q bound to: 64'b0000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 8'b11111111 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sources_1/new/image.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_image.v:82]
INFO: [Synth 8-6155] done synthesizing module 'memory_image' (7#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_image.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_filter_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_1.v:23]
	Parameter numWeightFilter bound to: 10 - type: integer 
	Parameter addressWidthFilter bound to: 4 - type: integer 
	Parameter dataWidthFilter bound to: 16 - type: integer 
	Parameter weightFileFilter bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter1.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'memory_filter_1' (8#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_filter_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_2.v:22]
	Parameter numWeightFilter bound to: 10 - type: integer 
	Parameter addressWidthFilter bound to: 4 - type: integer 
	Parameter dataWidthFilter bound to: 16 - type: integer 
	Parameter weightFileFilter bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter2.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'memory_filter_2' (9#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_2.v:22]
INFO: [Synth 8-6157] synthesizing module 'memory_filter_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_3.v:23]
	Parameter numWeightFilter bound to: 10 - type: integer 
	Parameter addressWidthFilter bound to: 4 - type: integer 
	Parameter dataWidthFilter bound to: 16 - type: integer 
	Parameter weightFileFilter bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter3.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_3.v:51]
INFO: [Synth 8-6155] done synthesizing module 'memory_filter_3' (10#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_filter_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:23]
	Parameter dataWidthConv bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001011111000110111110011101110000 
INFO: [Synth 8-251] *********************************************************************** [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:88]
INFO: [Synth 8-6157] synthesizing module 'quantization' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001011111000110111110011101110000 
	Parameter mask bound to: 255 - type: integer 
	Parameter exponent bound to: 8'b00001000 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:140]
INFO: [Synth 8-6155] done synthesizing module 'quantization' (11#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
INFO: [Synth 8-6157] synthesizing module 'ReLu' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v:23]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 8'b11111111 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v:81]
INFO: [Synth 8-6155] done synthesizing module 'ReLu' (12#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/ReLu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:156]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (13#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:23]
	Parameter dataWidthConv bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001001010110010111011010111001101 
INFO: [Synth 8-251] *********************************************************************** [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:88]
INFO: [Synth 8-6157] synthesizing module 'quantization__parameterized0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001001010110010111011010111001101 
	Parameter mask bound to: 255 - type: integer 
	Parameter exponent bound to: 8'b00001000 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:140]
INFO: [Synth 8-6155] done synthesizing module 'quantization__parameterized0' (13#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:156]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized0' (13#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:23]
	Parameter dataWidthConv bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001010101111100100011000110001011 
INFO: [Synth 8-251] *********************************************************************** [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:88]
INFO: [Synth 8-6157] synthesizing module 'quantization__parameterized1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001010101111100100011000110001011 
	Parameter mask bound to: 255 - type: integer 
	Parameter exponent bound to: 8'b00001000 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:140]
INFO: [Synth 8-6155] done synthesizing module 'quantization__parameterized1' (13#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:156]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized1' (13#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/convolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_conv_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_1.v:23]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_conv_1' (14#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_conv_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_2.v:23]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_conv_2' (15#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_conv_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_3.v:23]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_conv_3' (16#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_conv_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_max' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_max.v:23]
	Parameter DIVISOR bound to: 28'b0000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_max' (17#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_max.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlMemoryAddressConv' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_col_max' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:116]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'counter_col_max' (18#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:116]
INFO: [Synth 8-6157] synthesizing module 'counter_row_max' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:70]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'counter_row_max' (19#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:70]
INFO: [Synth 8-6155] done synthesizing module 'controlMemoryAddressConv' (20#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/controlMemoryAddressConv.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterPositionRstlMax' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlMax.v:76]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counterPositionRstlMax' (21#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionRstlMax.v:76]
INFO: [Synth 8-6157] synthesizing module 'maxpooling' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v:92]
INFO: [Synth 8-6155] done synthesizing module 'maxpooling' (22#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/maxpooling.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_max_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v:24]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 507 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-251] x [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v:76]
INFO: [Synth 8-251] x [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v:77]
INFO: [Synth 8-251] x [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v:78]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_rstl_max_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_rstl_max_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_max_1' (23#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_rstl_max_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_dens' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_dens.v:23]
	Parameter DIVISOR bound to: 28'b0000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_dens' (24#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/clock_divider_dens.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterPositionMemMax' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionMemMax.v:23]
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthWeight bound to: 16 - type: integer 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counterPositionMemMax' (25#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/counterPositionMemMax.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_0.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_0.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_0.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_0.v:51]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_0' (26#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_connected' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthWeight bound to: 16 - type: integer 
	Parameter dataWidthAux bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
	Parameter q bound to: 63'b000000000000000000000000000000001101101110010010001110110111000 
	Parameter mask bound to: 511 - type: integer 
	Parameter exponent bound to: 8'b00001001 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
	Parameter bias bound to: 16'b1111111111010000 
INFO: [Synth 8-6157] synthesizing module 'quantization__parameterized2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 63'b000000000000000000000000000000001101101110010010001110110111000 
	Parameter mask bound to: 511 - type: integer 
	Parameter exponent bound to: 8'b00001001 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:140]
INFO: [Synth 8-6155] done synthesizing module 'quantization__parameterized2' (26#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/quantization.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:143]
INFO: [Synth 8-6155] done synthesizing module 'full_connected' (27#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_1.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_1.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_1.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_1.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_1' (28#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_connected__parameterized0' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthWeight bound to: 16 - type: integer 
	Parameter dataWidthAux bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
	Parameter q bound to: 63'b000000000000000000000000000000001101101110010010001110110111000 
	Parameter mask bound to: 511 - type: integer 
	Parameter exponent bound to: 8'b00001001 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
	Parameter bias bound to: 16'b0000010000111001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:143]
INFO: [Synth 8-6155] done synthesizing module 'full_connected__parameterized0' (28#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_2.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_2.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_2.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_2' (29#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_connected__parameterized1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthWeight bound to: 16 - type: integer 
	Parameter dataWidthAux bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
	Parameter q bound to: 63'b000000000000000000000000000000001101101110010010001110110111000 
	Parameter mask bound to: 511 - type: integer 
	Parameter exponent bound to: 8'b00001001 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
	Parameter bias bound to: 16'b1111111101101110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:143]
INFO: [Synth 8-6155] done synthesizing module 'full_connected__parameterized1' (29#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_3.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_3.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_3.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_3.v:52]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_3' (30#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_connected__parameterized2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthWeight bound to: 16 - type: integer 
	Parameter dataWidthAux bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
	Parameter q bound to: 63'b000000000000000000000000000000001101101110010010001110110111000 
	Parameter mask bound to: 511 - type: integer 
	Parameter exponent bound to: 8'b00001001 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
	Parameter bias bound to: 16'b1111111100000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:143]
INFO: [Synth 8-6155] done synthesizing module 'full_connected__parameterized2' (30#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_4' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_4.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_4.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_4.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_4.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_4' (31#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_connected__parameterized3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthWeight bound to: 16 - type: integer 
	Parameter dataWidthAux bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
	Parameter q bound to: 63'b000000000000000000000000000000001101101110010010001110110111000 
	Parameter mask bound to: 511 - type: integer 
	Parameter exponent bound to: 8'b00001001 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
	Parameter bias bound to: 16'b1111111110010011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:143]
INFO: [Synth 8-6155] done synthesizing module 'full_connected__parameterized3' (31#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/full_connected.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_5' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_5.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_5.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_5.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_5.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_5' (32#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_5.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_6' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_6.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_6.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_6.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_6.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_6' (33#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_6.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_7' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_7.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_7.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_7.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_7.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_7' (34#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_7.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_8' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_8.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_8.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_8.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_8.v:50]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_8' (35#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_dens_9' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_9.v:23]
	Parameter numWeightDense bound to: 507 - type: integer 
	Parameter addressWidthDense bound to: 10 - type: integer 
	Parameter dataWidthDense bound to: 8 - type: integer 
	Parameter weightFileDense bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_9.mem - type: string 
	Parameter offset_ent bound to: 1 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
	Parameter offset_fil bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/dens_9.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_9.v:51]
INFO: [Synth 8-6155] done synthesizing module 'memory_dens_9' (36#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/memory_dens_9.v:23]
INFO: [Synth 8-6157] synthesizing module 'predictMax' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter dataWidthBCD bound to: 4 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v:129]
INFO: [Synth 8-6155] done synthesizing module 'predictMax' (37#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/predictMax.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (38#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/display.v:23]
ERROR: [Synth 8-685] variable 'number' should not be used in output port connection [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/accQuant_cnn.v:984]
ERROR: [Synth 8-6156] failed synthesizing module 'accQuant_cnn' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/imports/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/hardware/accQuant_cnn.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'AccQuant_cnn' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_processor/05_soc_cnn/build/gateware/AccQuant_cnn.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2123.465 ; gain = 337.434 ; free physical = 1868 ; free virtual = 4837
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

    while executing
"source "AccQuant_cnn_route.tcl""
    (file "AccQuant_cnn.tcl" line 1)
INFO: [Common 17-206] Exiting Vivado at Sun Aug 29 18:17:08 2021...
