use common::exhaustive;
use rhdl::{core::ntl::spec::OpCode, prelude::*};

pub mod common;

pub mod anyer {
    use super::*;

    #[derive(Clone, Debug, Synchronous, Default)]
    pub struct U {}

    impl SynchronousIO for U {
        type I = b4;
        type O = bool;
        type Kernel = anyer;
    }

    impl SynchronousDQ for U {
        type D = ();
        type Q = ();
    }

    #[kernel]
    pub fn anyer(_cr: ClockReset, i: b4, _q: ()) -> (bool, ()) {
        (i.any(), ())
    }
}

pub mod adder {
    use super::*;

    #[derive(Clone, Debug, Synchronous, Default)]
    pub struct U {}

    impl SynchronousIO for U {
        type I = (b4, b4);
        type O = b4;
        type Kernel = adder;
    }

    impl SynchronousDQ for U {
        type D = ();
        type Q = ();
    }

    #[kernel]
    pub fn adder(_cr: ClockReset, i: (b4, b4), _q: ()) -> (b4, ()) {
        let (a, b) = i;
        let sum = a + b;
        (sum, ())
    }
}

pub mod selector {
    use super::*;

    #[derive(Clone, Debug, Synchronous, Default)]
    pub struct U {}

    impl SynchronousIO for U {
        type I = (bool, b4, b4);
        type O = b4;
        type Kernel = selector;
    }

    impl SynchronousDQ for U {
        type D = ();
        type Q = ();
    }

    #[kernel]
    pub fn selector(_cr: ClockReset, i: (bool, b4, b4), _q: ()) -> (b4, ()) {
        let (sel, a, b) = i;
        let out = if sel { a } else { b };
        (out, ())
    }
}

pub mod indexor {
    use super::*;

    #[derive(Clone, Debug, Synchronous, Default)]
    pub struct U {}

    impl SynchronousIO for U {
        type I = (b2, [b4; 4]);
        type O = b4;
        type Kernel = indexor;
    }

    impl SynchronousDQ for U {
        type D = ();
        type Q = ();
    }

    #[kernel]
    pub fn indexor(_cr: ClockReset, i: (b2, [b4; 4]), _q: ()) -> (b4, ()) {
        let (ndx, arr) = i;
        let out = arr[ndx];
        (out, ())
    }
}

pub mod splicer {
    use super::*;

    #[derive(Clone, Debug, Synchronous, Default)]
    pub struct U {}

    impl SynchronousIO for U {
        type I = (b2, [b4; 4], b4);
        type O = [b4; 4];
        type Kernel = splicer;
    }

    impl SynchronousDQ for U {
        type D = ();
        type Q = ();
    }

    #[kernel]
    pub fn splicer(_cr: ClockReset, i: (b2, [b4; 4], b4), _q: ()) -> ([b4; 4], ()) {
        let (ndx, mut arr, val) = i;
        arr[ndx] = val;
        (arr, ())
    }
}

fn test_synchronous_hdl<T, I>(uut: &T, inputs: I) -> miette::Result<()>
where
    T: Synchronous,
    I: Iterator<Item = TimedSample<(ClockReset, T::I)>>,
{
    let test_bench = uut.run(inputs)?.collect::<SynchronousTestBench<_, _>>();
    let tm_rtl = test_bench.rtl(uut, &TestBenchOptions::default())?;
    tm_rtl.run_iverilog()?;
    let tm_fg = test_bench.ntl(uut, &TestBenchOptions::default())?;
    tm_fg.run_iverilog()?;
    Ok(())
}

fn test_asynchronous_hdl<T, I>(uut: &T, inputs: I) -> miette::Result<()>
where
    T: Circuit,
    I: Iterator<Item = TimedSample<T::I>>,
{
    let test_bench = uut.run(inputs)?.collect::<TestBench<_, _>>();
    let tm_rtl = test_bench.rtl(uut, &TestBenchOptions::default())?;
    tm_rtl.run_iverilog()?;
    let tm_fg = test_bench.ntl(uut, &TestBenchOptions::default())?;
    tm_fg.run_iverilog()?;
    Ok(())
}

#[test]
fn test_constant_propogation_through_selector_inline() -> miette::Result<()> {
    mod parent {
        use super::*;
        #[derive(Clone, Debug, Synchronous, SynchronousDQ, Default)]
        pub struct Parent {
            selector: selector::U,
        }

        impl SynchronousIO for Parent {
            type I = (b4, b4);
            type O = b4;
            type Kernel = parent;
        }

        #[kernel]
        pub fn parent(_cr: ClockReset, i: (b4, b4), q: Q) -> (b4, D) {
            let (a, b) = i;
            let mut d = D::dont_care();
            d.selector = (true, a, b);
            let o = q.selector;
            (o, d)
        }
    }

    let uut = parent::Parent::default();
    let inputs = exhaustive::<U4>()
        .into_iter()
        .flat_map(|x| exhaustive::<U4>().into_iter().map(move |y| (x, y)));
    let inputs = inputs.with_reset(4).clock_pos_edge(100);
    test_synchronous_hdl(&uut, inputs)?;
    let desc = uut.descriptor("uut")?;
    assert!(
        !desc
            .ntl
            .ops
            .iter()
            .any(|w| matches!(w.op, OpCode::Select(_)))
    );
    Ok(())
}

#[test]
fn test_add_inline() -> miette::Result<()> {
    mod parent {
        use super::*;
        #[derive(Clone, Debug, Synchronous, SynchronousDQ, Default)]
        pub struct Parent {
            adder: adder::U,
        }

        impl SynchronousIO for Parent {
            type I = (b4, b4);
            type O = b4;
            type Kernel = parent;
        }

        #[kernel]
        pub fn parent(_cr: ClockReset, i: (b4, b4), q: Q) -> (b4, D) {
            let (a, b) = i;
            let mut d = D::dont_care();
            d.adder = (a, b);
            let o = q.adder;
            (o, d)
        }
    }

    let uut = parent::Parent::default();
    let inputs = exhaustive::<U4>()
        .into_iter()
        .flat_map(|x| exhaustive::<U4>().into_iter().map(move |y| (x, y)));
    let inputs = inputs.with_reset(4).clock_pos_edge(100);
    test_synchronous_hdl(&uut, inputs)?;
    Ok(())
}

#[test]
fn test_constant_propagates_through_unary() -> miette::Result<()> {
    mod parent {
        use super::*;

        #[derive(Clone, Debug, Synchronous, SynchronousDQ, Default)]
        pub struct Parent {
            anyer: anyer::U,
        }

        impl SynchronousIO for Parent {
            type I = ();
            type O = bool;
            type Kernel = parent;
        }

        #[kernel]
        pub fn parent(_cr: ClockReset, _i: (), q: Q) -> (bool, D) {
            let mut d = D::dont_care();
            d.anyer = bits(3);
            let o = q.anyer;
            (o, d)
        }
    }

    let uut = parent::Parent::default();
    let inputs = std::iter::once(()).with_reset(4).clock_pos_edge(100);
    test_synchronous_hdl(&uut, inputs)?;
    let desc = uut.descriptor("uut")?;
    assert!(
        !desc
            .ntl
            .ops
            .iter()
            .any(|w| matches!(w.op, OpCode::Unary(_)))
    );
    Ok(())
}

#[test]
fn test_async_add() -> miette::Result<()> {
    #[derive(Clone, Debug, Circuit, Default)]
    pub struct U {}

    impl CircuitIO for U {
        type I = Signal<(b8, b8), Red>;
        type O = Signal<b8, Red>;
        type Kernel = async_add;
    }

    impl CircuitDQ for U {
        type D = Signal<(), Red>;
        type Q = Signal<(), Red>;
    }

    #[kernel]
    pub fn async_add(
        i: Signal<(b8, b8), Red>,
        q: Signal<(), Red>,
    ) -> (Signal<b8, Red>, Signal<(), Red>) {
        let (a, b) = i.val();
        (signal(a + b), q)
    }

    let uut = U::default();
    let inputs = exhaustive::<U8>()
        .into_iter()
        .flat_map(|x| exhaustive::<U8>().into_iter().map(move |y| (x, y)))
        .map(signal::<_, Red>)
        .enumerate()
        .map(|(ndx, val)| timed_sample((ndx * 100) as u64, val));
    test_asynchronous_hdl(&uut, inputs)?;
    Ok(())
}

#[test]
fn test_constant_propagates_through_adder() -> miette::Result<()> {
    mod parent {
        use super::*;

        #[derive(Clone, Debug, Synchronous, SynchronousDQ, Default)]
        pub struct Parent {
            adder: adder::U,
        }

        impl SynchronousIO for Parent {
            type I = ();
            type O = b4;
            type Kernel = parent;
        }

        #[kernel]
        pub fn parent(_cr: ClockReset, _i: (), q: Q) -> (b4, D) {
            let (a, b) = (bits(3), bits(4));
            let mut d = D::dont_care();
            d.adder = (a, b);
            let o = q.adder;
            (o, d)
        }
    }

    let uut = parent::Parent::default();
    let inputs = std::iter::once(()).with_reset(4).clock_pos_edge(100);
    test_synchronous_hdl(&uut, inputs)?;
    let desc = uut.descriptor("uut")?;
    assert!(
        !desc
            .ntl
            .ops
            .iter()
            .any(|w| matches!(w.op, OpCode::Vector(_)))
    );
    Ok(())
}

#[test]
fn test_constant_propagates_through_indexing() -> miette::Result<()> {
    mod parent {
        use super::*;

        #[derive(Clone, Debug, Synchronous, SynchronousDQ, Default)]
        pub struct Parent {
            indexor: indexor::U,
        }

        impl SynchronousIO for Parent {
            type I = bool;
            type O = b4;
            type Kernel = parent;
        }

        #[kernel]
        pub fn parent(_cr: ClockReset, i: bool, q: Q) -> (b4, D) {
            let mut d = D::dont_care();
            let index = b2(3);
            d.indexor = (index, [bits(1), bits(2), bits(3), bits(4)]);
            let o = if i { q.indexor } else { bits(3) };
            (o, d)
        }
    }
    let uut = parent::Parent::default();
    let inputs = [false, true].with_reset(4).clock_pos_edge(100);
    test_synchronous_hdl(&uut, inputs)?;
    let _desc = uut.descriptor("uut")?;
    Ok(())
}

#[test]
fn test_constant_propagates_through_splicing() -> miette::Result<()> {
    mod parent {
        use super::*;

        #[derive(Clone, Debug, Synchronous, SynchronousDQ, Default)]
        pub struct Parent {
            splicer: splicer::U,
        }

        impl SynchronousIO for Parent {
            type I = bool;
            type O = [b4; 4];
            type Kernel = parent;
        }

        #[kernel]
        pub fn parent(_cr: ClockReset, i: bool, q: Q) -> ([b4; 4], D) {
            let mut d = D::dont_care();
            let index = b2(3);
            let orig = [bits(1), bits(2), bits(3), bits(4)];
            d.splicer = (index, orig, bits(5));
            let o = if i { q.splicer } else { orig };
            (o, d)
        }
    }

    let uut = parent::Parent::default();
    let inputs = [false, true].with_reset(4).clock_pos_edge(100);
    test_synchronous_hdl(&uut, inputs)?;
    let _desc = uut.descriptor("uut")?;
    Ok(())
}
