-- generated by newgenasym Tue Apr 28 01:09:56 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pdi_lcc06856 is
    port (    
	\10 v_reset_control\: IN     STD_LOGIC;    
	\17 select_d\: IN     STD_LOGIC;    
	\18 voltagecontrol\: IN     STD_LOGIC;    
	\21 ibias2\: INOUT  STD_LOGIC;    
	\22 vreset2\: IN     STD_LOGIC;    
	\28 select_enable\: IN     STD_LOGIC;    
	\29 select_clk\: IN     STD_LOGIC;    
	\31 vreset4\: IN     STD_LOGIC;    
	\32 ibias4\: IN     STD_LOGIC;    
	\40 vreset3\: IN     STD_LOGIC;    
	\46 switch_off\: IN     STD_LOGIC;    
	\47 switch_clk\: IN     STD_LOGIC;    
	\48 switch_enable\: IN     STD_LOGIC;    
	\49 switch_d\: IN     STD_LOGIC;    
	\5 vreset1\: IN     STD_LOGIC;    
	\50 transfer_off\: IN     STD_LOGIC;    
	\51 transfer_on\: IN     STD_LOGIC;    
	\52 transfer_clk\: IN     STD_LOGIC;    
	\53 gnd\:  IN     STD_LOGIC;    
	\54 transfer_enable\: IN     STD_LOGIC;    
	\55 transfer_d\: IN     STD_LOGIC;    
	\56 reset_on\: IN     STD_LOGIC;    
	\57 reset_clk\: IN     STD_LOGIC;    
	\58 reset_enable\: IN     STD_LOGIC;    
	\59 reset_d\: IN     STD_LOGIC;    
	\60 cc_clk\: IN     STD_LOGIC;    
	\61 cc_d\: IN     STD_LOGIC;    
	\62 nc\:   INOUT  STD_LOGIC;    
	\63 nc\:   INOUT  STD_LOGIC;    
	\64 nc\:   INOUT  STD_LOGIC;    
	\65 nc\:   INOUT  STD_LOGIC;    
	\66 nc\:   INOUT  STD_LOGIC;    
	\67 nc\:   INOUT  STD_LOGIC;    
	\68 nc\:   INOUT  STD_LOGIC;    
	ANALOG_POWER: INOUT  STD_LOGIC;    
	\analog_power 15\: IN     STD_LOGIC;    
	ANALOG_POWER2: INOUT  STD_LOGIC;    
	\analog_power2 30\: IN     STD_LOGIC;    
	CC_CLK:    IN     STD_LOGIC;    
	CC_D:      IN     STD_LOGIC;    
	CC_OUT1:   OUT    STD_LOGIC;    
	\cc_out1 7\: OUT    STD_LOGIC;    
	CC_OUT2:   OUT    STD_LOGIC;    
	\cc_out2 23\: OUT    STD_LOGIC;    
	CC_OUT3:   OUT    STD_LOGIC;    
	\cc_out3 41\: OUT    STD_LOGIC;    
	CC_OUT4:   OUT    STD_LOGIC;    
	\cc_out4 34\: OUT    STD_LOGIC;    
	CC_Q1:     OUT    STD_LOGIC;    
	\cc_q1 8\: OUT    STD_LOGIC;    
	CC_Q2:     OUT    STD_LOGIC;    
	\cc_q2 24\: OUT    STD_LOGIC;    
	CC_Q3:     OUT    STD_LOGIC;    
	\cc_q3 42\: OUT    STD_LOGIC;    
	CC_Q4:     OUT    STD_LOGIC;    
	\cc_q4 35\: OUT    STD_LOGIC;    
	CC_VREF:   INOUT  STD_LOGIC;    
	\cc_vref 9\: IN     STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	IBIAS2:    IN     STD_LOGIC;    
	IBIAS4:    IN     STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	RESET_CLK: IN     STD_LOGIC;    
	RESET_D:   IN     STD_LOGIC;    
	RESET_ENABLE: IN     STD_LOGIC;    
	RESET_ON:  IN     STD_LOGIC;    
	RESET_Q1:  OUT    STD_LOGIC;    
	\reset_q1 2\: OUT    STD_LOGIC;    
	RESET_Q2:  OUT    STD_LOGIC;    
	\reset_q2 12\: OUT    STD_LOGIC;    
	RESET_Q3:  OUT    STD_LOGIC;    
	\reset_q3 39\: OUT    STD_LOGIC;    
	RESET_Q4:  OUT    STD_LOGIC;    
	\reset_q4 26\: OUT    STD_LOGIC;    
	SELECT_CLK: IN     STD_LOGIC;    
	SELECT_D:  IN     STD_LOGIC;    
	SELECT_ENABLE: IN     STD_LOGIC;    
	SELECT_Q2: OUT    STD_LOGIC;    
	\select_q2 13\: OUT    STD_LOGIC;    
	SELECT_Q4: OUT    STD_LOGIC;    
	\select_q4 27\: OUT    STD_LOGIC;    
	SWITCH_CLK: IN     STD_LOGIC;    
	SWITCH_D:  IN     STD_LOGIC;    
	SWITCH_ENABLE: IN     STD_LOGIC;    
	SWITCH_OFF: IN     STD_LOGIC;    
	SWITCH_Q1: OUT    STD_LOGIC;    
	\switch_q1 3\: OUT    STD_LOGIC;    
	SWITCH_Q3: OUT    STD_LOGIC;    
	TRANSFER_CLK: IN     STD_LOGIC;    
	TRANSFER_D: IN     STD_LOGIC;    
	TRANSFER_ENABLE: IN     STD_LOGIC;    
	TRANSFER_OFF: IN     STD_LOGIC;    
	TRANSFER_ON: IN     STD_LOGIC;    
	TRANSFER_Q1: OUT    STD_LOGIC;    
	\transfer_q1 1\: OUT    STD_LOGIC;    
	TRANSFER_Q2: OUT    STD_LOGIC;    
	\transfer_q2 11\: OUT    STD_LOGIC;    
	TRANSFER_Q3: OUT    STD_LOGIC;    
	\transfer_q3 38\: OUT    STD_LOGIC;    
	TRANSFER_Q4: OUT    STD_LOGIC;    
	\transfer_q4 25\: OUT    STD_LOGIC;    
	V_RESET_CONTROL: IN     STD_LOGIC;    
	VDD1:      INOUT  STD_LOGIC;    
	\vdd1 6\:  IN     STD_LOGIC;    
	VDD2:      INOUT  STD_LOGIC;    
	\vdd2 16\: IN     STD_LOGIC;    
	VDD3:      INOUT  STD_LOGIC;    
	\vdd3 43\: IN     STD_LOGIC;    
	VDD4:      INOUT  STD_LOGIC;    
	\vdd4 36\: IN     STD_LOGIC;    
	VDDD1:     INOUT  STD_LOGIC;    
	\vddd1 4\: IN     STD_LOGIC;    
	VDDD2:     INOUT  STD_LOGIC;    
	\vddd2 14\: IN     STD_LOGIC;    
	VDDD3:     INOUT  STD_LOGIC;    
	\vddd3 44\: IN     STD_LOGIC;    
	VDDD4:     INOUT  STD_LOGIC;    
	\vddd4 37\: IN     STD_LOGIC;    
	VDDIO:     INOUT  STD_LOGIC;    
	\vddio 45\: IN     STD_LOGIC;    
	VOLTAGECONTROL: IN     STD_LOGIC;    
	VOUTPUT2:  OUT    STD_LOGIC;    
	\voutput2 20\: OUT    STD_LOGIC;    
	VOUTPUT4:  OUT    STD_LOGIC;    
	\voutput4 33\: OUT    STD_LOGIC;    
	VOUTPUTPRECHARGE: INOUT  STD_LOGIC;    
	\voutputprecharge 19\: IN     STD_LOGIC;    
	VRESET1:   IN     STD_LOGIC;    
	VRESET2:   IN     STD_LOGIC;    
	VRESET3:   IN     STD_LOGIC;    
	VRESET4:   IN     STD_LOGIC);
end pdi_lcc06856;
