--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml FIR_DF_Top.twx FIR_DF_Top.ncd -o FIR_DF_Top.twr
FIR_DF_Top.pcf -ucf FIR_UCF.ucf

Design file:              FIR_DF_Top.ncd
Physical constraint file: FIR_DF_Top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clock = PERIOD TIMEGRP "Clock" 300 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 240 paths analyzed, 240 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   3.925ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_Output_Signal_Int_11 (SLICE_X12Y60.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT (DSP)
  Destination:          Mshreg_Output_Signal_Int_11 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (0.659 - 0.722)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT to Mshreg_Output_Signal_Int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y15.P19      Tdspcko_P_PREG        1.332   Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT
                                                       Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT
    SLICE_X12Y60.AI      net (fanout=1)        1.265   Product_Reg3<19>
    SLICE_X12Y60.CLK     Tds                   0.062   Output_Signal_Int<13>
                                                       Mshreg_Output_Signal_Int_11
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.394ns logic, 1.265ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT (DSP48_X0Y14.PCIN0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT (DSP)
  Destination:          Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT (DSP)
  Requirement:          3.333ns
  Data Path Delay:      2.704ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.324 - 0.338)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT to Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y13.PCOUT0   Tdspcko_PCOUT_PREG    1.000   Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT
                                                       Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT
    DSP48_X0Y14.PCIN0    net (fanout=1)        0.059   Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT_PCOUT_to_Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT_PCIN_0
    DSP48_X0Y14.CLK      Tdspdck_PCIN_PREG     1.645   Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
                                                       Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (2.645ns logic, 0.059ns route)
                                                       (97.8% logic, 2.2% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT (DSP48_X0Y14.PCIN1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT (DSP)
  Destination:          Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT (DSP)
  Requirement:          3.333ns
  Data Path Delay:      2.704ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.324 - 0.338)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT to Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y13.PCOUT1   Tdspcko_PCOUT_PREG    1.000   Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT
                                                       Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT
    DSP48_X0Y14.PCIN1    net (fanout=1)        0.059   Maddsub_Input_Signal_D11[13]_GND_4_o_MuLt_2_OUT_PCOUT_to_Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT_PCIN_1
    DSP48_X0Y14.CLK      Tdspdck_PCIN_PREG     1.645   Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
                                                       Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (2.645ns logic, 0.059ns route)
                                                       (97.8% logic, 2.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clock = PERIOD TIMEGRP "Clock" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT (DSP48_X0Y15.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Signal_D21_1 (FF)
  Destination:          Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.113 - 0.099)
  Source Clock:         Clock_BUFGP rising at 3.333ns
  Destination Clock:    Clock_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Signal_D21_1 to Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BQ       Tcko                  0.234   Input_Signal_D21<2>
                                                       Input_Signal_D21_1
    DSP48_X0Y15.B1       net (fanout=1)        0.170   Input_Signal_D21<1>
    DSP48_X0Y15.CLK      Tdspckd_B_B0REG(-Th)     0.037   Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT
                                                       Maddsub_Input_Signal_D31[13]_GND_4_o_MuLt_6_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.197ns logic, 0.170ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT (DSP48_X0Y14.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Signal_D11_2 (FF)
  Destination:          Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.106 - 0.098)
  Source Clock:         Clock_BUFGP rising at 3.333ns
  Destination Clock:    Clock_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Signal_D11_2 to Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.AQ       Tcko                  0.234   Input_Signal_D11<5>
                                                       Input_Signal_D11_2
    DSP48_X0Y14.B2       net (fanout=2)        0.170   Input_Signal_D11<2>
    DSP48_X0Y14.CLK      Tdspckd_B_B0REG(-Th)     0.037   Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
                                                       Maddsub_Input_Signal_D21[13]_GND_4_o_MuLt_4_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.197ns logic, 0.170ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_Input_Signal_D11_13 (SLICE_X8Y61.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Signal_Int_13 (FF)
  Destination:          Mshreg_Input_Signal_D11_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         Clock_BUFGP rising at 3.333ns
  Destination Clock:    Clock_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Signal_Int_13 to Mshreg_Input_Signal_D11_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y61.DMUX     Tshcko                0.244   Input_Signal_Int<11>
                                                       Input_Signal_Int_13
    SLICE_X8Y61.DI       net (fanout=6)        0.125   Input_Signal_Int<13>
    SLICE_X8Y61.CLK      Tdh         (-Th)    -0.033   Input_Signal_D11<13>
                                                       Mshreg_Input_Signal_D11_13
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.277ns logic, 0.125ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clock = PERIOD TIMEGRP "Clock" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.592ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.925ns (254.777MHz) (Tdspper_BREG_PREG)
  Physical resource: Mmult_GND_4_o_Input_Signal_Int[13]_MuLt_1_OUT/CLK
  Logical resource: Mmult_GND_4_o_Input_Signal_Int[13]_MuLt_1_OUT/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------
Slack: 0.667ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Clock_BUFGP/BUFG/I0
  Logical resource: Clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: Clock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 1.934ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: Input_Signal_D11<5>/CLK
  Logical resource: Mshreg_Input_Signal_D11_3/CLK
  Location pin: SLICE_X4Y56.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.757|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 592  (Setup/Max: 0, Hold: 0, Component Switching Limit: 592)

Constraints cover 240 paths, 0 nets, and 253 connections

Design statistics:
   Minimum period:   3.925ns{1}   (Maximum frequency: 254.777MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 28 15:39:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



