// Seed: 2706796434
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4
    , id_18,
    output tri0 id_5,
    input tri id_6
    , id_19, id_20,
    input wor id_7,
    input tri id_8,
    output tri1 id_9,
    output uwire id_10,
    input wor id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    output uwire id_15,
    output tri0 id_16
);
  assign id_15 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wor id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_4,
      id_2,
      id_3
  );
endmodule
