Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: dedispersor_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dedispersor_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dedispersor_top"
Output Format                      : NGC
Target Device                      : xc6vsx475t-2-ff1156

---- Source Options
Top Module Name                    : dedispersor_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v" into library work
Parsing module <bram_infer>.
Analyzing Verilog file "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" into library work
Parsing module <dedispersor_block>.
Analyzing Verilog file "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor.v" into library work
Parsing module <dedispersor>.
WARNING:HDLCompiler:248 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor.v" Line 48: Block identifier is required on this block
Analyzing Verilog file "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_top.v" into library work
Parsing module <dedispersor_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dedispersor_top>.
WARNING:HDLCompiler:817 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_top.v" Line 117: System task dumpfile ignored for synthesis
WARNING:HDLCompiler:817 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_top.v" Line 118: System task dumpvars ignored for synthesis

Elaborating module
<dedispersor(N_CHANNELS=64,DELAY_ARRAY=2048'b0100000100000000000000000000000001000000000000000000000000000000001111110000000000000000000000000011111100000000000000000000000000111110000000000000000000000000001111010000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011101100000000000000000000000000111010000000000000000000000000001110100000000000000000000000000011100100000000000000000000000000111001000000000000000000000000001110000000000000000000000000000011011100000000000000000000000000110111000000000000000000000000001101100000000000000000000000000011010100000000000000000000000000110100000000000000000000000000001101000000000000000000000000000011001100000000000000000000000000110010000000000000000000000000001100010000000000000000000000000011000100000000000000000000000000110000000000000000000000000000001011110000000000000000000000000010111000000000000000000000000000101101000000000000000000000000001011010000000000000000000000000010110000000000000
0000000000000001010110000000000000000000000000010101000000000000000000000000000101001000000000000000000000000001010000000000000000000000000000010011100000000000000000000000000100110000000000000000000000000001001010000000000000000000000000010010000000000000000000000000000100011000000000000000000000000001000100000000000000000000000000010000100000000000000000000000000100000000000000000000000000000000111110000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110110000000000000000000000000001101000000000000000000000000000011001000000000000000000000000000101110000000000000000000000000001011000000000000000000000000000010101000000000000000000000000000100110000000000000000000000000001001000000000000000000000000000010001000000000000000000000000000011110000000000000000000000000000111000000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000001100000000000000000000000000000010000000000000
000000000000000000010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010101,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010101,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b010111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b010111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b011001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b011001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b011010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b011010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b011011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b011011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b011100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b011100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b011110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b011110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b011111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b011111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100000,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100000,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100101,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100101,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0100111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0100111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101000,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101000,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101101,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101101,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0101111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0101111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110000,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110000,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110101,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110101,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0110111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0110111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111000,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111000,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111001,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111010,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111010,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111011,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111011,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111100,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111100,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111101,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111101,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111110,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111110,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b0111111,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b0111111,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01000000,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01000000,DATA_WIDTH=32)>.

Elaborating module <dedispersor_block(DELAY_LINE=32'b01000001,DIN_WIDTH=32)>.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 29: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v" Line 42: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <bram_infer(N_ADDR=32'b01000001,DATA_WIDTH=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dedispersor_top>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_top.v".
        N_CHANNELS = 64
        DIN_WIDTH = 32
        DELAY_ARRAY =
2048'b0000000000000000000000000100000100000000000000000000000001000000000000000000000000000000001111110000000000000000000000000011111100000000000000000000000000111110000000000000000000000000001111010000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011101100000000000000000000000000111010000000000000000000000000001110100000000000000000000000000011100100000000000000000000000000111001000000000000000000000000001110000000000000000000000000000011011100000000000000000000000000110111000000000000000000000000001101100000000000000000000000000011010100000000000000000000000000110100000000000000000000000000001101000000000000000000000000000011001100000000000000000000000000110010000000000000000000000000001100010000000000000000000000000011000100000000000000000000000000110000000000000000000000000000001011110000000000000000000000000010111000000000000000000000000000101101000000000000000000000000001011010000000000000000000000000010110000000000000000000000000000
1010110000000000000000000000000010101000000000000000000000000000101001000000000000000000000000001010000000000000000000000000000010011100000000000000000000000000100110000000000000000000000000001001010000000000000000000000000010010000000000000000000000000000100011000000000000000000000000001000100000000000000000000000000010000100000000000000000000000000100000000000000000000000000000000111110000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110110000000000000000000000000001101000000000000000000000000000011001000000000000000000000000000101110000000000000000000000000001011000000000000000000000000000010101000000000000000000000000000100110000000000000000000000000001001000000000000000000000000000010001000000000000000000000000000011110000000000000000000000000000111000000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000
000010
    Found 1-bit register for signal <integ_valid>.
    Found 32-bit register for signal <integ_pow>.
    Found 32-bit adder for signal <acc[31]_dout[31]_add_3_OUT> created at line 108.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dedispersor_top> synthesized.

Synthesizing Unit <dedispersor>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor.v".
        N_CHANNELS = 64
        DELAY_ARRAY =
2048'b0000000000000000000000000100000100000000000000000000000001000000000000000000000000000000001111110000000000000000000000000011111100000000000000000000000000111110000000000000000000000000001111010000000000000000000000000011110100000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011101100000000000000000000000000111010000000000000000000000000001110100000000000000000000000000011100100000000000000000000000000111001000000000000000000000000001110000000000000000000000000000011011100000000000000000000000000110111000000000000000000000000001101100000000000000000000000000011010100000000000000000000000000110100000000000000000000000000001101000000000000000000000000000011001100000000000000000000000000110010000000000000000000000000001100010000000000000000000000000011000100000000000000000000000000110000000000000000000000000000001011110000000000000000000000000010111000000000000000000000000000101101000000000000000000000000001011010000000000000000000000000010110000000000000000000000000000
1010110000000000000000000000000010101000000000000000000000000000101001000000000000000000000000001010000000000000000000000000000010011100000000000000000000000000100110000000000000000000000000001001010000000000000000000000000010010000000000000000000000000000100011000000000000000000000000001000100000000000000000000000000010000100000000000000000000000000100000000000000000000000000000000111110000000000000000000000000001111000000000000000000000000000011100000000000000000000000000000110110000000000000000000000000001101000000000000000000000000000011001000000000000000000000000000101110000000000000000000000000001011000000000000000000000000000010101000000000000000000000000000100110000000000000000000000000001001000000000000000000000000000010001000000000000000000000000000011110000000000000000000000000000111000000000000000000000000000001100000000000000000000000000000010110000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000
000010
        DIN_WIDTH = 32
    Found 1-bit register for signal <dout_sof_r>.
    Found 1-bit register for signal <dout_eof_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 32-bit register for signal <dout_r>.
    Found 6-bit register for signal <addr_counter>.
    Found 6-bit adder for signal <addr_counter[5]_GND_2_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred 125 Multiplexer(s).
Unit <dedispersor> synthesized.

Synthesizing Unit <dedispersor_block_1>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000000010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 1-bit register for signal <counter_w>.
    Found 1-bit adder for signal <counter_w[0]_PWR_3_o_add_2_OUT<0>> created at line 29.
    Found 1-bit adder for signal <counter_r[0]_PWR_3_o_add_5_OUT<0>> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <dedispersor_block_1> synthesized.

Synthesizing Unit <bram_infer_1>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000000010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
    Found 2x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_1> synthesized.

Synthesizing Unit <dedispersor_block_2>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000000100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 2-bit register for signal <counter_w>.
    Found 2-bit adder for signal <counter_w[1]_GND_5_o_add_2_OUT> created at line 29.
    Found 2-bit adder for signal <counter_r[1]_GND_5_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <dedispersor_block_2> synthesized.

Synthesizing Unit <bram_infer_2>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000000100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
    Found 4x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_2> synthesized.

Synthesizing Unit <dedispersor_block_3>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000000110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 3-bit register for signal <counter_w>.
    Found 3-bit adder for signal <counter_w[2]_GND_7_o_add_2_OUT> created at line 29.
    Found 3-bit adder for signal <counter_r[2]_GND_7_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <dedispersor_block_3> synthesized.

Synthesizing Unit <bram_infer_3>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000000110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 6x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_3> synthesized.

Synthesizing Unit <dedispersor_block_4>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000000111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 3-bit register for signal <counter_w>.
    Found 3-bit adder for signal <counter_w[2]_GND_9_o_add_2_OUT> created at line 29.
    Found 3-bit adder for signal <counter_r[2]_GND_9_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <dedispersor_block_4> synthesized.

Synthesizing Unit <bram_infer_4>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000000111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 7x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_4> synthesized.

Synthesizing Unit <dedispersor_block_5>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000001001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 4-bit register for signal <counter_w>.
    Found 4-bit adder for signal <counter_w[3]_GND_11_o_add_2_OUT> created at line 29.
    Found 4-bit adder for signal <counter_r[3]_GND_11_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <dedispersor_block_5> synthesized.

Synthesizing Unit <bram_infer_5>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000001001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 9x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_5> synthesized.

Synthesizing Unit <dedispersor_block_6>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000001011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 4-bit register for signal <counter_w>.
    Found 4-bit adder for signal <counter_w[3]_GND_13_o_add_2_OUT> created at line 29.
    Found 4-bit adder for signal <counter_r[3]_GND_13_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <dedispersor_block_6> synthesized.

Synthesizing Unit <bram_infer_6>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000001011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 11x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_6> synthesized.

Synthesizing Unit <dedispersor_block_7>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000001100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 4-bit register for signal <counter_w>.
    Found 4-bit adder for signal <counter_w[3]_GND_15_o_add_2_OUT> created at line 29.
    Found 4-bit adder for signal <counter_r[3]_GND_15_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <dedispersor_block_7> synthesized.

Synthesizing Unit <bram_infer_7>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000001100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 12x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_7> synthesized.

Synthesizing Unit <dedispersor_block_8>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000001110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 4-bit register for signal <counter_w>.
    Found 4-bit adder for signal <counter_w[3]_GND_17_o_add_2_OUT> created at line 29.
    Found 4-bit adder for signal <counter_r[3]_GND_17_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <dedispersor_block_8> synthesized.

Synthesizing Unit <bram_infer_8>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000001110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 14x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_8> synthesized.

Synthesizing Unit <dedispersor_block_9>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000001111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 4-bit register for signal <counter_w>.
    Found 4-bit adder for signal <counter_w[3]_GND_19_o_add_2_OUT> created at line 29.
    Found 4-bit adder for signal <counter_r[3]_GND_19_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <dedispersor_block_9> synthesized.

Synthesizing Unit <bram_infer_9>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000001111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 15x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_9> synthesized.

Synthesizing Unit <dedispersor_block_10>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000010001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_21_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_21_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_10> synthesized.

Synthesizing Unit <bram_infer_10>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000010001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 17x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_10> synthesized.

Synthesizing Unit <dedispersor_block_11>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000010010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_23_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_23_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_11> synthesized.

Synthesizing Unit <bram_infer_11>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000010010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 18x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_11> synthesized.

Synthesizing Unit <dedispersor_block_12>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000010011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_25_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_25_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_12> synthesized.

Synthesizing Unit <bram_infer_12>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000010011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 19x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_12> synthesized.

Synthesizing Unit <dedispersor_block_13>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000010101
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_27_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_27_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_13> synthesized.

Synthesizing Unit <bram_infer_13>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000010101
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 21x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_13> synthesized.

Synthesizing Unit <dedispersor_block_14>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000010110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_29_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_29_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_14> synthesized.

Synthesizing Unit <bram_infer_14>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000010110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 22x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_14> synthesized.

Synthesizing Unit <dedispersor_block_15>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000010111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_31_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_31_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_15> synthesized.

Synthesizing Unit <bram_infer_15>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000010111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 23x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_15> synthesized.

Synthesizing Unit <dedispersor_block_16>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000011001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_33_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_33_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_16> synthesized.

Synthesizing Unit <bram_infer_16>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000011001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 25x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_16> synthesized.

Synthesizing Unit <dedispersor_block_17>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000011010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_35_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_35_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_17> synthesized.

Synthesizing Unit <bram_infer_17>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000011010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 26x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_17> synthesized.

Synthesizing Unit <dedispersor_block_18>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000011011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_37_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_37_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_18> synthesized.

Synthesizing Unit <bram_infer_18>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000011011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 27x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_18> synthesized.

Synthesizing Unit <dedispersor_block_19>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000011100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_39_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_39_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_19> synthesized.

Synthesizing Unit <bram_infer_19>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000011100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 28x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_19> synthesized.

Synthesizing Unit <dedispersor_block_20>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000011110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_41_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_41_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_20> synthesized.

Synthesizing Unit <bram_infer_20>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000011110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 30x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_20> synthesized.

Synthesizing Unit <dedispersor_block_21>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000011111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_43_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_43_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_21> synthesized.

Synthesizing Unit <bram_infer_21>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000011111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 31x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_21> synthesized.

Synthesizing Unit <dedispersor_block_22>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100000
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 5-bit register for signal <counter_w>.
    Found 5-bit adder for signal <counter_w[4]_GND_45_o_add_2_OUT> created at line 29.
    Found 5-bit adder for signal <counter_r[4]_GND_45_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <dedispersor_block_22> synthesized.

Synthesizing Unit <bram_infer_22>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100000
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_22> synthesized.

Synthesizing Unit <dedispersor_block_23>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_47_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_47_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_23> synthesized.

Synthesizing Unit <bram_infer_23>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 33x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_23> synthesized.

Synthesizing Unit <dedispersor_block_24>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_49_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_49_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_24> synthesized.

Synthesizing Unit <bram_infer_24>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 34x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_24> synthesized.

Synthesizing Unit <dedispersor_block_25>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_51_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_51_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_25> synthesized.

Synthesizing Unit <bram_infer_25>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 35x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_25> synthesized.

Synthesizing Unit <dedispersor_block_26>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_53_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_53_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_26> synthesized.

Synthesizing Unit <bram_infer_26>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 36x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_26> synthesized.

Synthesizing Unit <dedispersor_block_27>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100101
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_55_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_55_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_27> synthesized.

Synthesizing Unit <bram_infer_27>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100101
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 37x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_27> synthesized.

Synthesizing Unit <dedispersor_block_28>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_57_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_57_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_28> synthesized.

Synthesizing Unit <bram_infer_28>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 38x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_28> synthesized.

Synthesizing Unit <dedispersor_block_29>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000100111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_59_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_59_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_29> synthesized.

Synthesizing Unit <bram_infer_29>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000100111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 39x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_29> synthesized.

Synthesizing Unit <dedispersor_block_30>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101000
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_61_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_61_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_30> synthesized.

Synthesizing Unit <bram_infer_30>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101000
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 40x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_30> synthesized.

Synthesizing Unit <dedispersor_block_31>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_63_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_63_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_31> synthesized.

Synthesizing Unit <bram_infer_31>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 41x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_31> synthesized.

Synthesizing Unit <dedispersor_block_32>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_65_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_65_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_32> synthesized.

Synthesizing Unit <bram_infer_32>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 42x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_32> synthesized.

Synthesizing Unit <dedispersor_block_33>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_67_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_67_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_33> synthesized.

Synthesizing Unit <bram_infer_33>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 43x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_33> synthesized.

Synthesizing Unit <dedispersor_block_34>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_69_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_69_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_34> synthesized.

Synthesizing Unit <bram_infer_34>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 44x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_34> synthesized.

Synthesizing Unit <dedispersor_block_35>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101101
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_71_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_71_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_35> synthesized.

Synthesizing Unit <bram_infer_35>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101101
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 45x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_35> synthesized.

Synthesizing Unit <dedispersor_block_36>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_73_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_73_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_36> synthesized.

Synthesizing Unit <bram_infer_36>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 46x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_36> synthesized.

Synthesizing Unit <dedispersor_block_37>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000101111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_75_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_75_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_37> synthesized.

Synthesizing Unit <bram_infer_37>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000101111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 47x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_37> synthesized.

Synthesizing Unit <dedispersor_block_38>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110000
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_77_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_77_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_38> synthesized.

Synthesizing Unit <bram_infer_38>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110000
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 48x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_38> synthesized.

Synthesizing Unit <dedispersor_block_39>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_79_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_79_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_39> synthesized.

Synthesizing Unit <bram_infer_39>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 49x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_39> synthesized.

Synthesizing Unit <dedispersor_block_40>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_81_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_81_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_40> synthesized.

Synthesizing Unit <bram_infer_40>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 50x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_40> synthesized.

Synthesizing Unit <dedispersor_block_41>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_83_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_83_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_41> synthesized.

Synthesizing Unit <bram_infer_41>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 51x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_41> synthesized.

Synthesizing Unit <dedispersor_block_42>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_85_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_85_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_42> synthesized.

Synthesizing Unit <bram_infer_42>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 52x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_42> synthesized.

Synthesizing Unit <dedispersor_block_43>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110101
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_87_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_87_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_43> synthesized.

Synthesizing Unit <bram_infer_43>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110101
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 53x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_43> synthesized.

Synthesizing Unit <dedispersor_block_44>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_89_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_89_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_44> synthesized.

Synthesizing Unit <bram_infer_44>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 54x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_44> synthesized.

Synthesizing Unit <dedispersor_block_45>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000110111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_91_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_91_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_45> synthesized.

Synthesizing Unit <bram_infer_45>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000110111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 55x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_45> synthesized.

Synthesizing Unit <dedispersor_block_46>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111000
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_93_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_93_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_46> synthesized.

Synthesizing Unit <bram_infer_46>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111000
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 56x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_46> synthesized.

Synthesizing Unit <dedispersor_block_47>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_95_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_95_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_47> synthesized.

Synthesizing Unit <bram_infer_47>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 57x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_47> synthesized.

Synthesizing Unit <dedispersor_block_48>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111010
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_97_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_97_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_48> synthesized.

Synthesizing Unit <bram_infer_48>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111010
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 58x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_48> synthesized.

Synthesizing Unit <dedispersor_block_49>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111011
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_99_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_99_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_49> synthesized.

Synthesizing Unit <bram_infer_49>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111011
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 59x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_49> synthesized.

Synthesizing Unit <dedispersor_block_50>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111100
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_101_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_101_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_50> synthesized.

Synthesizing Unit <bram_infer_50>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111100
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 60x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_50> synthesized.

Synthesizing Unit <dedispersor_block_51>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111101
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_103_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_103_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_51> synthesized.

Synthesizing Unit <bram_infer_51>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111101
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 61x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_51> synthesized.

Synthesizing Unit <dedispersor_block_52>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111110
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_105_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_105_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_52> synthesized.

Synthesizing Unit <bram_infer_52>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111110
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 62x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_52> synthesized.

Synthesizing Unit <dedispersor_block_53>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000000111111
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_107_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_107_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_53> synthesized.

Synthesizing Unit <bram_infer_53>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000000111111
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 63x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_53> synthesized.

Synthesizing Unit <dedispersor_block_54>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000001000000
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 6-bit register for signal <counter_w>.
    Found 6-bit adder for signal <counter_w[5]_GND_109_o_add_2_OUT> created at line 29.
    Found 6-bit adder for signal <counter_r[5]_GND_109_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <dedispersor_block_54> synthesized.

Synthesizing Unit <bram_infer_54>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000001000000
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
    Found 64x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_54> synthesized.

Synthesizing Unit <dedispersor_block_55>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/dedispersor_block.v".
        DELAY_LINE = 32'b00000000000000000000000001000001
        DIN_WIDTH = 32
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <counter_r>.
    Found 1-bit register for signal <dout_valid_r>.
    Found 7-bit register for signal <counter_w>.
    Found 7-bit adder for signal <counter_w[6]_GND_111_o_add_2_OUT> created at line 29.
    Found 7-bit adder for signal <counter_r[6]_GND_111_o_add_9_OUT> created at line 42.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <dedispersor_block_55> synthesized.

Synthesizing Unit <bram_infer_55>.
    Related source file is "/home/seba/Workspace/verilog_codes/dedispersor/frb_test/hdl/bram_infer.v".
        N_ADDR = 32'b00000000000000000000000001000001
        DATA_WIDTH = 32
        INIT_VALS = "w_1_15.mif"
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 65x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <wout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <bram_infer_55> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 64
 11x32-bit dual-port RAM                               : 1
 12x32-bit dual-port RAM                               : 1
 14x32-bit dual-port RAM                               : 1
 15x32-bit dual-port RAM                               : 1
 17x32-bit dual-port RAM                               : 1
 18x32-bit dual-port RAM                               : 1
 19x32-bit dual-port RAM                               : 1
 21x32-bit dual-port RAM                               : 1
 22x32-bit dual-port RAM                               : 1
 23x32-bit dual-port RAM                               : 1
 25x32-bit dual-port RAM                               : 1
 26x32-bit dual-port RAM                               : 1
 27x32-bit dual-port RAM                               : 1
 28x32-bit dual-port RAM                               : 1
 2x32-bit dual-port RAM                                : 1
 30x32-bit dual-port RAM                               : 1
 31x32-bit dual-port RAM                               : 1
 32x32-bit dual-port RAM                               : 1
 33x32-bit dual-port RAM                               : 1
 34x32-bit dual-port RAM                               : 1
 35x32-bit dual-port RAM                               : 1
 36x32-bit dual-port RAM                               : 1
 37x32-bit dual-port RAM                               : 1
 38x32-bit dual-port RAM                               : 1
 39x32-bit dual-port RAM                               : 1
 40x32-bit dual-port RAM                               : 1
 41x32-bit dual-port RAM                               : 1
 42x32-bit dual-port RAM                               : 1
 43x32-bit dual-port RAM                               : 1
 44x32-bit dual-port RAM                               : 1
 45x32-bit dual-port RAM                               : 2
 46x32-bit dual-port RAM                               : 1
 47x32-bit dual-port RAM                               : 1
 48x32-bit dual-port RAM                               : 1
 49x32-bit dual-port RAM                               : 2
 4x32-bit dual-port RAM                                : 1
 50x32-bit dual-port RAM                               : 1
 51x32-bit dual-port RAM                               : 1
 52x32-bit dual-port RAM                               : 2
 53x32-bit dual-port RAM                               : 1
 54x32-bit dual-port RAM                               : 1
 55x32-bit dual-port RAM                               : 2
 56x32-bit dual-port RAM                               : 1
 57x32-bit dual-port RAM                               : 2
 58x32-bit dual-port RAM                               : 2
 59x32-bit dual-port RAM                               : 1
 60x32-bit dual-port RAM                               : 2
 61x32-bit dual-port RAM                               : 2
 62x32-bit dual-port RAM                               : 1
 63x32-bit dual-port RAM                               : 2
 64x32-bit dual-port RAM                               : 1
 65x32-bit dual-port RAM                               : 1
 6x32-bit dual-port RAM                                : 1
 7x32-bit dual-port RAM                                : 1
 9x32-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 130
 1-bit adder                                           : 2
 2-bit adder                                           : 2
 3-bit adder                                           : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 10
 5-bit adder                                           : 26
 6-bit adder                                           : 83
 7-bit adder                                           : 2
# Registers                                            : 263
 1-bit register                                        : 70
 2-bit register                                        : 2
 3-bit register                                        : 4
 32-bit register                                       : 66
 4-bit register                                        : 10
 5-bit register                                        : 26
 6-bit register                                        : 83
 7-bit register                                        : 2
# Multiplexers                                         : 126
 1-bit 2-to-1 multiplexer                              : 62
 32-bit 2-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bram_infer_1>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_1> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_10>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 17-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 17-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_10> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_11>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 18-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 18-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_11> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_12>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 19-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 19-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_12> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_13>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 21-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 21-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_13> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_14>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 22-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 22-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_14> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_15>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 23-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 23-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_15> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_16>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 25-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 25-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_16> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_17>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 26-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 26-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_17> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_18>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 27-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 27-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_18> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_19>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 28-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 28-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_19> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_2> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_20>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 30-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 30-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_20> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_21>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 31-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_21> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_22>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_22> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_23>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 33-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 33-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_23> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_24>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 34-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 34-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_24> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_25>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 35-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 35-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_25> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_26>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_26> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_27>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 37-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 37-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_27> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_28>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 38-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 38-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_28> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_29>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 39-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 39-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_29> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 6-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 6-word x 32-bit                     |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_3> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_30>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 40-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_30> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_31>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 41-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 41-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_31> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_32>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 42-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 42-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_32> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_33>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 43-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 43-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_33> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_34>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 44-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 44-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_34> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_35>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 45-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 45-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_35> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_36>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 46-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 46-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_36> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_37>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 47-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 47-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_37> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_38>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 48-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 48-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_38> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_39>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 49-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 49-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_39> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_4>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 7-word x 32-bit                     |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_4> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_40>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 50-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 50-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_40> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_41>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 51-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 51-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_41> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_42>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 52-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 52-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_42> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_43>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 53-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 53-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_43> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_44>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 54-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 54-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_44> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_45>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 55-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 55-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_45> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_46>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 56-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 56-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_46> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_47>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 57-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 57-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_47> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_48>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 58-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 58-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_48> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_49>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 59-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 59-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_49> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_5>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 32-bit                     |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_5> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_50>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 60-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 60-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_50> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_51>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 61-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 61-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_51> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_52>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 62-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 62-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_52> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_53>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 63-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 63-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_53> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_54>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_54> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_55>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <wout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 65-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <ren>           | high     |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to signal <wout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bram_infer_55> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_6>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 11-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 11-word x 32-bit                    |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_6> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_7>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 32-bit                    |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_7> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_8>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 14-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 14-word x 32-bit                    |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_8> synthesized (advanced).

Synthesizing (advanced) Unit <bram_infer_9>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <wadd>          |          |
    |     diA            | connected to signal <win>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 32-bit                    |          |
    |     addrB          | connected to signal <radd>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bram_infer_9> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor>.
The following registers are absorbed into counter <addr_counter>: 1 register on signal <addr_counter>.
Unit <dedispersor> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_1>.
The following registers are absorbed into counter <counter_r_0>: 1 register on signal <counter_r_0>.
The following registers are absorbed into counter <counter_w_0>: 1 register on signal <counter_w_0>.
Unit <dedispersor_block_1> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_10>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_10> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_11>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_11> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_12>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_12> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_13>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_13> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_14>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_14> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_15>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_15> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_16>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_16> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_17>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_17> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_18>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_18> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_19>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_19> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_2>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_2> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_20>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_20> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_21>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_21> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_22>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_22> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_23>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_23> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_24>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_24> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_25>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_25> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_26>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_26> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_27>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_27> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_28>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_28> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_29>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_29> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_3>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_3> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_30>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_30> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_31>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_31> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_32>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_32> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_33>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_33> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_34>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_34> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_35>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_35> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_36>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_36> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_37>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_37> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_38>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_38> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_39>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_39> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_4>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_4> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_40>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_40> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_41>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_41> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_42>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_42> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_43>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_43> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_44>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_44> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_45>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_45> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_46>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_46> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_47>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_47> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_48>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_48> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_49>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_49> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_5>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_5> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_50>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_50> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_51>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_51> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_52>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_52> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_53>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_53> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_54>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_54> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_55>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_55> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_6>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_6> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_7>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_7> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_8>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_8> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_block_9>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
The following registers are absorbed into counter <counter_w>: 1 register on signal <counter_w>.
Unit <dedispersor_block_9> synthesized (advanced).

Synthesizing (advanced) Unit <dedispersor_top>.
The following registers are absorbed into accumulator <acc>: 1 register on signal <acc>, 1 register on signal <dedispersor_inst/dout_sof_r>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
Unit <dedispersor_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 64
 11x32-bit dual-port distributed RAM                   : 1
 12x32-bit dual-port distributed RAM                   : 1
 14x32-bit dual-port distributed RAM                   : 1
 15x32-bit dual-port distributed RAM                   : 1
 17x32-bit dual-port block RAM                         : 1
 18x32-bit dual-port block RAM                         : 1
 19x32-bit dual-port block RAM                         : 1
 21x32-bit dual-port block RAM                         : 1
 22x32-bit dual-port block RAM                         : 1
 23x32-bit dual-port block RAM                         : 1
 25x32-bit dual-port block RAM                         : 1
 26x32-bit dual-port block RAM                         : 1
 27x32-bit dual-port block RAM                         : 1
 28x32-bit dual-port block RAM                         : 1
 2x32-bit dual-port distributed RAM                    : 1
 30x32-bit dual-port block RAM                         : 1
 31x32-bit dual-port block RAM                         : 1
 32x32-bit dual-port block RAM                         : 1
 33x32-bit dual-port block RAM                         : 1
 34x32-bit dual-port block RAM                         : 1
 35x32-bit dual-port block RAM                         : 1
 36x32-bit dual-port block RAM                         : 1
 37x32-bit dual-port block RAM                         : 1
 38x32-bit dual-port block RAM                         : 1
 39x32-bit dual-port block RAM                         : 1
 40x32-bit dual-port block RAM                         : 1
 41x32-bit dual-port block RAM                         : 1
 42x32-bit dual-port block RAM                         : 1
 43x32-bit dual-port block RAM                         : 1
 44x32-bit dual-port block RAM                         : 1
 45x32-bit dual-port block RAM                         : 2
 46x32-bit dual-port block RAM                         : 1
 47x32-bit dual-port block RAM                         : 1
 48x32-bit dual-port block RAM                         : 1
 49x32-bit dual-port block RAM                         : 2
 4x32-bit dual-port distributed RAM                    : 1
 50x32-bit dual-port block RAM                         : 1
 51x32-bit dual-port block RAM                         : 1
 52x32-bit dual-port block RAM                         : 2
 53x32-bit dual-port block RAM                         : 1
 54x32-bit dual-port block RAM                         : 1
 55x32-bit dual-port block RAM                         : 2
 56x32-bit dual-port block RAM                         : 1
 57x32-bit dual-port block RAM                         : 2
 58x32-bit dual-port block RAM                         : 2
 59x32-bit dual-port block RAM                         : 1
 60x32-bit dual-port block RAM                         : 2
 61x32-bit dual-port block RAM                         : 2
 62x32-bit dual-port block RAM                         : 1
 63x32-bit dual-port block RAM                         : 2
 64x32-bit dual-port block RAM                         : 1
 65x32-bit dual-port block RAM                         : 1
 6x32-bit dual-port distributed RAM                    : 1
 7x32-bit dual-port distributed RAM                    : 1
 9x32-bit dual-port distributed RAM                    : 1
# Counters                                             : 129
 1-bit up counter                                      : 2
 2-bit up counter                                      : 2
 3-bit up counter                                      : 4
 4-bit up counter                                      : 10
 5-bit up counter                                      : 26
 6-bit up counter                                      : 83
 7-bit up counter                                      : 2
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 388
 Flip-Flops                                            : 388
# Multiplexers                                         : 125
 1-bit 2-to-1 multiplexer                              : 62
 32-bit 2-to-1 multiplexer                             : 63

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <name> (without init value) has a constant value of 1 in block <dedispersor_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dedispersor_inst/dout_sof_r> in Unit <dedispersor_top> is equivalent to the following FF/Latch, which will be removed : <name1> 

Optimizing unit <bram_infer_1> ...

Optimizing unit <bram_infer_2> ...

Optimizing unit <bram_infer_3> ...

Optimizing unit <bram_infer_4> ...

Optimizing unit <bram_infer_5> ...

Optimizing unit <bram_infer_6> ...

Optimizing unit <bram_infer_7> ...

Optimizing unit <bram_infer_8> ...

Optimizing unit <bram_infer_9> ...

Optimizing unit <dedispersor_top> ...

Optimizing unit <dedispersor_block_2> ...

Optimizing unit <dedispersor_block_3> ...

Optimizing unit <dedispersor_block_4> ...

Optimizing unit <dedispersor_block_5> ...

Optimizing unit <dedispersor_block_6> ...

Optimizing unit <dedispersor_block_7> ...

Optimizing unit <dedispersor_block_8> ...

Optimizing unit <dedispersor_block_9> ...

Optimizing unit <dedispersor_block_10> ...

Optimizing unit <dedispersor_block_11> ...

Optimizing unit <dedispersor_block_12> ...

Optimizing unit <dedispersor_block_13> ...

Optimizing unit <dedispersor_block_14> ...

Optimizing unit <dedispersor_block_15> ...

Optimizing unit <dedispersor_block_16> ...

Optimizing unit <dedispersor_block_17> ...

Optimizing unit <dedispersor_block_18> ...

Optimizing unit <dedispersor_block_19> ...

Optimizing unit <dedispersor_block_20> ...

Optimizing unit <dedispersor_block_21> ...

Optimizing unit <dedispersor_block_22> ...

Optimizing unit <dedispersor_block_23> ...

Optimizing unit <dedispersor_block_24> ...

Optimizing unit <dedispersor_block_25> ...

Optimizing unit <dedispersor_block_26> ...

Optimizing unit <dedispersor_block_27> ...

Optimizing unit <dedispersor_block_28> ...

Optimizing unit <dedispersor_block_29> ...

Optimizing unit <dedispersor_block_30> ...

Optimizing unit <dedispersor_block_31> ...

Optimizing unit <dedispersor_block_32> ...

Optimizing unit <dedispersor_block_33> ...

Optimizing unit <dedispersor_block_34> ...

Optimizing unit <dedispersor_block_36> ...

Optimizing unit <dedispersor_block_37> ...

Optimizing unit <dedispersor_block_38> ...

Optimizing unit <dedispersor_block_40> ...

Optimizing unit <dedispersor_block_41> ...

Optimizing unit <dedispersor_block_43> ...

Optimizing unit <dedispersor_block_44> ...

Optimizing unit <dedispersor_block_46> ...

Optimizing unit <dedispersor_block_49> ...

Optimizing unit <dedispersor_block_52> ...

Optimizing unit <dedispersor_block_54> ...

Optimizing unit <dedispersor_block_55> ...
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[16].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[16].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[21].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[21].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[33].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[33].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[18].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[18].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[23].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[23].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[13].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[13].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[25].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[25].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[6].dedispersor_block_inst/counter_r_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[6].dedispersor_block_inst/counter_w_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[59].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[59].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[10].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[10].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[56].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[56].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[46].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[46].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[7].dedispersor_block_inst/counter_r_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[7].dedispersor_block_inst/counter_w_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[53].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[53].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[2].dedispersor_block_inst/counter_r_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[2].dedispersor_block_inst/counter_w_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[43].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[43].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[38].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[38].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[62].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[62].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[52].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[52].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[1].dedispersor_block_inst/counter_r_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[1].dedispersor_block_inst/counter_w_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[49].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[49].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[27].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[27].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[44].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[44].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[0].dedispersor_block_inst/counter_w_0_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[0].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[29].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[29].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[19].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[19].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[55].dedispersor_block_inst/counter_r_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[55].dedispersor_block_inst/counter_w_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[36].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[36].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[41].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[41].dedispersor_block_inst/counter_r_0> 
INFO:Xst:3203 - The FF/Latch <dedispersor_inst/[31].dedispersor_block_inst/counter_w_0> in Unit <dedispersor_top> is the opposite to the following FF/Latch, which will be removed : <dedispersor_inst/[31].dedispersor_block_inst/counter_r_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dedispersor_top, actual ratio is 0.
FlipFlop dedispersor_inst/[3].dedispersor_block_inst/dout_valid_r has been replicated 1 time(s)
FlipFlop dedispersor_inst/[4].dedispersor_block_inst/dout_valid_r has been replicated 1 time(s)
FlipFlop dedispersor_inst/[6].dedispersor_block_inst/dout_valid_r has been replicated 1 time(s)
FlipFlop dedispersor_inst/[7].dedispersor_block_inst/dout_valid_r has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1094
 Flip-Flops                                            : 1094

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dedispersor_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2495
#      GND                         : 1
#      INV                         : 65
#      LUT2                        : 203
#      LUT3                        : 305
#      LUT4                        : 135
#      LUT5                        : 345
#      LUT6                        : 1259
#      MUXCY                       : 53
#      MUXF7                       : 96
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 1094
#      FD                          : 2
#      FDE                         : 352
#      FDR                         : 93
#      FDRE                        : 631
#      FDS                         : 8
#      FDSE                        : 8
# RAMS                             : 118
#      RAM32M                      : 45
#      RAM32X1D                    : 18
#      RAMB18E1                    : 55
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 34
#      OBUF                        : 68

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1156-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1094  out of  595200     0%  
 Number of Slice LUTs:                 2528  out of  297600     0%  
    Number used as Logic:              2312  out of  297600     0%  
    Number used as Memory:              216  out of  122240     0%  
       Number used as RAM:              216

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2760
   Number with an unused Flip Flop:    1666  out of   2760    60%  
   Number with an unused LUT:           232  out of   2760     8%  
   Number of fully used LUT-FF pairs:   862  out of   2760    31%  
   Number of unique control sets:       175

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 103  out of    600    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               28  out of   1064     2%  
    Number using Block RAM only:         28
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1212  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
Control Signal                                                         | Buffer(FF name)                                                            | Load  |
-----------------------------------------------------------------------+----------------------------------------------------------------------------+-------+
dedispersor_inst/[10].valid_block(dedispersor_inst/[10].valid_block1:O)| NONE(dedispersor_inst/[10].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[11].valid_block(dedispersor_inst/[11].valid_block1:O)| NONE(dedispersor_inst/[11].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[12].valid_block(dedispersor_inst/[12].valid_block1:O)| NONE(dedispersor_inst/[12].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[13].valid_block(dedispersor_inst/[13].valid_block1:O)| NONE(dedispersor_inst/[13].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[14].valid_block(dedispersor_inst/[14].valid_block1:O)| NONE(dedispersor_inst/[14].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[15].valid_block(dedispersor_inst/[15].valid_block1:O)| NONE(dedispersor_inst/[15].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[16].valid_block(dedispersor_inst/[16].valid_block1:O)| NONE(dedispersor_inst/[16].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[17].valid_block(dedispersor_inst/[17].valid_block1:O)| NONE(dedispersor_inst/[17].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[18].valid_block(dedispersor_inst/[18].valid_block1:O)| NONE(dedispersor_inst/[18].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[19].valid_block(dedispersor_inst/[19].valid_block1:O)| NONE(dedispersor_inst/[19].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[20].valid_block(dedispersor_inst/[20].valid_block1:O)| NONE(dedispersor_inst/[20].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[21].valid_block(dedispersor_inst/[21].valid_block1:O)| NONE(dedispersor_inst/[21].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[22].valid_block(dedispersor_inst/[22].valid_block1:O)| NONE(dedispersor_inst/[22].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[23].valid_block(dedispersor_inst/[23].valid_block1:O)| NONE(dedispersor_inst/[23].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[24].valid_block(dedispersor_inst/[24].valid_block1:O)| NONE(dedispersor_inst/[24].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[25].valid_block(dedispersor_inst/[25].valid_block1:O)| NONE(dedispersor_inst/[25].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[26].valid_block(dedispersor_inst/[26].valid_block1:O)| NONE(dedispersor_inst/[26].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[27].valid_block(dedispersor_inst/[27].valid_block1:O)| NONE(dedispersor_inst/[27].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[28].valid_block(dedispersor_inst/[28].valid_block1:O)| NONE(dedispersor_inst/[28].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[29].valid_block(dedispersor_inst/[29].valid_block1:O)| NONE(dedispersor_inst/[29].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[30].valid_block(dedispersor_inst/[30].valid_block1:O)| NONE(dedispersor_inst/[30].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[31].valid_block(dedispersor_inst/[31].valid_block1:O)| NONE(dedispersor_inst/[31].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[32].valid_block(dedispersor_inst/[32].valid_block1:O)| NONE(dedispersor_inst/[32].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[33].valid_block(dedispersor_inst/[33].valid_block1:O)| NONE(dedispersor_inst/[33].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[34].valid_block(dedispersor_inst/[34].valid_block1:O)| NONE(dedispersor_inst/[34].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[35].valid_block(dedispersor_inst/[35].valid_block1:O)| NONE(dedispersor_inst/[35].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[36].valid_block(dedispersor_inst/[36].valid_block1:O)| NONE(dedispersor_inst/[36].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[37].valid_block(dedispersor_inst/[37].valid_block1:O)| NONE(dedispersor_inst/[37].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[38].valid_block(dedispersor_inst/[38].valid_block1:O)| NONE(dedispersor_inst/[38].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[39].valid_block(dedispersor_inst/[39].valid_block1:O)| NONE(dedispersor_inst/[39].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[40].valid_block(dedispersor_inst/[40].valid_block1:O)| NONE(dedispersor_inst/[40].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[41].valid_block(dedispersor_inst/[41].valid_block1:O)| NONE(dedispersor_inst/[41].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[42].valid_block(dedispersor_inst/[42].valid_block1:O)| NONE(dedispersor_inst/[42].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[43].valid_block(dedispersor_inst/[43].valid_block1:O)| NONE(dedispersor_inst/[43].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[44].valid_block(dedispersor_inst/[44].valid_block1:O)| NONE(dedispersor_inst/[44].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[45].valid_block(dedispersor_inst/[45].valid_block1:O)| NONE(dedispersor_inst/[45].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[46].valid_block(dedispersor_inst/[46].valid_block1:O)| NONE(dedispersor_inst/[46].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[47].valid_block(dedispersor_inst/[47].valid_block1:O)| NONE(dedispersor_inst/[47].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[48].valid_block(dedispersor_inst/[48].valid_block1:O)| NONE(dedispersor_inst/[48].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[49].valid_block(dedispersor_inst/[49].valid_block1:O)| NONE(dedispersor_inst/[49].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[50].valid_block(dedispersor_inst/[50].valid_block1:O)| NONE(dedispersor_inst/[50].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[51].valid_block(dedispersor_inst/[51].valid_block1:O)| NONE(dedispersor_inst/[51].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[52].valid_block(dedispersor_inst/[52].valid_block1:O)| NONE(dedispersor_inst/[52].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[53].valid_block(dedispersor_inst/[53].valid_block1:O)| NONE(dedispersor_inst/[53].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[54].valid_block(dedispersor_inst/[54].valid_block1:O)| NONE(dedispersor_inst/[54].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[55].valid_block(dedispersor_inst/[55].valid_block1:O)| NONE(dedispersor_inst/[55].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[56].valid_block(dedispersor_inst/[56].valid_block1:O)| NONE(dedispersor_inst/[56].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[57].valid_block(dedispersor_inst/[57].valid_block1:O)| NONE(dedispersor_inst/[57].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[58].valid_block(dedispersor_inst/[58].valid_block1:O)| NONE(dedispersor_inst/[58].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[59].valid_block(dedispersor_inst/[59].valid_block1:O)| NONE(dedispersor_inst/[59].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[60].valid_block(dedispersor_inst/[60].valid_block1:O)| NONE(dedispersor_inst/[60].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[61].valid_block(dedispersor_inst/[61].valid_block1:O)| NONE(dedispersor_inst/[61].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[62].valid_block(dedispersor_inst/[62].valid_block1:O)| NONE(dedispersor_inst/[62].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[63].valid_block(dedispersor_inst/[63].valid_block1:O)| NONE(dedispersor_inst/[63].dedispersor_block_inst/bram_infer_inst/Mram_mem)| 4     |
dedispersor_inst/[9].valid_block(dedispersor_inst/[9].valid_block1:O)  | NONE(dedispersor_inst/[9].dedispersor_block_inst/bram_infer_inst/Mram_mem) | 4     |
-----------------------------------------------------------------------+----------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.077ns (Maximum Frequency: 245.302MHz)
   Minimum input arrival time before clock: 3.032ns
   Maximum output required time after clock: 0.795ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.077ns (frequency: 245.302MHz)
  Total number of paths / destination ports: 37393 / 3745
-------------------------------------------------------------------------
Delay:               4.077ns (Levels of Logic = 4)
  Source:            dedispersor_inst/[18].dedispersor_block_inst/bram_infer_inst/Mram_mem (RAM)
  Destination:       dedispersor_inst/dout_r_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dedispersor_inst/[18].dedispersor_block_inst/bram_infer_inst/Mram_mem to dedispersor_inst/dout_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   1.784   0.512  dedispersor_inst/[18].dedispersor_block_inst/bram_infer_inst/Mram_mem (dedispersor_inst/dout_block<576>)
     LUT6:I3->O            1   0.061   0.512  dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2116 (dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2115)
     LUT6:I3->O            1   0.061   0.512  dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2124 (dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2123)
     LUT6:I3->O            1   0.061   0.512  dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2126 (dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2125)
     LUT6:I3->O            1   0.061   0.000  dedispersor_inst/Mmux_dout_r[31]_dout_block[2047]_mux_201_OUT2130 (dedispersor_inst/dout_r[31]_dout_block[2047]_mux_201_OUT<0>)
     FDE:D                    -0.002          dedispersor_inst/dout_r_0
    ----------------------------------------
    Total                      4.077ns (2.028ns logic, 2.049ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4722 / 3936
-------------------------------------------------------------------------
Offset:              3.032ns (Levels of Logic = 4)
  Source:            din_valid (PAD)
  Destination:       dedispersor_inst/[27].dedispersor_block_inst/counter_w_4 (FF)
  Destination Clock: clk rising

  Data Path: din_valid to dedispersor_inst/[27].dedispersor_block_inst/counter_w_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.003   0.562  din_valid_IBUF (din_valid_IBUF)
     LUT3:I0->O           16   0.061   0.777  dedispersor_inst/[11].valid_block11 (dedispersor_inst/[11].valid_block1)
     LUT5:I0->O           15   0.061   0.774  dedispersor_inst/[27].valid_block1 (dedispersor_inst/[27].valid_block)
     LUT6:I0->O            6   0.061   0.367  dedispersor_inst/[27].dedispersor_block_inst/Mcount_counter_w_val (dedispersor_inst/[27].dedispersor_block_inst/Mcount_counter_w_val)
     FDRE:R                    0.365          dedispersor_inst/[27].dedispersor_block_inst/counter_w_0
    ----------------------------------------
    Total                      3.032ns (0.551ns logic, 2.481ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              0.795ns (Levels of Logic = 1)
  Source:            dedispersor_inst/dout_sof_r (FF)
  Destination:       dout_sof (PAD)
  Source Clock:      clk rising

  Data Path: dedispersor_inst/dout_sof_r to dout_sof
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              66   0.317   0.475  dedispersor_inst/dout_sof_r (dedispersor_inst/dout_sof_r)
     OBUF:I->O                 0.003          dout_sof_OBUF (dout_sof)
    ----------------------------------------
    Total                      0.795ns (0.320ns logic, 0.475ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.077|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 47.63 secs
 
--> 


Total memory usage is 518632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  221 (   0 filtered)
Number of infos    :   86 (   0 filtered)

