design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/openlane/designs/peripheral_unit,peripheral_unit,RUN_2023.06.14_06.20.01,flow completed,1h42m24s0ms,1h18m30s0ms,105102.5258432116,0.746147624625,52551.2629216058,51.17,-1,3314.54,33664,0,0,0,0,0,0,0,6,6,0,-1,-1,1199155,287542,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,815773137.0,0.0,48.09,48.47,7.82,8.43,0.09,28058,46388,2707,18777,0,0,0,33260,1355,337,824,1981,5582,4202,566,1834,6268,6061,31,31307,10172,146,16511,39211,97347,716764.9344,-1,-1,-1,0.0389,0.0204,2.46e-07,-1,-1,-1,12.12,12.0,83.33333333333333,12,1,50,180,180,0.3,1,0.6,0,sky130_fd_sc_hd,30,AREA 0
