
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186812                       # Simulator instruction rate (inst/s)
host_op_rate                                   251300                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36411                       # Simulator tick rate (ticks/s)
host_mem_usage                               67387080                       # Number of bytes of host memory used
host_seconds                                 34231.27                       # Real time elapsed on the host
sim_insts                                  6394825861                       # Number of instructions simulated
sim_ops                                    8602304062                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        76800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               308736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25728                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          600                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2412                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             949                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  949                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20231274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     61618094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61412700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               247704737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20642061                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          97459285                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               97459285                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          97459285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20231274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     61618094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61412700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              345164022                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          222616                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       197193                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19242                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       142624                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          138198                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           13734                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          655                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2308237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1262779                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             222616                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       151932                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               279566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62985                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53542                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           141052                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2684967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.530452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.784840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2405401     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           41341      1.54%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21785      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           40562      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13573      0.51%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           37462      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6065      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10568      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          108210      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2684967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074480                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.422484                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2263597                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        99011                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           278840                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         43200                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        22037                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1419249                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         43200                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2268788                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          64670                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        19346                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           274385                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        14572                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1416535                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1226                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        12394                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1864315                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6429209                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6429209                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1483762                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          380553                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29192                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       249333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        42883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          333                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9488                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1407121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1306735                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1374                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       270605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       575025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2684967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486686                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.104787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2112652     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       186128      6.93%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       183919      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       109755      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        58633      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15486      0.58%     99.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17586      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          438      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          370      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2684967                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2359     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           968     23.59%     81.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          776     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1028121     78.68%     78.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        10587      0.81%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       225707     17.27%     96.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        42225      3.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1306735                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.437190                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               4103                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003140                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5303914                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1677949                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1271378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1310838                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1135                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        53682                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1769                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         43200                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          43872                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1407328                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       249333                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        42883                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20372                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1287995                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       221982                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18740                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              264183                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          195078                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             42201                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.430920                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1271943                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1271378                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           768585                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1700723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.425361                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.451917                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1003276                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1133729                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       273680                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18926                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2641767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.429156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2217174     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       168347      6.37%     90.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       106967      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        33346      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        55296      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        11242      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7327      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6490      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        35578      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2641767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1003276                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1133729                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                236765                       # Number of memory references committed
system.switch_cpus1.commit.loads               195651                       # Number of loads committed
system.switch_cpus1.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173897                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           991759                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14610                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        35578                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4013585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2858053                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1003276                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1133729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1003276                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.979179                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.979179                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.335663                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.335663                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5975189                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1663510                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1494644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          222114                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       196729                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19212                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       142210                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          137932                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           13724                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          652                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2303550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1259971                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             222114                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       151656                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               279013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62903                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53280                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           140784                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2679413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.530310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.784539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2400400     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           41315      1.54%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           21806      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           40503      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13402      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37492      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6010      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10525      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          107960      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2679413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074312                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.421545                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2259043                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        98611                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           278294                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          312                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         43147                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21974                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          423                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1415929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         43147                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2264221                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          64380                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        19345                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           273858                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14456                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1413170                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1121                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        12399                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1859555                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6413750                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6413750                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1479332                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          380193                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            29048                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       248975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        42738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          327                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9442                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1403787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1303804                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1353                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       270333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       573179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2679413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486601                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.104864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2108848     78.71%     78.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       184860      6.90%     85.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       183855      6.86%     92.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       109450      4.08%     96.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58559      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        15571      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17466      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          435      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          369      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2679413                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2356     57.58%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           962     23.51%     81.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          774     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1025616     78.66%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10517      0.81%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       225498     17.30%     96.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        42078      3.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1303804                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.436210                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               4092                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003139                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5292465                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1674343                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1268335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1307896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1111                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        53603                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1804                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         43147                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          43598                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1664                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1403994                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       248975                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        42738                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20337                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1284854                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       221645                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18949                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              263698                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          194620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             42053                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429870                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1268929                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1268335                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           766707                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1695914                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424343                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.452091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000728                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1130565                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       273487                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18895                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2636266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2213350     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       167156      6.34%     90.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106835      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        33210      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55200      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        11247      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7301      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6468      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35499      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2636266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000728                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1130565                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                236303                       # Number of memory references committed
system.switch_cpus2.commit.loads               195369                       # Number of loads committed
system.switch_cpus2.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173445                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           988911                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14543                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        35499                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4004806                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2851305                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 309526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000728                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1130565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000728                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.986765                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.986765                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334810                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334810                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5961169                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1659202                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1491520                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          241041                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       197144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        25149                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        98084                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           92390                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           24447                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2311588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1350125                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             241041                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       116837                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               280373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          69840                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         62442                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           142956                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        25006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2698800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2418427     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12975      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20285      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           27421      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28746      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           24454      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           12984      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20533      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          132975      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2698800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.080644                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.451707                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2287571                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        86973                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           279678                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44163                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        39563                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1654898                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44163                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2294283                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          17501                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        54540                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           273387                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14921                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1653251                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2097                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2308143                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7686842                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7686842                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1967896                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          340242                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            46328                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155578                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        82988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        21838                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1649843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1556093                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       201549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       489384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2698800                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576587                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268669                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2039422     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       272334     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       137507      5.10%     90.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       102815      3.81%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        80482      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32912      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20989      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10834      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1505      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2698800                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1309072     84.13%     84.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23164      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       141080      9.07%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82584      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1556093                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.520617                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5814071                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1851809                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1530792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1558846                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27700                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44163                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13918                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1539                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1650252                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155578                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        82988                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28396                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1533140                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       132622                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22953                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              215185                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          217249                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82563                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.512938                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1530872                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1530792                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           879722                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2369645                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.512152                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371246                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1147015                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1411359                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       238890                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        25243                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2654637                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.531658                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.376078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2073504     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       289145     10.89%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       108139      4.07%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        51541      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        44792      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25164      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21324      0.80%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9843      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31185      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2654637                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1147015                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1411359                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                209255                       # Number of memory references committed
system.switch_cpus3.commit.loads               127875                       # Number of loads committed
system.switch_cpus3.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            203473                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1271636                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        29054                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31185                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4273688                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3344677                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 290139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1147015                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1411359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1147015                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.605841                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.605841                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.383753                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.383753                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6899044                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2134336                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1533520                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          222129                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       196783                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        19181                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       142453                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          138031                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           13683                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          655                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2303759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1259970                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             222129                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       151714                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               278957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          62808                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         55038                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           140764                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2681260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.529888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.783831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2402303     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           41289      1.54%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           21719      0.81%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           40520      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13498      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           37443      1.40%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6050      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10531      0.39%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          107907      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2681260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074317                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.421544                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2259142                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       100487                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           278229                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          312                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         43084                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        21960                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1415760                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         43084                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2264326                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          66190                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        19311                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273781                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14562                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1413050                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1230                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        12387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1859395                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6412815                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6412815                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1479973                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          379415                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            29192                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       249008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        42720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          334                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9437                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1403693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1303585                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1373                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       269923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       573474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2681260                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486184                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.104147                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2110260     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       185599      6.92%     85.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       183659      6.85%     92.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       109564      4.09%     96.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        58413      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        15439      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17521      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          437      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          368      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2681260                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2350     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           966     23.62%     81.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          773     18.90%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1025475     78.67%     78.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        10529      0.81%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       225424     17.29%     96.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        42062      3.23%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1303585                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.436136                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               4089                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003137                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5293892                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1673839                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1268331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1307674                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1135                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        53601                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1769                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         43084                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          45396                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1690                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1403900                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       249008                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        42720                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        20305                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1284935                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       221720                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18650                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              263758                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          194662                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             42038                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.429897                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1268900                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1268331                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           766791                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1695534                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.424342                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.452242                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1001084                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1130998                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       272976                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        18865                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2638176                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428705                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.295106                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2214677     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       167860      6.36%     90.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       106723      4.05%     94.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        33252      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        55190      2.09%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        11188      0.42%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7295      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         6462      0.24%     98.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        35529      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2638176                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1001084                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1130998                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                236356                       # Number of memory references committed
system.switch_cpus4.commit.loads               195405                       # Number of loads committed
system.switch_cpus4.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            173514                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           989292                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14550                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        35529                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4006608                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2851073                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 307679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1001084                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1130998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1001084                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.985702                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.985702                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.334930                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.334930                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5961351                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1659251                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1491484                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          205291                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       167410                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21506                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83461                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78164                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20342                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          952                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1985349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1212735                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             205291                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        98506                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67809                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        139882                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           123783                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2419521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2170731     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13171      0.54%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20979      0.87%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31174      1.29%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13258      0.55%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15569      0.64%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15920      0.66%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11271      0.47%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127448      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2419521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.068684                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.405741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1958657                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       167361                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246778                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1594                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45128                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33213                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1468763                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45128                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1963928                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          73942                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        75221                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           243267                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        18032                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1465177                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          669                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3514                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         8242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2733                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2003877                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6829266                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6829266                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1649850                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          354009                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          369                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            46644                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       148568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4300                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17165                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1460369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1360949                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2220                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       226216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       527607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2419521                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.562487                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.246307                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1837336     75.94%     75.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       237068      9.80%     85.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       131007      5.41%     91.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        85860      3.55%     94.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77600      3.21%     97.91% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23650      0.98%     98.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17235      0.71%     99.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5893      0.24%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3872      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2419521                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            358     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1463     44.08%     54.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1498     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1120243     82.31%     82.31% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24999      1.84%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          151      0.01%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       135124      9.93%     94.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        80432      5.91%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1360949                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.455328                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3319                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002439                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5146957                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1687033                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1335976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1364268                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6535                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31505                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5488                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1059                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45128                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          59741                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2076                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1460745                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       148568                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82088                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24952                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1341268                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       128055                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19680                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              208353                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          182340                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             80298                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.448744                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1336112                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1335976                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           790130                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2004703                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.446973                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394138                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       989088                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1206093                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       255508                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21878                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2374393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.507958                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.355747                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1884907     79.38%     79.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233549      9.84%     89.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96883      4.08%     93.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        49389      2.08%     95.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36811      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20967      0.88%     97.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12929      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10706      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28252      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2374393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       989088                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1206093                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                193660                       # Number of memory references committed
system.switch_cpus5.commit.loads               117060                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            167739                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1090154                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23518                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28252                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3807729                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2968353                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 569418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             989088                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1206093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       989088                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.021914                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.021914                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.330916                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.330916                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6087046                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1824639                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1392977                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204770                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       166979                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21554                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        83511                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78119                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20334                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          945                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1980432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1209034                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204770                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98453                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               248035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          67712                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        145128                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123463                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2418951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.964720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2170916     89.75%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           13152      0.54%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20896      0.86%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31000      1.28%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13202      0.55%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15539      0.64%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           16061      0.66%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           11186      0.46%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126999      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2418951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.068509                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.404503                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1954360                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       171975                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246063                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1565                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44985                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33163                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1464549                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44985                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1959474                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          74669                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        81430                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242664                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        15726                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1461052                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          768                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3419                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          844                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1998345                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6810197                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6810197                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1646270                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          352075                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            45480                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       148197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        81720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4288                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17073                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1456168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1357489                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2250                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       523866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2418951                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.561189                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.244899                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1837860     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       236952      9.80%     85.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       130785      5.41%     91.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85466      3.53%     94.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77361      3.20%     97.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        23684      0.98%     98.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17051      0.70%     99.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5937      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3855      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2418951                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            353     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1443     43.57%     54.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1516     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1117633     82.33%     82.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        24932      1.84%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134710      9.92%     94.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        80064      5.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1357489                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.454171                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3312                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5139491                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1680824                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1332704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1360801                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6358                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31383                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5293                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1031                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44985                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          59411                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2112                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1456544                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       148197                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        81720                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24988                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1337950                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127653                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19539                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207588                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          181949                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             79935                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.447634                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332854                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1332704                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           788560                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2000226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.445879                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394235                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       986972                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1203445                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       254082                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2373966                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.506934                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354869                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1885772     79.44%     79.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232792      9.81%     89.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96645      4.07%     93.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49330      2.08%     95.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        36701      1.55%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20962      0.88%     97.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12839      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10675      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28250      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2373966                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       986972                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1203445                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                193241                       # Number of memory references committed
system.switch_cpus6.commit.loads               116814                       # Number of loads committed
system.switch_cpus6.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            167352                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1087743                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23449                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28250                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3803230                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2960053                       # The number of ROB writes
system.switch_cpus6.timesIdled                  35449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 569988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             986972                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1203445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       986972                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.028393                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.028393                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.330208                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.330208                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6072154                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1820576                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1388614                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          241134                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       197238                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        25267                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        98250                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           92576                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           24484                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1171                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2315658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1350880                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             241134                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       117060                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               280552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70139                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         61075                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           143252                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        25126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2701863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2421311     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           13035      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20325      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           27374      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           28761      1.06%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           24335      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13075      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20682      0.77%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          132965      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2701863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.080675                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.451960                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2291701                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        85553                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           279853                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          406                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44344                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        39565                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1655812                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44344                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2298414                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          16717                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        53933                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           273569                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14881                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1654147                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          2089                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6457                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2309188                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7691295                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7691295                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1968245                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          340943                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            46271                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       155705                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          923                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        21852                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1650732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1556769                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          335                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       202303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       491136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2701863                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576184                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268197                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2042016     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       272735     10.09%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       137482      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       102879      3.81%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        80468      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        32970      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        21002      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        10789      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1522      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2701863                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           995     36.16%     48.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1427     51.85%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1309577     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23175      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       141218      9.07%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82606      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1556769                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520843                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2752                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5818488                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1853452                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1531265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1559521                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3063                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27801                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1622                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44344                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          13131                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1548                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1651141                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       155705                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83022                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13848                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14679                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28527                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1533603                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       132600                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23166                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              215186                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          217257                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82586                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.513093                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1531345                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1531265                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           879938                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2370470                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.512311                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371208                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1147226                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1411624                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239523                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        25361                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2657519                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.531181                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.375510                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2076268     78.13%     78.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       289187     10.88%     89.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       108273      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51366      1.93%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44857      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        25228      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        21302      0.80%     98.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9891      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        31147      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2657519                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1147226                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1411624                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                209304                       # Number of memory references committed
system.switch_cpus7.commit.loads               127904                       # Number of loads committed
system.switch_cpus7.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            203498                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1271888                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        29061                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        31147                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4277506                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3346649                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 287076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1147226                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1411624                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1147226                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.605362                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.605362                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.383824                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.383824                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6901129                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2134920                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1534283                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           392                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925268                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950538                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13309454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89774667                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103084121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13309454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89774667                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103084121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13309454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89774667                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103084121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453407.409091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466443.986425                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453407.409091                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466443.986425                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453407.409091                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466443.986425                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75551637                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87208721                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75551637                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87208721                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75551637                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87208721                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381573.924242                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394609.597285                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381573.924242                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394609.597285                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381573.924242                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394609.597285                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           221                       # number of replacements
system.l21.tagsinuse                      4095.365342                       # Cycle average of tags in use
system.l21.total_refs                          115460                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.745425                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           62.333786                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.422011                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   104.015204                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3914.594340                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.015218                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003521                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.025394                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.955712                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          441                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l21.Writeback_hits::total                   89                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          444                       # number of demand (read+write) hits
system.l21.demand_hits::total                     445                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          444                       # number of overall hits
system.l21.overall_hits::total                    445                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          198                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  222                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          198                       # number of demand (read+write) misses
system.l21.demand_misses::total                   222                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          198                       # number of overall misses
system.l21.overall_misses::total                  222                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20833822                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     87861358                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      108695180                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20833822                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     87861358                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       108695180                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20833822                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     87861358                       # number of overall miss cycles
system.l21.overall_miss_latency::total      108695180                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          639                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                664                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          642                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 667                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          642                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                667                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.309859                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.334337                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.308411                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.332834                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.308411                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.332834                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 868075.916667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 443744.232323                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 489617.927928                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 868075.916667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 443744.232323                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 489617.927928                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 868075.916667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 443744.232323                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 489617.927928                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  32                       # number of writebacks
system.l21.writebacks::total                       32                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          198                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             222                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          198                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              222                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          198                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             222                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     19103872                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     73545513                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     92649385                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     19103872                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     73545513                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     92649385                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     19103872                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     73545513                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     92649385                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.334337                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.308411                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.332834                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.308411                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.332834                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 795994.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 371441.984848                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 417339.572072                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 795994.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 371441.984848                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 417339.572072                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 795994.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 371441.984848                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 417339.572072                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           220                       # number of replacements
system.l22.tagsinuse                      4095.359415                       # Cycle average of tags in use
system.l22.total_refs                          115459                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.751390                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           62.330203                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.424182                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   103.634158                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3914.970871                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.015217                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025301                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.955803                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          440                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    441                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l22.Writeback_hits::total                   89                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          443                       # number of demand (read+write) hits
system.l22.demand_hits::total                     444                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          443                       # number of overall hits
system.l22.overall_hits::total                    444                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          197                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          197                       # number of demand (read+write) misses
system.l22.demand_misses::total                   221                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          197                       # number of overall misses
system.l22.overall_misses::total                  221                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16534259                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     90584641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      107118900                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16534259                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     90584641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       107118900                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16534259                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     90584641                       # number of overall miss cycles
system.l22.overall_miss_latency::total      107118900                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          637                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                662                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          640                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 665                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          640                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                665                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.309262                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.333837                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.307812                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.332331                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.307812                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.332331                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 459820.512690                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 484700.904977                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 459820.512690                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 484700.904977                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 459820.512690                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 484700.904977                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  32                       # number of writebacks
system.l22.writebacks::total                       32                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          197                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          197                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          197                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     76440041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     91251100                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     76440041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     91251100                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     76440041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     91251100                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.309262                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.333837                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.332331                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.332331                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 412900.904977                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 412900.904977                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 412900.904977                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           137                       # number of replacements
system.l23.tagsinuse                      4095.436942                       # Cycle average of tags in use
system.l23.total_refs                          219600                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           82.436942                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.952164                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    56.797215                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3940.250621                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003895                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.013867                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961975                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          389                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l23.Writeback_hits::total                  129                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          392                       # number of demand (read+write) hits
system.l23.demand_hits::total                     393                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          392                       # number of overall hits
system.l23.overall_hits::total                    393                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          111                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          111                       # number of demand (read+write) misses
system.l23.demand_misses::total                   137                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          111                       # number of overall misses
system.l23.overall_misses::total                  137                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27814129                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     55725565                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       83539694                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27814129                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     55725565                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        83539694                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27814129                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     55725565                       # number of overall miss cycles
system.l23.overall_miss_latency::total       83539694                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          500                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          503                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          503                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.222000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.220676                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.220676                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502032.117117                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 609778.788321                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502032.117117                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 609778.788321                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1069774.192308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502032.117117                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 609778.788321                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  85                       # number of writebacks
system.l23.writebacks::total                       85                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          111                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          111                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          111                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     47748785                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     73694386                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     47748785                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     73694386                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     25945601                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     47748785                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     73694386                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.220676                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.220676                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 430169.234234                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 537915.226277                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 430169.234234                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 537915.226277                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 997907.730769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 430169.234234                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 537915.226277                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           221                       # number of replacements
system.l24.tagsinuse                      4095.365560                       # Cycle average of tags in use
system.l24.total_refs                          115459                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l24.avg_refs                         26.745193                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           62.336164                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.388514                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   103.721100                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3914.919782                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.015219                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003513                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.025323                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955791                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          440                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    441                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l24.Writeback_hits::total                   89                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          443                       # number of demand (read+write) hits
system.l24.demand_hits::total                     444                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          443                       # number of overall hits
system.l24.overall_hits::total                    444                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           24                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          198                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  222                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           24                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          198                       # number of demand (read+write) misses
system.l24.demand_misses::total                   222                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           24                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          198                       # number of overall misses
system.l24.overall_misses::total                  222                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     21447832                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     90812410                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      112260242                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     21447832                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     90812410                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       112260242                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     21447832                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     90812410                       # number of overall miss cycles
system.l24.overall_miss_latency::total      112260242                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           25                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          638                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           25                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          641                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           25                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          641                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.310345                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.334842                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.308892                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.960000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.308892                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 893659.666667                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 458648.535354                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 505676.765766                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 893659.666667                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 458648.535354                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 505676.765766                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 893659.666667                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 458648.535354                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 505676.765766                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  32                       # number of writebacks
system.l24.writebacks::total                       32                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           24                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          198                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             222                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           24                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          198                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              222                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           24                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          198                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             222                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     19724632                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     76590400                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     96315032                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     19724632                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     76590400                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     96315032                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     19724632                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     76590400                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     96315032                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.310345                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.334842                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.308892                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.960000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.308892                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 821859.666667                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 386820.202020                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 433851.495495                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 821859.666667                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 386820.202020                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 433851.495495                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 821859.666667                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 386820.202020                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 433851.495495                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           628                       # number of replacements
system.l25.tagsinuse                      4089.449421                       # Cycle average of tags in use
system.l25.total_refs                          351863                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4722                       # Sample count of references to valid blocks.
system.l25.avg_refs                         74.515671                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          300.075361                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.727415                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   266.168703                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3497.477942                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.073261                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006281                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.064983                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.853876                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998401                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          592                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    593                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             596                       # number of Writeback hits
system.l25.Writeback_hits::total                  596                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          594                       # number of demand (read+write) hits
system.l25.demand_hits::total                     595                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          594                       # number of overall hits
system.l25.overall_hits::total                    595                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          525                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  552                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           75                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          600                       # number of demand (read+write) misses
system.l25.demand_misses::total                   627                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          600                       # number of overall misses
system.l25.overall_misses::total                  627                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34077938                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    294482336                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      328560274                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     33646574                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     33646574                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34077938                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    328128910                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       362206848                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34077938                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    328128910                       # number of overall miss cycles
system.l25.overall_miss_latency::total      362206848                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         1117                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               1145                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          596                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              596                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           77                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1194                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1222                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1194                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1222                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.470009                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.482096                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.974026                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.502513                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.513093                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.502513                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.513093                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 560918.735238                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 595217.887681                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 448620.986667                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 448620.986667                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 546881.516667                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 577682.373206                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 546881.516667                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 577682.373206                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 325                       # number of writebacks
system.l25.writebacks::total                      325                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          525                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             552                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           75                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          600                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              627                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          600                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             627                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    256782143                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    288920902                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     28261129                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     28261129                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    285043272                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    317182031                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    285043272                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    317182031                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.470009                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.482096                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.502513                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.513093                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.502513                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.513093                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 489108.843810                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 523407.431159                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 376815.053333                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 376815.053333                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 475072.120000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 505872.457735                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 475072.120000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 505872.457735                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           627                       # number of replacements
system.l26.tagsinuse                      4089.401699                       # Cycle average of tags in use
system.l26.total_refs                          351866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4721                       # Sample count of references to valid blocks.
system.l26.avg_refs                         74.532091                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          300.196760                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.698991                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   263.588480                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3499.917468                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073290                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006274                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.064353                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.854472                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998389                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          595                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             597                       # number of Writeback hits
system.l26.Writeback_hits::total                  597                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          597                       # number of demand (read+write) hits
system.l26.demand_hits::total                     598                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          597                       # number of overall hits
system.l26.overall_hits::total                    598                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          523                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  550                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           75                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          598                       # number of demand (read+write) misses
system.l26.demand_misses::total                   625                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          598                       # number of overall misses
system.l26.overall_misses::total                  625                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33823582                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    294887010                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      328710592                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     33807838                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     33807838                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33823582                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    328694848                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       362518430                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33823582                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    328694848                       # number of overall miss cycles
system.l26.overall_miss_latency::total      362518430                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         1118                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               1146                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          597                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              597                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         1195                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                1223                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         1195                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               1223                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.467800                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.479930                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.974026                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.500418                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.511038                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.500418                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.511038                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1252725.259259                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 563837.495220                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 597655.621818                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 450771.173333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 450771.173333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1252725.259259                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 549656.936455                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 580029.488000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1252725.259259                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 549656.936455                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 580029.488000                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 326                       # number of writebacks
system.l26.writebacks::total                      326                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          523                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             550                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           75                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          598                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              625                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          598                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             625                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31884784                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    257306199                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    289190983                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     28414451                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     28414451                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31884784                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    285720650                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    317605434                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31884784                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    285720650                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    317605434                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.467800                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.479930                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.511038                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.511038                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1180917.925926                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 491981.260038                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 525801.787273                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 378859.346667                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 378859.346667                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1180917.925926                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 477793.729097                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 508168.694400                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1180917.925926                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 477793.729097                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 508168.694400                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           137                       # number of replacements
system.l27.tagsinuse                      4095.435746                       # Cycle average of tags in use
system.l27.total_refs                          219601                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l27.avg_refs                         51.915130                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           82.435746                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.962061                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    56.832858                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3940.205082                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003897                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.013875                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.961964                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999862                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          390                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    391                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l27.Writeback_hits::total                  129                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          393                       # number of demand (read+write) hits
system.l27.demand_hits::total                     394                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          393                       # number of overall hits
system.l27.overall_hits::total                    394                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           26                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          111                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           26                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          111                       # number of demand (read+write) misses
system.l27.demand_misses::total                   137                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           26                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          111                       # number of overall misses
system.l27.overall_misses::total                  137                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25887974                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     53222063                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       79110037                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25887974                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     53222063                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        79110037                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25887974                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     53222063                       # number of overall miss cycles
system.l27.overall_miss_latency::total       79110037                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           27                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          501                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                528                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           27                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          504                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 531                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           27                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          504                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                531                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.221557                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.259470                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.220238                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.258004                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.220238                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.258004                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 995691.307692                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 479478.045045                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 577445.525547                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 995691.307692                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 479478.045045                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 577445.525547                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 995691.307692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 479478.045045                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 577445.525547                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  85                       # number of writebacks
system.l27.writebacks::total                       85                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          111                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          111                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          111                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     24020225                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     45249358                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     69269583                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     24020225                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     45249358                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     69269583                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     24020225                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     45249358                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     69269583                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.221557                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.259470                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.220238                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.258004                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.220238                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.258004                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 923854.807692                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 407651.873874                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 505617.394161                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 923854.807692                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 407651.873874                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 505617.394161                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 923854.807692                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 407651.873874                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 505617.394161                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151656                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16797924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16797924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531282933                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531282933                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532223048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532223048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532223048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532223048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242042.338497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242042.338497                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241261.581142                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241261.581142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241261.581142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241261.581142                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120356507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120356507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120548807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120548807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120548807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120548807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188351.341158                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188351.341158                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               541.421227                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750173214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1359009.445652                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.687900                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.733327                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023538                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844124                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867662                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       141017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         141017                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       141017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          141017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       141017                       # number of overall hits
system.cpu1.icache.overall_hits::total         141017                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25532757                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25532757                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25532757                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25532757                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25532757                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25532757                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       141052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       141052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       141052                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       141052                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       141052                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       141052                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000248                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000248                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000248                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 729507.342857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 729507.342857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 729507.342857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 729507.342857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 729507.342857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 729507.342857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     21115912                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21115912                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     21115912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21115912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     21115912                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21115912                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 844636.480000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 844636.480000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   642                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171131692                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              190569.812918                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   155.015187                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   100.984813                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.605528                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.394472                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       201794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         201794                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40897                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           99                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           98                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       242691                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          242691                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       242691                       # number of overall hits
system.cpu1.dcache.overall_hits::total         242691                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2192                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2192                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2207                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2207                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2207                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2207                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    514737342                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    514737342                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1215851                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1215851                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    515953193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    515953193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    515953193                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    515953193                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       203986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       203986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40912                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40912                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       244898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       244898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       244898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       244898                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010746                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000367                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000367                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009012                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009012                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009012                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009012                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234825.429745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234825.429745                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81056.733333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81056.733333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233780.332125                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233780.332125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233780.332125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233780.332125                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu1.dcache.writebacks::total               89                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1553                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1553                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1565                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          642                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    118476830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    118476830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    118669130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    118669130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    118669130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    118669130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002621                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002621                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 185409.749609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 185409.749609                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               541.423400                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750172947                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1359008.961957                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.689784                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.733616                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023541                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844124                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.867666                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140750                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140750                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140750                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140750                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140750                       # number of overall hits
system.cpu2.icache.overall_hits::total         140750                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.cpu2.icache.overall_misses::total           34                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19867172                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19867172                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19867172                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19867172                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19867172                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19867172                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140784                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140784                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140784                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140784                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 584328.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 584328.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 584328.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16817393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16817393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16817393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 672695.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   640                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171131232                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   896                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              190994.678571                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.973473                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.026527                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.605365                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.394635                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       201514                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         201514                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        40717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         40717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           99                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           98                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       242231                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          242231                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       242231                       # number of overall hits
system.cpu2.dcache.overall_hits::total         242231                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2201                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2216                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2216                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    527869278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    527869278                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1215831                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1215831                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    529085109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    529085109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    529085109                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    529085109                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       203715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       244447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       244447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       244447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       244447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010804                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010804                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009065                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009065                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009065                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009065                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 239831.566561                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 239831.566561                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81055.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81055.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 238756.818141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 238756.818141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 238756.818141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 238756.818141                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu2.dcache.writebacks::total               89                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1564                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1576                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1576                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          640                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    121131029                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    121131029                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    121323329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    121323329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    121323329                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    121323329                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 190158.601256                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 190158.601256                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               491.138260                       # Cycle average of tags in use
system.cpu3.icache.total_refs               844473693                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1682218.511952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.138260                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025863                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.787081                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       142921                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         142921                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       142921                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          142921                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       142921                       # number of overall hits
system.cpu3.icache.overall_hits::total         142921                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.cpu3.icache.overall_misses::total           35                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     32311548                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     32311548                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     32311548                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     32311548                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     32311548                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     32311548                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       142956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       142956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       142956                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       142956                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       142956                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       142956                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000245                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 923187.085714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 923187.085714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 923187.085714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 923187.085714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28094720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28094720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28094720                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28094720                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1040545.185185                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1040545.185185                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   503                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               127664216                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              168200.548090                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   155.413540                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   100.586460                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.607084                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.392916                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        97125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          97125                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80983                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80983                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          197                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       178108                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          178108                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       178108                       # number of overall hits
system.cpu3.dcache.overall_hits::total         178108                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1606                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1606                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    333655714                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    333655714                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1162983                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1162983                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    334818697                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    334818697                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    334818697                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    334818697                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98717                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        80997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        80997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179714                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179714                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179714                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179714                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016127                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016127                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008936                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008936                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008936                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008936                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 209582.734925                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 209582.734925                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83070.214286                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83070.214286                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 208479.886052                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 208479.886052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 208479.886052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 208479.886052                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu3.dcache.writebacks::total              129                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1092                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1103                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          500                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          503                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     82019784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     82019784                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     82212084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     82212084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     82212084                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     82212084                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002799                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002799                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 164039.568000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 164039.568000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 163443.506958                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 163443.506958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 163443.506958                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 163443.506958                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               541.387740                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750172926                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1359008.923913                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.652004                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.735736                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023481                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.844128                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.867609                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       140729                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         140729                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       140729                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          140729                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       140729                       # number of overall hits
system.cpu4.icache.overall_hits::total         140729                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     25841408                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     25841408                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     25841408                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     25841408                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     25841408                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     25841408                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       140764                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       140764                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       140764                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       140764                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       140764                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       140764                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000249                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 738325.942857                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 738325.942857                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 738325.942857                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 738325.942857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 738325.942857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 738325.942857                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     21740951                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     21740951                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     21740951                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     21740951                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     21740951                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     21740951                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 869638.040000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 869638.040000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 869638.040000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 869638.040000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 869638.040000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 869638.040000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   641                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171131326                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   897                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              190781.857302                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   154.887125                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   101.112875                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.605028                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.394972                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       201591                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         201591                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        40734                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         40734                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           99                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           98                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       242325                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          242325                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       242325                       # number of overall hits
system.cpu4.dcache.overall_hits::total         242325                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2190                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2190                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           15                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2205                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2205                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2205                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2205                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    538619640                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    538619640                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1216286                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1216286                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    539835926                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    539835926                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    539835926                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    539835926                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       203781                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       203781                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        40749                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        40749                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       244530                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       244530                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       244530                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       244530                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010747                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010747                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000368                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.009017                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.009017                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009017                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009017                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 245945.041096                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 245945.041096                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81085.733333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81085.733333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 244823.549206                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 244823.549206                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 244823.549206                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 244823.549206                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu4.dcache.writebacks::total               89                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1552                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1552                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1564                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1564                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          638                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          638                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          641                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          641                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    121360637                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    121360637                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    121552937                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    121552937                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    121552937                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    121552937                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002621                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002621                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 190220.434169                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 190220.434169                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 189630.166927                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 189630.166927                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 189630.166927                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 189630.166927                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.698191                       # Cycle average of tags in use
system.cpu5.icache.total_refs               849084191                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1639158.669884                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.698191                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042786                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828042                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       123743                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         123743                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       123743                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          123743                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       123743                       # number of overall hits
system.cpu5.icache.overall_hits::total         123743                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43854689                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43854689                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43854689                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43854689                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43854689                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43854689                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       123783                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       123783                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       123783                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       123783                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       123783                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       123783                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1096367.225000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1096367.225000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1096367.225000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34369080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34369080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34369080                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1227467.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1194                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               141309247                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1450                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              97454.653103                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   199.161025                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    56.838975                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.777973                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.222027                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        93755                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          93755                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        75568                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         75568                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          200                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          200                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          153                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       169323                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          169323                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       169323                       # number of overall hits
system.cpu5.dcache.overall_hits::total         169323                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2791                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2791                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          623                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3414                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3414                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3414                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3414                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    912913058                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    912913058                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    283508997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    283508997                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1196422055                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1196422055                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1196422055                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1196422055                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        96546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        96546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        76191                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        76191                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       172737                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       172737                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       172737                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       172737                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028908                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028908                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008177                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008177                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.019764                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019764                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.019764                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019764                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 327091.744178                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 327091.744178                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 455070.621188                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 455070.621188                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 350445.827475                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 350445.827475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 350445.827475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 350445.827475                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          596                       # number of writebacks
system.cpu5.dcache.writebacks::total              596                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1674                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1674                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          546                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2220                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2220                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2220                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2220                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1117                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1117                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1194                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1194                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    338683157                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    338683157                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     34397274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     34397274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    373080431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    373080431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    373080431                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    373080431                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011570                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011570                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006912                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006912                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006912                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006912                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 303207.839749                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 303207.839749                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 446717.844156                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 446717.844156                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.668931                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849083870                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1639158.050193                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.668931                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042739                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.827995                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123422                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123422                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123422                       # number of overall hits
system.cpu6.icache.overall_hits::total         123422                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43883398                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43883398                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43883398                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43883398                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43883398                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43883398                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1070326.780488                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1070326.780488                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1070326.780488                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1070326.780488                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1070326.780488                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1070326.780488                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34114514                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34114514                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34114514                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34114514                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34114514                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34114514                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1218375.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1218375.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1218375.500000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1218375.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1218375.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1218375.500000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1195                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141308962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1451                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              97387.292901                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   199.140066                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    56.859934                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.777891                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.222109                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        93637                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          93637                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75405                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75405                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          153                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       169042                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          169042                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       169042                       # number of overall hits
system.cpu6.dcache.overall_hits::total         169042                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2763                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          614                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3377                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3377                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3377                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3377                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    897852632                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    897852632                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    286868236                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    286868236                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1184720868                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1184720868                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1184720868                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1184720868                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 324955.711907                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 324955.711907                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 467212.110749                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 467212.110749                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 350820.511697                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 350820.511697                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 350820.511697                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 350820.511697                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu6.dcache.writebacks::total              597                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2182                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2182                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1195                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1195                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    339214044                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    339214044                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     34558538                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     34558538                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    373772582                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    373772582                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    373772582                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    373772582                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 303411.488372                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 303411.488372                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 448812.181818                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 448812.181818                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 312780.403347                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 312780.403347                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 312780.403347                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 312780.403347                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               491.148548                       # Cycle average of tags in use
system.cpu7.icache.total_refs               844473989                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1682219.101594                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    16.148548                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.025879                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.787097                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       143217                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         143217                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       143217                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          143217                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       143217                       # number of overall hits
system.cpu7.icache.overall_hits::total         143217                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.cpu7.icache.overall_misses::total           35                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     29877627                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     29877627                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     29877627                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     29877627                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     29877627                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     29877627                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       143252                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       143252                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       143252                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       143252                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       143252                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       143252                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000244                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000244                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000244                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000244                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000244                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000244                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 853646.485714                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 853646.485714                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 853646.485714                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 853646.485714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 853646.485714                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 853646.485714                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26196274                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26196274                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26196274                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26196274                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26196274                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26196274                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 970232.370370                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 970232.370370                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 970232.370370                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 970232.370370                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 970232.370370                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 970232.370370                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   504                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               127664365                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   760                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              167979.427632                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   155.494928                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   100.505072                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.607402                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.392598                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        97254                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          97254                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        81003                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         81003                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          197                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          196                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       178257                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          178257                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       178257                       # number of overall hits
system.cpu7.dcache.overall_hits::total         178257                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1590                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1590                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1604                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1604                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1604                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1604                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    326715917                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    326715917                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1158902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1158902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    327874819                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    327874819                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    327874819                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    327874819                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        98844                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        98844                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        81017                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        81017                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179861                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179861                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179861                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179861                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016086                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016086                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000173                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008918                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008918                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008918                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008918                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 205481.708805                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 205481.708805                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82778.714286                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82778.714286                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 204410.735037                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 204410.735037                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 204410.735037                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 204410.735037                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu7.dcache.writebacks::total              129                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1089                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1089                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1100                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1100                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1100                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1100                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          501                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          504                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          504                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          504                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          504                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     79590393                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     79590393                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     79782693                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     79782693                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     79782693                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     79782693                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005069                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005069                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002802                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002802                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002802                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002802                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 158863.059880                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 158863.059880                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 158298.994048                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 158298.994048                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 158298.994048                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 158298.994048                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
