$date
	Fri Aug 16 15:12:20 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UpSync_tb $end
$var wire 4 ! q [4:1] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module upSync $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ q [4:1] $end
$var wire 4 % inputs [4:1] $end
$scope module tff_1 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # reset $end
$var reg 1 ' q $end
$upscope $end
$scope module tff_2 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 # reset $end
$var reg 1 ) q $end
$upscope $end
$scope module tff_3 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 # reset $end
$var reg 1 + q $end
$upscope $end
$scope module tff_4 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
1&
b1 %
b0 $
0#
0"
b0 !
$end
#5
1(
b11 %
b1 !
b1 $
1'
1"
#10
0"
#15
0(
b1 %
1)
b10 !
b10 $
0'
1"
#20
0"
#25
1*
1(
b111 %
b11 !
b11 $
1'
1"
#30
0"
#35
0*
0(
b1 %
1+
0)
b100 !
b100 $
0'
1"
#40
0"
#45
1(
b11 %
b101 !
b101 $
1'
1"
#50
0"
#55
0(
b1 %
1)
b110 !
b110 $
0'
1"
#60
0"
#65
1,
1*
1(
b1111 %
b111 !
b111 $
1'
1"
#70
0"
#75
0,
0*
0(
b1 %
1-
0+
0)
b1000 !
b1000 $
0'
1"
#80
0"
#85
1(
b11 %
b1001 !
b1001 $
1'
1"
#90
0"
#95
0(
b1 %
1)
b1010 !
b1010 $
0'
1"
#100
0"
