// Seed: 3517387421
module module_0 (
    input tri0 id_0
    , id_4,
    input tri  id_1,
    input tri  id_2
);
  wire id_5;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5#(.id_8(-1)),
    output supply1 id_6
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4
  );
  assign id_2 = id_0;
  logic id_9 = -1;
  assign id_2 = -1;
  assign id_2 = id_8;
  wire id_10 = -1;
  assign id_2 = id_0;
  parameter id_11 = 1;
  genvar id_12;
endmodule
