(pcb "P:\smart-home-devices\trunk\mmnet_wall_board\hw\relay_assy_00\relay_assy_00.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.5")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb -3152.38 7575 211615 -103585)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "SMD_Packages:SMD-1206_Pol"
      (place C1 181610 -80010 front 180 (PN 10,0))
    )
    (component Capacitors_SMD:C_1206_HandSoldering
      (place C2 181610 -82550 front 180 (PN 0,1))
    )
    (component "Diodes_SMD:SOD-123"
      (place D1 187960 -88900 front 90 (PN 1N4148W))
    )
    (component Pin_Headers:Pin_Header_Angled_1x04
      (place P1 187960 -92710 front 270 (PN CONN_01X04))
    )
    (component "TO_SOT_Packages_SMD:SOT-23"
      (place Q1 189230 -81280 front 0 (PN "BC817-40"))
    )
    (component Resistors_SMD:R_1206_HandSoldering
      (place R1 185420 -87630 front 270 (PN 1k))
      (place R2 182880 -87630 front 270 (PN 560))
      (place R3 180340 -87630 front 270 (PN 10k))
    )
    (component Relays_THT:Relay_SANYOU_SRD_Series_Form_C
      (place RL1 193040 -88900 front 0 (PN "RM50-xx11"))
    )
    (component "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-3pol"
      (place J1 0 0 front 0 (PN Screw_Terminal_1x03))
    )
  )
  (library
    (image "SMD_Packages:SMD-1206_Pol"
      (outline (path signal 150  -2540 1143  -2794 1143))
      (outline (path signal 150  -2794 1143  -2794 -1143))
      (outline (path signal 150  -2794 -1143  -2540 -1143))
      (outline (path signal 150  -2540 1143  -2540 -1143))
      (outline (path signal 150  -2540 -1143  -889 -1143))
      (outline (path signal 150  889 1143  2540 1143))
      (outline (path signal 150  2540 1143  2540 -1143))
      (outline (path signal 150  2540 -1143  889 -1143))
      (outline (path signal 150  -889 1143  -2540 1143))
      (pin Rect[T]Pad_1524x2032_um 1 -1651 0)
      (pin Rect[T]Pad_1524x2032_um 2 1651 0)
    )
    (image Capacitors_SMD:C_1206_HandSoldering
      (outline (path signal 150  -1600 -800  -1600 800))
      (outline (path signal 150  1600 -800  -1600 -800))
      (outline (path signal 150  1600 800  1600 -800))
      (outline (path signal 150  -1600 800  1600 800))
      (outline (path signal 50  -3300 1150  3300 1150))
      (outline (path signal 50  -3300 -1150  3300 -1150))
      (outline (path signal 50  -3300 1150  -3300 -1150))
      (outline (path signal 50  3300 1150  3300 -1150))
      (outline (path signal 150  1000 1025  -1000 1025))
      (outline (path signal 150  -1000 -1025  1000 -1025))
      (pin Rect[T]Pad_2000x1600_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1600_um 2 2000 0)
    )
    (image "Diodes_SMD:SOD-123"
      (outline (path signal 150  250 0  750 0))
      (outline (path signal 150  250 -400  -350 0))
      (outline (path signal 150  250 400  250 -400))
      (outline (path signal 150  -350 0  250 400))
      (outline (path signal 150  -350 0  -350 -550))
      (outline (path signal 150  -350 0  -350 550))
      (outline (path signal 150  -750 0  -350 0))
      (outline (path signal 150  -1350 -800  -1350 800))
      (outline (path signal 150  1350 -800  -1350 -800))
      (outline (path signal 150  1350 800  1350 -800))
      (outline (path signal 150  -1350 800  1350 800))
      (outline (path signal 50  -2250 1050  2250 1050))
      (outline (path signal 50  2250 1050  2250 -1050))
      (outline (path signal 50  2250 -1050  -2250 -1050))
      (outline (path signal 50  -2250 1050  -2250 -1050))
      (outline (path signal 150  -2000 -900  1000 -900))
      (outline (path signal 150  -2000 900  1000 900))
      (pin Rect[T]Pad_910x1220_um 1 -1635 0)
      (pin Rect[T]Pad_910x1220_um 2 1635 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x04
      (outline (path signal 50  -1500 1750  -1500 -9400))
      (outline (path signal 50  10650 1750  10650 -9400))
      (outline (path signal 50  -1500 1750  10650 1750))
      (outline (path signal 50  -1500 -9400  10650 -9400))
      (outline (path signal 150  -1300 1550  -1300 0))
      (outline (path signal 150  0 1550  -1300 1550))
      (outline (path signal 150  4191 127  10033 127))
      (outline (path signal 150  10033 127  10033 -127))
      (outline (path signal 150  10033 -127  4191 -127))
      (outline (path signal 150  4191 -127  4191 0))
      (outline (path signal 150  4191 0  10033 0))
      (outline (path signal 150  1524 254  1143 254))
      (outline (path signal 150  1524 -254  1143 -254))
      (outline (path signal 150  1524 -2286  1143 -2286))
      (outline (path signal 150  1524 -2794  1143 -2794))
      (outline (path signal 150  1524 -4826  1143 -4826))
      (outline (path signal 150  1524 -5334  1143 -5334))
      (outline (path signal 150  1524 -7874  1143 -7874))
      (outline (path signal 150  1524 -7366  1143 -7366))
      (outline (path signal 150  1524 1270  4064 1270))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 -1270  1524 -3810))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (outline (path signal 150  4064 -2286  10160 -2286))
      (outline (path signal 150  10160 -2286  10160 -2794))
      (outline (path signal 150  10160 -2794  4064 -2794))
      (outline (path signal 150  4064 -3810  4064 -1270))
      (outline (path signal 150  4064 -1270  4064 1270))
      (outline (path signal 150  10160 -254  4064 -254))
      (outline (path signal 150  10160 254  10160 -254))
      (outline (path signal 150  4064 254  10160 254))
      (outline (path signal 150  1524 -1270  4064 -1270))
      (outline (path signal 150  1524 1270  1524 -1270))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (outline (path signal 150  1524 -6350  1524 -8890))
      (outline (path signal 150  1524 -8890  4064 -8890))
      (outline (path signal 150  4064 -7366  10160 -7366))
      (outline (path signal 150  10160 -7366  10160 -7874))
      (outline (path signal 150  10160 -7874  4064 -7874))
      (outline (path signal 150  4064 -8890  4064 -6350))
      (outline (path signal 150  4064 -6350  4064 -3810))
      (outline (path signal 150  10160 -5334  4064 -5334))
      (outline (path signal 150  10160 -4826  10160 -5334))
      (outline (path signal 150  4064 -4826  10160 -4826))
      (outline (path signal 150  1524 -6350  4064 -6350))
      (outline (path signal 150  1524 -3810  1524 -6350))
      (outline (path signal 150  1524 -3810  4064 -3810))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
    )
    (image "TO_SOT_Packages_SMD:SOT-23"
      (outline (path signal 120  760 -1580  760 -650))
      (outline (path signal 120  760 1580  760 650))
      (outline (path signal 150  700 1520  700 -1520))
      (outline (path signal 150  -700 -1520  700 -1520))
      (outline (path signal 50  -1700 1750  1700 1750))
      (outline (path signal 50  1700 1750  1700 -1750))
      (outline (path signal 50  1700 -1750  -1700 -1750))
      (outline (path signal 50  -1700 -1750  -1700 1750))
      (outline (path signal 120  760 1580  -1400 1580))
      (outline (path signal 150  -700 1520  700 1520))
      (outline (path signal 150  -700 1520  -700 -1520))
      (outline (path signal 120  760 -1580  -700 -1580))
      (pin Rect[T]Pad_900x800_um 1 -1000 950)
      (pin Rect[T]Pad_900x800_um 2 -1000 -950)
      (pin Rect[T]Pad_900x800_um 3 1000 0)
    )
    (image Resistors_SMD:R_1206_HandSoldering
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 50  -3300 1200  3300 1200))
      (outline (path signal 50  -3300 -1200  3300 -1200))
      (outline (path signal 50  -3300 1200  -3300 -1200))
      (outline (path signal 50  3300 1200  3300 -1200))
      (outline (path signal 150  1000 -1075  -1000 -1075))
      (outline (path signal 150  -1000 1075  1000 1075))
      (pin Rect[T]Pad_2000x1700_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1700_um 2 2000 0)
    )
    (image Relays_THT:Relay_SANYOU_SRD_Series_Form_C
      (outline (path signal 150  15000 -7700  18300 -7700))
      (outline (path signal 150  18300 -7700  18300 7700))
      (outline (path signal 150  18300 7700  14950 7700))
      (outline (path signal 150  -1300 -1350  -1300 -7700))
      (outline (path signal 150  -1300 -7700  13250 -7700))
      (outline (path signal 150  -1300 1400  -1300 7700))
      (outline (path signal 150  -1300 7700  13450 7700))
      (outline (path signal 150  -1300 7650  -1300 1400))
      (outline (path signal 150  14150 -4200  14150 -1750))
      (outline (path signal 150  14150 4200  14150 1700))
      (outline (path signal 150  3550 -6050  6050 -6050))
      (outline (path signal 150  2650 -50  1850 -50))
      (outline (path signal 150  6050 5950  3550 5950))
      (outline (path signal 150  9450 -50  10950 -50))
      (outline (path signal 150  10950 -50  15550 2450))
      (outline (path signal 150  9450 -3650  2650 -3650))
      (outline (path signal 150  9450 -50  9450 -3650))
      (outline (path signal 150  2650 -50  2650 -3650))
      (outline (path signal 150  6050 5950  6050 1750))
      (outline (path signal 150  6050 -1850  6050 -6050))
      (outline (path signal 150  8050 -1850  4050 1750))
      (outline (path signal 150  4050 -1850  4050 1750))
      (outline (path signal 150  4050 1750  8050 1750))
      (outline (path signal 150  8050 1750  8050 -1850))
      (outline (path signal 150  8050 -1850  4050 -1850))
      (pin Round[A]Pad_2500_um (rotate 90) 2 1950 -6050)
      (pin Round[A]Pad_3000_um (rotate 90) 3 14150 -6050)
      (pin Round[A]Pad_3000_um (rotate 90) 4 14200 6000)
      (pin Round[A]Pad_2500_um (rotate 90) 5 1950 5950)
      (pin Round[A]Pad_3000_um (rotate 90) 1 0 0)
    )
    (image "Connectors_Terminal_Blocks:TerminalBlock_Pheonix_MKDS1.5-3pol"
      (outline (path signal 50  -2700 -4800  -2700 5400))
      (outline (path signal 50  12700 -4800  -2700 -4800))
      (outline (path signal 50  12700 5400  12700 -4800))
      (outline (path signal 50  -2700 5400  12700 5400))
      (outline (path signal 150  12000 -100  11902.1 -718.034  11618 -1275.57  11175.6 -1718.03
            10618 -2002.11  10000 -2100  9381.97 -2002.11  8824.43 -1718.03
            8381.97 -1275.57  8097.89 -718.034  8000 -100  8097.89 518.034
            8381.97 1075.57  8824.43 1518.03  9381.97 1802.11  10000 1900
            10618 1802.11  11175.6 1518.03  11618 1075.57  11902.1 518.034))
      (outline (path signal 150  7500 -4100  7500 -4600))
      (outline (path signal 150  2500 -4100  2500 -4600))
      (outline (path signal 150  7000 -100  6902.11 -718.034  6618.03 -1275.57  6175.57 -1718.03
            5618.03 -2002.11  5000 -2100  4381.97 -2002.11  3824.43 -1718.03
            3381.97 -1275.57  3097.89 -718.034  3000 -100  3097.89 518.034
            3381.97 1075.57  3824.43 1518.03  4381.97 1802.11  5000 1900
            5618.03 1802.11  6175.57 1518.03  6618.03 1075.57  6902.11 518.034))
      (outline (path signal 150  2000 -100  1902.11 -718.034  1618.03 -1275.57  1175.57 -1718.03
            618.034 -2002.11  0 -2100  -618.034 -2002.11  -1175.57 -1718.03
            -1618.03 -1275.57  -1902.11 -718.034  -2000 -100  -1902.11 518.034
            -1618.03 1075.57  -1175.57 1518.03  -618.034 1802.11  0 1900
            618.034 1802.11  1175.57 1518.03  1618.03 1075.57  1902.11 518.034))
      (outline (path signal 150  -2500 -2600  12500 -2600))
      (outline (path signal 150  -2500 2300  12500 2300))
      (outline (path signal 150  -2500 -4100  12500 -4100))
      (outline (path signal 150  -2500 -4600  12500 -4600))
      (outline (path signal 150  12500 -4600  12500 5200))
      (outline (path signal 150  12500 5200  -2500 5200))
      (outline (path signal 150  -2500 5200  -2500 -4600))
      (pin Round[A]Pad_2500_um 3 10000 0)
      (pin Rect[A]Pad_2500x2500_um 1 0 0)
      (pin Round[A]Pad_2500_um 2 5000 0)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1600_um
      (shape (rect F.Cu -1000 -800 1000 800))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_2500x2500_um
      (shape (rect F.Cu -1250 -1250 1250 1250))
      (shape (rect B.Cu -1250 -1250 1250 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_900x800_um
      (shape (rect F.Cu -450 -400 450 400))
      (attach off)
    )
    (padstack Rect[T]Pad_910x1220_um
      (shape (rect F.Cu -455 -610 455 610))
      (attach off)
    )
    (padstack Rect[T]Pad_1524x2032_um
      (shape (rect F.Cu -762 -1016 762 1016))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-1 D1-1 P1-1)
    )
    (net GND
      (pins C1-2 C2-2 P1-4 Q1-2 R3-2)
    )
    (net "Net-(D1-Pad2)"
      (pins D1-2 Q1-3 R1-1)
    )
    (net "Net-(P1-Pad2)"
      (pins P1-2)
    )
    (net "Net-(P1-Pad3)"
      (pins P1-3 R2-2)
    )
    (net "Net-(Q1-Pad1)"
      (pins Q1-1 R2-1 R3-1)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (class kicad_default "" GND "Net-(C1-Pad1)" "Net-(D1-Pad2)" "Net-(J1-Pad1)"
      "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(P1-Pad2)" "Net-(P1-Pad3)" "Net-(Q1-Pad1)"
      "Net-(R1-Pad2)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
