
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.16

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[4]$_DFFE_PP_/CK (DFF_X1)
     2    4.58    0.01    0.08    0.08 v data_out[4]$_DFFE_PP_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.08 v _0751_/A1 (AOI222_X2)
     1    1.80    0.02    0.02    0.11 ^ _0751_/ZN (AOI222_X2)
                                         _0282_ (net)
                  0.02    0.00    0.11 ^ _0752_/A (INV_X1)
     1    1.10    0.01    0.01    0.11 v _0752_/ZN (INV_X1)
                                         _0015_ (net)
                  0.01    0.00    0.11 v data_out[4]$_DFFE_PP_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[4]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X2)
     4   11.48    0.02    0.10    0.10 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X2)
                                         _0001_ (net)
                  0.02    0.00    0.10 v _1071_/B (HA_X1)
     2    4.40    0.01    0.04    0.14 v _1071_/CO (HA_X1)
                                         _0582_ (net)
                  0.01    0.00    0.14 v _1056_/CI (FA_X1)
     3    5.90    0.02    0.08    0.22 v _1056_/CO (FA_X1)
                                         _0583_ (net)
                  0.02    0.00    0.22 v _0631_/A (INV_X1)
     1    1.73    0.01    0.02    0.24 ^ _0631_/ZN (INV_X1)
                                         _0171_ (net)
                  0.01    0.00    0.24 ^ _0632_/B2 (AOI21_X1)
     3    3.95    0.01    0.02    0.26 v _0632_/ZN (AOI21_X1)
                                         _0172_ (net)
                  0.01    0.00    0.26 v _0635_/A2 (OR3_X1)
     1    3.07    0.01    0.08    0.34 v _0635_/ZN (OR3_X1)
                                         _0175_ (net)
                  0.01    0.00    0.34 v _0636_/C2 (AOI221_X2)
     2    7.58    0.06    0.07    0.41 ^ _0636_/ZN (AOI221_X2)
                                         _0176_ (net)
                  0.06    0.00    0.41 ^ _0637_/A (BUF_X4)
    10   12.64    0.01    0.03    0.44 ^ _0637_/Z (BUF_X4)
                                         _0177_ (net)
                  0.01    0.00    0.44 ^ _0638_/A (INV_X1)
     3    5.35    0.01    0.01    0.46 v _0638_/ZN (INV_X1)
                                         net23 (net)
                  0.01    0.00    0.46 v _0645_/A1 (NOR2_X2)
     4    9.61    0.03    0.04    0.50 ^ _0645_/ZN (NOR2_X2)
                                         _0595_ (net)
                  0.03    0.00    0.50 ^ _1061_/A (HA_X1)
     6   17.54    0.04    0.08    0.57 ^ _1061_/CO (HA_X1)
                                         _0584_ (net)
                  0.04    0.00    0.57 ^ _1069_/B (HA_X1)
     3    5.89    0.04    0.07    0.65 ^ _1069_/S (HA_X1)
                                         _0612_ (net)
                  0.04    0.00    0.65 ^ _1010_/B1 (AOI21_X1)
     1    1.69    0.01    0.02    0.67 v _1010_/ZN (AOI21_X1)
                                         _0405_ (net)
                  0.01    0.00    0.67 v _1011_/A (INV_X1)
     1    1.76    0.01    0.02    0.68 ^ _1011_/ZN (INV_X1)
                                         _0406_ (net)
                  0.01    0.00    0.68 ^ _1012_/B1 (AOI21_X1)
     1    2.57    0.01    0.02    0.70 v _1012_/ZN (AOI21_X1)
                                         _0407_ (net)
                  0.01    0.00    0.70 v _1013_/B (XNOR2_X1)
     2    2.77    0.02    0.04    0.73 ^ _1013_/ZN (XNOR2_X1)
                                         _0408_ (net)
                  0.02    0.00    0.73 ^ _1015_/A3 (AND3_X1)
     1    1.60    0.01    0.05    0.78 ^ _1015_/ZN (AND3_X1)
                                         _0410_ (net)
                  0.01    0.00    0.78 ^ _1016_/B2 (OAI21_X1)
     1    1.11    0.01    0.02    0.80 v _1016_/ZN (OAI21_X1)
                                         _0010_ (net)
                  0.01    0.00    0.80 v credit_count[4]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X2)
     4   11.48    0.02    0.10    0.10 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X2)
                                         _0001_ (net)
                  0.02    0.00    0.10 v _1071_/B (HA_X1)
     2    4.40    0.01    0.04    0.14 v _1071_/CO (HA_X1)
                                         _0582_ (net)
                  0.01    0.00    0.14 v _1056_/CI (FA_X1)
     3    5.90    0.02    0.08    0.22 v _1056_/CO (FA_X1)
                                         _0583_ (net)
                  0.02    0.00    0.22 v _0631_/A (INV_X1)
     1    1.73    0.01    0.02    0.24 ^ _0631_/ZN (INV_X1)
                                         _0171_ (net)
                  0.01    0.00    0.24 ^ _0632_/B2 (AOI21_X1)
     3    3.95    0.01    0.02    0.26 v _0632_/ZN (AOI21_X1)
                                         _0172_ (net)
                  0.01    0.00    0.26 v _0635_/A2 (OR3_X1)
     1    3.07    0.01    0.08    0.34 v _0635_/ZN (OR3_X1)
                                         _0175_ (net)
                  0.01    0.00    0.34 v _0636_/C2 (AOI221_X2)
     2    7.58    0.06    0.07    0.41 ^ _0636_/ZN (AOI221_X2)
                                         _0176_ (net)
                  0.06    0.00    0.41 ^ _0637_/A (BUF_X4)
    10   12.64    0.01    0.03    0.44 ^ _0637_/Z (BUF_X4)
                                         _0177_ (net)
                  0.01    0.00    0.44 ^ _0638_/A (INV_X1)
     3    5.35    0.01    0.01    0.46 v _0638_/ZN (INV_X1)
                                         net23 (net)
                  0.01    0.00    0.46 v _0645_/A1 (NOR2_X2)
     4    9.61    0.03    0.04    0.50 ^ _0645_/ZN (NOR2_X2)
                                         _0595_ (net)
                  0.03    0.00    0.50 ^ _1061_/A (HA_X1)
     6   17.54    0.04    0.08    0.57 ^ _1061_/CO (HA_X1)
                                         _0584_ (net)
                  0.04    0.00    0.57 ^ _1069_/B (HA_X1)
     3    5.89    0.04    0.07    0.65 ^ _1069_/S (HA_X1)
                                         _0612_ (net)
                  0.04    0.00    0.65 ^ _1010_/B1 (AOI21_X1)
     1    1.69    0.01    0.02    0.67 v _1010_/ZN (AOI21_X1)
                                         _0405_ (net)
                  0.01    0.00    0.67 v _1011_/A (INV_X1)
     1    1.76    0.01    0.02    0.68 ^ _1011_/ZN (INV_X1)
                                         _0406_ (net)
                  0.01    0.00    0.68 ^ _1012_/B1 (AOI21_X1)
     1    2.57    0.01    0.02    0.70 v _1012_/ZN (AOI21_X1)
                                         _0407_ (net)
                  0.01    0.00    0.70 v _1013_/B (XNOR2_X1)
     2    2.77    0.02    0.04    0.73 ^ _1013_/ZN (XNOR2_X1)
                                         _0408_ (net)
                  0.02    0.00    0.73 ^ _1015_/A3 (AND3_X1)
     1    1.60    0.01    0.05    0.78 ^ _1015_/ZN (AND3_X1)
                                         _0410_ (net)
                  0.01    0.00    0.78 ^ _1016_/B2 (OAI21_X1)
     1    1.11    0.01    0.02    0.80 v _1016_/ZN (OAI21_X1)
                                         _0010_ (net)
                  0.01    0.00    0.80 v credit_count[4]$_SDFFE_PN1P_/D (DFF_X2)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1281432956457138

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6454

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
11.811636924743652

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7372

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: write_ptr[0]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: credit_count[4]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ write_ptr[0]$_SDFFE_PN0N_/CK (DFF_X2)
   0.10    0.10 v write_ptr[0]$_SDFFE_PN0N_/QN (DFF_X2)
   0.04    0.14 v _1071_/CO (HA_X1)
   0.08    0.22 v _1056_/CO (FA_X1)
   0.02    0.24 ^ _0631_/ZN (INV_X1)
   0.02    0.26 v _0632_/ZN (AOI21_X1)
   0.08    0.34 v _0635_/ZN (OR3_X1)
   0.07    0.41 ^ _0636_/ZN (AOI221_X2)
   0.03    0.44 ^ _0637_/Z (BUF_X4)
   0.01    0.46 v _0638_/ZN (INV_X1)
   0.04    0.50 ^ _0645_/ZN (NOR2_X2)
   0.08    0.57 ^ _1061_/CO (HA_X1)
   0.08    0.65 ^ _1069_/S (HA_X1)
   0.02    0.67 v _1010_/ZN (AOI21_X1)
   0.02    0.68 ^ _1011_/ZN (INV_X1)
   0.02    0.70 v _1012_/ZN (AOI21_X1)
   0.04    0.73 ^ _1013_/ZN (XNOR2_X1)
   0.05    0.78 ^ _1015_/ZN (AND3_X1)
   0.02    0.80 v _1016_/ZN (OAI21_X1)
   0.00    0.80 v credit_count[4]$_SDFFE_PN1P_/D (DFF_X2)
           0.80   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ credit_count[4]$_SDFFE_PN1P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.80   data arrival time
---------------------------------------------------------
           0.16   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ data_out[4]$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 v data_out[4]$_DFFE_PP_/Q (DFF_X1)
   0.02    0.11 ^ _0751_/ZN (AOI222_X2)
   0.01    0.11 v _0752_/ZN (INV_X1)
   0.00    0.11 v data_out[4]$_DFFE_PP_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ data_out[4]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.7955

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.1622

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
20.389692

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.56e-03   1.62e-04   1.21e-05   1.74e-03  47.5%
Combinational          1.14e-03   7.55e-04   1.77e-05   1.92e-03  52.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.70e-03   9.17e-04   2.97e-05   3.65e-03 100.0%
                          74.1%      25.1%       0.8%
