

================================================================
== Vitis HLS Report for 'read_data_Pipeline_1'
================================================================
* Date:           Mon Oct 17 15:14:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  3.323 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%AOV_0_out_0 = alloca i32 1"   --->   Operation 6 'alloca' 'AOV_0_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%AOV_1_out_0 = alloca i32 1"   --->   Operation 7 'alloca' 'AOV_1_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%AOV_2_out_0 = alloca i32 1"   --->   Operation 8 'alloca' 'AOV_2_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%AOV_3_out_0 = alloca i32 1"   --->   Operation 9 'alloca' 'AOV_3_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%AOV_4_out_0 = alloca i32 1"   --->   Operation 10 'alloca' 'AOV_4_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%AOV_5_out_0 = alloca i32 1"   --->   Operation 11 'alloca' 'AOV_5_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%AOV_6_out_0 = alloca i32 1"   --->   Operation 12 'alloca' 'AOV_6_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%AOV_7_out_0 = alloca i32 1"   --->   Operation 13 'alloca' 'AOV_7_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 16 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%exitcond1 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 18 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%empty = add i4 %loop_index_load, i4 1"   --->   Operation 20 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%loop_index_cast1 = zext i4 %loop_index_load"   --->   Operation 22 'zext' 'loop_index_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dest_AOV_addr = getelementptr i32 %dest_AOV, i64 0, i64 %loop_index_cast1"   --->   Operation 23 'getelementptr' 'dest_AOV_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%dest_AOV_load = load i3 %dest_AOV_addr"   --->   Operation 24 'load' 'dest_AOV_load' <Predicate = (!exitcond1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_194 = trunc i4 %loop_index_load"   --->   Operation 25 'trunc' 'empty_194' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_194, void %.case.7, i3 0, void %load-store-loop.split..exit_crit_edge, i3 1, void %load-store-loop.split..exit_crit_edge4, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond1)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty, i4 %loop_index"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%AOV_0_out_0_load = load i32 %AOV_0_out_0"   --->   Operation 46 'load' 'AOV_0_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%AOV_1_out_0_load = load i32 %AOV_1_out_0"   --->   Operation 47 'load' 'AOV_1_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%AOV_2_out_0_load = load i32 %AOV_2_out_0"   --->   Operation 48 'load' 'AOV_2_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%AOV_3_out_0_load = load i32 %AOV_3_out_0"   --->   Operation 49 'load' 'AOV_3_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%AOV_4_out_0_load = load i32 %AOV_4_out_0"   --->   Operation 50 'load' 'AOV_4_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%AOV_5_out_0_load = load i32 %AOV_5_out_0"   --->   Operation 51 'load' 'AOV_5_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%AOV_6_out_0_load = load i32 %AOV_6_out_0"   --->   Operation 52 'load' 'AOV_6_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%AOV_7_out_0_load = load i32 %AOV_7_out_0"   --->   Operation 53 'load' 'AOV_7_out_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_7_out_0_out, i32 %AOV_7_out_0_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_6_out_0_out, i32 %AOV_6_out_0_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_5_out_0_out, i32 %AOV_5_out_0_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_4_out_0_out, i32 %AOV_4_out_0_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_3_out_0_out, i32 %AOV_3_out_0_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_2_out_0_out, i32 %AOV_2_out_0_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_1_out_0_out, i32 %AOV_1_out_0_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %AOV_0_out_0_out, i32 %AOV_0_out_0_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (exitcond1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (exitcond1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%dest_AOV_load = load i3 %dest_AOV_addr"   --->   Operation 29 'load' 'dest_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_6_out_0"   --->   Operation 30 'store' 'store_ln0' <Predicate = (empty_194 == 6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (empty_194 == 6)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_5_out_0"   --->   Operation 32 'store' 'store_ln0' <Predicate = (empty_194 == 5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 33 'br' 'br_ln0' <Predicate = (empty_194 == 5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_4_out_0"   --->   Operation 34 'store' 'store_ln0' <Predicate = (empty_194 == 4)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 35 'br' 'br_ln0' <Predicate = (empty_194 == 4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_3_out_0"   --->   Operation 36 'store' 'store_ln0' <Predicate = (empty_194 == 3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 37 'br' 'br_ln0' <Predicate = (empty_194 == 3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_2_out_0"   --->   Operation 38 'store' 'store_ln0' <Predicate = (empty_194 == 2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (empty_194 == 2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_1_out_0"   --->   Operation 40 'store' 'store_ln0' <Predicate = (empty_194 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (empty_194 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_0_out_0"   --->   Operation 42 'store' 'store_ln0' <Predicate = (empty_194 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (empty_194 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %dest_AOV_load, i32 %AOV_7_out_0"   --->   Operation 44 'store' 'store_ln0' <Predicate = (empty_194 == 7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (empty_194 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dest_AOV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AOV_7_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_6_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_5_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_4_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_3_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_2_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_1_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ AOV_0_out_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index            (alloca           ) [ 010]
AOV_0_out_0           (alloca           ) [ 011]
AOV_1_out_0           (alloca           ) [ 011]
AOV_2_out_0           (alloca           ) [ 011]
AOV_3_out_0           (alloca           ) [ 011]
AOV_4_out_0           (alloca           ) [ 011]
AOV_5_out_0           (alloca           ) [ 011]
AOV_6_out_0           (alloca           ) [ 011]
AOV_7_out_0           (alloca           ) [ 011]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
loop_index_load       (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
exitcond1             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
empty                 (add              ) [ 000]
br_ln0                (br               ) [ 000]
loop_index_cast1      (zext             ) [ 000]
dest_AOV_addr         (getelementptr    ) [ 011]
empty_194             (trunc            ) [ 011]
switch_ln0            (switch           ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
dest_AOV_load         (load             ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
AOV_0_out_0_load      (load             ) [ 000]
AOV_1_out_0_load      (load             ) [ 000]
AOV_2_out_0_load      (load             ) [ 000]
AOV_3_out_0_load      (load             ) [ 000]
AOV_4_out_0_load      (load             ) [ 000]
AOV_5_out_0_load      (load             ) [ 000]
AOV_6_out_0_load      (load             ) [ 000]
AOV_7_out_0_load      (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dest_AOV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_AOV"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AOV_7_out_0_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_7_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AOV_6_out_0_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_6_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AOV_5_out_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_5_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AOV_4_out_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_4_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AOV_3_out_0_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_3_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AOV_2_out_0_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_2_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AOV_1_out_0_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_1_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AOV_0_out_0_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AOV_0_out_0_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="loop_index_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="AOV_0_out_0_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_0_out_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="AOV_1_out_0_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_1_out_0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="AOV_2_out_0_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_2_out_0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="AOV_3_out_0_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_3_out_0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="AOV_4_out_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_4_out_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="AOV_5_out_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_5_out_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="AOV_6_out_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_6_out_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="AOV_7_out_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AOV_7_out_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln0_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln0_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dest_AOV_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dest_AOV_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dest_AOV_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="loop_index_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="exitcond1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="loop_index_cast1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_194_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_194/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="AOV_0_out_0_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_0_out_0_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="AOV_1_out_0_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_1_out_0_load/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="AOV_2_out_0_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_2_out_0_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="AOV_3_out_0_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_3_out_0_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="AOV_4_out_0_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_4_out_0_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="AOV_5_out_0_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_5_out_0_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="AOV_6_out_0_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_6_out_0_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="AOV_7_out_0_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AOV_7_out_0_load/1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="loop_index_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="274" class="1005" name="AOV_0_out_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_0_out_0 "/>
</bind>
</comp>

<comp id="280" class="1005" name="AOV_1_out_0_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_1_out_0 "/>
</bind>
</comp>

<comp id="286" class="1005" name="AOV_2_out_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_2_out_0 "/>
</bind>
</comp>

<comp id="292" class="1005" name="AOV_3_out_0_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_3_out_0 "/>
</bind>
</comp>

<comp id="298" class="1005" name="AOV_4_out_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_4_out_0 "/>
</bind>
</comp>

<comp id="304" class="1005" name="AOV_5_out_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_5_out_0 "/>
</bind>
</comp>

<comp id="310" class="1005" name="AOV_6_out_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_6_out_0 "/>
</bind>
</comp>

<comp id="316" class="1005" name="AOV_7_out_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="AOV_7_out_0 "/>
</bind>
</comp>

<comp id="325" class="1005" name="dest_AOV_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="1"/>
<pin id="327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dest_AOV_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="empty_194_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_194 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="189"><net_src comp="166" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="175" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="155" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="155" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="155" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="155" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="155" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="155" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="155" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="155" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="270"><net_src comp="56" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="277"><net_src comp="60" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="283"><net_src comp="64" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="289"><net_src comp="68" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="295"><net_src comp="72" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="301"><net_src comp="76" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="307"><net_src comp="80" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="313"><net_src comp="84" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="319"><net_src comp="88" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="328"><net_src comp="148" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="333"><net_src comp="186" pin="1"/><net_sink comp="330" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AOV_7_out_0_out | {1 }
	Port: AOV_6_out_0_out | {1 }
	Port: AOV_5_out_0_out | {1 }
	Port: AOV_4_out_0_out | {1 }
	Port: AOV_3_out_0_out | {1 }
	Port: AOV_2_out_0_out | {1 }
	Port: AOV_1_out_0_out | {1 }
	Port: AOV_0_out_0_out | {1 }
 - Input state : 
	Port: read_data_Pipeline_1 : dest_AOV | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond1 : 2
		empty : 2
		br_ln0 : 3
		loop_index_cast1 : 2
		dest_AOV_addr : 3
		dest_AOV_load : 4
		empty_194 : 2
		switch_ln0 : 3
		store_ln0 : 3
		AOV_0_out_0_load : 1
		AOV_1_out_0_load : 1
		AOV_2_out_0_load : 1
		AOV_3_out_0_load : 1
		AOV_4_out_0_load : 1
		AOV_5_out_0_load : 1
		AOV_6_out_0_load : 1
		AOV_7_out_0_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |       empty_fu_175      |    0    |    13   |
|----------|-------------------------|---------|---------|
|   icmp   |     exitcond1_fu_169    |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |  write_ln0_write_fu_92  |    0    |    0    |
|          |  write_ln0_write_fu_99  |    0    |    0    |
|          |  write_ln0_write_fu_106 |    0    |    0    |
|   write  |  write_ln0_write_fu_113 |    0    |    0    |
|          |  write_ln0_write_fu_120 |    0    |    0    |
|          |  write_ln0_write_fu_127 |    0    |    0    |
|          |  write_ln0_write_fu_134 |    0    |    0    |
|          |  write_ln0_write_fu_141 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | loop_index_cast1_fu_181 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |     empty_194_fu_186    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    22   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| AOV_0_out_0_reg_274 |   32   |
| AOV_1_out_0_reg_280 |   32   |
| AOV_2_out_0_reg_286 |   32   |
| AOV_3_out_0_reg_292 |   32   |
| AOV_4_out_0_reg_298 |   32   |
| AOV_5_out_0_reg_304 |   32   |
| AOV_6_out_0_reg_310 |   32   |
| AOV_7_out_0_reg_316 |   32   |
|dest_AOV_addr_reg_325|    3   |
|  empty_194_reg_330  |    3   |
|  loop_index_reg_267 |    4   |
+---------------------+--------+
|        Total        |   266  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   266  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   266  |   31   |
+-----------+--------+--------+--------+
