---
source: tests/files.rs
expression: visualization.result
---
# ARGS: 0
@main(v0: int) {
.b1_:
  c2_: int = const 0;
  c3_: int = const 500;
  v4_: int = id c2_;
  v5_: int = id c2_;
  v6_: int = id v0;
  v7_: int = id c2_;
<<<<<<< HEAD
  v8_: int = id c3_;
.b9_:
<<<<<<< HEAD
  v10_: bool = eq v6_ v7_;
  c11_: int = const 2;
  v12_: int = mul c11_ v5_;
  c13_: int = const 3;
  v14_: int = mul c13_ v5_;
  v15_: int = select v10_ v12_ v14_;
  c16_: int = const 1;
  v17_: int = add c16_ v5_;
  v18_: bool = lt v17_ v8_;
  v4_: int = id v15_;
  v5_: int = id v17_;
  v6_: int = id v6_;
  v7_: int = id v7_;
  v8_: int = id v8_;
  br v18_ .b9_ .b19_;
.b19_:
=======
  v10_: bool = lt v5_ v8_;
  v11_: int = id v4_;
  v12_: int = id v5_;
  v13_: int = id v6_;
  v14_: int = id v7_;
<<<<<<< HEAD
  v15_: int = id v8_;
  br v10_ .b16_ .b17_;
.b16_:
  v18_: bool = eq v6_ v7_;
  c19_: int = const 2;
  v20_: int = mul c19_ v5_;
  c21_: int = const 3;
  v22_: int = mul c21_ v5_;
  v23_: int = select v18_ v20_ v22_;
  c24_: int = const 1;
  v25_: int = add c24_ v5_;
  v11_: int = id v23_;
  v12_: int = id v25_;
=======
  br v10_ .b15_ .b16_;
.b15_:
  v17_: bool = eq v6_ v7_;
  c18_: int = const 2;
  br v17_ .b19_ .b20_;
.b19_:
  v21_: int = mul c18_ v5_;
<<<<<<< HEAD
  v22_: int = id v21_;
  v23_: int = id v5_;
  v24_: int = id v7_;
.b25_:
  c26_: int = const 1;
  v27_: int = add c26_ v5_;
  v11_: int = id v22_;
  v12_: int = id v27_;
>>>>>>> f4e994eb (snapshots)
=======
  v22_: int = id v5_;
  v23_: int = id v21_;
.b24_:
  c25_: int = const 1;
  v26_: int = add c25_ v5_;
  v11_: int = id v23_;
  v12_: int = id v26_;
>>>>>>> 0dff68b7 (snapshots)
  v13_: int = id v6_;
  v14_: int = id v7_;
  v4_: int = id v11_;
  v5_: int = id v12_;
  v6_: int = id v6_;
  v7_: int = id v7_;
  v8_: int = id v8_;
  jmp .b9_;
<<<<<<< HEAD
.b17_:
=======
.b20_:
  c27_: int = const 3;
  v28_: int = mul c27_ v5_;
  v22_: int = id v5_;
  v23_: int = id v28_;
  jmp .b24_;
.b16_:
>>>>>>> f4e994eb (snapshots)
  v4_: int = id v11_;
  v5_: int = id v12_;
<<<<<<< HEAD
  v6_: int = id v13_;
  v7_: int = id v14_;
  v8_: int = id v15_;
>>>>>>> 3208e41b (convert perm to use subst)
=======
  v6_: int = id v6_;
  v7_: int = id v7_;
  v8_: int = id v8_;
>>>>>>> bd5b3865 (snapshots)
=======
  v8_: int = id v0;
  v9_: int = id c2_;
  v10_: int = id c3_;
.b11_:
  v12_: bool = eq v6_ v7_;
  c13_: int = const 2;
  v14_: int = mul c13_ v5_;
  c15_: int = const 3;
  v16_: int = mul c15_ v5_;
  v17_: int = select v12_ v14_ v16_;
  c18_: int = const 1;
  v19_: int = add c18_ v5_;
  v20_: bool = lt v19_ v10_;
  v4_: int = id v17_;
  v5_: int = id v19_;
  v6_: int = id v8_;
  v7_: int = id v9_;
  v8_: int = id v8_;
  v9_: int = id v9_;
  v10_: int = id v10_;
  br v20_ .b11_ .b21_;
.b21_:
>>>>>>> cdb622b7 (snapshots)
  print v4_;
  ret;
}
