---
outline: 2
---

# Acesso a Memória <Badge type="info" text="STAGE_MEM.vhd"/>

![](/images/referencia/componentes/stage_mem_rtl.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/STAGE_MEM.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Work in progress.

:::

## RTL Diagram

<img src="../../public/images/referencia/componentes/stage_mem_netlist.svg" alt="Diagrama de RTL do Acesso a Memória" style="width: 100%; background-color: white;">

## Test Cases

`test_STAGE_MEM.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_STAGE_MEM.py).

::: danger TO DO

Work in progress.

:::
