Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 29 19:37:24 2016
| Host         : DESKTOP-HIKKS0C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file designWrapper_timing_summary_routed.rpt -rpx designWrapper_timing_summary_routed.rpx
| Design       : designWrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cs (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sclk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: spi/ctrlUnit/writeShiftRegReg_reg/G (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  -2505.844  -185545.953                     90                  135       -0.513       -1.981                      5                  135        4.500        0.000                       0                   114  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)           Period(ns)      Frequency(MHz)
-----                          ------------           ----------      --------------
sys_clk_pin                    {0.000 5.000}          10.000          100.000         
  slowClk                      {0.000 500.000}        1000.000        1.000           
    spi/ctrlUnit/ctrlState[0]  {0.000 1000.000}       2000.000        0.500           
    spi/ctrlUnit/ctrlState[1]  {0.000 2000.000}       4000.000        0.250           
    spi/ctrlUnit/ctrlState[2]  {0.000 4000.000}       8000.000        0.125           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                          5.140        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    18  
  slowClk                          495.286        0.000                      0                   87        0.273        0.000                      0                   87      499.500        0.000                       0                    91  
    spi/ctrlUnit/ctrlState[0]        0.000        0.000                      0                    5       -0.230       -0.784                      4                    5      999.500        0.000                       0                     5  
    spi/ctrlUnit/ctrlState[1]        0.000        0.000                      0                    5       -0.168       -0.348                      3                    5     1999.500        0.000                       0                     5  
    spi/ctrlUnit/ctrlState[2]        0.000        0.000                      0                    4        0.174        0.000                      0                    4     3999.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
slowClk                    sys_clk_pin                      8.098        0.000                      0                    1        0.216        0.000                      0                    1  
spi/ctrlUnit/ctrlState[0]  slowClk                        495.644        0.000                      0                   90        1.386        0.000                      0                   90  
spi/ctrlUnit/ctrlState[1]  slowClk                        495.784        0.000                      0                   90        1.257        0.000                      0                   90  
spi/ctrlUnit/ctrlState[2]  slowClk                      -2505.844  -185545.953                     90                   90        1.183        0.000                      0                   90  
spi/ctrlUnit/ctrlState[1]  spi/ctrlUnit/ctrlState[0]      998.844        0.000                      0                    5       -0.513       -1.969                      5                    5  
spi/ctrlUnit/ctrlState[2]  spi/ctrlUnit/ctrlState[0]      998.727        0.000                      0                    4       -0.346       -1.030                      4                    4  
spi/ctrlUnit/ctrlState[0]  spi/ctrlUnit/ctrlState[1]        0.000        0.000                      0                    5       -0.286       -0.705                      5                    5  
spi/ctrlUnit/ctrlState[2]  spi/ctrlUnit/ctrlState[1]     1998.520        0.000                      0                    4       -0.346       -0.520                      3                    4  
spi/ctrlUnit/ctrlState[0]  spi/ctrlUnit/ctrlState[2]        0.000        0.000                      0                    5       -0.044       -0.081                      2                    5  
spi/ctrlUnit/ctrlState[1]  spi/ctrlUnit/ctrlState[2]        0.000        0.000                      0                    5       -0.139       -0.246                      3                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.681ns (38.461%)  route 2.690ns (61.539%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.513     9.489    clear
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[4]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    slowClkCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.681ns (38.461%)  route 2.690ns (61.539%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.513     9.489    clear
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[5]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    slowClkCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.681ns (38.461%)  route 2.690ns (61.539%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.513     9.489    clear
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[6]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    slowClkCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 1.681ns (38.461%)  route 2.690ns (61.539%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.513     9.489    clear
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[7]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.629    slowClkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.681ns (38.597%)  route 2.674ns (61.403%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.497     9.474    clear
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[12]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    slowClkCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.681ns (38.597%)  route 2.674ns (61.403%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.497     9.474    clear
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[13]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    slowClkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.681ns (38.597%)  route 2.674ns (61.403%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.497     9.474    clear
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[14]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    slowClkCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.681ns (38.597%)  route 2.674ns (61.403%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.497     9.474    clear
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.449    14.821    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[15]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X37Y47         FDRE (Setup_fdre_C_R)       -0.429    14.630    slowClkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.681ns (38.446%)  route 2.691ns (61.554%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.514     9.491    clear
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.654    slowClkCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 slowClkCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.681ns (38.446%)  route 2.691ns (61.554%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  slowClkCounter_reg[0]/Q
                         net (fo=3, routed)           0.549     6.124    slowClkCounter_reg[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.704 r  slowClkCounter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.704    slowClkCounter_reg[0]_i_11_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.926 r  slowClkCounter_reg[0]_i_3/O[0]
                         net (fo=1, routed)           0.957     7.883    slowClkCounter_reg[0]_i_3_n_7
    SLICE_X38Y44         LUT6 (Prop_lut6_I0_O)        0.299     8.182 r  slowClkCounter[0]_i_5/O
                         net (fo=2, routed)           0.671     8.853    slowClkCounter[0]_i_5_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.977 r  slowClkCounter[0]_i_1/O
                         net (fo=16, routed)          0.514     9.491    clear
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[1]/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.654    slowClkCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowClkCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.738    slowClkCounter_reg[11]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slowClkCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    slowClkCounter_reg[8]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  slowClkCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowClkCounter_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.566     1.479    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  slowClkCounter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.739    slowClkCounter_reg[15]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  slowClkCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    slowClkCounter_reg[12]_i_1_n_4
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[15]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    slowClkCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.738    slowClkCounter_reg[3]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slowClkCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.846    slowClkCounter_reg[0]_i_2_n_4
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[3]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.738    slowClkCounter_reg[7]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  slowClkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    slowClkCounter_reg[4]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowClkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.740    slowClkCounter_reg[10]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  slowClkCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    slowClkCounter_reg[8]_i_1_n_5
    SLICE_X37Y46         FDRE                                         r  slowClkCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  slowClkCounter_reg[10]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.566     1.479    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  slowClkCounter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.741    slowClkCounter_reg[14]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  slowClkCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    slowClkCounter_reg[12]_i_1_n_5
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[14]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    slowClkCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.740    slowClkCounter_reg[2]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  slowClkCounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.851    slowClkCounter_reg[0]_i_2_n_5
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  slowClkCounter_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.740    slowClkCounter_reg[6]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  slowClkCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    slowClkCounter_reg[4]_i_1_n_5
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[6]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.566     1.479    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  slowClkCounter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.738    slowClkCounter_reg[12]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  slowClkCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    slowClkCounter_reg[12]_i_1_n_7
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     1.993    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  slowClkCounter_reg[12]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    slowClkCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slowClkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClkCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  slowClkCounter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.737    slowClkCounter_reg[4]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  slowClkCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    slowClkCounter_reg[4]_i_1_n_7
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  slowClkCounter_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    slowClkCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    slowClkCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46    slowClkCounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46    slowClkCounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47    slowClkCounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47    slowClkCounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47    slowClkCounter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47    slowClkCounter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    slowClkCounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44    slowClkCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    slowClkCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    slowClkCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46    slowClkCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46    slowClkCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46    slowClkCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46    slowClkCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47    slowClkCounter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    slowClkCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46    slowClkCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46    slowClkCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    slowClkCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    slowClkCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44    slowClkCounter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowClk
  To Clock:  slowClk

Setup :            0  Failing Endpoints,  Worst Slack      495.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.286ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.455ns  (logic 1.008ns (22.627%)  route 3.447ns (77.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.477ns = ( 1007.477 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.346   512.528    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.503  1007.477    regFile/slowClk_BUFG
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][2]/C
                         clock pessimism              0.577  1008.054    
                         clock uncertainty           -0.035  1008.019    
    SLICE_X7Y27          FDRE (Setup_fdre_C_CE)      -0.205  1007.814    regFile/registers_reg[8][2]
  -------------------------------------------------------------------
                         required time                       1007.814    
                         arrival time                        -512.528    
  -------------------------------------------------------------------
                         slack                                495.286    

Slack (MET) :             495.286ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.455ns  (logic 1.008ns (22.627%)  route 3.447ns (77.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.477ns = ( 1007.477 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.346   512.528    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.503  1007.477    regFile/slowClk_BUFG
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][5]/C
                         clock pessimism              0.577  1008.054    
                         clock uncertainty           -0.035  1008.019    
    SLICE_X7Y27          FDRE (Setup_fdre_C_CE)      -0.205  1007.814    regFile/registers_reg[8][5]
  -------------------------------------------------------------------
                         required time                       1007.814    
                         arrival time                        -512.528    
  -------------------------------------------------------------------
                         slack                                495.286    

Slack (MET) :             495.286ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.455ns  (logic 1.008ns (22.627%)  route 3.447ns (77.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.477ns = ( 1007.477 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.346   512.528    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.503  1007.477    regFile/slowClk_BUFG
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][6]/C
                         clock pessimism              0.577  1008.054    
                         clock uncertainty           -0.035  1008.019    
    SLICE_X7Y27          FDRE (Setup_fdre_C_CE)      -0.205  1007.814    regFile/registers_reg[8][6]
  -------------------------------------------------------------------
                         required time                       1007.814    
                         arrival time                        -512.528    
  -------------------------------------------------------------------
                         slack                                495.286    

Slack (MET) :             495.286ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.455ns  (logic 1.008ns (22.627%)  route 3.447ns (77.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.477ns = ( 1007.477 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.346   512.528    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.503  1007.477    regFile/slowClk_BUFG
    SLICE_X7Y27          FDRE                                         r  regFile/registers_reg[8][7]/C
                         clock pessimism              0.577  1008.054    
                         clock uncertainty           -0.035  1008.019    
    SLICE_X7Y27          FDRE (Setup_fdre_C_CE)      -0.205  1007.814    regFile/registers_reg[8][7]
  -------------------------------------------------------------------
                         required time                       1007.814    
                         arrival time                        -512.528    
  -------------------------------------------------------------------
                         slack                                495.286    

Slack (MET) :             495.290ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.453ns  (logic 1.008ns (22.638%)  route 3.445ns (77.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.479ns = ( 1007.479 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.344   512.526    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.505  1007.479    regFile/slowClk_BUFG
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][0]/C
                         clock pessimism              0.577  1008.056    
                         clock uncertainty           -0.035  1008.021    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205  1007.816    regFile/registers_reg[8][0]
  -------------------------------------------------------------------
                         required time                       1007.816    
                         arrival time                        -512.526    
  -------------------------------------------------------------------
                         slack                                495.290    

Slack (MET) :             495.290ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.453ns  (logic 1.008ns (22.638%)  route 3.445ns (77.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.479ns = ( 1007.479 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.344   512.526    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.505  1007.479    regFile/slowClk_BUFG
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][1]/C
                         clock pessimism              0.577  1008.056    
                         clock uncertainty           -0.035  1008.021    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205  1007.816    regFile/registers_reg[8][1]
  -------------------------------------------------------------------
                         required time                       1007.816    
                         arrival time                        -512.526    
  -------------------------------------------------------------------
                         slack                                495.290    

Slack (MET) :             495.290ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.453ns  (logic 1.008ns (22.638%)  route 3.445ns (77.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.479ns = ( 1007.479 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.344   512.526    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.505  1007.479    regFile/slowClk_BUFG
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][3]/C
                         clock pessimism              0.577  1008.056    
                         clock uncertainty           -0.035  1008.021    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205  1007.816    regFile/registers_reg[8][3]
  -------------------------------------------------------------------
                         required time                       1007.816    
                         arrival time                        -512.526    
  -------------------------------------------------------------------
                         slack                                495.290    

Slack (MET) :             495.290ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.453ns  (logic 1.008ns (22.638%)  route 3.445ns (77.363%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.479ns = ( 1007.479 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.296   510.893    spi/ctrlUnit/Q[0]
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.152   511.045 r  spi/ctrlUnit/registers[8][7]_i_3/O
                         net (fo=1, routed)           0.805   511.850    spi/ctrlUnit/registers[8][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332   512.182 r  spi/ctrlUnit/registers[8][7]_i_1/O
                         net (fo=8, routed)           0.344   512.526    regFile/spiRegNum_reg[4]_0[0]
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.505  1007.479    regFile/slowClk_BUFG
    SLICE_X5Y28          FDRE                                         r  regFile/registers_reg[8][4]/C
                         clock pessimism              0.577  1008.056    
                         clock uncertainty           -0.035  1008.021    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205  1007.816    regFile/registers_reg[8][4]
  -------------------------------------------------------------------
                         required time                       1007.816    
                         arrival time                        -512.526    
  -------------------------------------------------------------------
                         slack                                495.290    

Slack (MET) :             495.365ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.368ns  (logic 1.002ns (22.941%)  route 3.366ns (77.060%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.482ns = ( 1007.482 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 r  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.270   510.867    spi/ctrlUnit/Q[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.152   511.019 f  spi/ctrlUnit/registers[9][7]_i_3/O
                         net (fo=1, routed)           0.436   511.455    spi/ctrlUnit/registers[9][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.326   511.781 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.659   512.441    regFile/E[0]
    SLICE_X3Y29          FDRE                                         r  regFile/registers_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.508  1007.482    regFile/slowClk_BUFG
    SLICE_X3Y29          FDRE                                         r  regFile/registers_reg[9][3]/C
                         clock pessimism              0.564  1008.046    
                         clock uncertainty           -0.035  1008.011    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205  1007.806    regFile/registers_reg[9][3]
  -------------------------------------------------------------------
                         required time                       1007.806    
                         arrival time                        -512.441    
  -------------------------------------------------------------------
                         slack                                495.365    

Slack (MET) :             495.536ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk rise@1000.000ns - slowClk fall@500.000ns)
  Data Path Delay:        4.193ns  (logic 1.002ns (23.895%)  route 3.191ns (76.106%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.479ns = ( 1007.479 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.073ns = ( 508.073 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489   501.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967   503.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   503.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567   505.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518   505.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725   506.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   506.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615   508.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.524   508.597 r  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          2.270   510.867    spi/ctrlUnit/Q[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.152   511.019 f  spi/ctrlUnit/registers[9][7]_i_3/O
                         net (fo=1, routed)           0.436   511.455    spi/ctrlUnit/registers[9][7]_i_3_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I5_O)        0.326   511.781 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.485   512.267    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 r  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.505  1007.479    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/C
                         clock pessimism              0.564  1008.043    
                         clock uncertainty           -0.035  1008.008    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205  1007.803    regFile/registers_reg[9][2]
  -------------------------------------------------------------------
                         required time                       1007.803    
                         arrival time                        -512.267    
  -------------------------------------------------------------------
                         slack                                495.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.411%)  route 0.198ns (48.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 r  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.198   502.880    spi/ctrlUnit/Q[0]
    SLICE_X6Y25          LUT2 (Prop_lut2_I0_O)        0.043   502.923 r  spi/ctrlUnit/spiRegNum[1]_i_1/O
                         net (fo=1, routed)           0.000   502.923    spi/ctrlUnit/spiRegNum0[1]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.135   502.650    spi/ctrlUnit/spiRegNum_reg[1]
  -------------------------------------------------------------------
                         required time                       -502.650    
                         arrival time                         502.923    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.411%)  route 0.198ns (48.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 r  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.198   502.880    spi/ctrlUnit/Q[0]
    SLICE_X6Y25          LUT5 (Prop_lut5_I1_O)        0.043   502.923 r  spi/ctrlUnit/spiRegNum[4]_i_1/O
                         net (fo=1, routed)           0.000   502.923    spi/ctrlUnit/spiRegNum0[4]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.135   502.650    spi/ctrlUnit/spiRegNum_reg[4]
  -------------------------------------------------------------------
                         required time                       -502.650    
                         arrival time                         502.923    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 r  spi/ctrlUnit/spiRegNum_reg[5]/Q
                         net (fo=9, routed)           0.186   502.868    spi/ctrlUnit/spiRegNum_reg__0[5]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.045   502.913 r  spi/ctrlUnit/spiRegNum[6]_i_2/O
                         net (fo=1, routed)           0.000   502.913    spi/ctrlUnit/spiRegNum0[6]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.125   502.640    spi/ctrlUnit/spiRegNum_reg[6]
  -------------------------------------------------------------------
                         required time                       -502.640    
                         arrival time                         502.913    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.641%)  route 0.198ns (48.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 r  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.198   502.880    spi/ctrlUnit/Q[0]
    SLICE_X6Y25          LUT4 (Prop_lut4_I1_O)        0.045   502.925 r  spi/ctrlUnit/spiRegNum[3]_i_1/O
                         net (fo=1, routed)           0.000   502.925    spi/ctrlUnit/spiRegNum0[3]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.125   502.640    spi/ctrlUnit/spiRegNum_reg[3]
  -------------------------------------------------------------------
                         required time                       -502.640    
                         arrival time                         502.925    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.411ns  (logic 0.250ns (60.755%)  route 0.162ns (39.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.151   502.666 r  spi/ctrlUnit/spiRegNum_reg[4]/Q
                         net (fo=9, routed)           0.162   502.827    spi/ctrlUnit/spiRegNum_reg__0[4]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.099   502.926 r  spi/ctrlUnit/spiRegNum[5]_i_1/O
                         net (fo=1, routed)           0.000   502.926    spi/ctrlUnit/spiRegNum0[5]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.125   502.640    spi/ctrlUnit/spiRegNum_reg[5]
  -------------------------------------------------------------------
                         required time                       -502.640    
                         arrival time                         502.926    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.641%)  route 0.198ns (48.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.198   502.880    spi/ctrlUnit/Q[0]
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.045   502.925 r  spi/ctrlUnit/spiRegNum[0]_i_1/O
                         net (fo=1, routed)           0.000   502.925    spi/ctrlUnit/spiRegNum0[0]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.124   502.639    spi/ctrlUnit/spiRegNum_reg[0]
  -------------------------------------------------------------------
                         required time                       -502.639    
                         arrival time                         502.925    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk fall@500.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.672ns  (logic 0.212ns (31.558%)  route 0.460ns (68.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 503.371 - 500.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 r  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.304   502.986    spi/ctrlUnit/Q[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.045   503.031 r  spi/ctrlUnit/spiRegNum[2]_i_1/O
                         net (fo=1, routed)           0.156   503.187    spi/ctrlUnit/spiRegNum0[2]
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge)  500.000   500.000 r  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   500.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685   501.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   501.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834   501.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204   502.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299   502.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848   503.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.857   502.515    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.068   502.583    spi/ctrlUnit/spiRegNum_reg[2]
  -------------------------------------------------------------------
                         required time                       -502.583    
                         arrival time                         503.187    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             500.535ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -500.000ns  (slowClk rise@0.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.572ns  (logic 0.212ns (37.091%)  route 0.360ns (62.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.233   502.915    spi/ctrlUnit/Q[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.045   502.960 r  spi/ctrlUnit/registers[4][7]_i_1/O
                         net (fo=8, routed)           0.126   503.086    regFile/spiRegNum_reg[1]_1[0]
    SLICE_X6Y28          FDRE                                         r  regFile/registers_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.852     3.375    regFile/slowClk_BUFG
    SLICE_X6Y28          FDRE                                         r  regFile/registers_reg[4][1]/C
                         clock pessimism             -0.844     2.532    
                         clock uncertainty            0.035     2.567    
    SLICE_X6Y28          FDRE (Hold_fdre_C_CE)       -0.016     2.551    regFile/registers_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                         503.086    
  -------------------------------------------------------------------
                         slack                                500.535    

Slack (MET) :             500.535ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -500.000ns  (slowClk rise@0.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.572ns  (logic 0.212ns (37.091%)  route 0.360ns (62.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 f  spi/ctrlUnit/spiRegNum_reg[0]/Q
                         net (fo=31, routed)          0.233   502.915    spi/ctrlUnit/Q[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.045   502.960 r  spi/ctrlUnit/registers[4][7]_i_1/O
                         net (fo=8, routed)           0.126   503.086    regFile/spiRegNum_reg[1]_1[0]
    SLICE_X6Y28          FDRE                                         r  regFile/registers_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.852     3.375    regFile/slowClk_BUFG
    SLICE_X6Y28          FDRE                                         r  regFile/registers_reg[4][4]/C
                         clock pessimism             -0.844     2.532    
                         clock uncertainty            0.035     2.567    
    SLICE_X6Y28          FDRE (Hold_fdre_C_CE)       -0.016     2.551    regFile/registers_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                         503.086    
  -------------------------------------------------------------------
                         slack                                500.535    

Slack (MET) :             500.572ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/spiRegNum_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            regFile/registers_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -500.000ns  (slowClk rise@0.000ns - slowClk fall@500.000ns)
  Data Path Delay:        0.582ns  (logic 0.212ns (36.396%)  route 0.370ns (63.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.515ns = ( 502.515 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.844ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk fall edge)  500.000   500.000 f  
    E3                                                0.000   500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   500.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631   500.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   500.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565   501.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164   501.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267   501.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   501.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580   502.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.167   502.682 f  spi/ctrlUnit/spiRegNum_reg[6]/Q
                         net (fo=8, routed)           0.249   502.931    spi/ctrlUnit/spiRegNum_reg__0[6]
    SLICE_X6Y27          LUT5 (Prop_lut5_I1_O)        0.045   502.976 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.121   503.097    regFile/spiRegNum_reg[6][0]
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.849     3.372    regFile/slowClk_BUFG
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/C
                         clock pessimism             -0.844     2.529    
                         clock uncertainty            0.035     2.564    
    SLICE_X5Y26          FDRE (Hold_fdre_C_CE)       -0.039     2.525    regFile/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                         503.097    
  -------------------------------------------------------------------
                         slack                                500.572    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowClk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { slowClk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  slowClk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X5Y26    regFile/registers_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y27    regFile/registers_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y26    regFile/registers_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y27    regFile/registers_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y27    regFile/registers_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y27    regFile/registers_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X3Y26    regFile/registers_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X6Y27    regFile/registers_reg[0][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X1Y26    regFile/registers_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X5Y26    regFile/registers_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X7Y26    regFile/registers_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X7Y26    regFile/registers_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y27    regFile/registers_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y27    regFile/registers_reg[3][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y27    regFile/registers_reg[3][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y27    regFile/registers_reg[3][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X7Y26    regFile/registers_reg[3][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X7Y26    regFile/registers_reg[3][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y28    regFile/registers_reg[4][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X6Y27    regFile/registers_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X3Y26    regFile/registers_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X6Y27    regFile/registers_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X6Y27    regFile/registers_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X6Y27    regFile/registers_reg[0][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X3Y26    regFile/registers_reg[0][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X6Y27    regFile/registers_reg[0][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X1Y26    regFile/registers_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X2Y26    regFile/registers_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X1Y26    regFile/registers_reg[1][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[0]
  To Clock:  spi/ctrlUnit/ctrlState[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.230ns,  Total Violation       -0.784ns
PW    :            0  Failing Endpoints,  Worst Slack      999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        2.841ns  (logic 0.299ns (10.525%)  route 2.542ns (89.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 1008.495 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              1000.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         999.950ns
    Time borrowed from endpoint:      1.001ns
    Time given to startpoint:         1.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.983  1009.478    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.299  1009.777 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559  1011.336    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.681  1010.335    
                         time borrowed                1.001  1011.336    
  -------------------------------------------------------------------
                         required time                       1011.336    
                         arrival time                       -1011.336    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        2.666ns  (logic 0.299ns (11.217%)  route 2.366ns (88.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.730ns = ( 1009.730 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 1008.495 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              1000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         999.953ns
    Time borrowed from endpoint:      0.750ns
    Time given to startpoint:         0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.962  1009.458    spi/ctrlUnit_n_2
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299  1009.757 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404  1011.161    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.264  1009.078    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.241  1009.319 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  1009.730    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.681  1010.411    
                         time borrowed                0.750  1011.161    
  -------------------------------------------------------------------
                         required time                       1011.161    
                         arrival time                       -1011.161    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        2.504ns  (logic 0.299ns (11.942%)  route 2.205ns (88.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 1008.495 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              1000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         999.953ns
    Time borrowed from endpoint:      0.664ns
    Time given to startpoint:         0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.842  1009.337    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.299  1009.636 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  1010.999    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.681  1010.335    
                         time borrowed                0.664  1010.999    
  -------------------------------------------------------------------
                         required time                       1010.999    
                         arrival time                       -1010.999    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        2.575ns  (logic 0.299ns (11.610%)  route 2.276ns (88.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.730ns = ( 1009.730 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 1008.495 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              1000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         999.930ns
    Time borrowed from endpoint:      0.659ns
    Time given to startpoint:         0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.999  1009.494    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299  1009.793 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277  1011.071    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.264  1009.078    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.241  1009.319 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  1009.730    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.681  1010.411    
                         time borrowed                0.659  1011.071    
  -------------------------------------------------------------------
                         required time                       1011.071    
                         arrival time                       -1011.071    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        2.436ns  (logic 0.299ns (12.273%)  route 2.137ns (87.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 1008.495 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              1000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         999.930ns
    Time borrowed from endpoint:      0.597ns
    Time given to startpoint:         0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.985  1009.480    spi/ctrlUnit/out[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.299  1009.779 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.152  1010.932    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism              0.681  1010.335    
                         time borrowed                0.597  1010.931    
  -------------------------------------------------------------------
                         required time                       1010.931    
                         arrival time                       -1010.931    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.230ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.241ns (11.388%)  route 1.875ns (88.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.870     8.684    spi/ctrlUnit/out[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.241     8.925 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.005     9.930    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480     9.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299    10.274 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism             -0.681     9.980    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.180    10.160    spi/ctrlUnit/FSM_sequential_nextState_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.160    
                         arrival time                           9.930    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.203ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.241ns (10.791%)  route 1.992ns (89.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.878     8.692    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.241     8.933 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.114    10.047    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.479     9.974    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.299    10.273 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.479    10.752    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.681    10.071    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.180    10.251    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                        -10.251    
                         arrival time                          10.047    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.203ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.241ns (11.148%)  route 1.921ns (88.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.748     8.562    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.241     8.803 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.173     9.976    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480     9.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299    10.274 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.681     9.980    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.199    10.179    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.179    
                         arrival time                           9.976    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.148ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.241ns (10.444%)  route 2.066ns (89.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.848     8.662    spi/ctrlUnit_n_2
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.241     8.903 f  spi/ctrlUnit//O
                         net (fo=1, routed)           1.218    10.122    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.479     9.974    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.299    10.273 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.479    10.752    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.681    10.071    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.199    10.270    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                        -10.270    
                         arrival time                          10.122    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.241ns (9.785%)  route 2.222ns (90.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.866     8.680    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.241     8.921 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.356    10.277    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480     9.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299    10.274 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.681     9.980    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.196    10.176    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.176    
                         arrival time                          10.277    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi/ctrlUnit/ctrlState[0]
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y26  spi/ctrlUnit/writeRegReg_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y26  spi/ctrlUnit/writeShiftRegReg_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y26  spi/ctrlUnit/writeRegReg_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         1000.000    999.500    SLICE_X4Y26  spi/ctrlUnit/writeShiftRegReg_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[1]
  To Clock:  spi/ctrlUnit/ctrlState[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.168ns,  Total Violation       -0.348ns
PW    :            0  Failing Endpoints,  Worst Slack     1999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.362ns = ( 2009.362 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 2008.532 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         1999.953ns
    Time borrowed from endpoint:      1.285ns
    Time given to startpoint:         1.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.275  2009.807    spi/ctrlUnit_n_1
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124  2009.931 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404  2011.335    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.007  2008.851    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.100  2008.951 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  2009.361    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.688  2010.050    
                         time borrowed                1.285  2011.335    
  -------------------------------------------------------------------
                         required time                       2011.335    
                         arrival time                       -2011.335    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.588ns  (logic 0.124ns (4.792%)  route 2.464ns (95.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.362ns = ( 2009.362 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 2008.532 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         1999.930ns
    Time borrowed from endpoint:      1.070ns
    Time given to startpoint:         1.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.186  2009.718    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.124  2009.842 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277  2011.120    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.007  2008.851    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.100  2008.951 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  2009.361    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.688  2010.050    
                         time borrowed                1.070  2011.120    
  -------------------------------------------------------------------
                         required time                       2011.120    
                         arrival time                       -2011.120    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.455ns  (logic 0.124ns (5.050%)  route 2.332ns (94.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 2008.532 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         1999.953ns
    Time borrowed from endpoint:      0.731ns
    Time given to startpoint:         0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.969  2009.501    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124  2009.625 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  2010.988    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.688  2010.256    
                         time borrowed                0.731  2010.988    
  -------------------------------------------------------------------
                         required time                       2010.988    
                         arrival time                       -2010.988    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.388ns  (logic 0.124ns (5.192%)  route 2.264ns (94.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 2008.532 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         1999.950ns
    Time borrowed from endpoint:      0.664ns
    Time given to startpoint:         0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.705  2009.237    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124  2009.361 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559  2010.920    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.688  2010.256    
                         time borrowed                0.664  2010.921    
  -------------------------------------------------------------------
                         required time                       2010.920    
                         arrival time                       -2010.920    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.329ns  (logic 0.124ns (5.325%)  route 2.205ns (94.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 2008.532 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         1999.930ns
    Time borrowed from endpoint:      0.605ns
    Time given to startpoint:         0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.053  2009.585    spi/ctrlUnit/out[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.124  2009.709 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.152  2010.861    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism              0.688  2010.256    
                         time borrowed                0.605  2010.861    
  -------------------------------------------------------------------
                         required time                       2010.861    
                         arrival time                       -2010.861    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.168ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.100ns (5.001%)  route 1.900ns (94.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.520ns
    Source Clock Delay      (SCD):    7.844ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370     7.844 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.895     8.739    spi/ctrlUnit/out[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.100     8.839 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.005     9.844    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478    10.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    10.134 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism             -0.688     9.832    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.180    10.012    spi/ctrlUnit/FSM_sequential_nextState_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.012    
                         arrival time                           9.844    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.124ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.100ns (4.854%)  route 1.960ns (95.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.520ns
    Source Clock Delay      (SCD):    7.844ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370     7.844 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.604     8.448    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.100     8.548 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.356     9.904    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478    10.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    10.134 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.688     9.832    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.196    10.028    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.028    
                         arrival time                           9.904    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.100ns (4.691%)  route 2.032ns (95.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.520ns
    Source Clock Delay      (SCD):    7.844ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370     7.844 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.859     8.703    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.100     8.803 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.173     9.976    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478    10.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    10.134 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.688     9.832    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.199    10.031    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.031    
                         arrival time                           9.976    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.568     3.229    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.045     3.274 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           0.630     3.905    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.643     4.196    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.056     4.252 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.479    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.893     3.586    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.066     3.652    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.045ns (3.570%)  route 1.216ns (96.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.531     3.192    spi/ctrlUnit_n_1
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.045     3.237 f  spi/ctrlUnit//O
                         net (fo=1, routed)           0.685     3.922    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.643     4.196    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.056     4.252 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.479    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.893     3.586    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.072     3.658    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi/ctrlUnit/ctrlState[1]
Waveform(ns):       { 0.000 2000.000 }
Period(ns):         4000.000
Sources:            { spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y26  spi/ctrlUnit/writeRegReg_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y26  spi/ctrlUnit/writeShiftRegReg_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y26  spi/ctrlUnit/writeRegReg_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         2000.000    1999.500   SLICE_X4Y26  spi/ctrlUnit/writeShiftRegReg_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[2]
  To Clock:  spi/ctrlUnit/ctrlState[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     3999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.880ns  (logic 0.297ns (10.311%)  route 2.584ns (89.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 4008.495 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         3999.950ns
    Time borrowed from endpoint:      1.452ns
    Time given to startpoint:         1.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.024  4009.520    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.297  4009.817 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559  4011.376    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.681  4009.923    
                         time borrowed                1.452  4011.376    
  -------------------------------------------------------------------
                         required time                       4011.375    
                         arrival time                       -4011.375    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.795ns  (logic 0.297ns (10.627%)  route 2.498ns (89.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 4009.284 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 4008.495 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         3999.953ns
    Time borrowed from endpoint:      1.325ns
    Time given to startpoint:         1.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.094  4009.589    spi/ctrlUnit_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.297  4009.886 f  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404  4011.291    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.819  4008.634    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.240  4008.874 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  4009.284    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.681  4009.965    
                         time borrowed                1.325  4011.291    
  -------------------------------------------------------------------
                         required time                       4011.290    
                         arrival time                       -4011.290    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.673ns  (logic 0.297ns (11.111%)  route 2.376ns (88.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 4009.284 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 4008.495 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         3999.930ns
    Time borrowed from endpoint:      1.203ns
    Time given to startpoint:         1.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.099  4009.594    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.891 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277  4011.168    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.819  4008.634    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.240  4008.874 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  4009.284    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.681  4009.965    
                         time borrowed                1.203  4011.169    
  -------------------------------------------------------------------
                         required time                       4011.168    
                         arrival time                       -4011.168    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.611ns  (logic 0.297ns (11.376%)  route 2.314ns (88.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 4008.495 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         3999.953ns
    Time borrowed from endpoint:      1.183ns
    Time given to startpoint:         1.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.951  4009.446    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.297  4009.743 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  4011.106    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.681  4009.923    
                         time borrowed                1.183  4011.106    
  -------------------------------------------------------------------
                         required time                       4011.106    
                         arrival time                       -4011.106    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.098ns (8.839%)  route 1.011ns (91.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.373     3.021    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.098     3.119 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.638     3.757    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.891     3.511    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.072     3.583    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.098ns (7.594%)  route 1.193ns (92.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.418     3.066    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.098     3.164 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.774     3.939    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.891     3.511    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.070     3.581    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.581    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.098ns (7.561%)  route 1.198ns (92.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.568     3.216    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.098     3.314 f  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           0.630     3.944    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.516     4.055    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.123     4.178 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.404    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.891     3.514    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.066     3.580    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.098ns (7.275%)  route 1.249ns (92.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.564     3.212    spi/ctrlUnit_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.098     3.310 r  spi/ctrlUnit//O
                         net (fo=1, routed)           0.685     3.995    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.516     4.055    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.123     4.178 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.404    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.891     3.514    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.072     3.586    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.586    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi/ctrlUnit/ctrlState[2]
Waveform(ns):       { 0.000 4000.000 }
Period(ns):         8000.000
Sources:            { spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y25  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y26  spi/ctrlUnit/writeRegReg_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y26  spi/ctrlUnit/writeRegReg_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y26  spi/ctrlUnit/writeShiftRegReg_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         4000.000    3999.500   SLICE_X4Y26  spi/ctrlUnit/writeShiftRegReg_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  slowClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.098ns  (required time - arrival time)
  Source:                 slowClk_reg/Q
                            (clock source 'slowClk'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - slowClk rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.124ns (9.487%)  route 1.183ns (90.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.637ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  slowClk_reg/Q
                         net (fo=2, routed)           1.183     6.820    slowClk
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.944 r  slowClk_i_1/O
                         net (fo=1, routed)           0.000     6.944    slowClk_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448    14.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  slowClk_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.077    15.041    slowClk_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  8.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 slowClk_reg/Q
                            (clock source 'slowClk'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - slowClk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.045ns (10.203%)  route 0.396ns (89.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slowClk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  slowClk_reg/Q
                         net (fo=2, routed)           0.396     2.038    slowClk
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.083 r  slowClk_i_1/O
                         net (fo=1, routed)           0.000     2.083    slowClk_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  slowClk_reg/C
                         clock pessimism             -0.245     1.747    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.867    slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[0]
  To Clock:  slowClk

Setup :            0  Failing Endpoints,  Worst Slack      495.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[0]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[1]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[2]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[3]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[4]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[5]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             495.644ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.976%)  route 0.771ns (53.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  1011.668    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  1011.792 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  1012.115    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  1507.759    spi/ctrlUnit/spiRegNum_reg[6]
  -------------------------------------------------------------------
                         required time                       1507.759    
                         arrival time                       -1012.115    
  -------------------------------------------------------------------
                         slack                                495.644    

Slack (MET) :             496.283ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.889ns  (logic 0.559ns (62.845%)  route 0.330ns (37.156%))
  Logic Levels:           0  
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/Q
                         net (fo=2, routed)           0.330  1011.550    spi/ctrlUnit/nextState[1]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.090  1507.833    spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]
  -------------------------------------------------------------------
                         required time                       1507.833    
                         arrival time                       -1011.550    
  -------------------------------------------------------------------
                         slack                                496.283    

Slack (MET) :             496.291ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.931ns  (logic 0.559ns (60.022%)  route 0.372ns (39.979%))
  Logic Levels:           0  
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.372  1011.592    spi/ctrlUnit/nextState[2]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.040  1507.883    spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]
  -------------------------------------------------------------------
                         required time                       1507.883    
                         arrival time                       -1011.592    
  -------------------------------------------------------------------
                         slack                                496.291    

Slack (MET) :             496.294ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@1500.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.931ns  (logic 0.559ns (60.022%)  route 0.372ns (39.977%))
  Logic Levels:           0  
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 1507.474 - 1500.000 ) 
    Source Clock Delay      (SCD):    10.661ns = ( 1010.661 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  1003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  1005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  1005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  1006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  1008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  1008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  1009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  1010.274 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  1010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  1011.220 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/Q
                         net (fo=2, routed)           0.372  1011.592    spi/ctrlUnit/nextState[0]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 1500.000  1500.000 r  
    E3                                                0.000  1500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.484  1507.958    
                         clock uncertainty           -0.035  1507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.037  1507.886    spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]
  -------------------------------------------------------------------
                         required time                       1507.886    
                         arrival time                       -1011.592    
  -------------------------------------------------------------------
                         slack                                496.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.517ns  (logic 0.203ns (39.235%)  route 0.314ns (60.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 1003.372 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  1003.965    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  1004.010 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.121  1004.131    regFile/spiRegNum_reg[6][0]
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.849  1003.372    regFile/slowClk_BUFG
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/C
                         clock pessimism             -0.589  1002.784    
    SLICE_X5Y26          FDRE (Hold_fdre_C_CE)       -0.039  1002.745    regFile/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                      -1002.745    
                         arrival time                        1004.131    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 1003.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  1003.965    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  1004.010 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  1004.192    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  1003.374    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][1]/C
                         clock pessimism             -0.589  1002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  1002.770    regFile/registers_reg[0][1]
  -------------------------------------------------------------------
                         required time                      -1002.770    
                         arrival time                        1004.192    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 1003.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  1003.965    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  1004.010 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  1004.192    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  1003.374    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][3]/C
                         clock pessimism             -0.589  1002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  1002.770    regFile/registers_reg[0][3]
  -------------------------------------------------------------------
                         required time                      -1002.770    
                         arrival time                        1004.192    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 1003.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  1003.965    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  1004.010 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  1004.192    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  1003.374    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][4]/C
                         clock pessimism             -0.589  1002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  1002.770    regFile/registers_reg[0][4]
  -------------------------------------------------------------------
                         required time                      -1002.770    
                         arrival time                        1004.192    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 1003.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  1003.965    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  1004.010 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  1004.192    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  1003.374    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][5]/C
                         clock pessimism             -0.589  1002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  1002.770    regFile/registers_reg[0][5]
  -------------------------------------------------------------------
                         required time                      -1002.770    
                         arrival time                        1004.192    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 1003.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  1003.965    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  1004.010 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  1004.192    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  1003.374    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][7]/C
                         clock pessimism             -0.589  1002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  1002.770    regFile/registers_reg[0][7]
  -------------------------------------------------------------------
                         required time                      -1002.770    
                         arrival time                        1004.192    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 1003.376 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  1003.958    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  1004.003 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  1004.176    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  1003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/C
                         clock pessimism             -0.589  1002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  1002.749    regFile/registers_reg[9][2]
  -------------------------------------------------------------------
                         required time                      -1002.749    
                         arrival time                        1004.176    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 1003.376 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  1003.958    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  1004.003 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  1004.176    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  1003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][5]/C
                         clock pessimism             -0.589  1002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  1002.749    regFile/registers_reg[9][5]
  -------------------------------------------------------------------
                         required time                      -1002.749    
                         arrival time                        1004.176    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 1003.376 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  1003.958    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  1004.003 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  1004.176    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  1003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][6]/C
                         clock pessimism             -0.589  1002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  1002.749    regFile/registers_reg[9][6]
  -------------------------------------------------------------------
                         required time                      -1002.749    
                         arrival time                        1004.176    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            regFile/registers_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@1000.000ns - spi/ctrlUnit/ctrlState[0] fall@1000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 1003.376 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.614ns = ( 1003.614 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 f  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  1000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  1000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  1000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  1001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  1001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  1001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  1001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  1002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  1002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.674  1003.322    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.098  1003.420 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  1003.614    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  1003.772 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  1003.958    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  1004.003 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  1004.176    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  1000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  1001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  1001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  1001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  1002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  1002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  1002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  1003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][7]/C
                         clock pessimism             -0.589  1002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  1002.749    regFile/registers_reg[9][7]
  -------------------------------------------------------------------
                         required time                      -1002.749    
                         arrival time                        1004.176    
  -------------------------------------------------------------------
                         slack                                  1.427    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[1]
  To Clock:  slowClk

Setup :            0  Failing Endpoints,  Worst Slack      495.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[0]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[1]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[2]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[3]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[4]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[5]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             495.784ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        1.454ns  (logic 0.683ns (46.972%)  route 0.771ns (53.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  2011.527    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  2011.651 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  2011.974    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  2507.759    spi/ctrlUnit/spiRegNum_reg[6]
  -------------------------------------------------------------------
                         required time                       2507.759    
                         arrival time                       -2011.974    
  -------------------------------------------------------------------
                         slack                                495.784    

Slack (MET) :             496.423ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.890ns  (logic 0.559ns (62.829%)  route 0.330ns (37.146%))
  Logic Levels:           0  
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/Q
                         net (fo=2, routed)           0.330  2011.410    spi/ctrlUnit/nextState[1]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.090  2507.833    spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]
  -------------------------------------------------------------------
                         required time                       2507.833    
                         arrival time                       -2011.410    
  -------------------------------------------------------------------
                         slack                                496.423    

Slack (MET) :             496.431ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.932ns  (logic 0.559ns (60.008%)  route 0.372ns (39.970%))
  Logic Levels:           0  
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.372  2011.452    spi/ctrlUnit/nextState[2]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.040  2507.883    spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]
  -------------------------------------------------------------------
                         required time                       2507.883    
                         arrival time                       -2011.452    
  -------------------------------------------------------------------
                         slack                                496.431    

Slack (MET) :             496.434ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@2500.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.931ns  (logic 0.559ns (60.022%)  route 0.372ns (39.977%))
  Logic Levels:           0  
  Clock Path Skew:        -2.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 2507.474 - 2500.000 ) 
    Source Clock Delay      (SCD):    10.520ns = ( 2010.520 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  2008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478  2010.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124  2010.134 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          LDCE (EnToQ_ldce_G_Q)        0.559  2011.079 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/Q
                         net (fo=2, routed)           0.372  2011.452    spi/ctrlUnit/nextState[0]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2504.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2505.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2505.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2505.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.484  2507.958    
                         clock uncertainty           -0.035  2507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.037  2507.886    spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]
  -------------------------------------------------------------------
                         required time                       2507.886    
                         arrival time                       -2011.452    
  -------------------------------------------------------------------
                         slack                                496.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.518ns  (logic 0.203ns (39.227%)  route 0.314ns (60.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 2003.372 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  2003.836    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  2003.881 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.121  2004.002    regFile/spiRegNum_reg[6][0]
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.849  2003.373    regFile/slowClk_BUFG
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/C
                         clock pessimism             -0.589  2002.784    
    SLICE_X5Y26          FDRE (Hold_fdre_C_CE)       -0.039  2002.745    regFile/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                      -2002.745    
                         arrival time                        2004.002    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 2003.375 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  2003.836    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  2003.881 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  2004.063    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  2003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][1]/C
                         clock pessimism             -0.589  2002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  2002.770    regFile/registers_reg[0][1]
  -------------------------------------------------------------------
                         required time                      -2002.770    
                         arrival time                        2004.063    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 2003.375 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  2003.836    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  2003.881 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  2004.063    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  2003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][3]/C
                         clock pessimism             -0.589  2002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  2002.770    regFile/registers_reg[0][3]
  -------------------------------------------------------------------
                         required time                      -2002.770    
                         arrival time                        2004.063    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 2003.375 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  2003.836    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  2003.881 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  2004.063    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  2003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][4]/C
                         clock pessimism             -0.589  2002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  2002.770    regFile/registers_reg[0][4]
  -------------------------------------------------------------------
                         required time                      -2002.770    
                         arrival time                        2004.063    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 2003.375 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  2003.836    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  2003.881 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  2004.063    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  2003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][5]/C
                         clock pessimism             -0.589  2002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  2002.770    regFile/registers_reg[0][5]
  -------------------------------------------------------------------
                         required time                      -2002.770    
                         arrival time                        2004.063    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 2003.375 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  2003.836    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  2003.881 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  2004.063    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  2003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][7]/C
                         clock pessimism             -0.589  2002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  2002.770    regFile/registers_reg[0][7]
  -------------------------------------------------------------------
                         required time                      -2002.770    
                         arrival time                        2004.063    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.073%)  route 0.360ns (63.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 2003.376 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  2003.829    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  2003.874 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  2004.047    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  2003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/C
                         clock pessimism             -0.589  2002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  2002.749    regFile/registers_reg[9][2]
  -------------------------------------------------------------------
                         required time                      -2002.749    
                         arrival time                        2004.047    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.073%)  route 0.360ns (63.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 2003.376 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  2003.829    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  2003.874 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  2004.047    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  2003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][5]/C
                         clock pessimism             -0.589  2002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  2002.749    regFile/registers_reg[9][5]
  -------------------------------------------------------------------
                         required time                      -2002.749    
                         arrival time                        2004.047    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.073%)  route 0.360ns (63.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 2003.376 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  2003.829    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  2003.874 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  2004.047    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  2003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][6]/C
                         clock pessimism             -0.589  2002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  2002.749    regFile/registers_reg[9][6]
  -------------------------------------------------------------------
                         required time                      -2002.749    
                         arrival time                        2004.047    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            regFile/registers_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.073%)  route 0.360ns (63.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 2003.376 - 2000.000 ) 
    Source Clock Delay      (SCD):    3.485ns = ( 2003.484 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  2000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  2000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  2000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  2001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  2001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  2001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  2001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  2002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146  2002.661 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.585  2003.246    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.045  2003.291 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  2003.484    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  2003.642 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  2003.829    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  2003.874 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  2004.047    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  2000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  2001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  2001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  2002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  2002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  2002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  2003.376    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][7]/C
                         clock pessimism             -0.589  2002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  2002.749    regFile/registers_reg[9][7]
  -------------------------------------------------------------------
                         required time                      -2002.749    
                         arrival time                        2004.047    
  -------------------------------------------------------------------
                         slack                                  1.298    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[2]
  To Clock:  slowClk

Setup :           90  Failing Endpoints,  Worst Slack    -2505.844ns,  Total Violation  -185545.956ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[0]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[1]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[2]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[3]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[4]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[5]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/spiRegNum_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.358ns  (logic 0.587ns (43.237%)  route 0.771ns (56.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.448  7013.157    spi/ctrlUnit/nextState[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.124  7013.281 r  spi/ctrlUnit/spiRegNum[6]_i_1/O
                         net (fo=7, routed)           0.323  7013.604    spi/ctrlUnit/spiRegNum
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X6Y25          FDRE                                         r  spi/ctrlUnit/spiRegNum_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X6Y25          FDRE (Setup_fdre_C_CE)      -0.164  4507.759    spi/ctrlUnit/spiRegNum_reg[6]
  -------------------------------------------------------------------
                         required time                       4507.759    
                         arrival time                       -7013.603    
  -------------------------------------------------------------------
                         slack                              -2505.844    

Slack (VIOLATED) :        -2505.198ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.835ns  (logic 0.463ns (55.440%)  route 0.372ns (44.584%))
  Logic Levels:           0  
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3002.094  7012.246    
    SLICE_X4Y25                                       0.000  7012.246 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.463  7012.708 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/Q
                         net (fo=2, routed)           0.372  7013.081    spi/ctrlUnit/nextState[2]
    SLICE_X5Y24          FDRE                                         f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.040  4507.883    spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]
  -------------------------------------------------------------------
                         required time                       4507.883    
                         arrival time                       -7013.081    
  -------------------------------------------------------------------
                         slack                              -2505.198    

Slack (VIOLATED) :        -2504.855ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.832ns  (logic 0.460ns (55.261%)  route 0.372ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3001.758  7011.909    
    SLICE_X4Y25                                       0.000  7011.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.460  7012.369 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/Q
                         net (fo=2, routed)           0.372  7012.741    spi/ctrlUnit/nextState[0]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.037  4507.886    spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]
  -------------------------------------------------------------------
                         required time                       4507.886    
                         arrival time                       -7012.741    
  -------------------------------------------------------------------
                         slack                              -2504.855    

Slack (VIOLATED) :        -2504.822ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (slowClk fall@4500.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.814ns  (logic 0.483ns (59.353%)  route 0.330ns (40.613%))
  Logic Levels:           0  
  Clock Path Skew:        -2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 4507.474 - 4500.000 ) 
    Source Clock Delay      (SCD):    10.151ns = ( 4010.151 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.972  4009.468    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.297  4009.765 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.151    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint  3001.690  7011.841    
    SLICE_X4Y25                                       0.000  7011.841 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
    SLICE_X4Y25          LDCE (DToQ_ldce_D_Q)         0.483  7012.324 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/Q
                         net (fo=2, routed)           0.330  7012.654    spi/ctrlUnit/nextState[1]
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock slowClk fall edge) 4500.000  4500.000 r  
    E3                                                0.000  4500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4501.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4503.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4503.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4504.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4505.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4505.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4505.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4507.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE                                         r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.484  4507.958    
                         clock uncertainty           -0.035  4507.923    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)       -0.090  4507.833    spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]
  -------------------------------------------------------------------
                         required time                       4507.833    
                         arrival time                       -7012.654    
  -------------------------------------------------------------------
                         slack                              -2504.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.517ns  (logic 0.203ns (39.261%)  route 0.314ns (60.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 4003.373 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  4003.762    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  4003.807 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.121  4003.928    regFile/spiRegNum_reg[6][0]
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.849  4003.373    regFile/slowClk_BUFG
    SLICE_X5Y26          FDRE                                         r  regFile/registers_reg[0][0]/C
                         clock pessimism             -0.589  4002.784    
    SLICE_X5Y26          FDRE (Hold_fdre_C_CE)       -0.039  4002.745    regFile/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                      -4002.745    
                         arrival time                        4003.928    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 4003.375 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  4003.762    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  4003.807 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  4003.989    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  4003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][1]/C
                         clock pessimism             -0.589  4002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  4002.770    regFile/registers_reg[0][1]
  -------------------------------------------------------------------
                         required time                      -4002.770    
                         arrival time                        4003.990    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 4003.375 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  4003.762    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  4003.807 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  4003.989    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  4003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][3]/C
                         clock pessimism             -0.589  4002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  4002.770    regFile/registers_reg[0][3]
  -------------------------------------------------------------------
                         required time                      -4002.770    
                         arrival time                        4003.990    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 4003.375 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  4003.762    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  4003.807 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  4003.989    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  4003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][4]/C
                         clock pessimism             -0.589  4002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  4002.770    regFile/registers_reg[0][4]
  -------------------------------------------------------------------
                         required time                      -4002.770    
                         arrival time                        4003.990    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 4003.375 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  4003.762    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  4003.807 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  4003.989    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  4003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][5]/C
                         clock pessimism             -0.589  4002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  4002.770    regFile/registers_reg[0][5]
  -------------------------------------------------------------------
                         required time                      -4002.770    
                         arrival time                        4003.990    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.578ns  (logic 0.203ns (35.094%)  route 0.375ns (64.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 4003.375 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.193  4003.762    spi/ctrlUnit/regFileWrite
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045  4003.807 r  spi/ctrlUnit/registers[0][7]_i_1/O
                         net (fo=8, routed)           0.182  4003.989    regFile/spiRegNum_reg[6][0]
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.851  4003.375    regFile/slowClk_BUFG
    SLICE_X6Y27          FDRE                                         r  regFile/registers_reg[0][7]/C
                         clock pessimism             -0.589  4002.786    
    SLICE_X6Y27          FDRE (Hold_fdre_C_CE)       -0.016  4002.770    regFile/registers_reg[0][7]
  -------------------------------------------------------------------
                         required time                      -4002.770    
                         arrival time                        4003.990    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[9][2]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 4003.376 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  4003.755    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  4003.800 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  4003.973    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  4003.377    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][2]/C
                         clock pessimism             -0.589  4002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  4002.749    regFile/registers_reg[9][2]
  -------------------------------------------------------------------
                         required time                      -4002.749    
                         arrival time                        4003.974    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 4003.376 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  4003.755    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  4003.800 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  4003.973    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  4003.377    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][5]/C
                         clock pessimism             -0.589  4002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  4002.749    regFile/registers_reg[9][5]
  -------------------------------------------------------------------
                         required time                      -4002.749    
                         arrival time                        4003.974    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[9][6]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 4003.376 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  4003.755    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  4003.800 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  4003.973    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  4003.377    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][6]/C
                         clock pessimism             -0.589  4002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  4002.749    regFile/registers_reg[9][6]
  -------------------------------------------------------------------
                         required time                      -4002.749    
                         arrival time                        4003.974    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/writeRegReg_reg/G
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            regFile/registers_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by slowClk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             slowClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slowClk rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.087%)  route 0.360ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 4003.376 - 4000.000 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 4003.411 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.471  4003.119    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.098  4003.217 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.194  4003.411    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          LDCE (EnToQ_ldce_G_Q)        0.158  4003.569 r  spi/ctrlUnit/writeRegReg_reg/Q
                         net (fo=5, routed)           0.186  4003.755    spi/ctrlUnit/regFileWrite
    SLICE_X4Y26          LUT6 (Prop_lut6_I3_O)        0.045  4003.800 r  spi/ctrlUnit/registers[9][7]_i_2/O
                         net (fo=8, routed)           0.173  4003.973    regFile/E[0]
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock slowClk rise edge) 4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 r  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 r  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.853  4003.377    regFile/slowClk_BUFG
    SLICE_X1Y27          FDRE                                         r  regFile/registers_reg[9][7]/C
                         clock pessimism             -0.589  4002.788    
    SLICE_X1Y27          FDRE (Hold_fdre_C_CE)       -0.039  4002.749    regFile/registers_reg[9][7]
  -------------------------------------------------------------------
                         required time                      -4002.749    
                         arrival time                        4003.974    
  -------------------------------------------------------------------
                         slack                                  1.225    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[1]
  To Clock:  spi/ctrlUnit/ctrlState[0]

Setup :            0  Failing Endpoints,  Worst Slack      998.844ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.513ns,  Total Violation       -1.969ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.844ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.730ns = ( 1009.730 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.275     9.807    spi/ctrlUnit_n_1
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     9.931 f  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404    11.335    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.264  1009.078    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.241  1009.319 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  1009.730    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.484  1010.214    
                         clock uncertainty           -0.035  1010.179    
  -------------------------------------------------------------------
                         required time                       1010.179    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                998.844    

Slack (MET) :             999.059ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.124ns (4.792%)  route 2.464ns (95.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.730ns = ( 1009.730 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.186     9.718    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.124     9.842 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277    11.120    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.264  1009.078    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.241  1009.319 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  1009.730    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.484  1010.214    
                         clock uncertainty           -0.035  1010.179    
  -------------------------------------------------------------------
                         required time                       1010.179    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                999.059    

Slack (MET) :             999.115ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.124ns (5.050%)  route 2.332ns (94.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.969     9.501    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.625 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363    10.988    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.484  1010.138    
                         clock uncertainty           -0.035  1010.103    
  -------------------------------------------------------------------
                         required time                       1010.103    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                999.115    

Slack (MET) :             999.182ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.124ns (5.192%)  route 2.264ns (94.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.705     9.237    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124     9.361 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559    10.920    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.484  1010.138    
                         clock uncertainty           -0.035  1010.103    
  -------------------------------------------------------------------
                         required time                       1010.103    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                999.182    

Slack (MET) :             999.242ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.124ns (5.325%)  route 2.205ns (94.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.532ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.053     9.585    spi/ctrlUnit/out[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.124     9.709 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.152    10.861    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism              0.484  1010.138    
                         clock uncertainty           -0.035  1010.103    
  -------------------------------------------------------------------
                         required time                       1010.103    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                999.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.513ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.000ns  (logic 0.100ns (5.001%)  route 1.900ns (95.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns = ( 2010.661 - 2000.000 ) 
    Source Clock Delay      (SCD):    7.844ns = ( 2007.844 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.895  2008.739    spi/ctrlUnit/out[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.100  2008.839 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.005  2009.844    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  2008.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  2009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  2010.274 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism             -0.484  2010.177    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.180  2010.357    spi/ctrlUnit/FSM_sequential_nextState_reg[1]
  -------------------------------------------------------------------
                         required time                      -2010.357    
                         arrival time                        2009.844    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.469ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.060ns  (logic 0.100ns (4.854%)  route 1.960ns (95.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns = ( 2010.661 - 2000.000 ) 
    Source Clock Delay      (SCD):    7.844ns = ( 2007.844 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.604  2008.448    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.100  2008.548 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.356  2009.904    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  2008.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  2009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  2010.274 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  2010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.484  2010.177    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.196  2010.373    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                      -2010.373    
                         arrival time                        2009.904    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.400ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.100ns (4.691%)  route 2.032ns (95.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns
    Source Clock Delay      (SCD):    7.844ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370     7.844 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.859     8.703    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.100     8.803 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.173     9.976    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480     9.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299    10.274 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.484    10.177    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.199    10.376    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.376    
                         arrival time                           9.976    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.363ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.241ns  (logic 0.100ns (4.463%)  route 2.141ns (95.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns = ( 2010.752 - 2000.000 ) 
    Source Clock Delay      (SCD):    7.844ns = ( 2007.844 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.026  2008.870    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.100  2008.970 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.114  2010.085    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  2008.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.479  2009.974    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.299  2010.273 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.479  2010.752    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.484  2010.268    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.180  2010.448    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                      -2010.448    
                         arrival time                        2010.085    
  -------------------------------------------------------------------
                         slack                                 -0.363    

Slack (VIOLATED) :        -0.223ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@2000.000ns - spi/ctrlUnit/ctrlState[1] fall@2000.000ns)
  Data Path Delay:        2.400ns  (logic 0.100ns (4.167%)  route 2.300ns (95.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns = ( 2010.752 - 2000.000 ) 
    Source Clock Delay      (SCD):    7.844ns = ( 2007.844 - 2000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 f  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.082  2008.926    spi/ctrlUnit_n_1
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.100  2009.026 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.218  2010.244    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  2001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  2003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  2005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  2005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  2006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  2006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  2008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  2008.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.479  2009.974    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.299  2010.273 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.479  2010.752    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.484  2010.268    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.199  2010.467    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                      -2010.467    
                         arrival time                        2010.244    
  -------------------------------------------------------------------
                         slack                                 -0.223    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[2]
  To Clock:  spi/ctrlUnit/ctrlState[0]

Setup :            0  Failing Endpoints,  Worst Slack      998.727ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.346ns,  Total Violation       -1.030ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.727ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.297ns (10.310%)  route 2.584ns (89.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.024     9.519    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.297     9.816 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559    11.376    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.484  1010.138    
                         clock uncertainty           -0.035  1010.103    
  -------------------------------------------------------------------
                         required time                       1010.103    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                998.727    

Slack (MET) :             998.889ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.297ns (10.626%)  route 2.498ns (89.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.730ns = ( 1009.730 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.094     9.589    spi/ctrlUnit_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.297     9.886 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404    11.290    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.264  1009.078    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.241  1009.319 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  1009.730    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.484  1010.214    
                         clock uncertainty           -0.035  1010.179    
  -------------------------------------------------------------------
                         required time                       1010.179    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                998.889    

Slack (MET) :             998.997ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.297ns (11.376%)  route 2.314ns (88.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.654ns = ( 1009.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.951     9.446    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.297     9.743 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363    11.106    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.265  1009.079    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.241  1009.320 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  1009.654    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.484  1010.138    
                         clock uncertainty           -0.035  1010.103    
  -------------------------------------------------------------------
                         required time                       1010.103    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                998.997    

Slack (MET) :             999.011ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (spi/ctrlUnit/ctrlState[0] fall@1000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.297ns (11.111%)  route 2.376ns (88.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.730ns = ( 1009.730 - 1000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.099     9.594    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.297     9.891 f  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277    11.168    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   1000.000  1000.000 r  
    E3                                                0.000  1000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  1003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  1004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  1005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  1005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  1007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  1007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.264  1009.078    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.241  1009.319 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  1009.730    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.484  1010.214    
                         clock uncertainty           -0.035  1010.179    
  -------------------------------------------------------------------
                         required time                       1010.179    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                999.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.346ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.216ns  (logic 0.240ns (10.830%)  route 1.976ns (89.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.661ns = ( 4010.661 - 4000.000 ) 
    Source Clock Delay      (SCD):    7.814ns = ( 4007.814 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.803  4008.617    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.240  4008.857 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.173  4010.030    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.480  4009.976    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.299  4010.275 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387  4010.661    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.484  4010.177    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.199  4010.376    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                      -4010.376    
                         arrival time                        4010.030    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.316ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.240ns (10.353%)  route 2.078ns (89.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.964     8.778    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.240     9.018 f  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.114    10.132    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.479     9.974    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.299    10.273 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.479    10.752    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.484    10.268    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.180    10.448    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                        -10.448    
                         arrival time                          10.132    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.236ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.417ns  (logic 0.240ns (9.930%)  route 2.177ns (90.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.752ns = ( 4010.752 - 4000.000 ) 
    Source Clock Delay      (SCD):    7.814ns = ( 4007.814 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.959  4008.773    spi/ctrlUnit_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.240  4009.013 f  spi/ctrlUnit//O
                         net (fo=1, routed)           1.218  4010.231    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           1.479  4009.975    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT4 (Prop_lut4_I2_O)        0.299  4010.274 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.479  4010.752    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.484  4010.268    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.199  4010.467    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                      -4010.467    
                         arrival time                        4010.231    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.132ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[0] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.098ns (7.594%)  route 1.193ns (92.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.418     3.066    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.098     3.164 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.774     3.939    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.764     4.303    spi/ctrlUnit/out[0]
    SLICE_X5Y25          LUT3 (Prop_lut3_I0_O)        0.123     4.426 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.589    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.589     4.001    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.070     4.071    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.071    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                 -0.132    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[0]
  To Clock:  spi/ctrlUnit/ctrlState[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.286ns,  Total Violation       -0.705ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -1000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[0] fall@3000.000ns)
  Data Path Delay:        2.666ns  (logic 0.299ns (11.217%)  route 2.366ns (88.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.362ns = ( 2009.362 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 3008.495 - 3000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         1999.953ns
    Time borrowed from endpoint:      1001.350ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1001.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   3000.000  3000.000 f  
    E3                                                0.000  3000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  3000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  3003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  3005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  3005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  3006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  3008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  3008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.962  3009.458    spi/ctrlUnit_n_2
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299  3009.757 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404  3011.161    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.007  2008.851    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.100  2008.951 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  2009.361    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.484  2009.846    
                         clock uncertainty           -0.035  2009.810    
                         time borrowed             1001.350  3011.160    
  -------------------------------------------------------------------
                         required time                       3011.160    
                         arrival time                       -3011.160    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -1000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[0] fall@3000.000ns)
  Data Path Delay:        2.841ns  (logic 0.299ns (10.525%)  route 2.542ns (89.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 3008.495 - 3000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         1999.950ns
    Time borrowed from endpoint:      1001.319ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1001.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   3000.000  3000.000 f  
    E3                                                0.000  3000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  3000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  3003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  3005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  3005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  3006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  3008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  3008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.983  3009.478    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.299  3009.777 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559  3011.336    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.484  2010.052    
                         clock uncertainty           -0.035  2010.017    
                         time borrowed             1001.319  3011.336    
  -------------------------------------------------------------------
                         required time                       3011.336    
                         arrival time                       -3011.336    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -1000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[0] fall@3000.000ns)
  Data Path Delay:        2.575ns  (logic 0.299ns (11.610%)  route 2.276ns (88.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.362ns = ( 2009.362 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 3008.495 - 3000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         1999.930ns
    Time borrowed from endpoint:      1001.260ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1001.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   3000.000  3000.000 f  
    E3                                                0.000  3000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  3000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  3003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  3005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  3005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  3006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  3008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  3008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.999  3009.494    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299  3009.793 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277  3011.071    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.007  2008.851    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.100  2008.951 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  2009.361    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.484  2009.846    
                         clock uncertainty           -0.035  2009.810    
                         time borrowed             1001.260  3011.070    
  -------------------------------------------------------------------
                         required time                       3011.071    
                         arrival time                       -3011.071    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -1000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[0] fall@3000.000ns)
  Data Path Delay:        2.504ns  (logic 0.299ns (11.942%)  route 2.205ns (88.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 3008.495 - 3000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         1999.953ns
    Time borrowed from endpoint:      1000.982ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1000.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   3000.000  3000.000 f  
    E3                                                0.000  3000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  3000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  3003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  3005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  3005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  3006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  3008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  3008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.842  3009.337    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.299  3009.636 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  3010.999    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.484  2010.052    
                         clock uncertainty           -0.035  2010.017    
                         time borrowed             1000.982  3010.999    
  -------------------------------------------------------------------
                         required time                       3010.999    
                         arrival time                       -3010.999    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -1000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[0] fall@3000.000ns)
  Data Path Delay:        2.436ns  (logic 0.299ns (12.273%)  route 2.137ns (87.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 3008.495 - 3000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              2000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         1999.930ns
    Time borrowed from endpoint:      1000.914ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         1000.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   3000.000  3000.000 f  
    E3                                                0.000  3000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  3000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  3001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  3003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  3003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  3005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  3005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  3006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  3008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  3008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.985  3009.480    spi/ctrlUnit/out[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.299  3009.780 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.152  3010.932    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism              0.484  2010.052    
                         clock uncertainty           -0.035  2010.017    
                         time borrowed             1000.914  3010.931    
  -------------------------------------------------------------------
                         required time                       3010.931    
                         arrival time                       -3010.931    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.286ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.241ns (11.388%)  route 1.875ns (88.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.520ns
    Source Clock Delay      (SCD):    7.814ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448     4.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418     5.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645     5.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500     7.474    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340     7.814 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.870     8.684    spi/ctrlUnit/out[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.241     8.925 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.005     9.930    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459     8.532 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.478    10.010    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.124    10.134 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.387    10.520    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism             -0.484    10.036    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.180    10.216    spi/ctrlUnit/FSM_sequential_nextState_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.216    
                         arrival time                           9.930    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.261ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.098ns (8.216%)  route 1.095ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.457     3.105    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.098     3.203 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.638     3.841    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.846     4.399    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.056     4.455 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.619    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.589     4.030    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.072     4.102    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.068ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.098ns (7.900%)  route 1.142ns (92.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.512     3.160    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.098     3.258 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           0.630     3.888    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.643     4.196    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.056     4.252 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.479    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.589     3.890    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.066     3.956    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.956    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.067ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.098ns (7.076%)  route 1.287ns (92.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.513     3.160    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.098     3.258 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.774     4.033    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.846     4.399    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.056     4.455 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.619    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.589     4.030    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.070     4.100    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.098ns (7.582%)  route 1.194ns (92.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.509     3.157    spi/ctrlUnit_n_2
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.098     3.255 f  spi/ctrlUnit//O
                         net (fo=1, routed)           0.685     3.940    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.643     4.196    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.056     4.252 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.479    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.589     3.890    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.072     3.962    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                 -0.022    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[2]
  To Clock:  spi/ctrlUnit/ctrlState[1]

Setup :            0  Failing Endpoints,  Worst Slack     1998.520ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.346ns,  Total Violation       -0.520ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1998.520ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.297ns (10.626%)  route 2.498ns (89.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.362ns = ( 2009.362 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.094     9.589    spi/ctrlUnit_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.297     9.886 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404    11.290    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.007  2008.851    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.100  2008.951 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  2009.361    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.484  2009.846    
                         clock uncertainty           -0.035  2009.810    
  -------------------------------------------------------------------
                         required time                       2009.811    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                               1998.520    

Slack (MET) :             1998.641ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.297ns (10.310%)  route 2.584ns (89.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 2009.568 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.024     9.519    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.297     9.816 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559    11.376    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  2009.135    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  2009.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  2009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.484  2010.052    
                         clock uncertainty           -0.035  2010.017    
  -------------------------------------------------------------------
                         required time                       2010.017    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                               1998.641    

Slack (MET) :             1998.642ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (spi/ctrlUnit/ctrlState[1] fall@2000.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.297ns (11.111%)  route 2.376ns (88.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.362ns = ( 2009.362 - 2000.000 ) 
    Source Clock Delay      (SCD):    8.495ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567     5.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725     6.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615     8.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422     8.495 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           1.099     9.594    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.297     9.891 f  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277    11.168    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   2000.000  2000.000 r  
    E3                                                0.000  2000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  2001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  2003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  2004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  2005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  2005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  2007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  2007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.007  2008.851    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.100  2008.951 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  2009.361    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.484  2009.846    
                         clock uncertainty           -0.035  2009.810    
  -------------------------------------------------------------------
                         required time                       2009.811    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                               1998.642    

Slack (MET) :             1998.911ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (spi/ctrlUnit/ctrlState[1] fall@6000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        2.611ns  (logic 0.297ns (11.376%)  route 2.314ns (88.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.568ns = ( 6009.568 - 6000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 4008.495 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  4001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  4003.456    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4003.552 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  4005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  4005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  4006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  4008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  4008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.951  4009.446    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.297  4009.743 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  4011.106    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   6000.000  6000.000 r  
    E3                                                0.000  6000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  6001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  6003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  6003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  6004.819    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  6005.237 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  6005.882    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  6005.973 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  6007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.370  6007.844 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.291  6009.134    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.100  6009.234 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  6009.568    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.484  6010.052    
                         clock uncertainty           -0.035  6010.017    
  -------------------------------------------------------------------
                         required time                       6010.017    
                         arrival time                       -4011.106    
  -------------------------------------------------------------------
                         slack                               1998.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.346ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@4000.000ns - spi/ctrlUnit/ctrlState[2] fall@4000.000ns)
  Data Path Delay:        1.109ns  (logic 0.098ns (8.839%)  route 1.011ns (91.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 4004.619 - 4000.000 ) 
    Source Clock Delay      (SCD):    2.648ns = ( 4002.648 - 4000.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 f  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257  4000.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631  4000.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  4000.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565  4001.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164  4001.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267  4001.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026  4001.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580  4002.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133  4002.648 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.373  4003.021    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.098  4003.119 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.638  4003.756    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445  4000.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685  4001.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  4001.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834  4001.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204  4002.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299  4002.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029  4002.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848  4003.372    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182  4003.554 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.846  4004.399    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.056  4004.455 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164  4004.619    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.589  4004.030    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.072  4004.102    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                      -4004.102    
                         arrival time                        4003.757    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.162ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.098ns (7.594%)  route 1.193ns (92.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.418     3.066    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.098     3.164 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.774     3.939    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.846     4.399    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT3 (Prop_lut3_I1_O)        0.056     4.455 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.619    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.589     4.030    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.070     4.100    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.100    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.098ns (7.561%)  route 1.198ns (92.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.568     3.216    spi/ctrlUnit/out[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.098     3.314 f  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           0.630     3.944    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.643     4.196    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.056     4.252 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.479    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.589     3.890    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.066     3.956    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.956    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[1] rise@0.000ns - spi/ctrlUnit/ctrlState[2] rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.098ns (7.275%)  route 1.249ns (92.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.479ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.564     3.212    spi/ctrlUnit_n_0
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.098     3.310 r  spi/ctrlUnit//O
                         net (fo=1, routed)           0.685     3.995    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.182     3.553 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.643     4.196    spi/ctrlUnit/out[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.056     4.252 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.479    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.589     3.890    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.072     3.962    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.962    
                         arrival time                           3.995    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[0]
  To Clock:  spi/ctrlUnit/ctrlState[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation       -0.081ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -3000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[0] fall@7000.000ns)
  Data Path Delay:        2.841ns  (logic 0.299ns (10.525%)  route 2.542ns (89.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 7008.495 - 7000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         3999.950ns
    Time borrowed from endpoint:      3001.645ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3001.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   7000.000  7000.000 f  
    E3                                                0.000  7000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  7000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  7001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  7003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  7003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  7005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  7005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  7006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  7008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  7008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.983  7009.478    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.299  7009.776 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559  7011.336    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.484  4009.726    
                         clock uncertainty           -0.035  4009.691    
                         time borrowed             3001.645  7011.336    
  -------------------------------------------------------------------
                         required time                       7011.336    
                         arrival time                       -7011.336    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -3000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[0] fall@7000.000ns)
  Data Path Delay:        2.666ns  (logic 0.299ns (11.217%)  route 2.366ns (88.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 4009.284 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 7008.495 - 7000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         3999.953ns
    Time borrowed from endpoint:      3001.428ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3001.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   7000.000  7000.000 f  
    E3                                                0.000  7000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  7000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  7001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  7003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  7003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  7005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  7005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  7006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  7008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  7008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.962  7009.458    spi/ctrlUnit_n_2
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299  7009.756 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404  7011.160    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.819  4008.634    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.240  4008.874 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  4009.284    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.484  4009.768    
                         clock uncertainty           -0.035  4009.733    
                         time borrowed             3001.428  7011.161    
  -------------------------------------------------------------------
                         required time                       7011.161    
                         arrival time                       -7011.161    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -3000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[0] fall@7000.000ns)
  Data Path Delay:        2.575ns  (logic 0.299ns (11.610%)  route 2.276ns (88.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 4009.284 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 7008.495 - 7000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         3999.930ns
    Time borrowed from endpoint:      3001.338ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3001.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   7000.000  7000.000 f  
    E3                                                0.000  7000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  7000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  7001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  7003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  7003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  7005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  7005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  7006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  7008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  7008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.999  7009.494    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299  7009.793 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277  7011.070    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.819  4008.634    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.240  4008.874 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  4009.284    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.484  4009.768    
                         clock uncertainty           -0.035  4009.733    
                         time borrowed             3001.338  7011.071    
  -------------------------------------------------------------------
                         required time                       7011.071    
                         arrival time                       -7011.071    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -3000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[0] fall@7000.000ns)
  Data Path Delay:        2.504ns  (logic 0.299ns (11.942%)  route 2.205ns (88.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 7008.495 - 7000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         3999.953ns
    Time borrowed from endpoint:      3001.308ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3001.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   7000.000  7000.000 f  
    E3                                                0.000  7000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  7000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  7001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  7003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  7003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  7005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  7005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  7006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  7008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  7008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.842  7009.337    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.299  7009.636 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  7010.999    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.484  4009.726    
                         clock uncertainty           -0.035  4009.691    
                         time borrowed             3001.308  7010.999    
  -------------------------------------------------------------------
                         required time                       7010.999    
                         arrival time                       -7010.999    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -3000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[0] fall@7000.000ns)
  Data Path Delay:        2.436ns  (logic 0.299ns (12.273%)  route 2.137ns (87.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.495ns = ( 7008.495 - 7000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         3999.930ns
    Time borrowed from endpoint:      3001.241ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3001.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] fall edge)
                                                   7000.000  7000.000 f  
    E3                                                0.000  7000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  7000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  7001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  7003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  7003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  7005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  7005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  7006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  7008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.422  7008.495 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.985  7009.480    spi/ctrlUnit/out[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.299  7009.779 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.152  7010.931    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism              0.484  4009.726    
                         clock uncertainty           -0.035  4009.691    
                         time borrowed             3001.241  7010.932    
  -------------------------------------------------------------------
                         required time                       7010.932    
                         arrival time                       -7010.932    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.098ns (8.216%)  route 1.095ns (91.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.457     3.105    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.098     3.203 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.638     3.841    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.589     3.813    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.072     3.885    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.098ns (8.206%)  route 1.096ns (91.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.512     3.160    spi/ctrlUnit/out[0]
    SLICE_X3Y25          LUT2 (Prop_lut2_I0_O)        0.098     3.258 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     3.842    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism             -0.589     3.813    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.066     3.879    spi/ctrlUnit/FSM_sequential_nextState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.098ns (7.900%)  route 1.142ns (92.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.512     3.160    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.098     3.258 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           0.630     3.888    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.516     4.055    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.123     4.178 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.404    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.589     3.816    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.066     3.882    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.882    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.098ns (7.582%)  route 1.194ns (92.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.509     3.157    spi/ctrlUnit_n_2
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.098     3.255 f  spi/ctrlUnit//O
                         net (fo=1, routed)           0.685     3.940    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.516     4.055    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.123     4.178 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.404    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.589     3.816    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.072     3.888    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[0]'  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[0] rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.098ns (7.076%)  route 1.287ns (92.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.648ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[0] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.133     2.648 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[0]/Q
                         net (fo=7, routed)           0.513     3.160    spi/ctrlUnit/out[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.098     3.258 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.774     4.033    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.589     3.813    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.070     3.883    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           4.033    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  spi/ctrlUnit/ctrlState[1]
  To Clock:  spi/ctrlUnit/ctrlState[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.139ns,  Total Violation       -0.246ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -2000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[1] fall@6000.000ns)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 4009.284 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 6008.532 - 6000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         3999.953ns
    Time borrowed from endpoint:      2001.602ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2001.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   6000.000  6000.000 f  
    E3                                                0.000  6000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  6001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  6003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  6003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  6005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  6005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  6006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  6008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  6008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.275  6009.807    spi/ctrlUnit_n_1
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124  6009.931 r  spi/ctrlUnit//O
                         net (fo=1, routed)           1.404  6011.334    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.819  4008.634    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.240  4008.874 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  4009.284    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism              0.484  4009.768    
                         clock uncertainty           -0.035  4009.733    
                         time borrowed             2001.602  6011.335    
  -------------------------------------------------------------------
                         required time                       6011.335    
                         arrival time                       -6011.335    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -2000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[1] fall@6000.000ns)
  Data Path Delay:        2.588ns  (logic 0.124ns (4.792%)  route 2.464ns (95.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.284ns = ( 4009.284 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 6008.532 - 6000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         3999.930ns
    Time borrowed from endpoint:      2001.387ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2001.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   6000.000  6000.000 f  
    E3                                                0.000  6000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  6001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  6003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  6003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  6005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  6005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  6006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  6008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  6008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.186  6009.718    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.124  6009.842 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           1.277  6011.120    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.819  4008.634    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.240  4008.874 r  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.411  4009.284    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism              0.484  4009.768    
                         clock uncertainty           -0.035  4009.733    
                         time borrowed             2001.387  6011.120    
  -------------------------------------------------------------------
                         required time                       6011.120    
                         arrival time                       -6011.120    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -2000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[1] fall@6000.000ns)
  Data Path Delay:        2.455ns  (logic 0.124ns (5.050%)  route 2.332ns (94.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 6008.532 - 6000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         3999.953ns
    Time borrowed from endpoint:      2001.297ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2001.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   6000.000  6000.000 f  
    E3                                                0.000  6000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  6001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  6003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  6003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  6005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  6005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  6006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  6008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  6008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.969  6009.501    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124  6009.625 f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           1.363  6010.988    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism              0.484  4009.726    
                         clock uncertainty           -0.035  4009.691    
                         time borrowed             2001.297  6010.988    
  -------------------------------------------------------------------
                         required time                       6010.988    
                         arrival time                       -6010.988    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -2000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[1] fall@6000.000ns)
  Data Path Delay:        2.388ns  (logic 0.124ns (5.192%)  route 2.264ns (94.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 6008.532 - 6000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         3999.950ns
    Time borrowed from endpoint:      2001.230ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2001.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   6000.000  6000.000 f  
    E3                                                0.000  6000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  6001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  6003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  6003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  6005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  6005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  6006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  6008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  6008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.705  6009.237    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.124  6009.361 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           1.559  6010.921    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism              0.484  4009.726    
                         clock uncertainty           -0.035  4009.691    
                         time borrowed             2001.230  6010.920    
  -------------------------------------------------------------------
                         required time                       6010.920    
                         arrival time                       -6010.920    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -2000.000ns  (spi/ctrlUnit/ctrlState[2] fall@4000.000ns - spi/ctrlUnit/ctrlState[1] fall@6000.000ns)
  Data Path Delay:        2.329ns  (logic 0.124ns (5.325%)  route 2.205ns (94.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.242ns = ( 4009.242 - 4000.000 ) 
    Source Clock Delay      (SCD):    8.532ns = ( 6008.532 - 6000.000 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4000.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         3999.930ns
    Time borrowed from endpoint:      2001.170ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2001.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] fall edge)
                                                   6000.000  6000.000 f  
    E3                                                0.000  6000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  6000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489  6001.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967  6003.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  6003.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567  6005.119    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518  6005.637 f  slowClk_reg/Q
                         net (fo=2, routed)           0.725  6006.362    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  6006.458 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.615  6008.073    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.459  6008.532 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           1.053  6009.585    spi/ctrlUnit/out[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.124  6009.709 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           1.152  6010.861    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] fall edge)
                                                   4000.000  4000.000 r  
    E3                                                0.000  4000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418  4001.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862  4003.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4003.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.448  4004.820    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.418  4005.238 f  slowClk_reg/Q
                         net (fo=2, routed)           0.645  4005.883    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4005.974 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          1.500  4007.474    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.340  4007.814 f  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.854  4008.669    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.240  4008.909 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.334  4009.242    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism              0.484  4009.726    
                         clock uncertainty           -0.035  4009.691    
                         time borrowed             2001.170  6010.861    
  -------------------------------------------------------------------
                         required time                       6010.861    
                         arrival time                       -6010.861    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.139ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.045ns (4.171%)  route 1.034ns (95.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.450     3.111    spi/ctrlUnit/out[1]
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.045     3.156 r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.584     3.740    spi/ctrlUnit/FSM_sequential_nextState_reg[1]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[1]/G
                         clock pessimism             -0.589     3.813    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.066     3.879    spi/ctrlUnit/FSM_sequential_nextState_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.045ns (3.992%)  route 1.082ns (96.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.308     2.969    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I2_O)        0.045     3.014 r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1/O
                         net (fo=1, routed)           0.774     3.788    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]/G
                         clock pessimism             -0.589     3.813    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.070     3.883    spi/ctrlUnit/FSM_sequential_nextState_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.883    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.012ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.045ns (3.714%)  route 1.167ns (96.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.529     3.190    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.045     3.235 r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.638     3.873    spi/ctrlUnit/FSM_sequential_nextState_reg[0]_i_1_n_0
    SLICE_X4Y25          LDCE                                         r  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.576     4.115    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT3 (Prop_lut3_I2_O)        0.123     4.238 f  spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2/O
                         net (fo=3, routed)           0.164     4.401    spi/ctrlUnit/FSM_sequential_nextState_reg[2]_i_2_n_0
    SLICE_X4Y25          LDCE                                         f  spi/ctrlUnit/FSM_sequential_nextState_reg[0]/G
                         clock pessimism             -0.589     3.813    
    SLICE_X4Y25          LDCE (Hold_ldce_G_D)         0.072     3.885    spi/ctrlUnit/FSM_sequential_nextState_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                 -0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.045ns (3.618%)  route 1.199ns (96.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.568     3.229    spi/ctrlUnit/out[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.045     3.274 r  spi/ctrlUnit/writeRegReg_reg_i_1/O
                         net (fo=1, routed)           0.630     3.905    spi/ctrlUnit/writeRegReg_reg_i_1_n_0
    SLICE_X4Y26          LDCE                                         r  spi/ctrlUnit/writeRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.516     4.055    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.123     4.178 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.404    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeRegReg_reg/G
                         clock pessimism             -0.589     3.816    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.066     3.882    spi/ctrlUnit/writeRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.882    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                            (clock source 'spi/ctrlUnit/ctrlState[1]'  {rise@0.000ns fall@2000.000ns period=4000.000ns})
  Destination:            spi/ctrlUnit/writeShiftRegReg_reg/D
                            (positive level-sensitive latch clocked by spi/ctrlUnit/ctrlState[2]'  {rise@0.000ns fall@4000.000ns period=8000.000ns})
  Path Group:             spi/ctrlUnit/ctrlState[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi/ctrlUnit/ctrlState[2] rise@0.000ns - spi/ctrlUnit/ctrlState[1] rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.045ns (3.570%)  route 1.216ns (96.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi/ctrlUnit/ctrlState[1] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.565     1.478    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  slowClk_reg/Q
                         net (fo=2, routed)           0.267     1.909    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.935 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.580     2.515    spi/ctrlUnit/slowClk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.146     2.661 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[1]/Q
                         net (fo=7, routed)           0.531     3.192    spi/ctrlUnit_n_1
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.045     3.237 f  spi/ctrlUnit//O
                         net (fo=1, routed)           0.685     3.922    spi/ctrlUnit/writeShiftRegReg
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi/ctrlUnit/ctrlState[2] rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.204     2.196 f  slowClk_reg/Q
                         net (fo=2, routed)           0.299     2.495    slowClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.524 f  slowClk_BUFG_inst/O
                         net (fo=90, routed)          0.848     3.371    spi/ctrlUnit/slowClk_BUFG
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.167     3.538 r  spi/ctrlUnit/FSM_sequential_ctrlState_reg[2]/Q
                         net (fo=6, routed)           0.516     4.055    spi/ctrlUnit/out[2]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.123     4.178 f  spi/ctrlUnit/writeRegReg_reg_i_2/O
                         net (fo=2, routed)           0.227     4.404    spi/ctrlUnit/writeRegReg_reg_i_2_n_0
    SLICE_X4Y26          LDCE                                         f  spi/ctrlUnit/writeShiftRegReg_reg/G
                         clock pessimism             -0.589     3.816    
    SLICE_X4Y26          LDCE (Hold_ldce_G_D)         0.072     3.888    spi/ctrlUnit/writeShiftRegReg_reg
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.034    





