	component MULT_ADDER_IP is
		port (
			result  : out std_logic_vector(63 downto 0);                    -- result
			dataa_0 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- dataa_0
			dataa_1 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- dataa_1
			dataa_2 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- dataa_2
			dataa_3 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- dataa_3
			datab_0 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- datab_0
			datab_1 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- datab_1
			datab_2 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- datab_2
			datab_3 : in  std_logic_vector(15 downto 0) := (others => 'X'); -- datab_3
			clock0  : in  std_logic                     := 'X';             -- clock0
			ena0    : in  std_logic                     := 'X';             -- ena0
			aclr0   : in  std_logic                     := 'X'              -- aclr0
		);
	end component MULT_ADDER_IP;

