
SCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df34  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800e108  0800e108  0001e108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e5a4  0800e5a4  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e5a4  0800e5a4  0001e5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e5ac  0800e5ac  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e5ac  0800e5ac  0001e5ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e5b0  0800e5b0  0001e5b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800e5b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000048c4  200001f0  0800e7a4  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ab4  0800e7a4  00024ab4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d28f  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000051fe  00000000  00000000  0003d4f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a78  00000000  00000000  000426f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001437  00000000  00000000  00044168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007d5c  00000000  00000000  0004559f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023ab3  00000000  00000000  0004d2fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed97a  00000000  00000000  00070dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007d0c  00000000  00000000  0015e728  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  00166434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e0ec 	.word	0x0800e0ec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	0800e0ec 	.word	0x0800e0ec

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eea:	463b      	mov	r3, r7
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef6:	4b8b      	ldr	r3, [pc, #556]	; (8001124 <MX_ADC1_Init+0x240>)
 8000ef8:	4a8b      	ldr	r2, [pc, #556]	; (8001128 <MX_ADC1_Init+0x244>)
 8000efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000efc:	4b89      	ldr	r3, [pc, #548]	; (8001124 <MX_ADC1_Init+0x240>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f02:	4b88      	ldr	r3, [pc, #544]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f08:	4b86      	ldr	r3, [pc, #536]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f0e:	4b85      	ldr	r3, [pc, #532]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f14:	4b83      	ldr	r3, [pc, #524]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f1c:	4b81      	ldr	r3, [pc, #516]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f22:	4b80      	ldr	r3, [pc, #512]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f24:	4a81      	ldr	r2, [pc, #516]	; (800112c <MX_ADC1_Init+0x248>)
 8000f26:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f28:	4b7e      	ldr	r3, [pc, #504]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 8000f2e:	4b7d      	ldr	r3, [pc, #500]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f30:	2210      	movs	r2, #16
 8000f32:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f34:	4b7b      	ldr	r3, [pc, #492]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f3c:	4b79      	ldr	r3, [pc, #484]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f42:	4878      	ldr	r0, [pc, #480]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f44:	f001 f916 	bl	8002174 <HAL_ADC_Init>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f4e:	f000 fb19 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f52:	2300      	movs	r3, #0
 8000f54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f56:	2301      	movs	r3, #1
 8000f58:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	4870      	ldr	r0, [pc, #448]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f64:	f001 f94a 	bl	80021fc <HAL_ADC_ConfigChannel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f6e:	f000 fb09 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f72:	2301      	movs	r3, #1
 8000f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4869      	ldr	r0, [pc, #420]	; (8001124 <MX_ADC1_Init+0x240>)
 8000f80:	f001 f93c 	bl	80021fc <HAL_ADC_ConfigChannel>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f8a:	f000 fafb 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f92:	2303      	movs	r3, #3
 8000f94:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4861      	ldr	r0, [pc, #388]	; (8001124 <MX_ADC1_Init+0x240>)
 8000fa0:	f001 f92c 	bl	80021fc <HAL_ADC_ConfigChannel>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000faa:	f000 faeb 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	4619      	mov	r1, r3
 8000fba:	485a      	ldr	r0, [pc, #360]	; (8001124 <MX_ADC1_Init+0x240>)
 8000fbc:	f001 f91e 	bl	80021fc <HAL_ADC_ConfigChannel>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000fc6:	f000 fadd 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000fce:	2305      	movs	r3, #5
 8000fd0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd2:	463b      	mov	r3, r7
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4853      	ldr	r0, [pc, #332]	; (8001124 <MX_ADC1_Init+0x240>)
 8000fd8:	f001 f910 	bl	80021fc <HAL_ADC_ConfigChannel>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 8000fe2:	f000 facf 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fe6:	2305      	movs	r3, #5
 8000fe8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000fea:	2306      	movs	r3, #6
 8000fec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fee:	463b      	mov	r3, r7
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	484c      	ldr	r0, [pc, #304]	; (8001124 <MX_ADC1_Init+0x240>)
 8000ff4:	f001 f902 	bl	80021fc <HAL_ADC_ConfigChannel>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8000ffe:	f000 fac1 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001002:	2306      	movs	r3, #6
 8001004:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001006:	2307      	movs	r3, #7
 8001008:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100a:	463b      	mov	r3, r7
 800100c:	4619      	mov	r1, r3
 800100e:	4845      	ldr	r0, [pc, #276]	; (8001124 <MX_ADC1_Init+0x240>)
 8001010:	f001 f8f4 	bl	80021fc <HAL_ADC_ConfigChannel>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800101a:	f000 fab3 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800101e:	2307      	movs	r3, #7
 8001020:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001022:	2308      	movs	r3, #8
 8001024:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001026:	463b      	mov	r3, r7
 8001028:	4619      	mov	r1, r3
 800102a:	483e      	ldr	r0, [pc, #248]	; (8001124 <MX_ADC1_Init+0x240>)
 800102c:	f001 f8e6 	bl	80021fc <HAL_ADC_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8001036:	f000 faa5 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800103a:	2308      	movs	r3, #8
 800103c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800103e:	2309      	movs	r3, #9
 8001040:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001042:	463b      	mov	r3, r7
 8001044:	4619      	mov	r1, r3
 8001046:	4837      	ldr	r0, [pc, #220]	; (8001124 <MX_ADC1_Init+0x240>)
 8001048:	f001 f8d8 	bl	80021fc <HAL_ADC_ConfigChannel>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8001052:	f000 fa97 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001056:	2309      	movs	r3, #9
 8001058:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 800105a:	230a      	movs	r3, #10
 800105c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800105e:	463b      	mov	r3, r7
 8001060:	4619      	mov	r1, r3
 8001062:	4830      	ldr	r0, [pc, #192]	; (8001124 <MX_ADC1_Init+0x240>)
 8001064:	f001 f8ca 	bl	80021fc <HAL_ADC_ConfigChannel>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 800106e:	f000 fa89 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001072:	230a      	movs	r3, #10
 8001074:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001076:	230b      	movs	r3, #11
 8001078:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107a:	463b      	mov	r3, r7
 800107c:	4619      	mov	r1, r3
 800107e:	4829      	ldr	r0, [pc, #164]	; (8001124 <MX_ADC1_Init+0x240>)
 8001080:	f001 f8bc 	bl	80021fc <HAL_ADC_ConfigChannel>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_ADC1_Init+0x1aa>
  {
    Error_Handler();
 800108a:	f000 fa7b 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800108e:	230b      	movs	r3, #11
 8001090:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001092:	230c      	movs	r3, #12
 8001094:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001096:	463b      	mov	r3, r7
 8001098:	4619      	mov	r1, r3
 800109a:	4822      	ldr	r0, [pc, #136]	; (8001124 <MX_ADC1_Init+0x240>)
 800109c:	f001 f8ae 	bl	80021fc <HAL_ADC_ConfigChannel>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC1_Init+0x1c6>
  {
    Error_Handler();
 80010a6:	f000 fa6d 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010aa:	230c      	movs	r3, #12
 80010ac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80010ae:	230d      	movs	r3, #13
 80010b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b2:	463b      	mov	r3, r7
 80010b4:	4619      	mov	r1, r3
 80010b6:	481b      	ldr	r0, [pc, #108]	; (8001124 <MX_ADC1_Init+0x240>)
 80010b8:	f001 f8a0 	bl	80021fc <HAL_ADC_ConfigChannel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_ADC1_Init+0x1e2>
  {
    Error_Handler();
 80010c2:	f000 fa5f 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80010c6:	230d      	movs	r3, #13
 80010c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80010ca:	230e      	movs	r3, #14
 80010cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ce:	463b      	mov	r3, r7
 80010d0:	4619      	mov	r1, r3
 80010d2:	4814      	ldr	r0, [pc, #80]	; (8001124 <MX_ADC1_Init+0x240>)
 80010d4:	f001 f892 	bl	80021fc <HAL_ADC_ConfigChannel>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_ADC1_Init+0x1fe>
  {
    Error_Handler();
 80010de:	f000 fa51 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80010e2:	230e      	movs	r3, #14
 80010e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 80010e6:	230f      	movs	r3, #15
 80010e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ea:	463b      	mov	r3, r7
 80010ec:	4619      	mov	r1, r3
 80010ee:	480d      	ldr	r0, [pc, #52]	; (8001124 <MX_ADC1_Init+0x240>)
 80010f0:	f001 f884 	bl	80021fc <HAL_ADC_ConfigChannel>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_ADC1_Init+0x21a>
  {
    Error_Handler();
 80010fa:	f000 fa43 	bl	8001584 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80010fe:	230f      	movs	r3, #15
 8001100:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 8001102:	2310      	movs	r3, #16
 8001104:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	463b      	mov	r3, r7
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0x240>)
 800110c:	f001 f876 	bl	80021fc <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x236>
  {
    Error_Handler();
 8001116:	f000 fa35 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	2000020c 	.word	0x2000020c
 8001128:	40012000 	.word	0x40012000
 800112c:	0f000001 	.word	0x0f000001

08001130 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08c      	sub	sp, #48	; 0x30
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a49      	ldr	r2, [pc, #292]	; (8001274 <HAL_ADC_MspInit+0x144>)
 800114e:	4293      	cmp	r3, r2
 8001150:	f040 808c 	bne.w	800126c <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
 8001158:	4b47      	ldr	r3, [pc, #284]	; (8001278 <HAL_ADC_MspInit+0x148>)
 800115a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115c:	4a46      	ldr	r2, [pc, #280]	; (8001278 <HAL_ADC_MspInit+0x148>)
 800115e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001162:	6453      	str	r3, [r2, #68]	; 0x44
 8001164:	4b44      	ldr	r3, [pc, #272]	; (8001278 <HAL_ADC_MspInit+0x148>)
 8001166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800116c:	61bb      	str	r3, [r7, #24]
 800116e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	4b40      	ldr	r3, [pc, #256]	; (8001278 <HAL_ADC_MspInit+0x148>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001178:	4a3f      	ldr	r2, [pc, #252]	; (8001278 <HAL_ADC_MspInit+0x148>)
 800117a:	f043 0304 	orr.w	r3, r3, #4
 800117e:	6313      	str	r3, [r2, #48]	; 0x30
 8001180:	4b3d      	ldr	r3, [pc, #244]	; (8001278 <HAL_ADC_MspInit+0x148>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	2300      	movs	r3, #0
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	4b39      	ldr	r3, [pc, #228]	; (8001278 <HAL_ADC_MspInit+0x148>)
 8001192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001194:	4a38      	ldr	r2, [pc, #224]	; (8001278 <HAL_ADC_MspInit+0x148>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6313      	str	r3, [r2, #48]	; 0x30
 800119c:	4b36      	ldr	r3, [pc, #216]	; (8001278 <HAL_ADC_MspInit+0x148>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	4b32      	ldr	r3, [pc, #200]	; (8001278 <HAL_ADC_MspInit+0x148>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b0:	4a31      	ldr	r2, [pc, #196]	; (8001278 <HAL_ADC_MspInit+0x148>)
 80011b2:	f043 0302 	orr.w	r3, r3, #2
 80011b6:	6313      	str	r3, [r2, #48]	; 0x30
 80011b8:	4b2f      	ldr	r3, [pc, #188]	; (8001278 <HAL_ADC_MspInit+0x148>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011bc:	f003 0302 	and.w	r3, r3, #2
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80011c4:	233f      	movs	r3, #63	; 0x3f
 80011c6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c8:	2303      	movs	r3, #3
 80011ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d0:	f107 031c 	add.w	r3, r7, #28
 80011d4:	4619      	mov	r1, r3
 80011d6:	4829      	ldr	r0, [pc, #164]	; (800127c <HAL_ADC_MspInit+0x14c>)
 80011d8:	f001 fe0a 	bl	8002df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80011dc:	23ff      	movs	r3, #255	; 0xff
 80011de:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e0:	2303      	movs	r3, #3
 80011e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	4619      	mov	r1, r3
 80011ee:	4824      	ldr	r0, [pc, #144]	; (8001280 <HAL_ADC_MspInit+0x150>)
 80011f0:	f001 fdfe 	bl	8002df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011f4:	2303      	movs	r3, #3
 80011f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f8:	2303      	movs	r3, #3
 80011fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	4619      	mov	r1, r3
 8001206:	481f      	ldr	r0, [pc, #124]	; (8001284 <HAL_ADC_MspInit+0x154>)
 8001208:	f001 fdf2 	bl	8002df0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800120c:	4b1e      	ldr	r3, [pc, #120]	; (8001288 <HAL_ADC_MspInit+0x158>)
 800120e:	4a1f      	ldr	r2, [pc, #124]	; (800128c <HAL_ADC_MspInit+0x15c>)
 8001210:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001212:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001214:	2200      	movs	r2, #0
 8001216:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001218:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <HAL_ADC_MspInit+0x158>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800121e:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001220:	2200      	movs	r2, #0
 8001222:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001226:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800122a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800122c:	4b16      	ldr	r3, [pc, #88]	; (8001288 <HAL_ADC_MspInit+0x158>)
 800122e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001232:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001236:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800123a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_ADC_MspInit+0x158>)
 800123e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001242:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001244:	4b10      	ldr	r3, [pc, #64]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001246:	2200      	movs	r2, #0
 8001248:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <HAL_ADC_MspInit+0x158>)
 800124c:	2200      	movs	r2, #0
 800124e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001250:	480d      	ldr	r0, [pc, #52]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001252:	f001 fae3 	bl	800281c <HAL_DMA_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 800125c:	f000 f992 	bl	8001584 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a09      	ldr	r2, [pc, #36]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001264:	639a      	str	r2, [r3, #56]	; 0x38
 8001266:	4a08      	ldr	r2, [pc, #32]	; (8001288 <HAL_ADC_MspInit+0x158>)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800126c:	bf00      	nop
 800126e:	3730      	adds	r7, #48	; 0x30
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40012000 	.word	0x40012000
 8001278:	40023800 	.word	0x40023800
 800127c:	40020800 	.word	0x40020800
 8001280:	40020000 	.word	0x40020000
 8001284:	40020400 	.word	0x40020400
 8001288:	20000254 	.word	0x20000254
 800128c:	40026410 	.word	0x40026410

08001290 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
 800129a:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <MX_DMA_Init+0x3c>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	4a0b      	ldr	r2, [pc, #44]	; (80012cc <MX_DMA_Init+0x3c>)
 80012a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012a4:	6313      	str	r3, [r2, #48]	; 0x30
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <MX_DMA_Init+0x3c>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2105      	movs	r1, #5
 80012b6:	2038      	movs	r0, #56	; 0x38
 80012b8:	f001 fa86 	bl	80027c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012bc:	2038      	movs	r0, #56	; 0x38
 80012be:	f001 fa9f 	bl	8002800 <HAL_NVIC_EnableIRQ>

}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40023800 	.word	0x40023800

080012d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4a07      	ldr	r2, [pc, #28]	; (80012fc <vApplicationGetIdleTaskMemory+0x2c>)
 80012e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	4a06      	ldr	r2, [pc, #24]	; (8001300 <vApplicationGetIdleTaskMemory+0x30>)
 80012e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2280      	movs	r2, #128	; 0x80
 80012ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80012ee:	bf00      	nop
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	200002b8 	.word	0x200002b8
 8001300:	20000358 	.word	0x20000358

08001304 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001304:	b5b0      	push	{r4, r5, r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800130a:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <MX_FREERTOS_Init+0x30>)
 800130c:	1d3c      	adds	r4, r7, #4
 800130e:	461d      	mov	r5, r3
 8001310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001314:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001318:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2100      	movs	r1, #0
 8001320:	4618      	mov	r0, r3
 8001322:	f007 fc01 	bl	8008b28 <osThreadCreate>
 8001326:	4603      	mov	r3, r0
 8001328:	4a03      	ldr	r2, [pc, #12]	; (8001338 <MX_FREERTOS_Init+0x34>)
 800132a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800132c:	bf00      	nop
 800132e:	3720      	adds	r7, #32
 8001330:	46bd      	mov	sp, r7
 8001332:	bdb0      	pop	{r4, r5, r7, pc}
 8001334:	0800e114 	.word	0x0800e114
 8001338:	200002b4 	.word	0x200002b4

0800133c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001344:	2001      	movs	r0, #1
 8001346:	f007 fc3b 	bl	8008bc0 <osDelay>
 800134a:	e7fb      	b.n	8001344 <StartDefaultTask+0x8>

0800134c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	4b26      	ldr	r3, [pc, #152]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	4a25      	ldr	r2, [pc, #148]	; (8001400 <MX_GPIO_Init+0xb4>)
 800136c:	f043 0304 	orr.w	r3, r3, #4
 8001370:	6313      	str	r3, [r2, #48]	; 0x30
 8001372:	4b23      	ldr	r3, [pc, #140]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	4a1e      	ldr	r2, [pc, #120]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6313      	str	r3, [r2, #48]	; 0x30
 800138e:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <MX_GPIO_Init+0xb4>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a17      	ldr	r2, [pc, #92]	; (8001400 <MX_GPIO_Init+0xb4>)
 80013a4:	f043 0302 	orr.w	r3, r3, #2
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <MX_GPIO_Init+0xb4>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013bc:	4811      	ldr	r0, [pc, #68]	; (8001404 <MX_GPIO_Init+0xb8>)
 80013be:	f001 feab 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 80013c2:	2304      	movs	r3, #4
 80013c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	4619      	mov	r1, r3
 80013d4:	480b      	ldr	r0, [pc, #44]	; (8001404 <MX_GPIO_Init+0xb8>)
 80013d6:	f001 fd0b 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80013da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	4619      	mov	r1, r3
 80013f2:	4804      	ldr	r0, [pc, #16]	; (8001404 <MX_GPIO_Init+0xb8>)
 80013f4:	f001 fcfc 	bl	8002df0 <HAL_GPIO_Init>

}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40023800 	.word	0x40023800
 8001404:	40020400 	.word	0x40020400

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140e:	f000 fe6f 	bl	80020f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001412:	f000 f845 	bl	80014a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001416:	f7ff ff99 	bl	800134c <MX_GPIO_Init>
  MX_DMA_Init();
 800141a:	f7ff ff39 	bl	8001290 <MX_DMA_Init>
  MX_ADC1_Init();
 800141e:	f7ff fd61 	bl	8000ee4 <MX_ADC1_Init>
  MX_USART1_Init();
 8001422:	f000 fdc7 	bl	8001fb4 <MX_USART1_Init>
  MX_TIM12_Init();
 8001426:	f000 fc45 	bl	8001cb4 <MX_TIM12_Init>
  // MX_CAN1_Init();
  MX_TIM3_Init();
 800142a:	f000 fb43 	bl	8001ab4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800142e:	f000 fbc1 	bl	8001bb4 <MX_TIM4_Init>
  MX_FATFS_Init();
 8001432:	f004 fb45 	bl	8005ac0 <MX_FATFS_Init>
  MX_SPI1_Init();
 8001436:	f000 f901 	bl	800163c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); 		// Start input capture
 800143a:	2100      	movs	r1, #0
 800143c:	4814      	ldr	r0, [pc, #80]	; (8001490 <main+0x88>)
 800143e:	f003 f965 	bl	800470c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1); 		// Start input capture
 8001442:	2100      	movs	r1, #0
 8001444:	4813      	ldr	r0, [pc, #76]	; (8001494 <main+0x8c>)
 8001446:	f003 f961 	bl	800470c <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_1); 		// Start input capture
 800144a:	2100      	movs	r1, #0
 800144c:	4812      	ldr	r0, [pc, #72]	; (8001498 <main+0x90>)
 800144e:	f003 f95d 	bl	800470c <HAL_TIM_IC_Start_IT>
  // Init_SD_Card();

  sd_mount();
 8001452:	f000 f89d 	bl	8001590 <sd_mount>

  sd_open_log_file();
 8001456:	f000 f8a9 	bl	80015ac <sd_open_log_file>

  for(int i = 0; i < 10; i++) {
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	e00d      	b.n	800147c <main+0x74>

      #define BUF_LEN 10
	  char buff[BUF_LEN];

	  snprintf(buff, BUF_LEN, "OwenZ: %d\n", i);
 8001460:	4638      	mov	r0, r7
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	4a0d      	ldr	r2, [pc, #52]	; (800149c <main+0x94>)
 8001466:	210a      	movs	r1, #10
 8001468:	f00a fc78 	bl	800bd5c <sniprintf>

	  sd_log_to_file(buff, BUF_LEN);
 800146c:	463b      	mov	r3, r7
 800146e:	210a      	movs	r1, #10
 8001470:	4618      	mov	r0, r3
 8001472:	f000 f8b1 	bl	80015d8 <sd_log_to_file>
  for(int i = 0; i < 10; i++) {
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	3301      	adds	r3, #1
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2b09      	cmp	r3, #9
 8001480:	ddee      	ble.n	8001460 <main+0x58>
  }


  sd_eject();
 8001482:	f000 f8bf 	bl	8001604 <sd_eject>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001486:	f7ff ff3d 	bl	8001304 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800148a:	f007 fb46 	bl	8008b1a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800148e:	e7fe      	b.n	800148e <main+0x86>
 8001490:	20000a6c 	.word	0x20000a6c
 8001494:	20000ab4 	.word	0x20000ab4
 8001498:	20000afc 	.word	0x20000afc
 800149c:	0800e130 	.word	0x0800e130

080014a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b094      	sub	sp, #80	; 0x50
 80014a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a6:	f107 031c 	add.w	r3, r7, #28
 80014aa:	2234      	movs	r2, #52	; 0x34
 80014ac:	2100      	movs	r1, #0
 80014ae:	4618      	mov	r0, r3
 80014b0:	f00a fccb 	bl	800be4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b4:	f107 0308 	add.w	r3, r7, #8
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	4b23      	ldr	r3, [pc, #140]	; (8001558 <SystemClock_Config+0xb8>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014cc:	4a22      	ldr	r2, [pc, #136]	; (8001558 <SystemClock_Config+0xb8>)
 80014ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d2:	6413      	str	r3, [r2, #64]	; 0x40
 80014d4:	4b20      	ldr	r3, [pc, #128]	; (8001558 <SystemClock_Config+0xb8>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014e0:	2300      	movs	r3, #0
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4b1d      	ldr	r3, [pc, #116]	; (800155c <SystemClock_Config+0xbc>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014ec:	4a1b      	ldr	r2, [pc, #108]	; (800155c <SystemClock_Config+0xbc>)
 80014ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f2:	6013      	str	r3, [r2, #0]
 80014f4:	4b19      	ldr	r3, [pc, #100]	; (800155c <SystemClock_Config+0xbc>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014fc:	603b      	str	r3, [r7, #0]
 80014fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001500:	2302      	movs	r3, #2
 8001502:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001504:	2301      	movs	r3, #1
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001508:	2310      	movs	r3, #16
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800150c:	2300      	movs	r3, #0
 800150e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001510:	f107 031c 	add.w	r3, r7, #28
 8001514:	4618      	mov	r0, r3
 8001516:	f002 f90f 	bl	8003738 <HAL_RCC_OscConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001520:	f000 f830 	bl	8001584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001524:	230f      	movs	r3, #15
 8001526:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152c:	2300      	movs	r3, #0
 800152e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001534:	2300      	movs	r3, #0
 8001536:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001538:	f107 0308 	add.w	r3, r7, #8
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f001 fe04 	bl	800314c <HAL_RCC_ClockConfig>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800154a:	f000 f81b 	bl	8001584 <Error_Handler>
  }
}
 800154e:	bf00      	nop
 8001550:	3750      	adds	r7, #80	; 0x50
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40023800 	.word	0x40023800
 800155c:	40007000 	.word	0x40007000

08001560 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a04      	ldr	r2, [pc, #16]	; (8001580 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d101      	bne.n	8001576 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001572:	f000 fddf 	bl	8002134 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40014400 	.word	0x40014400

08001584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001588:	b672      	cpsid	i
}
 800158a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800158c:	e7fe      	b.n	800158c <Error_Handler+0x8>
	...

08001590 <sd_mount>:
#define LOG_FILE "LOG.txt"

FATFS FatFs; 	//Fatfs handle
FIL logFile; 	//File handle

FRESULT sd_mount(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	return f_mount(&FatFs, "", 1);
 8001594:	2201      	movs	r2, #1
 8001596:	4903      	ldr	r1, [pc, #12]	; (80015a4 <sd_mount+0x14>)
 8001598:	4803      	ldr	r0, [pc, #12]	; (80015a8 <sd_mount+0x18>)
 800159a:	f006 fd67 	bl	800806c <f_mount>
 800159e:	4603      	mov	r3, r0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	0800e13c 	.word	0x0800e13c
 80015a8:	20000558 	.word	0x20000558

080015ac <sd_open_log_file>:

FRESULT sd_open_log_file(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
	FRESULT fres = FR_NOT_READY;
 80015b2:	2303      	movs	r3, #3
 80015b4:	71fb      	strb	r3, [r7, #7]
	fres = f_open(&logFile, LOG_FILE, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 80015b6:	221a      	movs	r2, #26
 80015b8:	4905      	ldr	r1, [pc, #20]	; (80015d0 <sd_open_log_file+0x24>)
 80015ba:	4806      	ldr	r0, [pc, #24]	; (80015d4 <sd_open_log_file+0x28>)
 80015bc:	f006 fdba 	bl	8008134 <f_open>
 80015c0:	4603      	mov	r3, r0
 80015c2:	71fb      	strb	r3, [r7, #7]
	return fres;
 80015c4:	79fb      	ldrb	r3, [r7, #7]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	0800e140 	.word	0x0800e140
 80015d4:	2000078c 	.word	0x2000078c

080015d8 <sd_log_to_file>:

FRESULT sd_log_to_file(char *buff, UINT n) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
	UINT bytesWritten;
	FRESULT fres = f_write(&logFile, buff, n, &bytesWritten);
 80015e2:	f107 0308 	add.w	r3, r7, #8
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	6879      	ldr	r1, [r7, #4]
 80015ea:	4805      	ldr	r0, [pc, #20]	; (8001600 <sd_log_to_file+0x28>)
 80015ec:	f006 ff67 	bl	80084be <f_write>
 80015f0:	4603      	mov	r3, r0
 80015f2:	73fb      	strb	r3, [r7, #15]
	return fres;
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	2000078c 	.word	0x2000078c

08001604 <sd_eject>:

FRESULT sd_eject(void) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
	FRESULT fres = f_close(&logFile);
 800160a:	480a      	ldr	r0, [pc, #40]	; (8001634 <sd_eject+0x30>)
 800160c:	f007 f984 	bl	8008918 <f_close>
 8001610:	4603      	mov	r3, r0
 8001612:	71fb      	strb	r3, [r7, #7]

	if(fres == FR_OK) {
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d106      	bne.n	8001628 <sd_eject+0x24>
		fres = f_mount(NULL, "", 0); // unmount fat fs
 800161a:	2200      	movs	r2, #0
 800161c:	4906      	ldr	r1, [pc, #24]	; (8001638 <sd_eject+0x34>)
 800161e:	2000      	movs	r0, #0
 8001620:	f006 fd24 	bl	800806c <f_mount>
 8001624:	4603      	mov	r3, r0
 8001626:	71fb      	strb	r3, [r7, #7]
	}

	return fres;
 8001628:	79fb      	ldrb	r3, [r7, #7]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	2000078c 	.word	0x2000078c
 8001638:	0800e13c 	.word	0x0800e13c

0800163c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001640:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001642:	4a18      	ldr	r2, [pc, #96]	; (80016a4 <MX_SPI1_Init+0x68>)
 8001644:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001648:	f44f 7282 	mov.w	r2, #260	; 0x104
 800164c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001656:	2200      	movs	r2, #0
 8001658:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_SPI1_Init+0x64>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800166c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800166e:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001670:	2230      	movs	r2, #48	; 0x30
 8001672:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001674:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_SPI1_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_SPI1_Init+0x64>)
 8001688:	220a      	movs	r2, #10
 800168a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	; (80016a0 <MX_SPI1_Init+0x64>)
 800168e:	f002 faf1 	bl	8003c74 <HAL_SPI_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001698:	f7ff ff74 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	200009bc 	.word	0x200009bc
 80016a4:	40013000 	.word	0x40013000

080016a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	; 0x28
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a19      	ldr	r2, [pc, #100]	; (800172c <HAL_SPI_MspInit+0x84>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d12b      	bne.n	8001722 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	4b18      	ldr	r3, [pc, #96]	; (8001730 <HAL_SPI_MspInit+0x88>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	4a17      	ldr	r2, [pc, #92]	; (8001730 <HAL_SPI_MspInit+0x88>)
 80016d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016d8:	6453      	str	r3, [r2, #68]	; 0x44
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <HAL_SPI_MspInit+0x88>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <HAL_SPI_MspInit+0x88>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	4a10      	ldr	r2, [pc, #64]	; (8001730 <HAL_SPI_MspInit+0x88>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	6313      	str	r3, [r2, #48]	; 0x30
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <HAL_SPI_MspInit+0x88>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001702:	2338      	movs	r3, #56	; 0x38
 8001704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001712:	2305      	movs	r3, #5
 8001714:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001716:	f107 0314 	add.w	r3, r7, #20
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <HAL_SPI_MspInit+0x8c>)
 800171e:	f001 fb67 	bl	8002df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001722:	bf00      	nop
 8001724:	3728      	adds	r7, #40	; 0x28
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40013000 	.word	0x40013000
 8001730:	40023800 	.word	0x40023800
 8001734:	40020400 	.word	0x40020400

08001738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_MspInit+0x54>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001746:	4a11      	ldr	r2, [pc, #68]	; (800178c <HAL_MspInit+0x54>)
 8001748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800174c:	6453      	str	r3, [r2, #68]	; 0x44
 800174e:	4b0f      	ldr	r3, [pc, #60]	; (800178c <HAL_MspInit+0x54>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_MspInit+0x54>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <HAL_MspInit+0x54>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001768:	6413      	str	r3, [r2, #64]	; 0x40
 800176a:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_MspInit+0x54>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001776:	2200      	movs	r2, #0
 8001778:	210f      	movs	r1, #15
 800177a:	f06f 0001 	mvn.w	r0, #1
 800177e:	f001 f823 	bl	80027c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800

08001790 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08c      	sub	sp, #48	; 0x30
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001798:	2300      	movs	r3, #0
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	4b2e      	ldr	r3, [pc, #184]	; (8001860 <HAL_InitTick+0xd0>)
 80017a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a8:	4a2d      	ldr	r2, [pc, #180]	; (8001860 <HAL_InitTick+0xd0>)
 80017aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ae:	6453      	str	r3, [r2, #68]	; 0x44
 80017b0:	4b2b      	ldr	r3, [pc, #172]	; (8001860 <HAL_InitTick+0xd0>)
 80017b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b8:	60bb      	str	r3, [r7, #8]
 80017ba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017bc:	f107 020c 	add.w	r2, r7, #12
 80017c0:	f107 0310 	add.w	r3, r7, #16
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f001 fdda 	bl	8003380 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80017cc:	f001 fdc4 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 80017d0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017d4:	4a23      	ldr	r2, [pc, #140]	; (8001864 <HAL_InitTick+0xd4>)
 80017d6:	fba2 2303 	umull	r2, r3, r2, r3
 80017da:	0c9b      	lsrs	r3, r3, #18
 80017dc:	3b01      	subs	r3, #1
 80017de:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 80017e0:	4b21      	ldr	r3, [pc, #132]	; (8001868 <HAL_InitTick+0xd8>)
 80017e2:	4a22      	ldr	r2, [pc, #136]	; (800186c <HAL_InitTick+0xdc>)
 80017e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 80017e6:	4b20      	ldr	r3, [pc, #128]	; (8001868 <HAL_InitTick+0xd8>)
 80017e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017ec:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 80017ee:	4a1e      	ldr	r2, [pc, #120]	; (8001868 <HAL_InitTick+0xd8>)
 80017f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f2:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 80017f4:	4b1c      	ldr	r3, [pc, #112]	; (8001868 <HAL_InitTick+0xd8>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fa:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <HAL_InitTick+0xd8>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001800:	4b19      	ldr	r3, [pc, #100]	; (8001868 <HAL_InitTick+0xd8>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8001806:	4818      	ldr	r0, [pc, #96]	; (8001868 <HAL_InitTick+0xd8>)
 8001808:	f002 fe66 	bl	80044d8 <HAL_TIM_Base_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001812:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001816:	2b00      	cmp	r3, #0
 8001818:	d11b      	bne.n	8001852 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 800181a:	4813      	ldr	r0, [pc, #76]	; (8001868 <HAL_InitTick+0xd8>)
 800181c:	f002 feb6 	bl	800458c <HAL_TIM_Base_Start_IT>
 8001820:	4603      	mov	r3, r0
 8001822:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001826:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800182a:	2b00      	cmp	r3, #0
 800182c:	d111      	bne.n	8001852 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800182e:	2019      	movs	r0, #25
 8001830:	f000 ffe6 	bl	8002800 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b0f      	cmp	r3, #15
 8001838:	d808      	bhi.n	800184c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800183a:	2200      	movs	r2, #0
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	2019      	movs	r0, #25
 8001840:	f000 ffc2 	bl	80027c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <HAL_InitTick+0xe0>)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	e002      	b.n	8001852 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001852:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001856:	4618      	mov	r0, r3
 8001858:	3730      	adds	r7, #48	; 0x30
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40023800 	.word	0x40023800
 8001864:	431bde83 	.word	0x431bde83
 8001868:	20000a14 	.word	0x20000a14
 800186c:	40014400 	.word	0x40014400
 8001870:	20000004 	.word	0x20000004

08001874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001878:	e7fe      	b.n	8001878 <NMI_Handler+0x4>

0800187a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800187e:	e7fe      	b.n	800187e <HardFault_Handler+0x4>

08001880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001884:	e7fe      	b.n	8001884 <MemManage_Handler+0x4>

08001886 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800188a:	e7fe      	b.n	800188a <BusFault_Handler+0x4>

0800188c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001890:	e7fe      	b.n	8001890 <UsageFault_Handler+0x4>

08001892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80018a6:	f003 f859 	bl	800495c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000a14 	.word	0x20000a14

080018b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018b8:	4802      	ldr	r0, [pc, #8]	; (80018c4 <TIM3_IRQHandler+0x10>)
 80018ba:	f003 f84f 	bl	800495c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000a6c 	.word	0x20000a6c

080018c8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80018cc:	4802      	ldr	r0, [pc, #8]	; (80018d8 <TIM4_IRQHandler+0x10>)
 80018ce:	f003 f845 	bl	800495c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20000ab4 	.word	0x20000ab4

080018dc <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80018e0:	4802      	ldr	r0, [pc, #8]	; (80018ec <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80018e2:	f003 f83b 	bl	800495c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20000afc 	.word	0x20000afc

080018f0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018f4:	4802      	ldr	r0, [pc, #8]	; (8001900 <DMA2_Stream0_IRQHandler+0x10>)
 80018f6:	f001 f83f 	bl	8002978 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000254 	.word	0x20000254

08001904 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
	return 1;
 8001908:	2301      	movs	r3, #1
}
 800190a:	4618      	mov	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_kill>:

int _kill(int pid, int sig)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800191e:	f00a fb3d 	bl	800bf9c <__errno>
 8001922:	4603      	mov	r3, r0
 8001924:	2216      	movs	r2, #22
 8001926:	601a      	str	r2, [r3, #0]
	return -1;
 8001928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800192c:	4618      	mov	r0, r3
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_exit>:

void _exit (int status)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800193c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff ffe7 	bl	8001914 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001946:	e7fe      	b.n	8001946 <_exit+0x12>

08001948 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	e00a      	b.n	8001970 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800195a:	f3af 8000 	nop.w
 800195e:	4601      	mov	r1, r0
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	60ba      	str	r2, [r7, #8]
 8001966:	b2ca      	uxtb	r2, r1
 8001968:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	3301      	adds	r3, #1
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	697a      	ldr	r2, [r7, #20]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	429a      	cmp	r2, r3
 8001976:	dbf0      	blt.n	800195a <_read+0x12>
	}

return len;
 8001978:	687b      	ldr	r3, [r7, #4]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3718      	adds	r7, #24
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	e009      	b.n	80019a8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	60ba      	str	r2, [r7, #8]
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf1      	blt.n	8001994 <_write+0x12>
	}
	return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_close>:

int _close(int file)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
	return -1;
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019e2:	605a      	str	r2, [r3, #4]
	return 0;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <_isatty>:

int _isatty(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
	return 1;
 80019fa:	2301      	movs	r3, #1
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
	return 0;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
	...

08001a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a2c:	4a14      	ldr	r2, [pc, #80]	; (8001a80 <_sbrk+0x5c>)
 8001a2e:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <_sbrk+0x60>)
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a38:	4b13      	ldr	r3, [pc, #76]	; (8001a88 <_sbrk+0x64>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d102      	bne.n	8001a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a40:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <_sbrk+0x64>)
 8001a42:	4a12      	ldr	r2, [pc, #72]	; (8001a8c <_sbrk+0x68>)
 8001a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a46:	4b10      	ldr	r3, [pc, #64]	; (8001a88 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d207      	bcs.n	8001a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a54:	f00a faa2 	bl	800bf9c <__errno>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a62:	e009      	b.n	8001a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a64:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <_sbrk+0x64>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a6a:	4b07      	ldr	r3, [pc, #28]	; (8001a88 <_sbrk+0x64>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4413      	add	r3, r2
 8001a72:	4a05      	ldr	r2, [pc, #20]	; (8001a88 <_sbrk+0x64>)
 8001a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a76:	68fb      	ldr	r3, [r7, #12]
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20020000 	.word	0x20020000
 8001a84:	00000400 	.word	0x00000400
 8001a88:	20000a5c 	.word	0x20000a5c
 8001a8c:	20004ab8 	.word	0x20004ab8

08001a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a94:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <SystemInit+0x20>)
 8001a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a9a:	4a05      	ldr	r2, [pc, #20]	; (8001ab0 <SystemInit+0x20>)
 8001a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	e000ed00 	.word	0xe000ed00

08001ab4 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim12;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08c      	sub	sp, #48	; 0x30
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001aba:	f107 031c 	add.w	r3, r7, #28
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	60da      	str	r2, [r3, #12]
 8001ac8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ae0:	4b32      	ldr	r3, [pc, #200]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001ae2:	4a33      	ldr	r2, [pc, #204]	; (8001bb0 <MX_TIM3_Init+0xfc>)
 8001ae4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ae6:	4b31      	ldr	r3, [pc, #196]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aec:	4b2f      	ldr	r3, [pc, #188]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001af2:	4b2e      	ldr	r3, [pc, #184]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001af4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001af8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001afa:	4b2c      	ldr	r3, [pc, #176]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b00:	4b2a      	ldr	r3, [pc, #168]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001b06:	4829      	ldr	r0, [pc, #164]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001b08:	f002 fdb0 	bl	800466c <HAL_TIM_IC_Init>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001b12:	f7ff fd37 	bl	8001584 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001b16:	2304      	movs	r3, #4
 8001b18:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001b1a:	2350      	movs	r3, #80	; 0x50
 8001b1c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001b2a:	f107 031c 	add.w	r3, r7, #28
 8001b2e:	4619      	mov	r1, r3
 8001b30:	481e      	ldr	r0, [pc, #120]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001b32:	f003 f8b7 	bl	8004ca4 <HAL_TIM_SlaveConfigSynchro>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b3c:	f7ff fd22 	bl	8001584 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b44:	2301      	movs	r3, #1
 8001b46:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	2200      	movs	r2, #0
 8001b56:	4619      	mov	r1, r3
 8001b58:	4814      	ldr	r0, [pc, #80]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001b5a:	f003 f807 	bl	8004b6c <HAL_TIM_IC_ConfigChannel>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001b64:	f7ff fd0e 	bl	8001584 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	2204      	movs	r2, #4
 8001b76:	4619      	mov	r1, r3
 8001b78:	480c      	ldr	r0, [pc, #48]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001b7a:	f002 fff7 	bl	8004b6c <HAL_TIM_IC_ConfigChannel>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8001b84:	f7ff fcfe 	bl	8001584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b90:	1d3b      	adds	r3, r7, #4
 8001b92:	4619      	mov	r1, r3
 8001b94:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_TIM3_Init+0xf8>)
 8001b96:	f003 fc29 	bl	80053ec <HAL_TIMEx_MasterConfigSynchronization>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8001ba0:	f7ff fcf0 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	3730      	adds	r7, #48	; 0x30
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	20000a6c 	.word	0x20000a6c
 8001bb0:	40000400 	.word	0x40000400

08001bb4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08c      	sub	sp, #48	; 0x30
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001bba:	f107 031c 	add.w	r3, r7, #28
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
 8001bc8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bca:	f107 030c 	add.w	r3, r7, #12
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001be0:	4b32      	ldr	r3, [pc, #200]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001be2:	4a33      	ldr	r2, [pc, #204]	; (8001cb0 <MX_TIM4_Init+0xfc>)
 8001be4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001be6:	4b31      	ldr	r3, [pc, #196]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bec:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001bf2:	4b2e      	ldr	r3, [pc, #184]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001bf4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bf8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bfa:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c00:	4b2a      	ldr	r3, [pc, #168]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001c06:	4829      	ldr	r0, [pc, #164]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001c08:	f002 fd30 	bl	800466c <HAL_TIM_IC_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001c12:	f7ff fcb7 	bl	8001584 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001c16:	2304      	movs	r3, #4
 8001c18:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001c1a:	2350      	movs	r3, #80	; 0x50
 8001c1c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001c2a:	f107 031c 	add.w	r3, r7, #28
 8001c2e:	4619      	mov	r1, r3
 8001c30:	481e      	ldr	r0, [pc, #120]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001c32:	f003 f837 	bl	8004ca4 <HAL_TIM_SlaveConfigSynchro>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001c3c:	f7ff fca2 	bl	8001584 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c44:	2301      	movs	r3, #1
 8001c46:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c50:	f107 030c 	add.w	r3, r7, #12
 8001c54:	2200      	movs	r2, #0
 8001c56:	4619      	mov	r1, r3
 8001c58:	4814      	ldr	r0, [pc, #80]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001c5a:	f002 ff87 	bl	8004b6c <HAL_TIM_IC_ConfigChannel>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001c64:	f7ff fc8e 	bl	8001584 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2204      	movs	r2, #4
 8001c76:	4619      	mov	r1, r3
 8001c78:	480c      	ldr	r0, [pc, #48]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001c7a:	f002 ff77 	bl	8004b6c <HAL_TIM_IC_ConfigChannel>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001c84:	f7ff fc7e 	bl	8001584 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	4619      	mov	r1, r3
 8001c94:	4805      	ldr	r0, [pc, #20]	; (8001cac <MX_TIM4_Init+0xf8>)
 8001c96:	f003 fba9 	bl	80053ec <HAL_TIMEx_MasterConfigSynchronization>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8001ca0:	f7ff fc70 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	3730      	adds	r7, #48	; 0x30
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000ab4 	.word	0x20000ab4
 8001cb0:	40000800 	.word	0x40000800

08001cb4 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08a      	sub	sp, #40	; 0x28
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
 8001cc6:	60da      	str	r2, [r3, #12]
 8001cc8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cca:	1d3b      	adds	r3, r7, #4
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001cd6:	4b2b      	ldr	r3, [pc, #172]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001cd8:	4a2b      	ldr	r2, [pc, #172]	; (8001d88 <MX_TIM12_Init+0xd4>)
 8001cda:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001cdc:	4b29      	ldr	r3, [pc, #164]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce2:	4b28      	ldr	r3, [pc, #160]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001cea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cee:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf0:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf6:	4b23      	ldr	r3, [pc, #140]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8001cfc:	4821      	ldr	r0, [pc, #132]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001cfe:	f002 fcb5 	bl	800466c <HAL_TIM_IC_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM12_Init+0x58>
  {
    Error_Handler();
 8001d08:	f7ff fc3c 	bl	8001584 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001d10:	2350      	movs	r3, #80	; 0x50
 8001d12:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d14:	2300      	movs	r3, #0
 8001d16:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim12, &sSlaveConfig) != HAL_OK)
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	4817      	ldr	r0, [pc, #92]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001d28:	f002 ffbc 	bl	8004ca4 <HAL_TIM_SlaveConfigSynchro>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8001d32:	f7ff fc27 	bl	8001584 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d36:	2300      	movs	r3, #0
 8001d38:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001d42:	2300      	movs	r3, #0
 8001d44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2200      	movs	r2, #0
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	480d      	ldr	r0, [pc, #52]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001d4e:	f002 ff0d 	bl	8004b6c <HAL_TIM_IC_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8001d58:	f7ff fc14 	bl	8001584 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001d60:	2302      	movs	r3, #2
 8001d62:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	2204      	movs	r2, #4
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4806      	ldr	r0, [pc, #24]	; (8001d84 <MX_TIM12_Init+0xd0>)
 8001d6c:	f002 fefe 	bl	8004b6c <HAL_TIM_IC_ConfigChannel>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM12_Init+0xc6>
  {
    Error_Handler();
 8001d76:	f7ff fc05 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	; 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000afc 	.word	0x20000afc
 8001d88:	40001800 	.word	0x40001800

08001d8c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08e      	sub	sp, #56	; 0x38
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a57      	ldr	r2, [pc, #348]	; (8001f08 <HAL_TIM_IC_MspInit+0x17c>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d134      	bne.n	8001e18 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
 8001db2:	4b56      	ldr	r3, [pc, #344]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a55      	ldr	r2, [pc, #340]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001db8:	f043 0302 	orr.w	r3, r3, #2
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b53      	ldr	r3, [pc, #332]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	623b      	str	r3, [r7, #32]
 8001dc8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	4b4f      	ldr	r3, [pc, #316]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a4e      	ldr	r2, [pc, #312]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001dd4:	f043 0304 	orr.w	r3, r3, #4
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b4c      	ldr	r3, [pc, #304]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0304 	and.w	r3, r3, #4
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001de6:	2340      	movs	r3, #64	; 0x40
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001df6:	2302      	movs	r3, #2
 8001df8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4843      	ldr	r0, [pc, #268]	; (8001f10 <HAL_TIM_IC_MspInit+0x184>)
 8001e02:	f000 fff5 	bl	8002df0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2105      	movs	r1, #5
 8001e0a:	201d      	movs	r0, #29
 8001e0c:	f000 fcdc 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e10:	201d      	movs	r0, #29
 8001e12:	f000 fcf5 	bl	8002800 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001e16:	e073      	b.n	8001f00 <HAL_TIM_IC_MspInit+0x174>
  else if(tim_icHandle->Instance==TIM4)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a3d      	ldr	r2, [pc, #244]	; (8001f14 <HAL_TIM_IC_MspInit+0x188>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d134      	bne.n	8001e8c <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	4b39      	ldr	r3, [pc, #228]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	4a38      	ldr	r2, [pc, #224]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	6413      	str	r3, [r2, #64]	; 0x40
 8001e32:	4b36      	ldr	r3, [pc, #216]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	61bb      	str	r3, [r7, #24]
 8001e3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	617b      	str	r3, [r7, #20]
 8001e42:	4b32      	ldr	r3, [pc, #200]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	4a31      	ldr	r2, [pc, #196]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e48:	f043 0302 	orr.w	r3, r3, #2
 8001e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4e:	4b2f      	ldr	r3, [pc, #188]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e5a:	2340      	movs	r3, #64	; 0x40
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e66:	2300      	movs	r3, #0
 8001e68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e72:	4619      	mov	r1, r3
 8001e74:	4828      	ldr	r0, [pc, #160]	; (8001f18 <HAL_TIM_IC_MspInit+0x18c>)
 8001e76:	f000 ffbb 	bl	8002df0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2105      	movs	r1, #5
 8001e7e:	201e      	movs	r0, #30
 8001e80:	f000 fca2 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e84:	201e      	movs	r0, #30
 8001e86:	f000 fcbb 	bl	8002800 <HAL_NVIC_EnableIRQ>
}
 8001e8a:	e039      	b.n	8001f00 <HAL_TIM_IC_MspInit+0x174>
  else if(tim_icHandle->Instance==TIM12)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a22      	ldr	r2, [pc, #136]	; (8001f1c <HAL_TIM_IC_MspInit+0x190>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d134      	bne.n	8001f00 <HAL_TIM_IC_MspInit+0x174>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	4a1b      	ldr	r2, [pc, #108]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea6:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a14      	ldr	r2, [pc, #80]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001ebc:	f043 0302 	orr.w	r3, r3, #2
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b12      	ldr	r3, [pc, #72]	; (8001f0c <HAL_TIM_IC_MspInit+0x180>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ece:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2300      	movs	r3, #0
 8001ede:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001ee0:	2309      	movs	r3, #9
 8001ee2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee8:	4619      	mov	r1, r3
 8001eea:	480b      	ldr	r0, [pc, #44]	; (8001f18 <HAL_TIM_IC_MspInit+0x18c>)
 8001eec:	f000 ff80 	bl	8002df0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2105      	movs	r1, #5
 8001ef4:	202b      	movs	r0, #43	; 0x2b
 8001ef6:	f000 fc67 	bl	80027c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001efa:	202b      	movs	r0, #43	; 0x2b
 8001efc:	f000 fc80 	bl	8002800 <HAL_NVIC_EnableIRQ>
}
 8001f00:	bf00      	nop
 8001f02:	3738      	adds	r7, #56	; 0x38
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40000400 	.word	0x40000400
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020800 	.word	0x40020800
 8001f14:	40000800 	.word	0x40000800
 8001f18:	40020400 	.word	0x40020400
 8001f1c:	40001800 	.word	0x40001800

08001f20 <HAL_TIM_IC_CaptureCallback>:
}

/* USER CODE BEGIN 1 */
// function called when timer interrupt occurs
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	uint32_t ICValue;

	// when interrupt is caused by timer 3
	if(htim->Instance == TIM3)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a1b      	ldr	r2, [pc, #108]	; (8001f9c <HAL_TIM_IC_CaptureCallback+0x7c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d10c      	bne.n	8001f4c <HAL_TIM_IC_CaptureCallback+0x2c>
	{

		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001f32:	2100      	movs	r1, #0
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f002 fef7 	bl	8004d28 <HAL_TIM_ReadCapturedValue>
 8001f3a:	60f8      	str	r0, [r7, #12]

		// check if timer is initialized
		if(ICValue != 0)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d004      	beq.n	8001f4c <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			wheel_FL_pulse_count++;	// increment pulse_count
 8001f42:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	3301      	adds	r3, #1
 8001f48:	4a15      	ldr	r2, [pc, #84]	; (8001fa0 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001f4a:	6013      	str	r3, [r2, #0]
		}
	}

	// when interrupt is caused by timer 4
	if(htim->Instance == TIM4)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a14      	ldr	r2, [pc, #80]	; (8001fa4 <HAL_TIM_IC_CaptureCallback+0x84>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d10c      	bne.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x50>
	{

		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001f56:	2100      	movs	r1, #0
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f002 fee5 	bl	8004d28 <HAL_TIM_ReadCapturedValue>
 8001f5e:	60f8      	str	r0, [r7, #12]

		// check if timer is initialized
		if(ICValue != 0)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d004      	beq.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			wheel_FR_pulse_count++;	// increment pulse_count
 8001f66:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	4a0e      	ldr	r2, [pc, #56]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001f6e:	6013      	str	r3, [r2, #0]
		}
	}

	// when interrupt is caused by timer 12
	if(htim->Instance == TIM12)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a0d      	ldr	r2, [pc, #52]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d10c      	bne.n	8001f94 <HAL_TIM_IC_CaptureCallback+0x74>
	{

		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f002 fed3 	bl	8004d28 <HAL_TIM_ReadCapturedValue>
 8001f82:	60f8      	str	r0, [r7, #12]

		// check if timer is initialized
		if(ICValue != 0)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d004      	beq.n	8001f94 <HAL_TIM_IC_CaptureCallback+0x74>
		{
			flowmeter_pulse_count++;	// increment pulse_count
 8001f8a:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001f92:	6013      	str	r3, [r2, #0]
		}
	}
}
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40000400 	.word	0x40000400
 8001fa0:	20000a64 	.word	0x20000a64
 8001fa4:	40000800 	.word	0x40000800
 8001fa8:	20000a68 	.word	0x20000a68
 8001fac:	40001800 	.word	0x40001800
 8001fb0:	20000a60 	.word	0x20000a60

08001fb4 <MX_USART1_Init>:

USART_HandleTypeDef husart1;

/* USART1 init function */
void MX_USART1_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8001fb8:	4b12      	ldr	r3, [pc, #72]	; (8002004 <MX_USART1_Init+0x50>)
 8001fba:	4a13      	ldr	r2, [pc, #76]	; (8002008 <MX_USART1_Init+0x54>)
 8001fbc:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8001fbe:	4b11      	ldr	r3, [pc, #68]	; (8002004 <MX_USART1_Init+0x50>)
 8001fc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fc4:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8001fc6:	4b0f      	ldr	r3, [pc, #60]	; (8002004 <MX_USART1_Init+0x50>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8001fcc:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <MX_USART1_Init+0x50>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <MX_USART1_Init+0x50>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8001fd8:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <MX_USART1_Init+0x50>)
 8001fda:	220c      	movs	r2, #12
 8001fdc:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8001fde:	4b09      	ldr	r3, [pc, #36]	; (8002004 <MX_USART1_Init+0x50>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8001fe4:	4b07      	ldr	r3, [pc, #28]	; (8002004 <MX_USART1_Init+0x50>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001fea:	4b06      	ldr	r3, [pc, #24]	; (8002004 <MX_USART1_Init+0x50>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8001ff0:	4804      	ldr	r0, [pc, #16]	; (8002004 <MX_USART1_Init+0x50>)
 8001ff2:	f003 fa8b 	bl	800550c <HAL_USART_Init>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 8001ffc:	f7ff fac2 	bl	8001584 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002000:	bf00      	nop
 8002002:	bd80      	pop	{r7, pc}
 8002004:	20000b44 	.word	0x20000b44
 8002008:	40011000 	.word	0x40011000

0800200c <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b08a      	sub	sp, #40	; 0x28
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]
 800201e:	609a      	str	r2, [r3, #8]
 8002020:	60da      	str	r2, [r3, #12]
 8002022:	611a      	str	r2, [r3, #16]
  if(usartHandle->Instance==USART1)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a19      	ldr	r2, [pc, #100]	; (8002090 <HAL_USART_MspInit+0x84>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d12c      	bne.n	8002088 <HAL_USART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
 8002032:	4b18      	ldr	r3, [pc, #96]	; (8002094 <HAL_USART_MspInit+0x88>)
 8002034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002036:	4a17      	ldr	r2, [pc, #92]	; (8002094 <HAL_USART_MspInit+0x88>)
 8002038:	f043 0310 	orr.w	r3, r3, #16
 800203c:	6453      	str	r3, [r2, #68]	; 0x44
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <HAL_USART_MspInit+0x88>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002042:	f003 0310 	and.w	r3, r3, #16
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	4b11      	ldr	r3, [pc, #68]	; (8002094 <HAL_USART_MspInit+0x88>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	4a10      	ldr	r2, [pc, #64]	; (8002094 <HAL_USART_MspInit+0x88>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6313      	str	r3, [r2, #48]	; 0x30
 800205a:	4b0e      	ldr	r3, [pc, #56]	; (8002094 <HAL_USART_MspInit+0x88>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002066:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800206a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002078:	2307      	movs	r3, #7
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	4805      	ldr	r0, [pc, #20]	; (8002098 <HAL_USART_MspInit+0x8c>)
 8002084:	f000 feb4 	bl	8002df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002088:	bf00      	nop
 800208a:	3728      	adds	r7, #40	; 0x28
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40011000 	.word	0x40011000
 8002094:	40023800 	.word	0x40023800
 8002098:	40020000 	.word	0x40020000

0800209c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800209c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020a0:	480d      	ldr	r0, [pc, #52]	; (80020d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020a2:	490e      	ldr	r1, [pc, #56]	; (80020dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020a4:	4a0e      	ldr	r2, [pc, #56]	; (80020e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a8:	e002      	b.n	80020b0 <LoopCopyDataInit>

080020aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ae:	3304      	adds	r3, #4

080020b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b4:	d3f9      	bcc.n	80020aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b6:	4a0b      	ldr	r2, [pc, #44]	; (80020e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020b8:	4c0b      	ldr	r4, [pc, #44]	; (80020e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020bc:	e001      	b.n	80020c2 <LoopFillZerobss>

080020be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c0:	3204      	adds	r2, #4

080020c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c4:	d3fb      	bcc.n	80020be <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020c6:	f7ff fce3 	bl	8001a90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020ca:	f009 ff6d 	bl	800bfa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020ce:	f7ff f99b 	bl	8001408 <main>
  bx  lr    
 80020d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020dc:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80020e0:	0800e5b4 	.word	0x0800e5b4
  ldr r2, =_sbss
 80020e4:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80020e8:	20004ab4 	.word	0x20004ab4

080020ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC_IRQHandler>
	...

080020f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <HAL_Init+0x40>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a0d      	ldr	r2, [pc, #52]	; (8002130 <HAL_Init+0x40>)
 80020fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002100:	4b0b      	ldr	r3, [pc, #44]	; (8002130 <HAL_Init+0x40>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a0a      	ldr	r2, [pc, #40]	; (8002130 <HAL_Init+0x40>)
 8002106:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800210a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800210c:	4b08      	ldr	r3, [pc, #32]	; (8002130 <HAL_Init+0x40>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <HAL_Init+0x40>)
 8002112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002116:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002118:	2003      	movs	r0, #3
 800211a:	f000 fb4a 	bl	80027b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800211e:	200f      	movs	r0, #15
 8002120:	f7ff fb36 	bl	8001790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002124:	f7ff fb08 	bl	8001738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40023c00 	.word	0x40023c00

08002134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <HAL_IncTick+0x20>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	461a      	mov	r2, r3
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_IncTick+0x24>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4413      	add	r3, r2
 8002144:	4a04      	ldr	r2, [pc, #16]	; (8002158 <HAL_IncTick+0x24>)
 8002146:	6013      	str	r3, [r2, #0]
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000008 	.word	0x20000008
 8002158:	20000b88 	.word	0x20000b88

0800215c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return uwTick;
 8002160:	4b03      	ldr	r3, [pc, #12]	; (8002170 <HAL_GetTick+0x14>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20000b88 	.word	0x20000b88

08002174 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e033      	b.n	80021f2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d109      	bne.n	80021a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7fe ffcc 	bl	8001130 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	f003 0310 	and.w	r3, r3, #16
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d118      	bne.n	80021e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021ba:	f023 0302 	bic.w	r3, r3, #2
 80021be:	f043 0202 	orr.w	r2, r3, #2
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f94a 	bl	8002460 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f023 0303 	bic.w	r3, r3, #3
 80021da:	f043 0201 	orr.w	r2, r3, #1
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	641a      	str	r2, [r3, #64]	; 0x40
 80021e2:	e001      	b.n	80021e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
	...

080021fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002206:	2300      	movs	r3, #0
 8002208:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x1c>
 8002214:	2302      	movs	r3, #2
 8002216:	e113      	b.n	8002440 <HAL_ADC_ConfigChannel+0x244>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b09      	cmp	r3, #9
 8002226:	d925      	bls.n	8002274 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	68d9      	ldr	r1, [r3, #12]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	b29b      	uxth	r3, r3
 8002234:	461a      	mov	r2, r3
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	3b1e      	subs	r3, #30
 800223e:	2207      	movs	r2, #7
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43da      	mvns	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	400a      	ands	r2, r1
 800224c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68d9      	ldr	r1, [r3, #12]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	b29b      	uxth	r3, r3
 800225e:	4618      	mov	r0, r3
 8002260:	4603      	mov	r3, r0
 8002262:	005b      	lsls	r3, r3, #1
 8002264:	4403      	add	r3, r0
 8002266:	3b1e      	subs	r3, #30
 8002268:	409a      	lsls	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	e022      	b.n	80022ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6919      	ldr	r1, [r3, #16]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	b29b      	uxth	r3, r3
 8002280:	461a      	mov	r2, r3
 8002282:	4613      	mov	r3, r2
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	4413      	add	r3, r2
 8002288:	2207      	movs	r2, #7
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43da      	mvns	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	400a      	ands	r2, r1
 8002296:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6919      	ldr	r1, [r3, #16]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	4618      	mov	r0, r3
 80022aa:	4603      	mov	r3, r0
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	4403      	add	r3, r0
 80022b0:	409a      	lsls	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b06      	cmp	r3, #6
 80022c0:	d824      	bhi.n	800230c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	3b05      	subs	r3, #5
 80022d4:	221f      	movs	r2, #31
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	400a      	ands	r2, r1
 80022e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	4618      	mov	r0, r3
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	3b05      	subs	r3, #5
 80022fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	635a      	str	r2, [r3, #52]	; 0x34
 800230a:	e04c      	b.n	80023a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b0c      	cmp	r3, #12
 8002312:	d824      	bhi.n	800235e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	3b23      	subs	r3, #35	; 0x23
 8002326:	221f      	movs	r2, #31
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43da      	mvns	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	400a      	ands	r2, r1
 8002334:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	b29b      	uxth	r3, r3
 8002342:	4618      	mov	r0, r3
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	3b23      	subs	r3, #35	; 0x23
 8002350:	fa00 f203 	lsl.w	r2, r0, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	631a      	str	r2, [r3, #48]	; 0x30
 800235c:	e023      	b.n	80023a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	3b41      	subs	r3, #65	; 0x41
 8002370:	221f      	movs	r2, #31
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43da      	mvns	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	400a      	ands	r2, r1
 800237e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	b29b      	uxth	r3, r3
 800238c:	4618      	mov	r0, r3
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	3b41      	subs	r3, #65	; 0x41
 800239a:	fa00 f203 	lsl.w	r2, r0, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023a6:	4b29      	ldr	r3, [pc, #164]	; (800244c <HAL_ADC_ConfigChannel+0x250>)
 80023a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a28      	ldr	r2, [pc, #160]	; (8002450 <HAL_ADC_ConfigChannel+0x254>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d10f      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x1d8>
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2b12      	cmp	r3, #18
 80023ba:	d10b      	bne.n	80023d4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a1d      	ldr	r2, [pc, #116]	; (8002450 <HAL_ADC_ConfigChannel+0x254>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d12b      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x23a>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a1c      	ldr	r2, [pc, #112]	; (8002454 <HAL_ADC_ConfigChannel+0x258>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d003      	beq.n	80023f0 <HAL_ADC_ConfigChannel+0x1f4>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b11      	cmp	r3, #17
 80023ee:	d122      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a11      	ldr	r2, [pc, #68]	; (8002454 <HAL_ADC_ConfigChannel+0x258>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d111      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002412:	4b11      	ldr	r3, [pc, #68]	; (8002458 <HAL_ADC_ConfigChannel+0x25c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a11      	ldr	r2, [pc, #68]	; (800245c <HAL_ADC_ConfigChannel+0x260>)
 8002418:	fba2 2303 	umull	r2, r3, r2, r3
 800241c:	0c9a      	lsrs	r2, r3, #18
 800241e:	4613      	mov	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	4413      	add	r3, r2
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002428:	e002      	b.n	8002430 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	3b01      	subs	r3, #1
 800242e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f9      	bne.n	800242a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	40012300 	.word	0x40012300
 8002450:	40012000 	.word	0x40012000
 8002454:	10000012 	.word	0x10000012
 8002458:	20000000 	.word	0x20000000
 800245c:	431bde83 	.word	0x431bde83

08002460 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002468:	4b79      	ldr	r3, [pc, #484]	; (8002650 <ADC_Init+0x1f0>)
 800246a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	431a      	orrs	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002494:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6859      	ldr	r1, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	021a      	lsls	r2, r3, #8
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80024b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6859      	ldr	r1, [r3, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6899      	ldr	r1, [r3, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f2:	4a58      	ldr	r2, [pc, #352]	; (8002654 <ADC_Init+0x1f4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d022      	beq.n	800253e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002506:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6899      	ldr	r1, [r3, #8]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002528:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6899      	ldr	r1, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	e00f      	b.n	800255e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800254c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800255c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 0202 	bic.w	r2, r2, #2
 800256c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6899      	ldr	r1, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7e1b      	ldrb	r3, [r3, #24]
 8002578:	005a      	lsls	r2, r3, #1
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	430a      	orrs	r2, r1
 8002580:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d01b      	beq.n	80025c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800259a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80025aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6859      	ldr	r1, [r3, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b6:	3b01      	subs	r3, #1
 80025b8:	035a      	lsls	r2, r3, #13
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	e007      	b.n	80025d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80025e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	3b01      	subs	r3, #1
 80025f0:	051a      	lsls	r2, r3, #20
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002608:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6899      	ldr	r1, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002616:	025a      	lsls	r2, r3, #9
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800262e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6899      	ldr	r1, [r3, #8]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	029a      	lsls	r2, r3, #10
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	609a      	str	r2, [r3, #8]
}
 8002644:	bf00      	nop
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	40012300 	.word	0x40012300
 8002654:	0f000001 	.word	0x0f000001

08002658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002668:	4b0c      	ldr	r3, [pc, #48]	; (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002674:	4013      	ands	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268a:	4a04      	ldr	r2, [pc, #16]	; (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	60d3      	str	r3, [r2, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a4:	4b04      	ldr	r3, [pc, #16]	; (80026b8 <__NVIC_GetPriorityGrouping+0x18>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	0a1b      	lsrs	r3, r3, #8
 80026aa:	f003 0307 	and.w	r3, r3, #7
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	db0b      	blt.n	80026e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f003 021f 	and.w	r2, r3, #31
 80026d4:	4907      	ldr	r1, [pc, #28]	; (80026f4 <__NVIC_EnableIRQ+0x38>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	2001      	movs	r0, #1
 80026de:	fa00 f202 	lsl.w	r2, r0, r2
 80026e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	; (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	; (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	; 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	; 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff ff4c 	bl	8002658 <__NVIC_SetPriorityGrouping>
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
 80027d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027da:	f7ff ff61 	bl	80026a0 <__NVIC_GetPriorityGrouping>
 80027de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	68b9      	ldr	r1, [r7, #8]
 80027e4:	6978      	ldr	r0, [r7, #20]
 80027e6:	f7ff ffb1 	bl	800274c <NVIC_EncodePriority>
 80027ea:	4602      	mov	r2, r0
 80027ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027f0:	4611      	mov	r1, r2
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ff80 	bl	80026f8 <__NVIC_SetPriority>
}
 80027f8:	bf00      	nop
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff ff54 	bl	80026bc <__NVIC_EnableIRQ>
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002828:	f7ff fc98 	bl	800215c <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e099      	b.n	800296c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0201 	bic.w	r2, r2, #1
 8002856:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002858:	e00f      	b.n	800287a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800285a:	f7ff fc7f 	bl	800215c <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b05      	cmp	r3, #5
 8002866:	d908      	bls.n	800287a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2220      	movs	r2, #32
 800286c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2203      	movs	r2, #3
 8002872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e078      	b.n	800296c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b00      	cmp	r3, #0
 8002886:	d1e8      	bne.n	800285a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	4b38      	ldr	r3, [pc, #224]	; (8002974 <HAL_DMA_Init+0x158>)
 8002894:	4013      	ands	r3, r2
 8002896:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	2b04      	cmp	r3, #4
 80028d2:	d107      	bne.n	80028e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028dc:	4313      	orrs	r3, r2
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f023 0307 	bic.w	r3, r3, #7
 80028fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	4313      	orrs	r3, r2
 8002904:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	2b04      	cmp	r3, #4
 800290c:	d117      	bne.n	800293e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	4313      	orrs	r3, r2
 8002916:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800291c:	2b00      	cmp	r3, #0
 800291e:	d00e      	beq.n	800293e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 f9e9 	bl	8002cf8 <DMA_CheckFifoParam>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d008      	beq.n	800293e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2240      	movs	r2, #64	; 0x40
 8002930:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800293a:	2301      	movs	r3, #1
 800293c:	e016      	b.n	800296c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f9a0 	bl	8002c8c <DMA_CalcBaseAndBitshift>
 800294c:	4603      	mov	r3, r0
 800294e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	223f      	movs	r2, #63	; 0x3f
 8002956:	409a      	lsls	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3718      	adds	r7, #24
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	f010803f 	.word	0xf010803f

08002978 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002980:	2300      	movs	r3, #0
 8002982:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002984:	4b8e      	ldr	r3, [pc, #568]	; (8002bc0 <HAL_DMA_IRQHandler+0x248>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a8e      	ldr	r2, [pc, #568]	; (8002bc4 <HAL_DMA_IRQHandler+0x24c>)
 800298a:	fba2 2303 	umull	r2, r3, r2, r3
 800298e:	0a9b      	lsrs	r3, r3, #10
 8002990:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002996:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a2:	2208      	movs	r2, #8
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d01a      	beq.n	80029e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d013      	beq.n	80029e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0204 	bic.w	r2, r2, #4
 80029ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d0:	2208      	movs	r2, #8
 80029d2:	409a      	lsls	r2, r3
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e8:	2201      	movs	r2, #1
 80029ea:	409a      	lsls	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d012      	beq.n	8002a1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00b      	beq.n	8002a1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a06:	2201      	movs	r2, #1
 8002a08:	409a      	lsls	r2, r3
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a12:	f043 0202 	orr.w	r2, r3, #2
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a1e:	2204      	movs	r2, #4
 8002a20:	409a      	lsls	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4013      	ands	r3, r2
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d012      	beq.n	8002a50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00b      	beq.n	8002a50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3c:	2204      	movs	r2, #4
 8002a3e:	409a      	lsls	r2, r3
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a48:	f043 0204 	orr.w	r2, r3, #4
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a54:	2210      	movs	r2, #16
 8002a56:	409a      	lsls	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d043      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d03c      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a72:	2210      	movs	r2, #16
 8002a74:	409a      	lsls	r2, r3
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d018      	beq.n	8002aba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d108      	bne.n	8002aa8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d024      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	4798      	blx	r3
 8002aa6:	e01f      	b.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d01b      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
 8002ab8:	e016      	b.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d107      	bne.n	8002ad8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0208 	bic.w	r2, r2, #8
 8002ad6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aec:	2220      	movs	r2, #32
 8002aee:	409a      	lsls	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4013      	ands	r3, r2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 808f 	beq.w	8002c18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0310 	and.w	r3, r3, #16
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 8087 	beq.w	8002c18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b0e:	2220      	movs	r2, #32
 8002b10:	409a      	lsls	r2, r3
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	2b05      	cmp	r3, #5
 8002b20:	d136      	bne.n	8002b90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 0216 	bic.w	r2, r2, #22
 8002b30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	695a      	ldr	r2, [r3, #20]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d103      	bne.n	8002b52 <HAL_DMA_IRQHandler+0x1da>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d007      	beq.n	8002b62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0208 	bic.w	r2, r2, #8
 8002b60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b66:	223f      	movs	r2, #63	; 0x3f
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d07e      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	4798      	blx	r3
        }
        return;
 8002b8e:	e079      	b.n	8002c84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d01d      	beq.n	8002bda <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10d      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d031      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	4798      	blx	r3
 8002bbc:	e02c      	b.n	8002c18 <HAL_DMA_IRQHandler+0x2a0>
 8002bbe:	bf00      	nop
 8002bc0:	20000000 	.word	0x20000000
 8002bc4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d023      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
 8002bd8:	e01e      	b.n	8002c18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10f      	bne.n	8002c08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0210 	bic.w	r2, r2, #16
 8002bf6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d032      	beq.n	8002c86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d022      	beq.n	8002c72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2205      	movs	r2, #5
 8002c30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0201 	bic.w	r2, r2, #1
 8002c42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	3301      	adds	r3, #1
 8002c48:	60bb      	str	r3, [r7, #8]
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d307      	bcc.n	8002c60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f2      	bne.n	8002c44 <HAL_DMA_IRQHandler+0x2cc>
 8002c5e:	e000      	b.n	8002c62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d005      	beq.n	8002c86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	4798      	blx	r3
 8002c82:	e000      	b.n	8002c86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c84:	bf00      	nop
    }
  }
}
 8002c86:	3718      	adds	r7, #24
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	3b10      	subs	r3, #16
 8002c9c:	4a14      	ldr	r2, [pc, #80]	; (8002cf0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	091b      	lsrs	r3, r3, #4
 8002ca4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ca6:	4a13      	ldr	r2, [pc, #76]	; (8002cf4 <DMA_CalcBaseAndBitshift+0x68>)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4413      	add	r3, r2
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2b03      	cmp	r3, #3
 8002cb8:	d909      	bls.n	8002cce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cc2:	f023 0303 	bic.w	r3, r3, #3
 8002cc6:	1d1a      	adds	r2, r3, #4
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	659a      	str	r2, [r3, #88]	; 0x58
 8002ccc:	e007      	b.n	8002cde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002cd6:	f023 0303 	bic.w	r3, r3, #3
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	aaaaaaab 	.word	0xaaaaaaab
 8002cf4:	0800e1ac 	.word	0x0800e1ac

08002cf8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d11f      	bne.n	8002d52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d856      	bhi.n	8002dc6 <DMA_CheckFifoParam+0xce>
 8002d18:	a201      	add	r2, pc, #4	; (adr r2, 8002d20 <DMA_CheckFifoParam+0x28>)
 8002d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1e:	bf00      	nop
 8002d20:	08002d31 	.word	0x08002d31
 8002d24:	08002d43 	.word	0x08002d43
 8002d28:	08002d31 	.word	0x08002d31
 8002d2c:	08002dc7 	.word	0x08002dc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d046      	beq.n	8002dca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d40:	e043      	b.n	8002dca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d46:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d4a:	d140      	bne.n	8002dce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d50:	e03d      	b.n	8002dce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d5a:	d121      	bne.n	8002da0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d837      	bhi.n	8002dd2 <DMA_CheckFifoParam+0xda>
 8002d62:	a201      	add	r2, pc, #4	; (adr r2, 8002d68 <DMA_CheckFifoParam+0x70>)
 8002d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d68:	08002d79 	.word	0x08002d79
 8002d6c:	08002d7f 	.word	0x08002d7f
 8002d70:	08002d79 	.word	0x08002d79
 8002d74:	08002d91 	.word	0x08002d91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d7c:	e030      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d025      	beq.n	8002dd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d8e:	e022      	b.n	8002dd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d94:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002d98:	d11f      	bne.n	8002dda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d9e:	e01c      	b.n	8002dda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d903      	bls.n	8002dae <DMA_CheckFifoParam+0xb6>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d003      	beq.n	8002db4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dac:	e018      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	73fb      	strb	r3, [r7, #15]
      break;
 8002db2:	e015      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00e      	beq.n	8002dde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc4:	e00b      	b.n	8002dde <DMA_CheckFifoParam+0xe6>
      break;
 8002dc6:	bf00      	nop
 8002dc8:	e00a      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dca:	bf00      	nop
 8002dcc:	e008      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e006      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dd2:	bf00      	nop
 8002dd4:	e004      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dd6:	bf00      	nop
 8002dd8:	e002      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dda:	bf00      	nop
 8002ddc:	e000      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dde:	bf00      	nop
    }
  } 
  
  return status; 
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b089      	sub	sp, #36	; 0x24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e06:	2300      	movs	r3, #0
 8002e08:	61fb      	str	r3, [r7, #28]
 8002e0a:	e165      	b.n	80030d8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	f040 8154 	bne.w	80030d2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d005      	beq.n	8002e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d130      	bne.n	8002ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e78:	2201      	movs	r2, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 0201 	and.w	r2, r3, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 0303 	and.w	r3, r3, #3
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d017      	beq.n	8002ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	2203      	movs	r2, #3
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0303 	and.w	r3, r3, #3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d123      	bne.n	8002f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	08da      	lsrs	r2, r3, #3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3208      	adds	r2, #8
 8002ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	220f      	movs	r2, #15
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	08da      	lsrs	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3208      	adds	r2, #8
 8002f2e:	69b9      	ldr	r1, [r7, #24]
 8002f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0203 	and.w	r2, r3, #3
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80ae 	beq.w	80030d2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b5d      	ldr	r3, [pc, #372]	; (80030f0 <HAL_GPIO_Init+0x300>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	4a5c      	ldr	r2, [pc, #368]	; (80030f0 <HAL_GPIO_Init+0x300>)
 8002f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f84:	6453      	str	r3, [r2, #68]	; 0x44
 8002f86:	4b5a      	ldr	r3, [pc, #360]	; (80030f0 <HAL_GPIO_Init+0x300>)
 8002f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f92:	4a58      	ldr	r2, [pc, #352]	; (80030f4 <HAL_GPIO_Init+0x304>)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	3302      	adds	r3, #2
 8002f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	220f      	movs	r2, #15
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a4f      	ldr	r2, [pc, #316]	; (80030f8 <HAL_GPIO_Init+0x308>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d025      	beq.n	800300a <HAL_GPIO_Init+0x21a>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4e      	ldr	r2, [pc, #312]	; (80030fc <HAL_GPIO_Init+0x30c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d01f      	beq.n	8003006 <HAL_GPIO_Init+0x216>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4d      	ldr	r2, [pc, #308]	; (8003100 <HAL_GPIO_Init+0x310>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d019      	beq.n	8003002 <HAL_GPIO_Init+0x212>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4c      	ldr	r2, [pc, #304]	; (8003104 <HAL_GPIO_Init+0x314>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d013      	beq.n	8002ffe <HAL_GPIO_Init+0x20e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a4b      	ldr	r2, [pc, #300]	; (8003108 <HAL_GPIO_Init+0x318>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d00d      	beq.n	8002ffa <HAL_GPIO_Init+0x20a>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4a      	ldr	r2, [pc, #296]	; (800310c <HAL_GPIO_Init+0x31c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d007      	beq.n	8002ff6 <HAL_GPIO_Init+0x206>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a49      	ldr	r2, [pc, #292]	; (8003110 <HAL_GPIO_Init+0x320>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d101      	bne.n	8002ff2 <HAL_GPIO_Init+0x202>
 8002fee:	2306      	movs	r3, #6
 8002ff0:	e00c      	b.n	800300c <HAL_GPIO_Init+0x21c>
 8002ff2:	2307      	movs	r3, #7
 8002ff4:	e00a      	b.n	800300c <HAL_GPIO_Init+0x21c>
 8002ff6:	2305      	movs	r3, #5
 8002ff8:	e008      	b.n	800300c <HAL_GPIO_Init+0x21c>
 8002ffa:	2304      	movs	r3, #4
 8002ffc:	e006      	b.n	800300c <HAL_GPIO_Init+0x21c>
 8002ffe:	2303      	movs	r3, #3
 8003000:	e004      	b.n	800300c <HAL_GPIO_Init+0x21c>
 8003002:	2302      	movs	r3, #2
 8003004:	e002      	b.n	800300c <HAL_GPIO_Init+0x21c>
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <HAL_GPIO_Init+0x21c>
 800300a:	2300      	movs	r3, #0
 800300c:	69fa      	ldr	r2, [r7, #28]
 800300e:	f002 0203 	and.w	r2, r2, #3
 8003012:	0092      	lsls	r2, r2, #2
 8003014:	4093      	lsls	r3, r2
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800301c:	4935      	ldr	r1, [pc, #212]	; (80030f4 <HAL_GPIO_Init+0x304>)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	089b      	lsrs	r3, r3, #2
 8003022:	3302      	adds	r3, #2
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800302a:	4b3a      	ldr	r3, [pc, #232]	; (8003114 <HAL_GPIO_Init+0x324>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800304e:	4a31      	ldr	r2, [pc, #196]	; (8003114 <HAL_GPIO_Init+0x324>)
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003054:	4b2f      	ldr	r3, [pc, #188]	; (8003114 <HAL_GPIO_Init+0x324>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	43db      	mvns	r3, r3
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4013      	ands	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003078:	4a26      	ldr	r2, [pc, #152]	; (8003114 <HAL_GPIO_Init+0x324>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800307e:	4b25      	ldr	r3, [pc, #148]	; (8003114 <HAL_GPIO_Init+0x324>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	43db      	mvns	r3, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4013      	ands	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030a2:	4a1c      	ldr	r2, [pc, #112]	; (8003114 <HAL_GPIO_Init+0x324>)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030a8:	4b1a      	ldr	r3, [pc, #104]	; (8003114 <HAL_GPIO_Init+0x324>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030cc:	4a11      	ldr	r2, [pc, #68]	; (8003114 <HAL_GPIO_Init+0x324>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3301      	adds	r3, #1
 80030d6:	61fb      	str	r3, [r7, #28]
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	2b0f      	cmp	r3, #15
 80030dc:	f67f ae96 	bls.w	8002e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	3724      	adds	r7, #36	; 0x24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40013800 	.word	0x40013800
 80030f8:	40020000 	.word	0x40020000
 80030fc:	40020400 	.word	0x40020400
 8003100:	40020800 	.word	0x40020800
 8003104:	40020c00 	.word	0x40020c00
 8003108:	40021000 	.word	0x40021000
 800310c:	40021400 	.word	0x40021400
 8003110:	40021800 	.word	0x40021800
 8003114:	40013c00 	.word	0x40013c00

08003118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	4613      	mov	r3, r2
 8003126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003128:	787b      	ldrb	r3, [r7, #1]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800312e:	887a      	ldrh	r2, [r7, #2]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003134:	e003      	b.n	800313e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003136:	887b      	ldrh	r3, [r7, #2]
 8003138:	041a      	lsls	r2, r3, #16
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	619a      	str	r2, [r3, #24]
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0cc      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003160:	4b68      	ldr	r3, [pc, #416]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 030f 	and.w	r3, r3, #15
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d90c      	bls.n	8003188 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800316e:	4b65      	ldr	r3, [pc, #404]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b63      	ldr	r3, [pc, #396]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d001      	beq.n	8003188 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e0b8      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d020      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031a0:	4b59      	ldr	r3, [pc, #356]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a58      	ldr	r2, [pc, #352]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b8:	4b53      	ldr	r3, [pc, #332]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4a52      	ldr	r2, [pc, #328]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c4:	4b50      	ldr	r3, [pc, #320]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	494d      	ldr	r1, [pc, #308]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0301 	and.w	r3, r3, #1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d044      	beq.n	800326c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ea:	4b47      	ldr	r3, [pc, #284]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d119      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e07f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d003      	beq.n	800320a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003206:	2b03      	cmp	r3, #3
 8003208:	d107      	bne.n	800321a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800320a:	4b3f      	ldr	r3, [pc, #252]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e06f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321a:	4b3b      	ldr	r3, [pc, #236]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e067      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800322a:	4b37      	ldr	r3, [pc, #220]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f023 0203 	bic.w	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4934      	ldr	r1, [pc, #208]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 8003238:	4313      	orrs	r3, r2
 800323a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800323c:	f7fe ff8e 	bl	800215c <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003242:	e00a      	b.n	800325a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003244:	f7fe ff8a 	bl	800215c <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e04f      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325a:	4b2b      	ldr	r3, [pc, #172]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 020c 	and.w	r2, r3, #12
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	429a      	cmp	r2, r3
 800326a:	d1eb      	bne.n	8003244 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800326c:	4b25      	ldr	r3, [pc, #148]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 030f 	and.w	r3, r3, #15
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	429a      	cmp	r2, r3
 8003278:	d20c      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327a:	4b22      	ldr	r3, [pc, #136]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	b2d2      	uxtb	r2, r2
 8003280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003282:	4b20      	ldr	r3, [pc, #128]	; (8003304 <HAL_RCC_ClockConfig+0x1b8>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 030f 	and.w	r3, r3, #15
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d001      	beq.n	8003294 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e032      	b.n	80032fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a0:	4b19      	ldr	r3, [pc, #100]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4916      	ldr	r1, [pc, #88]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	490e      	ldr	r1, [pc, #56]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032d2:	f000 f887 	bl	80033e4 <HAL_RCC_GetSysClockFreq>
 80032d6:	4602      	mov	r2, r0
 80032d8:	4b0b      	ldr	r3, [pc, #44]	; (8003308 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	490a      	ldr	r1, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	5ccb      	ldrb	r3, [r1, r3]
 80032e6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ea:	4a09      	ldr	r2, [pc, #36]	; (8003310 <HAL_RCC_ClockConfig+0x1c4>)
 80032ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032ee:	4b09      	ldr	r3, [pc, #36]	; (8003314 <HAL_RCC_ClockConfig+0x1c8>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe fa4c 	bl	8001790 <HAL_InitTick>

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023c00 	.word	0x40023c00
 8003308:	40023800 	.word	0x40023800
 800330c:	0800e194 	.word	0x0800e194
 8003310:	20000000 	.word	0x20000000
 8003314:	20000004 	.word	0x20000004

08003318 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800331c:	4b03      	ldr	r3, [pc, #12]	; (800332c <HAL_RCC_GetHCLKFreq+0x14>)
 800331e:	681b      	ldr	r3, [r3, #0]
}
 8003320:	4618      	mov	r0, r3
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	20000000 	.word	0x20000000

08003330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003334:	f7ff fff0 	bl	8003318 <HAL_RCC_GetHCLKFreq>
 8003338:	4602      	mov	r2, r0
 800333a:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_RCC_GetPCLK1Freq+0x20>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	0a9b      	lsrs	r3, r3, #10
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4903      	ldr	r1, [pc, #12]	; (8003354 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003346:	5ccb      	ldrb	r3, [r1, r3]
 8003348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40023800 	.word	0x40023800
 8003354:	0800e1a4 	.word	0x0800e1a4

08003358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800335c:	f7ff ffdc 	bl	8003318 <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	0b5b      	lsrs	r3, r3, #13
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4903      	ldr	r1, [pc, #12]	; (800337c <HAL_RCC_GetPCLK2Freq+0x24>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40023800 	.word	0x40023800
 800337c:	0800e1a4 	.word	0x0800e1a4

08003380 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	220f      	movs	r2, #15
 800338e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003390:	4b12      	ldr	r3, [pc, #72]	; (80033dc <HAL_RCC_GetClockConfig+0x5c>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f003 0203 	and.w	r2, r3, #3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800339c:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <HAL_RCC_GetClockConfig+0x5c>)
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033a8:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <HAL_RCC_GetClockConfig+0x5c>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80033b4:	4b09      	ldr	r3, [pc, #36]	; (80033dc <HAL_RCC_GetClockConfig+0x5c>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	08db      	lsrs	r3, r3, #3
 80033ba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80033c2:	4b07      	ldr	r3, [pc, #28]	; (80033e0 <HAL_RCC_GetClockConfig+0x60>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 020f 	and.w	r2, r3, #15
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	601a      	str	r2, [r3, #0]
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800
 80033e0:	40023c00 	.word	0x40023c00

080033e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033e8:	b0a6      	sub	sp, #152	; 0x98
 80033ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800340a:	4bc8      	ldr	r3, [pc, #800]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b0c      	cmp	r3, #12
 8003414:	f200 817e 	bhi.w	8003714 <HAL_RCC_GetSysClockFreq+0x330>
 8003418:	a201      	add	r2, pc, #4	; (adr r2, 8003420 <HAL_RCC_GetSysClockFreq+0x3c>)
 800341a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341e:	bf00      	nop
 8003420:	08003455 	.word	0x08003455
 8003424:	08003715 	.word	0x08003715
 8003428:	08003715 	.word	0x08003715
 800342c:	08003715 	.word	0x08003715
 8003430:	0800345d 	.word	0x0800345d
 8003434:	08003715 	.word	0x08003715
 8003438:	08003715 	.word	0x08003715
 800343c:	08003715 	.word	0x08003715
 8003440:	08003465 	.word	0x08003465
 8003444:	08003715 	.word	0x08003715
 8003448:	08003715 	.word	0x08003715
 800344c:	08003715 	.word	0x08003715
 8003450:	080035cf 	.word	0x080035cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003454:	4bb6      	ldr	r3, [pc, #728]	; (8003730 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003456:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800345a:	e15f      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800345c:	4bb5      	ldr	r3, [pc, #724]	; (8003734 <HAL_RCC_GetSysClockFreq+0x350>)
 800345e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003462:	e15b      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003464:	4bb1      	ldr	r3, [pc, #708]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800346c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003470:	4bae      	ldr	r3, [pc, #696]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d031      	beq.n	80034e0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800347c:	4bab      	ldr	r3, [pc, #684]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	099b      	lsrs	r3, r3, #6
 8003482:	2200      	movs	r2, #0
 8003484:	66bb      	str	r3, [r7, #104]	; 0x68
 8003486:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003488:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800348a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800348e:	663b      	str	r3, [r7, #96]	; 0x60
 8003490:	2300      	movs	r3, #0
 8003492:	667b      	str	r3, [r7, #100]	; 0x64
 8003494:	4ba7      	ldr	r3, [pc, #668]	; (8003734 <HAL_RCC_GetSysClockFreq+0x350>)
 8003496:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800349a:	462a      	mov	r2, r5
 800349c:	fb03 f202 	mul.w	r2, r3, r2
 80034a0:	2300      	movs	r3, #0
 80034a2:	4621      	mov	r1, r4
 80034a4:	fb01 f303 	mul.w	r3, r1, r3
 80034a8:	4413      	add	r3, r2
 80034aa:	4aa2      	ldr	r2, [pc, #648]	; (8003734 <HAL_RCC_GetSysClockFreq+0x350>)
 80034ac:	4621      	mov	r1, r4
 80034ae:	fba1 1202 	umull	r1, r2, r1, r2
 80034b2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80034b4:	460a      	mov	r2, r1
 80034b6:	67ba      	str	r2, [r7, #120]	; 0x78
 80034b8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80034ba:	4413      	add	r3, r2
 80034bc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80034be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80034c2:	2200      	movs	r2, #0
 80034c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80034c6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80034c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80034cc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80034d0:	f7fd fb8a 	bl	8000be8 <__aeabi_uldivmod>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4613      	mov	r3, r2
 80034da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80034de:	e064      	b.n	80035aa <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034e0:	4b92      	ldr	r3, [pc, #584]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	099b      	lsrs	r3, r3, #6
 80034e6:	2200      	movs	r2, #0
 80034e8:	653b      	str	r3, [r7, #80]	; 0x50
 80034ea:	657a      	str	r2, [r7, #84]	; 0x54
 80034ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80034f4:	2300      	movs	r3, #0
 80034f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034f8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80034fc:	4622      	mov	r2, r4
 80034fe:	462b      	mov	r3, r5
 8003500:	f04f 0000 	mov.w	r0, #0
 8003504:	f04f 0100 	mov.w	r1, #0
 8003508:	0159      	lsls	r1, r3, #5
 800350a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800350e:	0150      	lsls	r0, r2, #5
 8003510:	4602      	mov	r2, r0
 8003512:	460b      	mov	r3, r1
 8003514:	4621      	mov	r1, r4
 8003516:	1a51      	subs	r1, r2, r1
 8003518:	6139      	str	r1, [r7, #16]
 800351a:	4629      	mov	r1, r5
 800351c:	eb63 0301 	sbc.w	r3, r3, r1
 8003520:	617b      	str	r3, [r7, #20]
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800352e:	4659      	mov	r1, fp
 8003530:	018b      	lsls	r3, r1, #6
 8003532:	4651      	mov	r1, sl
 8003534:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003538:	4651      	mov	r1, sl
 800353a:	018a      	lsls	r2, r1, #6
 800353c:	4651      	mov	r1, sl
 800353e:	ebb2 0801 	subs.w	r8, r2, r1
 8003542:	4659      	mov	r1, fp
 8003544:	eb63 0901 	sbc.w	r9, r3, r1
 8003548:	f04f 0200 	mov.w	r2, #0
 800354c:	f04f 0300 	mov.w	r3, #0
 8003550:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003554:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003558:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800355c:	4690      	mov	r8, r2
 800355e:	4699      	mov	r9, r3
 8003560:	4623      	mov	r3, r4
 8003562:	eb18 0303 	adds.w	r3, r8, r3
 8003566:	60bb      	str	r3, [r7, #8]
 8003568:	462b      	mov	r3, r5
 800356a:	eb49 0303 	adc.w	r3, r9, r3
 800356e:	60fb      	str	r3, [r7, #12]
 8003570:	f04f 0200 	mov.w	r2, #0
 8003574:	f04f 0300 	mov.w	r3, #0
 8003578:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800357c:	4629      	mov	r1, r5
 800357e:	028b      	lsls	r3, r1, #10
 8003580:	4621      	mov	r1, r4
 8003582:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003586:	4621      	mov	r1, r4
 8003588:	028a      	lsls	r2, r1, #10
 800358a:	4610      	mov	r0, r2
 800358c:	4619      	mov	r1, r3
 800358e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003592:	2200      	movs	r2, #0
 8003594:	643b      	str	r3, [r7, #64]	; 0x40
 8003596:	647a      	str	r2, [r7, #68]	; 0x44
 8003598:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800359c:	f7fd fb24 	bl	8000be8 <__aeabi_uldivmod>
 80035a0:	4602      	mov	r2, r0
 80035a2:	460b      	mov	r3, r1
 80035a4:	4613      	mov	r3, r2
 80035a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035aa:	4b60      	ldr	r3, [pc, #384]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	0c1b      	lsrs	r3, r3, #16
 80035b0:	f003 0303 	and.w	r3, r3, #3
 80035b4:	3301      	adds	r3, #1
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80035bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80035c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80035cc:	e0a6      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035ce:	4b57      	ldr	r3, [pc, #348]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035da:	4b54      	ldr	r3, [pc, #336]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d02a      	beq.n	800363c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035e6:	4b51      	ldr	r3, [pc, #324]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	099b      	lsrs	r3, r3, #6
 80035ec:	2200      	movs	r2, #0
 80035ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80035f0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035f8:	2100      	movs	r1, #0
 80035fa:	4b4e      	ldr	r3, [pc, #312]	; (8003734 <HAL_RCC_GetSysClockFreq+0x350>)
 80035fc:	fb03 f201 	mul.w	r2, r3, r1
 8003600:	2300      	movs	r3, #0
 8003602:	fb00 f303 	mul.w	r3, r0, r3
 8003606:	4413      	add	r3, r2
 8003608:	4a4a      	ldr	r2, [pc, #296]	; (8003734 <HAL_RCC_GetSysClockFreq+0x350>)
 800360a:	fba0 1202 	umull	r1, r2, r0, r2
 800360e:	677a      	str	r2, [r7, #116]	; 0x74
 8003610:	460a      	mov	r2, r1
 8003612:	673a      	str	r2, [r7, #112]	; 0x70
 8003614:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003616:	4413      	add	r3, r2
 8003618:	677b      	str	r3, [r7, #116]	; 0x74
 800361a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800361e:	2200      	movs	r2, #0
 8003620:	633b      	str	r3, [r7, #48]	; 0x30
 8003622:	637a      	str	r2, [r7, #52]	; 0x34
 8003624:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003628:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800362c:	f7fd fadc 	bl	8000be8 <__aeabi_uldivmod>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	4613      	mov	r3, r2
 8003636:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800363a:	e05b      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800363c:	4b3b      	ldr	r3, [pc, #236]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	099b      	lsrs	r3, r3, #6
 8003642:	2200      	movs	r2, #0
 8003644:	62bb      	str	r3, [r7, #40]	; 0x28
 8003646:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800364a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364e:	623b      	str	r3, [r7, #32]
 8003650:	2300      	movs	r3, #0
 8003652:	627b      	str	r3, [r7, #36]	; 0x24
 8003654:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003658:	4642      	mov	r2, r8
 800365a:	464b      	mov	r3, r9
 800365c:	f04f 0000 	mov.w	r0, #0
 8003660:	f04f 0100 	mov.w	r1, #0
 8003664:	0159      	lsls	r1, r3, #5
 8003666:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800366a:	0150      	lsls	r0, r2, #5
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4641      	mov	r1, r8
 8003672:	ebb2 0a01 	subs.w	sl, r2, r1
 8003676:	4649      	mov	r1, r9
 8003678:	eb63 0b01 	sbc.w	fp, r3, r1
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003688:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800368c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003690:	ebb2 040a 	subs.w	r4, r2, sl
 8003694:	eb63 050b 	sbc.w	r5, r3, fp
 8003698:	f04f 0200 	mov.w	r2, #0
 800369c:	f04f 0300 	mov.w	r3, #0
 80036a0:	00eb      	lsls	r3, r5, #3
 80036a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036a6:	00e2      	lsls	r2, r4, #3
 80036a8:	4614      	mov	r4, r2
 80036aa:	461d      	mov	r5, r3
 80036ac:	4643      	mov	r3, r8
 80036ae:	18e3      	adds	r3, r4, r3
 80036b0:	603b      	str	r3, [r7, #0]
 80036b2:	464b      	mov	r3, r9
 80036b4:	eb45 0303 	adc.w	r3, r5, r3
 80036b8:	607b      	str	r3, [r7, #4]
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	f04f 0300 	mov.w	r3, #0
 80036c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036c6:	4629      	mov	r1, r5
 80036c8:	028b      	lsls	r3, r1, #10
 80036ca:	4621      	mov	r1, r4
 80036cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036d0:	4621      	mov	r1, r4
 80036d2:	028a      	lsls	r2, r1, #10
 80036d4:	4610      	mov	r0, r2
 80036d6:	4619      	mov	r1, r3
 80036d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036dc:	2200      	movs	r2, #0
 80036de:	61bb      	str	r3, [r7, #24]
 80036e0:	61fa      	str	r2, [r7, #28]
 80036e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036e6:	f7fd fa7f 	bl	8000be8 <__aeabi_uldivmod>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	4613      	mov	r3, r2
 80036f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80036f4:	4b0d      	ldr	r3, [pc, #52]	; (800372c <HAL_RCC_GetSysClockFreq+0x348>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	0f1b      	lsrs	r3, r3, #28
 80036fa:	f003 0307 	and.w	r3, r3, #7
 80036fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8003702:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003706:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800370a:	fbb2 f3f3 	udiv	r3, r2, r3
 800370e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8003712:	e003      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003716:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800371a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800371c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8003720:	4618      	mov	r0, r3
 8003722:	3798      	adds	r7, #152	; 0x98
 8003724:	46bd      	mov	sp, r7
 8003726:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800372a:	bf00      	nop
 800372c:	40023800 	.word	0x40023800
 8003730:	00f42400 	.word	0x00f42400
 8003734:	017d7840 	.word	0x017d7840

08003738 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e28d      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 8083 	beq.w	800385e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003758:	4b94      	ldr	r3, [pc, #592]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f003 030c 	and.w	r3, r3, #12
 8003760:	2b04      	cmp	r3, #4
 8003762:	d019      	beq.n	8003798 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003764:	4b91      	ldr	r3, [pc, #580]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800376c:	2b08      	cmp	r3, #8
 800376e:	d106      	bne.n	800377e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003770:	4b8e      	ldr	r3, [pc, #568]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003778:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800377c:	d00c      	beq.n	8003798 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800377e:	4b8b      	ldr	r3, [pc, #556]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003786:	2b0c      	cmp	r3, #12
 8003788:	d112      	bne.n	80037b0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800378a:	4b88      	ldr	r3, [pc, #544]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003796:	d10b      	bne.n	80037b0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003798:	4b84      	ldr	r3, [pc, #528]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d05b      	beq.n	800385c <HAL_RCC_OscConfig+0x124>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d157      	bne.n	800385c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e25a      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b8:	d106      	bne.n	80037c8 <HAL_RCC_OscConfig+0x90>
 80037ba:	4b7c      	ldr	r3, [pc, #496]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a7b      	ldr	r2, [pc, #492]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037c4:	6013      	str	r3, [r2, #0]
 80037c6:	e01d      	b.n	8003804 <HAL_RCC_OscConfig+0xcc>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037d0:	d10c      	bne.n	80037ec <HAL_RCC_OscConfig+0xb4>
 80037d2:	4b76      	ldr	r3, [pc, #472]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a75      	ldr	r2, [pc, #468]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	4b73      	ldr	r3, [pc, #460]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a72      	ldr	r2, [pc, #456]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	e00b      	b.n	8003804 <HAL_RCC_OscConfig+0xcc>
 80037ec:	4b6f      	ldr	r3, [pc, #444]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a6e      	ldr	r2, [pc, #440]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b6c      	ldr	r3, [pc, #432]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a6b      	ldr	r2, [pc, #428]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80037fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d013      	beq.n	8003834 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380c:	f7fe fca6 	bl	800215c <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003814:	f7fe fca2 	bl	800215c <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b64      	cmp	r3, #100	; 0x64
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e21f      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003826:	4b61      	ldr	r3, [pc, #388]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d0f0      	beq.n	8003814 <HAL_RCC_OscConfig+0xdc>
 8003832:	e014      	b.n	800385e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003834:	f7fe fc92 	bl	800215c <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800383c:	f7fe fc8e 	bl	800215c <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b64      	cmp	r3, #100	; 0x64
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e20b      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384e:	4b57      	ldr	r3, [pc, #348]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1f0      	bne.n	800383c <HAL_RCC_OscConfig+0x104>
 800385a:	e000      	b.n	800385e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d06f      	beq.n	800394a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800386a:	4b50      	ldr	r3, [pc, #320]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 030c 	and.w	r3, r3, #12
 8003872:	2b00      	cmp	r3, #0
 8003874:	d017      	beq.n	80038a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003876:	4b4d      	ldr	r3, [pc, #308]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800387e:	2b08      	cmp	r3, #8
 8003880:	d105      	bne.n	800388e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003882:	4b4a      	ldr	r3, [pc, #296]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00b      	beq.n	80038a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800388e:	4b47      	ldr	r3, [pc, #284]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003896:	2b0c      	cmp	r3, #12
 8003898:	d11c      	bne.n	80038d4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800389a:	4b44      	ldr	r3, [pc, #272]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d116      	bne.n	80038d4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038a6:	4b41      	ldr	r3, [pc, #260]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d005      	beq.n	80038be <HAL_RCC_OscConfig+0x186>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d001      	beq.n	80038be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e1d3      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038be:	4b3b      	ldr	r3, [pc, #236]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4937      	ldr	r1, [pc, #220]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d2:	e03a      	b.n	800394a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d020      	beq.n	800391e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038dc:	4b34      	ldr	r3, [pc, #208]	; (80039b0 <HAL_RCC_OscConfig+0x278>)
 80038de:	2201      	movs	r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e2:	f7fe fc3b 	bl	800215c <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038ea:	f7fe fc37 	bl	800215c <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e1b4      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038fc:	4b2b      	ldr	r3, [pc, #172]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003908:	4b28      	ldr	r3, [pc, #160]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	4925      	ldr	r1, [pc, #148]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003918:	4313      	orrs	r3, r2
 800391a:	600b      	str	r3, [r1, #0]
 800391c:	e015      	b.n	800394a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800391e:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <HAL_RCC_OscConfig+0x278>)
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003924:	f7fe fc1a 	bl	800215c <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800392c:	f7fe fc16 	bl	800215c <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e193      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393e:	4b1b      	ldr	r3, [pc, #108]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f0      	bne.n	800392c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0308 	and.w	r3, r3, #8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d036      	beq.n	80039c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d016      	beq.n	800398c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800395e:	4b15      	ldr	r3, [pc, #84]	; (80039b4 <HAL_RCC_OscConfig+0x27c>)
 8003960:	2201      	movs	r2, #1
 8003962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003964:	f7fe fbfa 	bl	800215c <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800396c:	f7fe fbf6 	bl	800215c <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e173      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397e:	4b0b      	ldr	r3, [pc, #44]	; (80039ac <HAL_RCC_OscConfig+0x274>)
 8003980:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0x234>
 800398a:	e01b      	b.n	80039c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800398c:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <HAL_RCC_OscConfig+0x27c>)
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003992:	f7fe fbe3 	bl	800215c <HAL_GetTick>
 8003996:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003998:	e00e      	b.n	80039b8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800399a:	f7fe fbdf 	bl	800215c <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d907      	bls.n	80039b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80039a8:	2303      	movs	r3, #3
 80039aa:	e15c      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
 80039ac:	40023800 	.word	0x40023800
 80039b0:	42470000 	.word	0x42470000
 80039b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b8:	4b8a      	ldr	r3, [pc, #552]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 80039ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1ea      	bne.n	800399a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 8097 	beq.w	8003b00 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d2:	2300      	movs	r3, #0
 80039d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039d6:	4b83      	ldr	r3, [pc, #524]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10f      	bne.n	8003a02 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e2:	2300      	movs	r3, #0
 80039e4:	60bb      	str	r3, [r7, #8]
 80039e6:	4b7f      	ldr	r3, [pc, #508]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	4a7e      	ldr	r2, [pc, #504]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 80039ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f0:	6413      	str	r3, [r2, #64]	; 0x40
 80039f2:	4b7c      	ldr	r3, [pc, #496]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fa:	60bb      	str	r3, [r7, #8]
 80039fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039fe:	2301      	movs	r3, #1
 8003a00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a02:	4b79      	ldr	r3, [pc, #484]	; (8003be8 <HAL_RCC_OscConfig+0x4b0>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d118      	bne.n	8003a40 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a0e:	4b76      	ldr	r3, [pc, #472]	; (8003be8 <HAL_RCC_OscConfig+0x4b0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a75      	ldr	r2, [pc, #468]	; (8003be8 <HAL_RCC_OscConfig+0x4b0>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1a:	f7fe fb9f 	bl	800215c <HAL_GetTick>
 8003a1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	e008      	b.n	8003a34 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a22:	f7fe fb9b 	bl	800215c <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e118      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a34:	4b6c      	ldr	r3, [pc, #432]	; (8003be8 <HAL_RCC_OscConfig+0x4b0>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0f0      	beq.n	8003a22 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d106      	bne.n	8003a56 <HAL_RCC_OscConfig+0x31e>
 8003a48:	4b66      	ldr	r3, [pc, #408]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a4c:	4a65      	ldr	r2, [pc, #404]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a4e:	f043 0301 	orr.w	r3, r3, #1
 8003a52:	6713      	str	r3, [r2, #112]	; 0x70
 8003a54:	e01c      	b.n	8003a90 <HAL_RCC_OscConfig+0x358>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	2b05      	cmp	r3, #5
 8003a5c:	d10c      	bne.n	8003a78 <HAL_RCC_OscConfig+0x340>
 8003a5e:	4b61      	ldr	r3, [pc, #388]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a62:	4a60      	ldr	r2, [pc, #384]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a64:	f043 0304 	orr.w	r3, r3, #4
 8003a68:	6713      	str	r3, [r2, #112]	; 0x70
 8003a6a:	4b5e      	ldr	r3, [pc, #376]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6e:	4a5d      	ldr	r2, [pc, #372]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	6713      	str	r3, [r2, #112]	; 0x70
 8003a76:	e00b      	b.n	8003a90 <HAL_RCC_OscConfig+0x358>
 8003a78:	4b5a      	ldr	r3, [pc, #360]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a7c:	4a59      	ldr	r2, [pc, #356]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a7e:	f023 0301 	bic.w	r3, r3, #1
 8003a82:	6713      	str	r3, [r2, #112]	; 0x70
 8003a84:	4b57      	ldr	r3, [pc, #348]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a88:	4a56      	ldr	r2, [pc, #344]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003a8a:	f023 0304 	bic.w	r3, r3, #4
 8003a8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d015      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a98:	f7fe fb60 	bl	800215c <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a9e:	e00a      	b.n	8003ab6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003aa0:	f7fe fb5c 	bl	800215c <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e0d7      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab6:	4b4b      	ldr	r3, [pc, #300]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0ee      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x368>
 8003ac2:	e014      	b.n	8003aee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac4:	f7fe fb4a 	bl	800215c <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aca:	e00a      	b.n	8003ae2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003acc:	f7fe fb46 	bl	800215c <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e0c1      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ae2:	4b40      	ldr	r3, [pc, #256]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1ee      	bne.n	8003acc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003aee:	7dfb      	ldrb	r3, [r7, #23]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d105      	bne.n	8003b00 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003af4:	4b3b      	ldr	r3, [pc, #236]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af8:	4a3a      	ldr	r2, [pc, #232]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003afa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003afe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 80ad 	beq.w	8003c64 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b0a:	4b36      	ldr	r3, [pc, #216]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 030c 	and.w	r3, r3, #12
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d060      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d145      	bne.n	8003baa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b1e:	4b33      	ldr	r3, [pc, #204]	; (8003bec <HAL_RCC_OscConfig+0x4b4>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b24:	f7fe fb1a 	bl	800215c <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b2c:	f7fe fb16 	bl	800215c <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e093      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b3e:	4b29      	ldr	r3, [pc, #164]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69da      	ldr	r2, [r3, #28]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b58:	019b      	lsls	r3, r3, #6
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b60:	085b      	lsrs	r3, r3, #1
 8003b62:	3b01      	subs	r3, #1
 8003b64:	041b      	lsls	r3, r3, #16
 8003b66:	431a      	orrs	r2, r3
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6c:	061b      	lsls	r3, r3, #24
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b74:	071b      	lsls	r3, r3, #28
 8003b76:	491b      	ldr	r1, [pc, #108]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b7c:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <HAL_RCC_OscConfig+0x4b4>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b82:	f7fe faeb 	bl	800215c <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b8a:	f7fe fae7 	bl	800215c <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e064      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b9c:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0f0      	beq.n	8003b8a <HAL_RCC_OscConfig+0x452>
 8003ba8:	e05c      	b.n	8003c64 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003baa:	4b10      	ldr	r3, [pc, #64]	; (8003bec <HAL_RCC_OscConfig+0x4b4>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb0:	f7fe fad4 	bl	800215c <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bb8:	f7fe fad0 	bl	800215c <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e04d      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bca:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <HAL_RCC_OscConfig+0x4ac>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x480>
 8003bd6:	e045      	b.n	8003c64 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e040      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
 8003be4:	40023800 	.word	0x40023800
 8003be8:	40007000 	.word	0x40007000
 8003bec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bf0:	4b1f      	ldr	r3, [pc, #124]	; (8003c70 <HAL_RCC_OscConfig+0x538>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d030      	beq.n	8003c60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d129      	bne.n	8003c60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d122      	bne.n	8003c60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c20:	4013      	ands	r3, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d119      	bne.n	8003c60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c36:	085b      	lsrs	r3, r3, #1
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d10f      	bne.n	8003c60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d107      	bne.n	8003c60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d001      	beq.n	8003c64 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e000      	b.n	8003c66 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	40023800 	.word	0x40023800

08003c74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d101      	bne.n	8003c86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e07b      	b.n	8003d7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d108      	bne.n	8003ca0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c96:	d009      	beq.n	8003cac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	61da      	str	r2, [r3, #28]
 8003c9e:	e005      	b.n	8003cac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f7fd fcee 	bl	80016a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ce2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d1c:	431a      	orrs	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d30:	ea42 0103 	orr.w	r1, r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d38:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	f003 0104 	and.w	r1, r3, #4
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	f003 0210 	and.w	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	69da      	ldr	r2, [r3, #28]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b088      	sub	sp, #32
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	60f8      	str	r0, [r7, #12]
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	603b      	str	r3, [r7, #0]
 8003d92:	4613      	mov	r3, r2
 8003d94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d96:	2300      	movs	r3, #0
 8003d98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d101      	bne.n	8003da8 <HAL_SPI_Transmit+0x22>
 8003da4:	2302      	movs	r3, #2
 8003da6:	e126      	b.n	8003ff6 <HAL_SPI_Transmit+0x270>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003db0:	f7fe f9d4 	bl	800215c <HAL_GetTick>
 8003db4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003db6:	88fb      	ldrh	r3, [r7, #6]
 8003db8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d002      	beq.n	8003dcc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003dc6:	2302      	movs	r3, #2
 8003dc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003dca:	e10b      	b.n	8003fe4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d002      	beq.n	8003dd8 <HAL_SPI_Transmit+0x52>
 8003dd2:	88fb      	ldrh	r3, [r7, #6]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d102      	bne.n	8003dde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ddc:	e102      	b.n	8003fe4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2203      	movs	r2, #3
 8003de2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	88fa      	ldrh	r2, [r7, #6]
 8003df6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	88fa      	ldrh	r2, [r7, #6]
 8003dfc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e24:	d10f      	bne.n	8003e46 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e50:	2b40      	cmp	r3, #64	; 0x40
 8003e52:	d007      	beq.n	8003e64 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e6c:	d14b      	bne.n	8003f06 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_SPI_Transmit+0xf6>
 8003e76:	8afb      	ldrh	r3, [r7, #22]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d13e      	bne.n	8003efa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e80:	881a      	ldrh	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8c:	1c9a      	adds	r2, r3, #2
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ea0:	e02b      	b.n	8003efa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d112      	bne.n	8003ed6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb4:	881a      	ldrh	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec0:	1c9a      	adds	r2, r3, #2
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	86da      	strh	r2, [r3, #54]	; 0x36
 8003ed4:	e011      	b.n	8003efa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ed6:	f7fe f941 	bl	800215c <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d803      	bhi.n	8003eee <HAL_SPI_Transmit+0x168>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eec:	d102      	bne.n	8003ef4 <HAL_SPI_Transmit+0x16e>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d102      	bne.n	8003efa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ef8:	e074      	b.n	8003fe4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1ce      	bne.n	8003ea2 <HAL_SPI_Transmit+0x11c>
 8003f04:	e04c      	b.n	8003fa0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d002      	beq.n	8003f14 <HAL_SPI_Transmit+0x18e>
 8003f0e:	8afb      	ldrh	r3, [r7, #22]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d140      	bne.n	8003f96 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	7812      	ldrb	r2, [r2, #0]
 8003f20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	3b01      	subs	r3, #1
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003f3a:	e02c      	b.n	8003f96 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b02      	cmp	r3, #2
 8003f48:	d113      	bne.n	8003f72 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	330c      	adds	r3, #12
 8003f54:	7812      	ldrb	r2, [r2, #0]
 8003f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f70:	e011      	b.n	8003f96 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f72:	f7fe f8f3 	bl	800215c <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d803      	bhi.n	8003f8a <HAL_SPI_Transmit+0x204>
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f88:	d102      	bne.n	8003f90 <HAL_SPI_Transmit+0x20a>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d102      	bne.n	8003f96 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f94:	e026      	b.n	8003fe4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1cd      	bne.n	8003f3c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	6839      	ldr	r1, [r7, #0]
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f000 fa55 	bl	8004454 <SPI_EndRxTxTransaction>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d002      	beq.n	8003fb6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10a      	bne.n	8003fd4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	613b      	str	r3, [r7, #16]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	77fb      	strb	r3, [r7, #31]
 8003fe0:	e000      	b.n	8003fe4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003fe2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003ff4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3720      	adds	r7, #32
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b08c      	sub	sp, #48	; 0x30
 8004002:	af00      	add	r7, sp, #0
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	607a      	str	r2, [r7, #4]
 800400a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800400c:	2301      	movs	r3, #1
 800400e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004010:	2300      	movs	r3, #0
 8004012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800401c:	2b01      	cmp	r3, #1
 800401e:	d101      	bne.n	8004024 <HAL_SPI_TransmitReceive+0x26>
 8004020:	2302      	movs	r3, #2
 8004022:	e18a      	b.n	800433a <HAL_SPI_TransmitReceive+0x33c>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800402c:	f7fe f896 	bl	800215c <HAL_GetTick>
 8004030:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004038:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004042:	887b      	ldrh	r3, [r7, #2]
 8004044:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004046:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800404a:	2b01      	cmp	r3, #1
 800404c:	d00f      	beq.n	800406e <HAL_SPI_TransmitReceive+0x70>
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004054:	d107      	bne.n	8004066 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d103      	bne.n	8004066 <HAL_SPI_TransmitReceive+0x68>
 800405e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004062:	2b04      	cmp	r3, #4
 8004064:	d003      	beq.n	800406e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004066:	2302      	movs	r3, #2
 8004068:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800406c:	e15b      	b.n	8004326 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_SPI_TransmitReceive+0x82>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_SPI_TransmitReceive+0x82>
 800407a:	887b      	ldrh	r3, [r7, #2]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d103      	bne.n	8004088 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004086:	e14e      	b.n	8004326 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b04      	cmp	r3, #4
 8004092:	d003      	beq.n	800409c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2205      	movs	r2, #5
 8004098:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	887a      	ldrh	r2, [r7, #2]
 80040ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	887a      	ldrh	r2, [r7, #2]
 80040b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	887a      	ldrh	r2, [r7, #2]
 80040be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	887a      	ldrh	r2, [r7, #2]
 80040c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040dc:	2b40      	cmp	r3, #64	; 0x40
 80040de:	d007      	beq.n	80040f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f8:	d178      	bne.n	80041ec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d002      	beq.n	8004108 <HAL_SPI_TransmitReceive+0x10a>
 8004102:	8b7b      	ldrh	r3, [r7, #26]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d166      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410c:	881a      	ldrh	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	1c9a      	adds	r2, r3, #2
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004122:	b29b      	uxth	r3, r3
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800412c:	e053      	b.n	80041d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b02      	cmp	r3, #2
 800413a:	d11b      	bne.n	8004174 <HAL_SPI_TransmitReceive+0x176>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004140:	b29b      	uxth	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d016      	beq.n	8004174 <HAL_SPI_TransmitReceive+0x176>
 8004146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004148:	2b01      	cmp	r3, #1
 800414a:	d113      	bne.n	8004174 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004150:	881a      	ldrh	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415c:	1c9a      	adds	r2, r3, #2
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004166:	b29b      	uxth	r3, r3
 8004168:	3b01      	subs	r3, #1
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004170:	2300      	movs	r3, #0
 8004172:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b01      	cmp	r3, #1
 8004180:	d119      	bne.n	80041b6 <HAL_SPI_TransmitReceive+0x1b8>
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004186:	b29b      	uxth	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d014      	beq.n	80041b6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68da      	ldr	r2, [r3, #12]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004196:	b292      	uxth	r2, r2
 8004198:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800419e:	1c9a      	adds	r2, r3, #2
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041b2:	2301      	movs	r3, #1
 80041b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80041b6:	f7fd ffd1 	bl	800215c <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d807      	bhi.n	80041d6 <HAL_SPI_TransmitReceive+0x1d8>
 80041c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041cc:	d003      	beq.n	80041d6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80041d4:	e0a7      	b.n	8004326 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1a6      	bne.n	800412e <HAL_SPI_TransmitReceive+0x130>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d1a1      	bne.n	800412e <HAL_SPI_TransmitReceive+0x130>
 80041ea:	e07c      	b.n	80042e6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <HAL_SPI_TransmitReceive+0x1fc>
 80041f4:	8b7b      	ldrh	r3, [r7, #26]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d16b      	bne.n	80042d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	7812      	ldrb	r2, [r2, #0]
 8004206:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420c:	1c5a      	adds	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004220:	e057      	b.n	80042d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 0302 	and.w	r3, r3, #2
 800422c:	2b02      	cmp	r3, #2
 800422e:	d11c      	bne.n	800426a <HAL_SPI_TransmitReceive+0x26c>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004234:	b29b      	uxth	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d017      	beq.n	800426a <HAL_SPI_TransmitReceive+0x26c>
 800423a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800423c:	2b01      	cmp	r3, #1
 800423e:	d114      	bne.n	800426a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	330c      	adds	r3, #12
 800424a:	7812      	ldrb	r2, [r2, #0]
 800424c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800425c:	b29b      	uxth	r3, r3
 800425e:	3b01      	subs	r3, #1
 8004260:	b29a      	uxth	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004266:	2300      	movs	r3, #0
 8004268:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b01      	cmp	r3, #1
 8004276:	d119      	bne.n	80042ac <HAL_SPI_TransmitReceive+0x2ae>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800427c:	b29b      	uxth	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d014      	beq.n	80042ac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68da      	ldr	r2, [r3, #12]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004294:	1c5a      	adds	r2, r3, #1
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800429e:	b29b      	uxth	r3, r3
 80042a0:	3b01      	subs	r3, #1
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042a8:	2301      	movs	r3, #1
 80042aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042ac:	f7fd ff56 	bl	800215c <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d803      	bhi.n	80042c4 <HAL_SPI_TransmitReceive+0x2c6>
 80042bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042c2:	d102      	bne.n	80042ca <HAL_SPI_TransmitReceive+0x2cc>
 80042c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d103      	bne.n	80042d2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80042d0:	e029      	b.n	8004326 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1a2      	bne.n	8004222 <HAL_SPI_TransmitReceive+0x224>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d19d      	bne.n	8004222 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f000 f8b2 	bl	8004454 <SPI_EndRxTxTransaction>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d006      	beq.n	8004304 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004302:	e010      	b.n	8004326 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10b      	bne.n	8004324 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800430c:	2300      	movs	r3, #0
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	e000      	b.n	8004326 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004324:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004336:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800433a:	4618      	mov	r0, r3
 800433c:	3730      	adds	r7, #48	; 0x30
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004354:	f7fd ff02 	bl	800215c <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	4413      	add	r3, r2
 8004362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004364:	f7fd fefa 	bl	800215c <HAL_GetTick>
 8004368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800436a:	4b39      	ldr	r3, [pc, #228]	; (8004450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	015b      	lsls	r3, r3, #5
 8004370:	0d1b      	lsrs	r3, r3, #20
 8004372:	69fa      	ldr	r2, [r7, #28]
 8004374:	fb02 f303 	mul.w	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800437a:	e054      	b.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004382:	d050      	beq.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004384:	f7fd feea 	bl	800215c <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	429a      	cmp	r2, r3
 8004392:	d902      	bls.n	800439a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d13d      	bne.n	8004416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043b2:	d111      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043bc:	d004      	beq.n	80043c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c6:	d107      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e0:	d10f      	bne.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e017      	b.n	8004446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3b01      	subs	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4013      	ands	r3, r2
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	429a      	cmp	r2, r3
 8004434:	bf0c      	ite	eq
 8004436:	2301      	moveq	r3, #1
 8004438:	2300      	movne	r3, #0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	429a      	cmp	r2, r3
 8004442:	d19b      	bne.n	800437c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000000 	.word	0x20000000

08004454 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b088      	sub	sp, #32
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004460:	4b1b      	ldr	r3, [pc, #108]	; (80044d0 <SPI_EndRxTxTransaction+0x7c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a1b      	ldr	r2, [pc, #108]	; (80044d4 <SPI_EndRxTxTransaction+0x80>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	0d5b      	lsrs	r3, r3, #21
 800446c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004470:	fb02 f303 	mul.w	r3, r2, r3
 8004474:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800447e:	d112      	bne.n	80044a6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2200      	movs	r2, #0
 8004488:	2180      	movs	r1, #128	; 0x80
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f7ff ff5a 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d016      	beq.n	80044c4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800449a:	f043 0220 	orr.w	r2, r3, #32
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e00f      	b.n	80044c6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00a      	beq.n	80044c2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044bc:	2b80      	cmp	r3, #128	; 0x80
 80044be:	d0f2      	beq.n	80044a6 <SPI_EndRxTxTransaction+0x52>
 80044c0:	e000      	b.n	80044c4 <SPI_EndRxTxTransaction+0x70>
        break;
 80044c2:	bf00      	nop
  }

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20000000 	.word	0x20000000
 80044d4:	165e9f81 	.word	0x165e9f81

080044d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e041      	b.n	800456e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d106      	bne.n	8004504 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f839 	bl	8004576 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	3304      	adds	r3, #4
 8004514:	4619      	mov	r1, r3
 8004516:	4610      	mov	r0, r2
 8004518:	f000 fc68 	bl	8004dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}

08004576 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004576:	b480      	push	{r7}
 8004578:	b083      	sub	sp, #12
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800457e:	bf00      	nop
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
	...

0800458c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d001      	beq.n	80045a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e04e      	b.n	8004642 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2202      	movs	r2, #2
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a23      	ldr	r2, [pc, #140]	; (8004650 <HAL_TIM_Base_Start_IT+0xc4>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d022      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ce:	d01d      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a1f      	ldr	r2, [pc, #124]	; (8004654 <HAL_TIM_Base_Start_IT+0xc8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d018      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1e      	ldr	r2, [pc, #120]	; (8004658 <HAL_TIM_Base_Start_IT+0xcc>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1c      	ldr	r2, [pc, #112]	; (800465c <HAL_TIM_Base_Start_IT+0xd0>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00e      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1b      	ldr	r2, [pc, #108]	; (8004660 <HAL_TIM_Base_Start_IT+0xd4>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d009      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a19      	ldr	r2, [pc, #100]	; (8004664 <HAL_TIM_Base_Start_IT+0xd8>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d004      	beq.n	800460c <HAL_TIM_Base_Start_IT+0x80>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a18      	ldr	r2, [pc, #96]	; (8004668 <HAL_TIM_Base_Start_IT+0xdc>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d111      	bne.n	8004630 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b06      	cmp	r3, #6
 800461c:	d010      	beq.n	8004640 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f042 0201 	orr.w	r2, r2, #1
 800462c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800462e:	e007      	b.n	8004640 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40010000 	.word	0x40010000
 8004654:	40000400 	.word	0x40000400
 8004658:	40000800 	.word	0x40000800
 800465c:	40000c00 	.word	0x40000c00
 8004660:	40010400 	.word	0x40010400
 8004664:	40014000 	.word	0x40014000
 8004668:	40001800 	.word	0x40001800

0800466c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e041      	b.n	8004702 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7fd fb7a 	bl	8001d8c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2202      	movs	r2, #2
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	3304      	adds	r3, #4
 80046a8:	4619      	mov	r1, r3
 80046aa:	4610      	mov	r0, r2
 80046ac:	f000 fb9e 	bl	8004dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d104      	bne.n	800472a <HAL_TIM_IC_Start_IT+0x1e>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004726:	b2db      	uxtb	r3, r3
 8004728:	e013      	b.n	8004752 <HAL_TIM_IC_Start_IT+0x46>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2b04      	cmp	r3, #4
 800472e:	d104      	bne.n	800473a <HAL_TIM_IC_Start_IT+0x2e>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004736:	b2db      	uxtb	r3, r3
 8004738:	e00b      	b.n	8004752 <HAL_TIM_IC_Start_IT+0x46>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b08      	cmp	r3, #8
 800473e:	d104      	bne.n	800474a <HAL_TIM_IC_Start_IT+0x3e>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004746:	b2db      	uxtb	r3, r3
 8004748:	e003      	b.n	8004752 <HAL_TIM_IC_Start_IT+0x46>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004750:	b2db      	uxtb	r3, r3
 8004752:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d104      	bne.n	8004764 <HAL_TIM_IC_Start_IT+0x58>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004760:	b2db      	uxtb	r3, r3
 8004762:	e013      	b.n	800478c <HAL_TIM_IC_Start_IT+0x80>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b04      	cmp	r3, #4
 8004768:	d104      	bne.n	8004774 <HAL_TIM_IC_Start_IT+0x68>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004770:	b2db      	uxtb	r3, r3
 8004772:	e00b      	b.n	800478c <HAL_TIM_IC_Start_IT+0x80>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	2b08      	cmp	r3, #8
 8004778:	d104      	bne.n	8004784 <HAL_TIM_IC_Start_IT+0x78>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004780:	b2db      	uxtb	r3, r3
 8004782:	e003      	b.n	800478c <HAL_TIM_IC_Start_IT+0x80>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800478a:	b2db      	uxtb	r3, r3
 800478c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800478e:	7bbb      	ldrb	r3, [r7, #14]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d102      	bne.n	800479a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004794:	7b7b      	ldrb	r3, [r7, #13]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d001      	beq.n	800479e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e0cc      	b.n	8004938 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d104      	bne.n	80047ae <HAL_TIM_IC_Start_IT+0xa2>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047ac:	e013      	b.n	80047d6 <HAL_TIM_IC_Start_IT+0xca>
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d104      	bne.n	80047be <HAL_TIM_IC_Start_IT+0xb2>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047bc:	e00b      	b.n	80047d6 <HAL_TIM_IC_Start_IT+0xca>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b08      	cmp	r3, #8
 80047c2:	d104      	bne.n	80047ce <HAL_TIM_IC_Start_IT+0xc2>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047cc:	e003      	b.n	80047d6 <HAL_TIM_IC_Start_IT+0xca>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2202      	movs	r2, #2
 80047d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d104      	bne.n	80047e6 <HAL_TIM_IC_Start_IT+0xda>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047e4:	e013      	b.n	800480e <HAL_TIM_IC_Start_IT+0x102>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b04      	cmp	r3, #4
 80047ea:	d104      	bne.n	80047f6 <HAL_TIM_IC_Start_IT+0xea>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2202      	movs	r2, #2
 80047f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047f4:	e00b      	b.n	800480e <HAL_TIM_IC_Start_IT+0x102>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b08      	cmp	r3, #8
 80047fa:	d104      	bne.n	8004806 <HAL_TIM_IC_Start_IT+0xfa>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004804:	e003      	b.n	800480e <HAL_TIM_IC_Start_IT+0x102>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2202      	movs	r2, #2
 800480a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b0c      	cmp	r3, #12
 8004812:	d841      	bhi.n	8004898 <HAL_TIM_IC_Start_IT+0x18c>
 8004814:	a201      	add	r2, pc, #4	; (adr r2, 800481c <HAL_TIM_IC_Start_IT+0x110>)
 8004816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800481a:	bf00      	nop
 800481c:	08004851 	.word	0x08004851
 8004820:	08004899 	.word	0x08004899
 8004824:	08004899 	.word	0x08004899
 8004828:	08004899 	.word	0x08004899
 800482c:	08004863 	.word	0x08004863
 8004830:	08004899 	.word	0x08004899
 8004834:	08004899 	.word	0x08004899
 8004838:	08004899 	.word	0x08004899
 800483c:	08004875 	.word	0x08004875
 8004840:	08004899 	.word	0x08004899
 8004844:	08004899 	.word	0x08004899
 8004848:	08004899 	.word	0x08004899
 800484c:	08004887 	.word	0x08004887
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0202 	orr.w	r2, r2, #2
 800485e:	60da      	str	r2, [r3, #12]
      break;
 8004860:	e01d      	b.n	800489e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68da      	ldr	r2, [r3, #12]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0204 	orr.w	r2, r2, #4
 8004870:	60da      	str	r2, [r3, #12]
      break;
 8004872:	e014      	b.n	800489e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f042 0208 	orr.w	r2, r2, #8
 8004882:	60da      	str	r2, [r3, #12]
      break;
 8004884:	e00b      	b.n	800489e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f042 0210 	orr.w	r2, r2, #16
 8004894:	60da      	str	r2, [r3, #12]
      break;
 8004896:	e002      	b.n	800489e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	73fb      	strb	r3, [r7, #15]
      break;
 800489c:	bf00      	nop
  }

  if (status == HAL_OK)
 800489e:	7bfb      	ldrb	r3, [r7, #15]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d148      	bne.n	8004936 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2201      	movs	r2, #1
 80048aa:	6839      	ldr	r1, [r7, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 fd78 	bl	80053a2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a22      	ldr	r2, [pc, #136]	; (8004940 <HAL_TIM_IC_Start_IT+0x234>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d022      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c4:	d01d      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a1e      	ldr	r2, [pc, #120]	; (8004944 <HAL_TIM_IC_Start_IT+0x238>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d018      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a1c      	ldr	r2, [pc, #112]	; (8004948 <HAL_TIM_IC_Start_IT+0x23c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d013      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1b      	ldr	r2, [pc, #108]	; (800494c <HAL_TIM_IC_Start_IT+0x240>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00e      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a19      	ldr	r2, [pc, #100]	; (8004950 <HAL_TIM_IC_Start_IT+0x244>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d009      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a18      	ldr	r2, [pc, #96]	; (8004954 <HAL_TIM_IC_Start_IT+0x248>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d004      	beq.n	8004902 <HAL_TIM_IC_Start_IT+0x1f6>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a16      	ldr	r2, [pc, #88]	; (8004958 <HAL_TIM_IC_Start_IT+0x24c>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d111      	bne.n	8004926 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0307 	and.w	r3, r3, #7
 800490c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2b06      	cmp	r3, #6
 8004912:	d010      	beq.n	8004936 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0201 	orr.w	r2, r2, #1
 8004922:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004924:	e007      	b.n	8004936 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0201 	orr.w	r2, r2, #1
 8004934:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004936:	7bfb      	ldrb	r3, [r7, #15]
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	40010000 	.word	0x40010000
 8004944:	40000400 	.word	0x40000400
 8004948:	40000800 	.word	0x40000800
 800494c:	40000c00 	.word	0x40000c00
 8004950:	40010400 	.word	0x40010400
 8004954:	40014000 	.word	0x40014000
 8004958:	40001800 	.word	0x40001800

0800495c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b02      	cmp	r3, #2
 8004970:	d122      	bne.n	80049b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b02      	cmp	r3, #2
 800497e:	d11b      	bne.n	80049b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0202 	mvn.w	r2, #2
 8004988:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2201      	movs	r2, #1
 800498e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	f003 0303 	and.w	r3, r3, #3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d003      	beq.n	80049a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fd fabe 	bl	8001f20 <HAL_TIM_IC_CaptureCallback>
 80049a4:	e005      	b.n	80049b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 fa02 	bl	8004db0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 fa09 	bl	8004dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	f003 0304 	and.w	r3, r3, #4
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d122      	bne.n	8004a0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d11b      	bne.n	8004a0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f06f 0204 	mvn.w	r2, #4
 80049dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2202      	movs	r2, #2
 80049e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fd fa94 	bl	8001f20 <HAL_TIM_IC_CaptureCallback>
 80049f8:	e005      	b.n	8004a06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f9d8 	bl	8004db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 f9df 	bl	8004dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b08      	cmp	r3, #8
 8004a18:	d122      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	f003 0308 	and.w	r3, r3, #8
 8004a24:	2b08      	cmp	r3, #8
 8004a26:	d11b      	bne.n	8004a60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f06f 0208 	mvn.w	r2, #8
 8004a30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2204      	movs	r2, #4
 8004a36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7fd fa6a 	bl	8001f20 <HAL_TIM_IC_CaptureCallback>
 8004a4c:	e005      	b.n	8004a5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f9ae 	bl	8004db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 f9b5 	bl	8004dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	f003 0310 	and.w	r3, r3, #16
 8004a6a:	2b10      	cmp	r3, #16
 8004a6c:	d122      	bne.n	8004ab4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	f003 0310 	and.w	r3, r3, #16
 8004a78:	2b10      	cmp	r3, #16
 8004a7a:	d11b      	bne.n	8004ab4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f06f 0210 	mvn.w	r2, #16
 8004a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2208      	movs	r2, #8
 8004a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	69db      	ldr	r3, [r3, #28]
 8004a92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7fd fa40 	bl	8001f20 <HAL_TIM_IC_CaptureCallback>
 8004aa0:	e005      	b.n	8004aae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f984 	bl	8004db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f000 f98b 	bl	8004dc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d10e      	bne.n	8004ae0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d107      	bne.n	8004ae0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f06f 0201 	mvn.w	r2, #1
 8004ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f7fc fd40 	bl	8001560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aea:	2b80      	cmp	r3, #128	; 0x80
 8004aec:	d10e      	bne.n	8004b0c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af8:	2b80      	cmp	r3, #128	; 0x80
 8004afa:	d107      	bne.n	8004b0c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fcf6 	bl	80054f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b16:	2b40      	cmp	r3, #64	; 0x40
 8004b18:	d10e      	bne.n	8004b38 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b24:	2b40      	cmp	r3, #64	; 0x40
 8004b26:	d107      	bne.n	8004b38 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 f950 	bl	8004dd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	f003 0320 	and.w	r3, r3, #32
 8004b42:	2b20      	cmp	r3, #32
 8004b44:	d10e      	bne.n	8004b64 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f003 0320 	and.w	r3, r3, #32
 8004b50:	2b20      	cmp	r3, #32
 8004b52:	d107      	bne.n	8004b64 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f06f 0220 	mvn.w	r2, #32
 8004b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fcc0 	bl	80054e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b64:	bf00      	nop
 8004b66:	3708      	adds	r7, #8
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}

08004b6c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004b86:	2302      	movs	r3, #2
 8004b88:	e088      	b.n	8004c9c <HAL_TIM_IC_ConfigChannel+0x130>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d11b      	bne.n	8004bd0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6818      	ldr	r0, [r3, #0]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	6819      	ldr	r1, [r3, #0]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	685a      	ldr	r2, [r3, #4]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f000 fa52 	bl	8005050 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	699a      	ldr	r2, [r3, #24]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 020c 	bic.w	r2, r2, #12
 8004bba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6999      	ldr	r1, [r3, #24]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	430a      	orrs	r2, r1
 8004bcc:	619a      	str	r2, [r3, #24]
 8004bce:	e060      	b.n	8004c92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d11c      	bne.n	8004c10 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6818      	ldr	r0, [r3, #0]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	6819      	ldr	r1, [r3, #0]
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f000 fad6 	bl	8005196 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	699a      	ldr	r2, [r3, #24]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004bf8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	6999      	ldr	r1, [r3, #24]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	021a      	lsls	r2, r3, #8
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	619a      	str	r2, [r3, #24]
 8004c0e:	e040      	b.n	8004c92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d11b      	bne.n	8004c4e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6818      	ldr	r0, [r3, #0]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	6819      	ldr	r1, [r3, #0]
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	685a      	ldr	r2, [r3, #4]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	f000 fb23 	bl	8005270 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	69da      	ldr	r2, [r3, #28]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f022 020c 	bic.w	r2, r2, #12
 8004c38:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	69d9      	ldr	r1, [r3, #28]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	61da      	str	r2, [r3, #28]
 8004c4c:	e021      	b.n	8004c92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2b0c      	cmp	r3, #12
 8004c52:	d11c      	bne.n	8004c8e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	6819      	ldr	r1, [r3, #0]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	685a      	ldr	r2, [r3, #4]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f000 fb40 	bl	80052e8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	69da      	ldr	r2, [r3, #28]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004c76:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	69d9      	ldr	r1, [r3, #28]
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	021a      	lsls	r2, r3, #8
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	61da      	str	r2, [r3, #28]
 8004c8c:	e001      	b.n	8004c92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_TIM_SlaveConfigSynchro+0x18>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e031      	b.n	8004d20 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004ccc:	6839      	ldr	r1, [r7, #0]
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f92c 	bl	8004f2c <TIM_SlaveTimer_SetConfig>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e018      	b.n	8004d20 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68da      	ldr	r2, [r3, #12]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cfc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68da      	ldr	r2, [r3, #12]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d0c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3708      	adds	r7, #8
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004d32:	2300      	movs	r3, #0
 8004d34:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	2b0c      	cmp	r3, #12
 8004d3a:	d831      	bhi.n	8004da0 <HAL_TIM_ReadCapturedValue+0x78>
 8004d3c:	a201      	add	r2, pc, #4	; (adr r2, 8004d44 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d42:	bf00      	nop
 8004d44:	08004d79 	.word	0x08004d79
 8004d48:	08004da1 	.word	0x08004da1
 8004d4c:	08004da1 	.word	0x08004da1
 8004d50:	08004da1 	.word	0x08004da1
 8004d54:	08004d83 	.word	0x08004d83
 8004d58:	08004da1 	.word	0x08004da1
 8004d5c:	08004da1 	.word	0x08004da1
 8004d60:	08004da1 	.word	0x08004da1
 8004d64:	08004d8d 	.word	0x08004d8d
 8004d68:	08004da1 	.word	0x08004da1
 8004d6c:	08004da1 	.word	0x08004da1
 8004d70:	08004da1 	.word	0x08004da1
 8004d74:	08004d97 	.word	0x08004d97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7e:	60fb      	str	r3, [r7, #12]

      break;
 8004d80:	e00f      	b.n	8004da2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d88:	60fb      	str	r3, [r7, #12]

      break;
 8004d8a:	e00a      	b.n	8004da2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d92:	60fb      	str	r3, [r7, #12]

      break;
 8004d94:	e005      	b.n	8004da2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	60fb      	str	r3, [r7, #12]

      break;
 8004d9e:	e000      	b.n	8004da2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004da0:	bf00      	nop
  }

  return tmpreg;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a40      	ldr	r2, [pc, #256]	; (8004f00 <TIM_Base_SetConfig+0x114>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d013      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0a:	d00f      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a3d      	ldr	r2, [pc, #244]	; (8004f04 <TIM_Base_SetConfig+0x118>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00b      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a3c      	ldr	r2, [pc, #240]	; (8004f08 <TIM_Base_SetConfig+0x11c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d007      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a3b      	ldr	r2, [pc, #236]	; (8004f0c <TIM_Base_SetConfig+0x120>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <TIM_Base_SetConfig+0x40>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a3a      	ldr	r2, [pc, #232]	; (8004f10 <TIM_Base_SetConfig+0x124>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d108      	bne.n	8004e3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a2f      	ldr	r2, [pc, #188]	; (8004f00 <TIM_Base_SetConfig+0x114>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d02b      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e4c:	d027      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a2c      	ldr	r2, [pc, #176]	; (8004f04 <TIM_Base_SetConfig+0x118>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d023      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a2b      	ldr	r2, [pc, #172]	; (8004f08 <TIM_Base_SetConfig+0x11c>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d01f      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	4a2a      	ldr	r2, [pc, #168]	; (8004f0c <TIM_Base_SetConfig+0x120>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d01b      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a29      	ldr	r2, [pc, #164]	; (8004f10 <TIM_Base_SetConfig+0x124>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d017      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a28      	ldr	r2, [pc, #160]	; (8004f14 <TIM_Base_SetConfig+0x128>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d013      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a27      	ldr	r2, [pc, #156]	; (8004f18 <TIM_Base_SetConfig+0x12c>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d00f      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a26      	ldr	r2, [pc, #152]	; (8004f1c <TIM_Base_SetConfig+0x130>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d00b      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a25      	ldr	r2, [pc, #148]	; (8004f20 <TIM_Base_SetConfig+0x134>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d007      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a24      	ldr	r2, [pc, #144]	; (8004f24 <TIM_Base_SetConfig+0x138>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d003      	beq.n	8004e9e <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a23      	ldr	r2, [pc, #140]	; (8004f28 <TIM_Base_SetConfig+0x13c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d108      	bne.n	8004eb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a0a      	ldr	r2, [pc, #40]	; (8004f00 <TIM_Base_SetConfig+0x114>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d003      	beq.n	8004ee4 <TIM_Base_SetConfig+0xf8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a0c      	ldr	r2, [pc, #48]	; (8004f10 <TIM_Base_SetConfig+0x124>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d103      	bne.n	8004eec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	615a      	str	r2, [r3, #20]
}
 8004ef2:	bf00      	nop
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40010000 	.word	0x40010000
 8004f04:	40000400 	.word	0x40000400
 8004f08:	40000800 	.word	0x40000800
 8004f0c:	40000c00 	.word	0x40000c00
 8004f10:	40010400 	.word	0x40010400
 8004f14:	40014000 	.word	0x40014000
 8004f18:	40014400 	.word	0x40014400
 8004f1c:	40014800 	.word	0x40014800
 8004f20:	40001800 	.word	0x40001800
 8004f24:	40001c00 	.word	0x40001c00
 8004f28:	40002000 	.word	0x40002000

08004f2c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f48:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	f023 0307 	bic.w	r3, r3, #7
 8004f5a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b70      	cmp	r3, #112	; 0x70
 8004f74:	d01a      	beq.n	8004fac <TIM_SlaveTimer_SetConfig+0x80>
 8004f76:	2b70      	cmp	r3, #112	; 0x70
 8004f78:	d860      	bhi.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
 8004f7a:	2b60      	cmp	r3, #96	; 0x60
 8004f7c:	d054      	beq.n	8005028 <TIM_SlaveTimer_SetConfig+0xfc>
 8004f7e:	2b60      	cmp	r3, #96	; 0x60
 8004f80:	d85c      	bhi.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
 8004f82:	2b50      	cmp	r3, #80	; 0x50
 8004f84:	d046      	beq.n	8005014 <TIM_SlaveTimer_SetConfig+0xe8>
 8004f86:	2b50      	cmp	r3, #80	; 0x50
 8004f88:	d858      	bhi.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
 8004f8a:	2b40      	cmp	r3, #64	; 0x40
 8004f8c:	d019      	beq.n	8004fc2 <TIM_SlaveTimer_SetConfig+0x96>
 8004f8e:	2b40      	cmp	r3, #64	; 0x40
 8004f90:	d854      	bhi.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
 8004f92:	2b30      	cmp	r3, #48	; 0x30
 8004f94:	d055      	beq.n	8005042 <TIM_SlaveTimer_SetConfig+0x116>
 8004f96:	2b30      	cmp	r3, #48	; 0x30
 8004f98:	d850      	bhi.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
 8004f9a:	2b20      	cmp	r3, #32
 8004f9c:	d051      	beq.n	8005042 <TIM_SlaveTimer_SetConfig+0x116>
 8004f9e:	2b20      	cmp	r3, #32
 8004fa0:	d84c      	bhi.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d04d      	beq.n	8005042 <TIM_SlaveTimer_SetConfig+0x116>
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d04b      	beq.n	8005042 <TIM_SlaveTimer_SetConfig+0x116>
 8004faa:	e047      	b.n	800503c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6818      	ldr	r0, [r3, #0]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	68d9      	ldr	r1, [r3, #12]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	f000 f9d1 	bl	8005362 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8004fc0:	e040      	b.n	8005044 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b05      	cmp	r3, #5
 8004fc8:	d101      	bne.n	8004fce <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e03b      	b.n	8005046 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6a1b      	ldr	r3, [r3, #32]
 8004fd4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6a1a      	ldr	r2, [r3, #32]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f022 0201 	bic.w	r2, r2, #1
 8004fe4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ff4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	68ba      	ldr	r2, [r7, #8]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	621a      	str	r2, [r3, #32]
      break;
 8005012:	e017      	b.n	8005044 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6818      	ldr	r0, [r3, #0]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	6899      	ldr	r1, [r3, #8]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	461a      	mov	r2, r3
 8005022:	f000 f889 	bl	8005138 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005026:	e00d      	b.n	8005044 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6818      	ldr	r0, [r3, #0]
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	6899      	ldr	r1, [r3, #8]
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	461a      	mov	r2, r3
 8005036:	f000 f8eb 	bl	8005210 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800503a:	e003      	b.n	8005044 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	75fb      	strb	r3, [r7, #23]
      break;
 8005040:	e000      	b.n	8005044 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005042:	bf00      	nop
  }

  return status;
 8005044:	7dfb      	ldrb	r3, [r7, #23]
}
 8005046:	4618      	mov	r0, r3
 8005048:	3718      	adds	r7, #24
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
	...

08005050 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f023 0201 	bic.w	r2, r3, #1
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	4a28      	ldr	r2, [pc, #160]	; (800511c <TIM_TI1_SetConfig+0xcc>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d01b      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005084:	d017      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	4a25      	ldr	r2, [pc, #148]	; (8005120 <TIM_TI1_SetConfig+0xd0>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d013      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	4a24      	ldr	r2, [pc, #144]	; (8005124 <TIM_TI1_SetConfig+0xd4>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d00f      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	4a23      	ldr	r2, [pc, #140]	; (8005128 <TIM_TI1_SetConfig+0xd8>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d00b      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4a22      	ldr	r2, [pc, #136]	; (800512c <TIM_TI1_SetConfig+0xdc>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d007      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	4a21      	ldr	r2, [pc, #132]	; (8005130 <TIM_TI1_SetConfig+0xe0>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d003      	beq.n	80050b6 <TIM_TI1_SetConfig+0x66>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	4a20      	ldr	r2, [pc, #128]	; (8005134 <TIM_TI1_SetConfig+0xe4>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d101      	bne.n	80050ba <TIM_TI1_SetConfig+0x6a>
 80050b6:	2301      	movs	r3, #1
 80050b8:	e000      	b.n	80050bc <TIM_TI1_SetConfig+0x6c>
 80050ba:	2300      	movs	r3, #0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d008      	beq.n	80050d2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	f023 0303 	bic.w	r3, r3, #3
 80050c6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	e003      	b.n	80050da <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f043 0301 	orr.w	r3, r3, #1
 80050d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	011b      	lsls	r3, r3, #4
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f023 030a 	bic.w	r3, r3, #10
 80050f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	f003 030a 	and.w	r3, r3, #10
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4313      	orrs	r3, r2
 8005100:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	697a      	ldr	r2, [r7, #20]
 8005106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	693a      	ldr	r2, [r7, #16]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	bf00      	nop
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40010000 	.word	0x40010000
 8005120:	40000400 	.word	0x40000400
 8005124:	40000800 	.word	0x40000800
 8005128:	40000c00 	.word	0x40000c00
 800512c:	40010400 	.word	0x40010400
 8005130:	40014000 	.word	0x40014000
 8005134:	40001800 	.word	0x40001800

08005138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005138:	b480      	push	{r7}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	f023 0201 	bic.w	r2, r3, #1
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005162:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	693a      	ldr	r2, [r7, #16]
 800516a:	4313      	orrs	r3, r2
 800516c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f023 030a 	bic.w	r3, r3, #10
 8005174:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	4313      	orrs	r3, r2
 800517c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	621a      	str	r2, [r3, #32]
}
 800518a:	bf00      	nop
 800518c:	371c      	adds	r7, #28
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005196:	b480      	push	{r7}
 8005198:	b087      	sub	sp, #28
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	607a      	str	r2, [r7, #4]
 80051a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	f023 0210 	bic.w	r2, r3, #16
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	021b      	lsls	r3, r3, #8
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	031b      	lsls	r3, r3, #12
 80051da:	b29b      	uxth	r3, r3
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051e8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	011b      	lsls	r3, r3, #4
 80051ee:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	693a      	ldr	r2, [r7, #16]
 8005202:	621a      	str	r2, [r3, #32]
}
 8005204:	bf00      	nop
 8005206:	371c      	adds	r7, #28
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	f023 0210 	bic.w	r2, r3, #16
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800523a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	031b      	lsls	r3, r3, #12
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	4313      	orrs	r3, r2
 8005244:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800524c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	011b      	lsls	r3, r3, #4
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	4313      	orrs	r3, r2
 8005256:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	693a      	ldr	r2, [r7, #16]
 8005262:	621a      	str	r2, [r3, #32]
}
 8005264:	bf00      	nop
 8005266:	371c      	adds	r7, #28
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a1b      	ldr	r3, [r3, #32]
 8005294:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f023 0303 	bic.w	r3, r3, #3
 800529c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052ac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	011b      	lsls	r3, r3, #4
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80052c0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	021b      	lsls	r3, r3, #8
 80052c6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	693a      	ldr	r2, [r7, #16]
 80052da:	621a      	str	r2, [r3, #32]
}
 80052dc:	bf00      	nop
 80052de:	371c      	adds	r7, #28
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b087      	sub	sp, #28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	69db      	ldr	r3, [r3, #28]
 8005306:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005314:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	021b      	lsls	r3, r3, #8
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	4313      	orrs	r3, r2
 800531e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005326:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	031b      	lsls	r3, r3, #12
 800532c:	b29b      	uxth	r3, r3
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	4313      	orrs	r3, r2
 8005332:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800533a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	031b      	lsls	r3, r3, #12
 8005340:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4313      	orrs	r3, r2
 8005348:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	693a      	ldr	r2, [r7, #16]
 8005354:	621a      	str	r2, [r3, #32]
}
 8005356:	bf00      	nop
 8005358:	371c      	adds	r7, #28
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr

08005362 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005362:	b480      	push	{r7}
 8005364:	b087      	sub	sp, #28
 8005366:	af00      	add	r7, sp, #0
 8005368:	60f8      	str	r0, [r7, #12]
 800536a:	60b9      	str	r1, [r7, #8]
 800536c:	607a      	str	r2, [r7, #4]
 800536e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800537c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	021a      	lsls	r2, r3, #8
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	431a      	orrs	r2, r3
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	4313      	orrs	r3, r2
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	4313      	orrs	r3, r2
 800538e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	609a      	str	r2, [r3, #8]
}
 8005396:	bf00      	nop
 8005398:	371c      	adds	r7, #28
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b087      	sub	sp, #28
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	f003 031f 	and.w	r3, r3, #31
 80053b4:	2201      	movs	r2, #1
 80053b6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ba:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a1a      	ldr	r2, [r3, #32]
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	43db      	mvns	r3, r3
 80053c4:	401a      	ands	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6a1a      	ldr	r2, [r3, #32]
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	f003 031f 	and.w	r3, r3, #31
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	fa01 f303 	lsl.w	r3, r1, r3
 80053da:	431a      	orrs	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	621a      	str	r2, [r3, #32]
}
 80053e0:	bf00      	nop
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d101      	bne.n	8005404 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005400:	2302      	movs	r3, #2
 8005402:	e05a      	b.n	80054ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2202      	movs	r2, #2
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800542a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	4313      	orrs	r3, r2
 8005434:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a21      	ldr	r2, [pc, #132]	; (80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d022      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005450:	d01d      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a1d      	ldr	r2, [pc, #116]	; (80054cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d018      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a1b      	ldr	r2, [pc, #108]	; (80054d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d013      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a1a      	ldr	r2, [pc, #104]	; (80054d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00e      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a18      	ldr	r2, [pc, #96]	; (80054d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d009      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a17      	ldr	r2, [pc, #92]	; (80054dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d004      	beq.n	800548e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a15      	ldr	r2, [pc, #84]	; (80054e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d10c      	bne.n	80054a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005494:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	4313      	orrs	r3, r2
 800549e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	40010000 	.word	0x40010000
 80054cc:	40000400 	.word	0x40000400
 80054d0:	40000800 	.word	0x40000800
 80054d4:	40000c00 	.word	0x40000c00
 80054d8:	40010400 	.word	0x40010400
 80054dc:	40014000 	.word	0x40014000
 80054e0:	40001800 	.word	0x40001800

080054e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e033      	b.n	8005586 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d106      	bne.n	8005538 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7fc fd6a 	bl	800200c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2202      	movs	r2, #2
 800553c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f825 	bl	8005590 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	691a      	ldr	r2, [r3, #16]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005554:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695a      	ldr	r2, [r3, #20]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005564:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68da      	ldr	r2, [r3, #12]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005574:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3708      	adds	r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
	...

08005590 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8005590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005594:	b0c6      	sub	sp, #280	; 0x118
 8005596:	af00      	add	r7, sp, #0
 8005598:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg = 0x00U;
 800559c:	2300      	movs	r3, #0
 800559e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80055a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68d9      	ldr	r1, [r3, #12]
 80055aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	f021 030c 	bic.w	r3, r1, #12
 80055b4:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80055b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 80055c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055c6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80055ca:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80055ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055d2:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80055d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055d8:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80055da:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80055dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055e0:	6a1b      	ldr	r3, [r3, #32]
 80055e2:	431a      	orrs	r2, r3
 80055e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055e8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80055ea:	431a      	orrs	r2, r3
 80055ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80055f6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 80055fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005604:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8005606:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8005612:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005616:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800561a:	f023 030c 	bic.w	r3, r3, #12
 800561e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8005622:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005626:	689a      	ldr	r2, [r3, #8]
 8005628:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	431a      	orrs	r2, r3
 8005630:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	431a      	orrs	r2, r3
 8005638:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800563c:	4313      	orrs	r3, r2
 800563e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005642:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8005646:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005650:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8005652:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6959      	ldr	r1, [r3, #20]
 800565a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 8005664:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8005666:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	4b8b      	ldr	r3, [pc, #556]	; (800589c <USART_SetConfig+0x30c>)
 800566e:	429a      	cmp	r2, r3
 8005670:	d006      	beq.n	8005680 <USART_SetConfig+0xf0>
 8005672:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	4b89      	ldr	r3, [pc, #548]	; (80058a0 <USART_SetConfig+0x310>)
 800567a:	429a      	cmp	r2, r3
 800567c:	f040 8114 	bne.w	80058a8 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005680:	f7fd fe6a 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8005684:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8005688:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800568c:	2200      	movs	r2, #0
 800568e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005692:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8005696:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 800569a:	4622      	mov	r2, r4
 800569c:	462b      	mov	r3, r5
 800569e:	1891      	adds	r1, r2, r2
 80056a0:	6739      	str	r1, [r7, #112]	; 0x70
 80056a2:	415b      	adcs	r3, r3
 80056a4:	677b      	str	r3, [r7, #116]	; 0x74
 80056a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80056aa:	4621      	mov	r1, r4
 80056ac:	eb12 0801 	adds.w	r8, r2, r1
 80056b0:	4629      	mov	r1, r5
 80056b2:	eb43 0901 	adc.w	r9, r3, r1
 80056b6:	f04f 0200 	mov.w	r2, #0
 80056ba:	f04f 0300 	mov.w	r3, #0
 80056be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056ca:	4690      	mov	r8, r2
 80056cc:	4699      	mov	r9, r3
 80056ce:	4623      	mov	r3, r4
 80056d0:	eb18 0303 	adds.w	r3, r8, r3
 80056d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80056d8:	462b      	mov	r3, r5
 80056da:	eb49 0303 	adc.w	r3, r9, r3
 80056de:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80056e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80056ee:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80056f2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80056f6:	460b      	mov	r3, r1
 80056f8:	18db      	adds	r3, r3, r3
 80056fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80056fc:	4613      	mov	r3, r2
 80056fe:	eb42 0303 	adc.w	r3, r2, r3
 8005702:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005704:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005708:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800570c:	f7fb fa6c 	bl	8000be8 <__aeabi_uldivmod>
 8005710:	4602      	mov	r2, r0
 8005712:	460b      	mov	r3, r1
 8005714:	4b63      	ldr	r3, [pc, #396]	; (80058a4 <USART_SetConfig+0x314>)
 8005716:	fba3 2302 	umull	r2, r3, r3, r2
 800571a:	095b      	lsrs	r3, r3, #5
 800571c:	011c      	lsls	r4, r3, #4
 800571e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005722:	2200      	movs	r2, #0
 8005724:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005728:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800572c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8005730:	4642      	mov	r2, r8
 8005732:	464b      	mov	r3, r9
 8005734:	1891      	adds	r1, r2, r2
 8005736:	6639      	str	r1, [r7, #96]	; 0x60
 8005738:	415b      	adcs	r3, r3
 800573a:	667b      	str	r3, [r7, #100]	; 0x64
 800573c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005740:	4641      	mov	r1, r8
 8005742:	1851      	adds	r1, r2, r1
 8005744:	65b9      	str	r1, [r7, #88]	; 0x58
 8005746:	4649      	mov	r1, r9
 8005748:	414b      	adcs	r3, r1
 800574a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800574c:	f04f 0200 	mov.w	r2, #0
 8005750:	f04f 0300 	mov.w	r3, #0
 8005754:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8005758:	4659      	mov	r1, fp
 800575a:	00cb      	lsls	r3, r1, #3
 800575c:	4651      	mov	r1, sl
 800575e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005762:	4651      	mov	r1, sl
 8005764:	00ca      	lsls	r2, r1, #3
 8005766:	4610      	mov	r0, r2
 8005768:	4619      	mov	r1, r3
 800576a:	4603      	mov	r3, r0
 800576c:	4642      	mov	r2, r8
 800576e:	189b      	adds	r3, r3, r2
 8005770:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005774:	464b      	mov	r3, r9
 8005776:	460a      	mov	r2, r1
 8005778:	eb42 0303 	adc.w	r3, r2, r3
 800577c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005780:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800578c:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005790:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005794:	460b      	mov	r3, r1
 8005796:	18db      	adds	r3, r3, r3
 8005798:	653b      	str	r3, [r7, #80]	; 0x50
 800579a:	4613      	mov	r3, r2
 800579c:	eb42 0303 	adc.w	r3, r2, r3
 80057a0:	657b      	str	r3, [r7, #84]	; 0x54
 80057a2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80057a6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80057aa:	f7fb fa1d 	bl	8000be8 <__aeabi_uldivmod>
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	4611      	mov	r1, r2
 80057b4:	4b3b      	ldr	r3, [pc, #236]	; (80058a4 <USART_SetConfig+0x314>)
 80057b6:	fba3 2301 	umull	r2, r3, r3, r1
 80057ba:	095b      	lsrs	r3, r3, #5
 80057bc:	2264      	movs	r2, #100	; 0x64
 80057be:	fb02 f303 	mul.w	r3, r2, r3
 80057c2:	1acb      	subs	r3, r1, r3
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80057ca:	4b36      	ldr	r3, [pc, #216]	; (80058a4 <USART_SetConfig+0x314>)
 80057cc:	fba3 2302 	umull	r2, r3, r3, r2
 80057d0:	095b      	lsrs	r3, r3, #5
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80057d8:	441c      	add	r4, r3
 80057da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80057de:	2200      	movs	r2, #0
 80057e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80057e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80057e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80057ec:	4642      	mov	r2, r8
 80057ee:	464b      	mov	r3, r9
 80057f0:	1891      	adds	r1, r2, r2
 80057f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80057f4:	415b      	adcs	r3, r3
 80057f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80057fc:	4641      	mov	r1, r8
 80057fe:	1851      	adds	r1, r2, r1
 8005800:	6439      	str	r1, [r7, #64]	; 0x40
 8005802:	4649      	mov	r1, r9
 8005804:	414b      	adcs	r3, r1
 8005806:	647b      	str	r3, [r7, #68]	; 0x44
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	; 0x40
 8005814:	4659      	mov	r1, fp
 8005816:	00cb      	lsls	r3, r1, #3
 8005818:	4651      	mov	r1, sl
 800581a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800581e:	4651      	mov	r1, sl
 8005820:	00ca      	lsls	r2, r1, #3
 8005822:	4610      	mov	r0, r2
 8005824:	4619      	mov	r1, r3
 8005826:	4603      	mov	r3, r0
 8005828:	4642      	mov	r2, r8
 800582a:	189b      	adds	r3, r3, r2
 800582c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005830:	464b      	mov	r3, r9
 8005832:	460a      	mov	r2, r1
 8005834:	eb42 0303 	adc.w	r3, r2, r3
 8005838:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800583c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005848:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800584c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005850:	460b      	mov	r3, r1
 8005852:	18db      	adds	r3, r3, r3
 8005854:	63bb      	str	r3, [r7, #56]	; 0x38
 8005856:	4613      	mov	r3, r2
 8005858:	eb42 0303 	adc.w	r3, r2, r3
 800585c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800585e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005862:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005866:	f7fb f9bf 	bl	8000be8 <__aeabi_uldivmod>
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	4b0d      	ldr	r3, [pc, #52]	; (80058a4 <USART_SetConfig+0x314>)
 8005870:	fba3 1302 	umull	r1, r3, r3, r2
 8005874:	095b      	lsrs	r3, r3, #5
 8005876:	2164      	movs	r1, #100	; 0x64
 8005878:	fb01 f303 	mul.w	r3, r1, r3
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	3332      	adds	r3, #50	; 0x32
 8005882:	4a08      	ldr	r2, [pc, #32]	; (80058a4 <USART_SetConfig+0x314>)
 8005884:	fba2 2303 	umull	r2, r3, r2, r3
 8005888:	095b      	lsrs	r3, r3, #5
 800588a:	f003 0207 	and.w	r2, r3, #7
 800588e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4422      	add	r2, r4
 8005896:	609a      	str	r2, [r3, #8]
 8005898:	e109      	b.n	8005aae <USART_SetConfig+0x51e>
 800589a:	bf00      	nop
 800589c:	40011000 	.word	0x40011000
 80058a0:	40011400 	.word	0x40011400
 80058a4:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80058a8:	f7fd fd42 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 80058ac:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 80058b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80058ba:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80058be:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80058c2:	4642      	mov	r2, r8
 80058c4:	464b      	mov	r3, r9
 80058c6:	1891      	adds	r1, r2, r2
 80058c8:	6339      	str	r1, [r7, #48]	; 0x30
 80058ca:	415b      	adcs	r3, r3
 80058cc:	637b      	str	r3, [r7, #52]	; 0x34
 80058ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80058d2:	4641      	mov	r1, r8
 80058d4:	1854      	adds	r4, r2, r1
 80058d6:	4649      	mov	r1, r9
 80058d8:	eb43 0501 	adc.w	r5, r3, r1
 80058dc:	f04f 0200 	mov.w	r2, #0
 80058e0:	f04f 0300 	mov.w	r3, #0
 80058e4:	00eb      	lsls	r3, r5, #3
 80058e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058ea:	00e2      	lsls	r2, r4, #3
 80058ec:	4614      	mov	r4, r2
 80058ee:	461d      	mov	r5, r3
 80058f0:	4643      	mov	r3, r8
 80058f2:	18e3      	adds	r3, r4, r3
 80058f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058f8:	464b      	mov	r3, r9
 80058fa:	eb45 0303 	adc.w	r3, r5, r3
 80058fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005902:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800590e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005912:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005916:	460b      	mov	r3, r1
 8005918:	18db      	adds	r3, r3, r3
 800591a:	62bb      	str	r3, [r7, #40]	; 0x28
 800591c:	4613      	mov	r3, r2
 800591e:	eb42 0303 	adc.w	r3, r2, r3
 8005922:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005924:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005928:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800592c:	f7fb f95c 	bl	8000be8 <__aeabi_uldivmod>
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	4b61      	ldr	r3, [pc, #388]	; (8005abc <USART_SetConfig+0x52c>)
 8005936:	fba3 2302 	umull	r2, r3, r3, r2
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	011c      	lsls	r4, r3, #4
 800593e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005942:	2200      	movs	r2, #0
 8005944:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005948:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800594c:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005950:	4642      	mov	r2, r8
 8005952:	464b      	mov	r3, r9
 8005954:	1891      	adds	r1, r2, r2
 8005956:	6239      	str	r1, [r7, #32]
 8005958:	415b      	adcs	r3, r3
 800595a:	627b      	str	r3, [r7, #36]	; 0x24
 800595c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005960:	4641      	mov	r1, r8
 8005962:	eb12 0a01 	adds.w	sl, r2, r1
 8005966:	4649      	mov	r1, r9
 8005968:	eb43 0b01 	adc.w	fp, r3, r1
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	f04f 0300 	mov.w	r3, #0
 8005974:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005978:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800597c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005980:	4692      	mov	sl, r2
 8005982:	469b      	mov	fp, r3
 8005984:	4643      	mov	r3, r8
 8005986:	eb1a 0303 	adds.w	r3, sl, r3
 800598a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800598e:	464b      	mov	r3, r9
 8005990:	eb4b 0303 	adc.w	r3, fp, r3
 8005994:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005998:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80059a4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80059a8:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80059ac:	460b      	mov	r3, r1
 80059ae:	18db      	adds	r3, r3, r3
 80059b0:	61bb      	str	r3, [r7, #24]
 80059b2:	4613      	mov	r3, r2
 80059b4:	eb42 0303 	adc.w	r3, r2, r3
 80059b8:	61fb      	str	r3, [r7, #28]
 80059ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059be:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80059c2:	f7fb f911 	bl	8000be8 <__aeabi_uldivmod>
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	4611      	mov	r1, r2
 80059cc:	4b3b      	ldr	r3, [pc, #236]	; (8005abc <USART_SetConfig+0x52c>)
 80059ce:	fba3 2301 	umull	r2, r3, r3, r1
 80059d2:	095b      	lsrs	r3, r3, #5
 80059d4:	2264      	movs	r2, #100	; 0x64
 80059d6:	fb02 f303 	mul.w	r3, r2, r3
 80059da:	1acb      	subs	r3, r1, r3
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80059e2:	4b36      	ldr	r3, [pc, #216]	; (8005abc <USART_SetConfig+0x52c>)
 80059e4:	fba3 2302 	umull	r2, r3, r3, r2
 80059e8:	095b      	lsrs	r3, r3, #5
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80059f0:	441c      	add	r4, r3
 80059f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80059f6:	2200      	movs	r2, #0
 80059f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80059fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005a00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005a04:	4642      	mov	r2, r8
 8005a06:	464b      	mov	r3, r9
 8005a08:	1891      	adds	r1, r2, r2
 8005a0a:	6139      	str	r1, [r7, #16]
 8005a0c:	415b      	adcs	r3, r3
 8005a0e:	617b      	str	r3, [r7, #20]
 8005a10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005a14:	4641      	mov	r1, r8
 8005a16:	1851      	adds	r1, r2, r1
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	414b      	adcs	r3, r1
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	f04f 0300 	mov.w	r3, #0
 8005a28:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005a2c:	4659      	mov	r1, fp
 8005a2e:	00cb      	lsls	r3, r1, #3
 8005a30:	4651      	mov	r1, sl
 8005a32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a36:	4651      	mov	r1, sl
 8005a38:	00ca      	lsls	r2, r1, #3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4603      	mov	r3, r0
 8005a40:	4642      	mov	r2, r8
 8005a42:	189b      	adds	r3, r3, r2
 8005a44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a48:	464b      	mov	r3, r9
 8005a4a:	460a      	mov	r2, r1
 8005a4c:	eb42 0303 	adc.w	r3, r2, r3
 8005a50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005a54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005a5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005a60:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8005a64:	460b      	mov	r3, r1
 8005a66:	18db      	adds	r3, r3, r3
 8005a68:	603b      	str	r3, [r7, #0]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	eb42 0303 	adc.w	r3, r2, r3
 8005a70:	607b      	str	r3, [r7, #4]
 8005a72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005a7a:	f7fb f8b5 	bl	8000be8 <__aeabi_uldivmod>
 8005a7e:	4602      	mov	r2, r0
 8005a80:	460b      	mov	r3, r1
 8005a82:	4b0e      	ldr	r3, [pc, #56]	; (8005abc <USART_SetConfig+0x52c>)
 8005a84:	fba3 1302 	umull	r1, r3, r3, r2
 8005a88:	095b      	lsrs	r3, r3, #5
 8005a8a:	2164      	movs	r1, #100	; 0x64
 8005a8c:	fb01 f303 	mul.w	r3, r1, r3
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	3332      	adds	r3, #50	; 0x32
 8005a96:	4a09      	ldr	r2, [pc, #36]	; (8005abc <USART_SetConfig+0x52c>)
 8005a98:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9c:	095b      	lsrs	r3, r3, #5
 8005a9e:	f003 0207 	and.w	r2, r3, #7
 8005aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4422      	add	r2, r4
 8005aaa:	609a      	str	r2, [r3, #8]
  }
}
 8005aac:	bf00      	nop
 8005aae:	bf00      	nop
 8005ab0:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aba:	bf00      	nop
 8005abc:	51eb851f 	.word	0x51eb851f

08005ac0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005ac4:	4904      	ldr	r1, [pc, #16]	; (8005ad8 <MX_FATFS_Init+0x18>)
 8005ac6:	4805      	ldr	r0, [pc, #20]	; (8005adc <MX_FATFS_Init+0x1c>)
 8005ac8:	f002 ffa2 	bl	8008a10 <FATFS_LinkDriver>
 8005acc:	4603      	mov	r3, r0
 8005ace:	461a      	mov	r2, r3
 8005ad0:	4b03      	ldr	r3, [pc, #12]	; (8005ae0 <MX_FATFS_Init+0x20>)
 8005ad2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005ad4:	bf00      	nop
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	20000b90 	.word	0x20000b90
 8005adc:	2000000c 	.word	0x2000000c
 8005ae0:	20000b8c 	.word	0x20000b8c

08005ae4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005ae8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	4603      	mov	r3, r0
 8005afc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	return USER_SPI_initialize(pdrv);
 8005afe:	79fb      	ldrb	r3, [r7, #7]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 f9d7 	bl	8005eb4 <USER_SPI_initialize>
 8005b06:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	4603      	mov	r3, r0
 8005b18:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	return USER_SPI_status(pdrv);
 8005b1a:	79fb      	ldrb	r3, [r7, #7]
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 fab5 	bl	800608c <USER_SPI_status>
 8005b22:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	607a      	str	r2, [r7, #4]
 8005b36:	603b      	str	r3, [r7, #0]
 8005b38:	4603      	mov	r3, r0
 8005b3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
   // return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count);
 8005b3c:	7bf8      	ldrb	r0, [r7, #15]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	68b9      	ldr	r1, [r7, #8]
 8005b44:	f000 fab8 	bl	80060b8 <USER_SPI_read>
 8005b48:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3710      	adds	r7, #16
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b084      	sub	sp, #16
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
 8005b5e:	4603      	mov	r3, r0
 8005b60:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count);
 8005b62:	7bf8      	ldrb	r0, [r7, #15]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	68b9      	ldr	r1, [r7, #8]
 8005b6a:	f000 fb0b 	bl	8006184 <USER_SPI_write>
 8005b6e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	603a      	str	r2, [r7, #0]
 8005b82:	71fb      	strb	r3, [r7, #7]
 8005b84:	460b      	mov	r3, r1
 8005b86:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8005b88:	79b9      	ldrb	r1, [r7, #6]
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 fb74 	bl	800627c <USER_SPI_ioctl>
 8005b94:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3708      	adds	r7, #8
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
	...

08005ba0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8005ba8:	f7fc fad8 	bl	800215c <HAL_GetTick>
 8005bac:	4603      	mov	r3, r0
 8005bae:	4a04      	ldr	r2, [pc, #16]	; (8005bc0 <SPI_Timer_On+0x20>)
 8005bb0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8005bb2:	4a04      	ldr	r2, [pc, #16]	; (8005bc4 <SPI_Timer_On+0x24>)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6013      	str	r3, [r2, #0]
}
 8005bb8:	bf00      	nop
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	20000b98 	.word	0x20000b98
 8005bc4:	20000b9c 	.word	0x20000b9c

08005bc8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005bcc:	f7fc fac6 	bl	800215c <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	4b06      	ldr	r3, [pc, #24]	; (8005bec <SPI_Timer_Status+0x24>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	1ad2      	subs	r2, r2, r3
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <SPI_Timer_Status+0x28>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	bf34      	ite	cc
 8005be0:	2301      	movcc	r3, #1
 8005be2:	2300      	movcs	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	20000b98 	.word	0x20000b98
 8005bf0:	20000b9c 	.word	0x20000b9c

08005bf4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005bfe:	f107 020f 	add.w	r2, r7, #15
 8005c02:	1df9      	adds	r1, r7, #7
 8005c04:	2332      	movs	r3, #50	; 0x32
 8005c06:	9300      	str	r3, [sp, #0]
 8005c08:	2301      	movs	r3, #1
 8005c0a:	4804      	ldr	r0, [pc, #16]	; (8005c1c <xchg_spi+0x28>)
 8005c0c:	f7fe f9f7 	bl	8003ffe <HAL_SPI_TransmitReceive>
    return rxDat;
 8005c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	200009bc 	.word	0x200009bc

08005c20 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005c20:	b590      	push	{r4, r7, lr}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	60fb      	str	r3, [r7, #12]
 8005c2e:	e00a      	b.n	8005c46 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	18d4      	adds	r4, r2, r3
 8005c36:	20ff      	movs	r0, #255	; 0xff
 8005c38:	f7ff ffdc 	bl	8005bf4 <xchg_spi>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	3301      	adds	r3, #1
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d3f0      	bcc.n	8005c30 <rcvr_spi_multi+0x10>
	}
}
 8005c4e:	bf00      	nop
 8005c50:	bf00      	nop
 8005c52:	3714      	adds	r7, #20
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd90      	pop	{r4, r7, pc}

08005c58 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c6a:	6879      	ldr	r1, [r7, #4]
 8005c6c:	4803      	ldr	r0, [pc, #12]	; (8005c7c <xmit_spi_multi+0x24>)
 8005c6e:	f7fe f88a 	bl	8003d86 <HAL_SPI_Transmit>
}
 8005c72:	bf00      	nop
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	200009bc 	.word	0x200009bc

08005c80 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005c88:	f7fc fa68 	bl	800215c <HAL_GetTick>
 8005c8c:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005c92:	20ff      	movs	r0, #255	; 0xff
 8005c94:	f7ff ffae 	bl	8005bf4 <xchg_spi>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005c9c:	7bfb      	ldrb	r3, [r7, #15]
 8005c9e:	2bff      	cmp	r3, #255	; 0xff
 8005ca0:	d007      	beq.n	8005cb2 <wait_ready+0x32>
 8005ca2:	f7fc fa5b 	bl	800215c <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d8ef      	bhi.n	8005c92 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
 8005cb4:	2bff      	cmp	r3, #255	; 0xff
 8005cb6:	bf0c      	ite	eq
 8005cb8:	2301      	moveq	r3, #1
 8005cba:	2300      	movne	r3, #0
 8005cbc:	b2db      	uxtb	r3, r3
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3718      	adds	r7, #24
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
	...

08005cc8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005cd2:	4804      	ldr	r0, [pc, #16]	; (8005ce4 <despiselect+0x1c>)
 8005cd4:	f7fd fa20 	bl	8003118 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8005cd8:	20ff      	movs	r0, #255	; 0xff
 8005cda:	f7ff ff8b 	bl	8005bf4 <xchg_spi>

}
 8005cde:	bf00      	nop
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	40020400 	.word	0x40020400

08005ce8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8005cec:	2200      	movs	r2, #0
 8005cee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005cf2:	480a      	ldr	r0, [pc, #40]	; (8005d1c <spiselect+0x34>)
 8005cf4:	f7fd fa10 	bl	8003118 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005cf8:	20ff      	movs	r0, #255	; 0xff
 8005cfa:	f7ff ff7b 	bl	8005bf4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8005cfe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d02:	f7ff ffbd 	bl	8005c80 <wait_ready>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d001      	beq.n	8005d10 <spiselect+0x28>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e002      	b.n	8005d16 <spiselect+0x2e>

	despiselect();
 8005d10:	f7ff ffda 	bl	8005cc8 <despiselect>
	return 0;	/* Timeout */
 8005d14:	2300      	movs	r3, #0
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	40020400 	.word	0x40020400

08005d20 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8005d2a:	20c8      	movs	r0, #200	; 0xc8
 8005d2c:	f7ff ff38 	bl	8005ba0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8005d30:	20ff      	movs	r0, #255	; 0xff
 8005d32:	f7ff ff5f 	bl	8005bf4 <xchg_spi>
 8005d36:	4603      	mov	r3, r0
 8005d38:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
 8005d3c:	2bff      	cmp	r3, #255	; 0xff
 8005d3e:	d104      	bne.n	8005d4a <rcvr_datablock+0x2a>
 8005d40:	f7ff ff42 	bl	8005bc8 <SPI_Timer_Status>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1f2      	bne.n	8005d30 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
 8005d4c:	2bfe      	cmp	r3, #254	; 0xfe
 8005d4e:	d001      	beq.n	8005d54 <rcvr_datablock+0x34>
 8005d50:	2300      	movs	r3, #0
 8005d52:	e00a      	b.n	8005d6a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8005d54:	6839      	ldr	r1, [r7, #0]
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f7ff ff62 	bl	8005c20 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8005d5c:	20ff      	movs	r0, #255	; 0xff
 8005d5e:	f7ff ff49 	bl	8005bf4 <xchg_spi>
 8005d62:	20ff      	movs	r0, #255	; 0xff
 8005d64:	f7ff ff46 	bl	8005bf4 <xchg_spi>

	return 1;						/* Function succeeded */
 8005d68:	2301      	movs	r3, #1
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b084      	sub	sp, #16
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8005d7e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d82:	f7ff ff7d 	bl	8005c80 <wait_ready>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d101      	bne.n	8005d90 <xmit_datablock+0x1e>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	e01e      	b.n	8005dce <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8005d90:	78fb      	ldrb	r3, [r7, #3]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff ff2e 	bl	8005bf4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005d98:	78fb      	ldrb	r3, [r7, #3]
 8005d9a:	2bfd      	cmp	r3, #253	; 0xfd
 8005d9c:	d016      	beq.n	8005dcc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8005d9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7ff ff58 	bl	8005c58 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005da8:	20ff      	movs	r0, #255	; 0xff
 8005daa:	f7ff ff23 	bl	8005bf4 <xchg_spi>
 8005dae:	20ff      	movs	r0, #255	; 0xff
 8005db0:	f7ff ff20 	bl	8005bf4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005db4:	20ff      	movs	r0, #255	; 0xff
 8005db6:	f7ff ff1d 	bl	8005bf4 <xchg_spi>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
 8005dc0:	f003 031f 	and.w	r3, r3, #31
 8005dc4:	2b05      	cmp	r3, #5
 8005dc6:	d001      	beq.n	8005dcc <xmit_datablock+0x5a>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	e000      	b.n	8005dce <xmit_datablock+0x5c>
	}
	return 1;
 8005dcc:	2301      	movs	r3, #1
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b084      	sub	sp, #16
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	4603      	mov	r3, r0
 8005dde:	6039      	str	r1, [r7, #0]
 8005de0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8005de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	da0e      	bge.n	8005e08 <send_cmd+0x32>
		cmd &= 0x7F;
 8005dea:	79fb      	ldrb	r3, [r7, #7]
 8005dec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005df0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8005df2:	2100      	movs	r1, #0
 8005df4:	2037      	movs	r0, #55	; 0x37
 8005df6:	f7ff ffee 	bl	8005dd6 <send_cmd>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8005dfe:	7bbb      	ldrb	r3, [r7, #14]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d901      	bls.n	8005e08 <send_cmd+0x32>
 8005e04:	7bbb      	ldrb	r3, [r7, #14]
 8005e06:	e051      	b.n	8005eac <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8005e08:	79fb      	ldrb	r3, [r7, #7]
 8005e0a:	2b0c      	cmp	r3, #12
 8005e0c:	d008      	beq.n	8005e20 <send_cmd+0x4a>
		despiselect();
 8005e0e:	f7ff ff5b 	bl	8005cc8 <despiselect>
		if (!spiselect()) return 0xFF;
 8005e12:	f7ff ff69 	bl	8005ce8 <spiselect>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <send_cmd+0x4a>
 8005e1c:	23ff      	movs	r3, #255	; 0xff
 8005e1e:	e045      	b.n	8005eac <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7ff fee3 	bl	8005bf4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	0e1b      	lsrs	r3, r3, #24
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff fedd 	bl	8005bf4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	0c1b      	lsrs	r3, r3, #16
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff fed7 	bl	8005bf4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	0a1b      	lsrs	r3, r3, #8
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7ff fed1 	bl	8005bf4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7ff fecc 	bl	8005bf4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8005e60:	79fb      	ldrb	r3, [r7, #7]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d101      	bne.n	8005e6a <send_cmd+0x94>
 8005e66:	2395      	movs	r3, #149	; 0x95
 8005e68:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005e6a:	79fb      	ldrb	r3, [r7, #7]
 8005e6c:	2b08      	cmp	r3, #8
 8005e6e:	d101      	bne.n	8005e74 <send_cmd+0x9e>
 8005e70:	2387      	movs	r3, #135	; 0x87
 8005e72:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7ff febc 	bl	8005bf4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005e7c:	79fb      	ldrb	r3, [r7, #7]
 8005e7e:	2b0c      	cmp	r3, #12
 8005e80:	d102      	bne.n	8005e88 <send_cmd+0xb2>
 8005e82:	20ff      	movs	r0, #255	; 0xff
 8005e84:	f7ff feb6 	bl	8005bf4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005e88:	230a      	movs	r3, #10
 8005e8a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8005e8c:	20ff      	movs	r0, #255	; 0xff
 8005e8e:	f7ff feb1 	bl	8005bf4 <xchg_spi>
 8005e92:	4603      	mov	r3, r0
 8005e94:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8005e96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	da05      	bge.n	8005eaa <send_cmd+0xd4>
 8005e9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	73fb      	strb	r3, [r7, #15]
 8005ea4:	7bfb      	ldrb	r3, [r7, #15]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1f0      	bne.n	8005e8c <send_cmd+0xb6>

	return res;							/* Return received response */
 8005eaa:	7bbb      	ldrb	r3, [r7, #14]
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005eb4:	b590      	push	{r4, r7, lr}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	4603      	mov	r3, r0
 8005ebc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8005ebe:	79fb      	ldrb	r3, [r7, #7]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <USER_SPI_initialize+0x14>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e0d6      	b.n	8006076 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005ec8:	4b6d      	ldr	r3, [pc, #436]	; (8006080 <USER_SPI_initialize+0x1cc>)
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	f003 0302 	and.w	r3, r3, #2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <USER_SPI_initialize+0x2a>
 8005ed6:	4b6a      	ldr	r3, [pc, #424]	; (8006080 <USER_SPI_initialize+0x1cc>)
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	e0cb      	b.n	8006076 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8005ede:	4b69      	ldr	r3, [pc, #420]	; (8006084 <USER_SPI_initialize+0x1d0>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005ee8:	4b66      	ldr	r3, [pc, #408]	; (8006084 <USER_SPI_initialize+0x1d0>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8005ef0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005ef2:	230a      	movs	r3, #10
 8005ef4:	73fb      	strb	r3, [r7, #15]
 8005ef6:	e005      	b.n	8005f04 <USER_SPI_initialize+0x50>
 8005ef8:	20ff      	movs	r0, #255	; 0xff
 8005efa:	f7ff fe7b 	bl	8005bf4 <xchg_spi>
 8005efe:	7bfb      	ldrb	r3, [r7, #15]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	73fb      	strb	r3, [r7, #15]
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f6      	bne.n	8005ef8 <USER_SPI_initialize+0x44>

	ty = 0;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8005f0e:	2100      	movs	r1, #0
 8005f10:	2000      	movs	r0, #0
 8005f12:	f7ff ff60 	bl	8005dd6 <send_cmd>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	f040 808b 	bne.w	8006034 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8005f1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f22:	f7ff fe3d 	bl	8005ba0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8005f26:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005f2a:	2008      	movs	r0, #8
 8005f2c:	f7ff ff53 	bl	8005dd6 <send_cmd>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d151      	bne.n	8005fda <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8005f36:	2300      	movs	r3, #0
 8005f38:	73fb      	strb	r3, [r7, #15]
 8005f3a:	e00d      	b.n	8005f58 <USER_SPI_initialize+0xa4>
 8005f3c:	7bfc      	ldrb	r4, [r7, #15]
 8005f3e:	20ff      	movs	r0, #255	; 0xff
 8005f40:	f7ff fe58 	bl	8005bf4 <xchg_spi>
 8005f44:	4603      	mov	r3, r0
 8005f46:	461a      	mov	r2, r3
 8005f48:	f104 0310 	add.w	r3, r4, #16
 8005f4c:	443b      	add	r3, r7
 8005f4e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005f52:	7bfb      	ldrb	r3, [r7, #15]
 8005f54:	3301      	adds	r3, #1
 8005f56:	73fb      	strb	r3, [r7, #15]
 8005f58:	7bfb      	ldrb	r3, [r7, #15]
 8005f5a:	2b03      	cmp	r3, #3
 8005f5c:	d9ee      	bls.n	8005f3c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005f5e:	7abb      	ldrb	r3, [r7, #10]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d167      	bne.n	8006034 <USER_SPI_initialize+0x180>
 8005f64:	7afb      	ldrb	r3, [r7, #11]
 8005f66:	2baa      	cmp	r3, #170	; 0xaa
 8005f68:	d164      	bne.n	8006034 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005f6a:	bf00      	nop
 8005f6c:	f7ff fe2c 	bl	8005bc8 <SPI_Timer_Status>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d007      	beq.n	8005f86 <USER_SPI_initialize+0xd2>
 8005f76:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005f7a:	20a9      	movs	r0, #169	; 0xa9
 8005f7c:	f7ff ff2b 	bl	8005dd6 <send_cmd>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1f2      	bne.n	8005f6c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005f86:	f7ff fe1f 	bl	8005bc8 <SPI_Timer_Status>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d051      	beq.n	8006034 <USER_SPI_initialize+0x180>
 8005f90:	2100      	movs	r1, #0
 8005f92:	203a      	movs	r0, #58	; 0x3a
 8005f94:	f7ff ff1f 	bl	8005dd6 <send_cmd>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d14a      	bne.n	8006034 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	73fb      	strb	r3, [r7, #15]
 8005fa2:	e00d      	b.n	8005fc0 <USER_SPI_initialize+0x10c>
 8005fa4:	7bfc      	ldrb	r4, [r7, #15]
 8005fa6:	20ff      	movs	r0, #255	; 0xff
 8005fa8:	f7ff fe24 	bl	8005bf4 <xchg_spi>
 8005fac:	4603      	mov	r3, r0
 8005fae:	461a      	mov	r2, r3
 8005fb0:	f104 0310 	add.w	r3, r4, #16
 8005fb4:	443b      	add	r3, r7
 8005fb6:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005fba:	7bfb      	ldrb	r3, [r7, #15]
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	73fb      	strb	r3, [r7, #15]
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
 8005fc2:	2b03      	cmp	r3, #3
 8005fc4:	d9ee      	bls.n	8005fa4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005fc6:	7a3b      	ldrb	r3, [r7, #8]
 8005fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d001      	beq.n	8005fd4 <USER_SPI_initialize+0x120>
 8005fd0:	230c      	movs	r3, #12
 8005fd2:	e000      	b.n	8005fd6 <USER_SPI_initialize+0x122>
 8005fd4:	2304      	movs	r3, #4
 8005fd6:	737b      	strb	r3, [r7, #13]
 8005fd8:	e02c      	b.n	8006034 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005fda:	2100      	movs	r1, #0
 8005fdc:	20a9      	movs	r0, #169	; 0xa9
 8005fde:	f7ff fefa 	bl	8005dd6 <send_cmd>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d804      	bhi.n	8005ff2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005fe8:	2302      	movs	r3, #2
 8005fea:	737b      	strb	r3, [r7, #13]
 8005fec:	23a9      	movs	r3, #169	; 0xa9
 8005fee:	73bb      	strb	r3, [r7, #14]
 8005ff0:	e003      	b.n	8005ffa <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	737b      	strb	r3, [r7, #13]
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005ffa:	bf00      	nop
 8005ffc:	f7ff fde4 	bl	8005bc8 <SPI_Timer_Status>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d007      	beq.n	8006016 <USER_SPI_initialize+0x162>
 8006006:	7bbb      	ldrb	r3, [r7, #14]
 8006008:	2100      	movs	r1, #0
 800600a:	4618      	mov	r0, r3
 800600c:	f7ff fee3 	bl	8005dd6 <send_cmd>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1f2      	bne.n	8005ffc <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006016:	f7ff fdd7 	bl	8005bc8 <SPI_Timer_Status>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d007      	beq.n	8006030 <USER_SPI_initialize+0x17c>
 8006020:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006024:	2010      	movs	r0, #16
 8006026:	f7ff fed6 	bl	8005dd6 <send_cmd>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d001      	beq.n	8006034 <USER_SPI_initialize+0x180>
				ty = 0;
 8006030:	2300      	movs	r3, #0
 8006032:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006034:	4a14      	ldr	r2, [pc, #80]	; (8006088 <USER_SPI_initialize+0x1d4>)
 8006036:	7b7b      	ldrb	r3, [r7, #13]
 8006038:	7013      	strb	r3, [r2, #0]
	despiselect();
 800603a:	f7ff fe45 	bl	8005cc8 <despiselect>

	if (ty) {			/* OK */
 800603e:	7b7b      	ldrb	r3, [r7, #13]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d012      	beq.n	800606a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006044:	4b0f      	ldr	r3, [pc, #60]	; (8006084 <USER_SPI_initialize+0x1d0>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800604e:	4b0d      	ldr	r3, [pc, #52]	; (8006084 <USER_SPI_initialize+0x1d0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0210 	orr.w	r2, r2, #16
 8006056:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006058:	4b09      	ldr	r3, [pc, #36]	; (8006080 <USER_SPI_initialize+0x1cc>)
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	b2db      	uxtb	r3, r3
 800605e:	f023 0301 	bic.w	r3, r3, #1
 8006062:	b2da      	uxtb	r2, r3
 8006064:	4b06      	ldr	r3, [pc, #24]	; (8006080 <USER_SPI_initialize+0x1cc>)
 8006066:	701a      	strb	r2, [r3, #0]
 8006068:	e002      	b.n	8006070 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800606a:	4b05      	ldr	r3, [pc, #20]	; (8006080 <USER_SPI_initialize+0x1cc>)
 800606c:	2201      	movs	r2, #1
 800606e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006070:	4b03      	ldr	r3, [pc, #12]	; (8006080 <USER_SPI_initialize+0x1cc>)
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	b2db      	uxtb	r3, r3
}
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	bd90      	pop	{r4, r7, pc}
 800607e:	bf00      	nop
 8006080:	20000020 	.word	0x20000020
 8006084:	200009bc 	.word	0x200009bc
 8006088:	20000b94 	.word	0x20000b94

0800608c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	4603      	mov	r3, r0
 8006094:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006096:	79fb      	ldrb	r3, [r7, #7]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <USER_SPI_status+0x14>
 800609c:	2301      	movs	r3, #1
 800609e:	e002      	b.n	80060a6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80060a0:	4b04      	ldr	r3, [pc, #16]	; (80060b4 <USER_SPI_status+0x28>)
 80060a2:	781b      	ldrb	r3, [r3, #0]
 80060a4:	b2db      	uxtb	r3, r3
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	370c      	adds	r7, #12
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	20000020 	.word	0x20000020

080060b8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60b9      	str	r1, [r7, #8]
 80060c0:	607a      	str	r2, [r7, #4]
 80060c2:	603b      	str	r3, [r7, #0]
 80060c4:	4603      	mov	r3, r0
 80060c6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d102      	bne.n	80060d4 <USER_SPI_read+0x1c>
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d101      	bne.n	80060d8 <USER_SPI_read+0x20>
 80060d4:	2304      	movs	r3, #4
 80060d6:	e04d      	b.n	8006174 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80060d8:	4b28      	ldr	r3, [pc, #160]	; (800617c <USER_SPI_read+0xc4>)
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <USER_SPI_read+0x32>
 80060e6:	2303      	movs	r3, #3
 80060e8:	e044      	b.n	8006174 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80060ea:	4b25      	ldr	r3, [pc, #148]	; (8006180 <USER_SPI_read+0xc8>)
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	f003 0308 	and.w	r3, r3, #8
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d102      	bne.n	80060fc <USER_SPI_read+0x44>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	025b      	lsls	r3, r3, #9
 80060fa:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d111      	bne.n	8006126 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006102:	6879      	ldr	r1, [r7, #4]
 8006104:	2011      	movs	r0, #17
 8006106:	f7ff fe66 	bl	8005dd6 <send_cmd>
 800610a:	4603      	mov	r3, r0
 800610c:	2b00      	cmp	r3, #0
 800610e:	d129      	bne.n	8006164 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006110:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006114:	68b8      	ldr	r0, [r7, #8]
 8006116:	f7ff fe03 	bl	8005d20 <rcvr_datablock>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d021      	beq.n	8006164 <USER_SPI_read+0xac>
			count = 0;
 8006120:	2300      	movs	r3, #0
 8006122:	603b      	str	r3, [r7, #0]
 8006124:	e01e      	b.n	8006164 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006126:	6879      	ldr	r1, [r7, #4]
 8006128:	2012      	movs	r0, #18
 800612a:	f7ff fe54 	bl	8005dd6 <send_cmd>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d117      	bne.n	8006164 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006134:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006138:	68b8      	ldr	r0, [r7, #8]
 800613a:	f7ff fdf1 	bl	8005d20 <rcvr_datablock>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00a      	beq.n	800615a <USER_SPI_read+0xa2>
				buff += 512;
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800614a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	3b01      	subs	r3, #1
 8006150:	603b      	str	r3, [r7, #0]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1ed      	bne.n	8006134 <USER_SPI_read+0x7c>
 8006158:	e000      	b.n	800615c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800615a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800615c:	2100      	movs	r1, #0
 800615e:	200c      	movs	r0, #12
 8006160:	f7ff fe39 	bl	8005dd6 <send_cmd>
		}
	}
	despiselect();
 8006164:	f7ff fdb0 	bl	8005cc8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	2b00      	cmp	r3, #0
 800616c:	bf14      	ite	ne
 800616e:	2301      	movne	r3, #1
 8006170:	2300      	moveq	r3, #0
 8006172:	b2db      	uxtb	r3, r3
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	20000020 	.word	0x20000020
 8006180:	20000b94 	.word	0x20000b94

08006184 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	60b9      	str	r1, [r7, #8]
 800618c:	607a      	str	r2, [r7, #4]
 800618e:	603b      	str	r3, [r7, #0]
 8006190:	4603      	mov	r3, r0
 8006192:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006194:	7bfb      	ldrb	r3, [r7, #15]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d102      	bne.n	80061a0 <USER_SPI_write+0x1c>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d101      	bne.n	80061a4 <USER_SPI_write+0x20>
 80061a0:	2304      	movs	r3, #4
 80061a2:	e063      	b.n	800626c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80061a4:	4b33      	ldr	r3, [pc, #204]	; (8006274 <USER_SPI_write+0xf0>)
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	f003 0301 	and.w	r3, r3, #1
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <USER_SPI_write+0x32>
 80061b2:	2303      	movs	r3, #3
 80061b4:	e05a      	b.n	800626c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80061b6:	4b2f      	ldr	r3, [pc, #188]	; (8006274 <USER_SPI_write+0xf0>)
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	f003 0304 	and.w	r3, r3, #4
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d001      	beq.n	80061c8 <USER_SPI_write+0x44>
 80061c4:	2302      	movs	r3, #2
 80061c6:	e051      	b.n	800626c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80061c8:	4b2b      	ldr	r3, [pc, #172]	; (8006278 <USER_SPI_write+0xf4>)
 80061ca:	781b      	ldrb	r3, [r3, #0]
 80061cc:	f003 0308 	and.w	r3, r3, #8
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d102      	bne.n	80061da <USER_SPI_write+0x56>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	025b      	lsls	r3, r3, #9
 80061d8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d110      	bne.n	8006202 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80061e0:	6879      	ldr	r1, [r7, #4]
 80061e2:	2018      	movs	r0, #24
 80061e4:	f7ff fdf7 	bl	8005dd6 <send_cmd>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d136      	bne.n	800625c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80061ee:	21fe      	movs	r1, #254	; 0xfe
 80061f0:	68b8      	ldr	r0, [r7, #8]
 80061f2:	f7ff fdbe 	bl	8005d72 <xmit_datablock>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d02f      	beq.n	800625c <USER_SPI_write+0xd8>
			count = 0;
 80061fc:	2300      	movs	r3, #0
 80061fe:	603b      	str	r3, [r7, #0]
 8006200:	e02c      	b.n	800625c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006202:	4b1d      	ldr	r3, [pc, #116]	; (8006278 <USER_SPI_write+0xf4>)
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	f003 0306 	and.w	r3, r3, #6
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <USER_SPI_write+0x92>
 800620e:	6839      	ldr	r1, [r7, #0]
 8006210:	2097      	movs	r0, #151	; 0x97
 8006212:	f7ff fde0 	bl	8005dd6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006216:	6879      	ldr	r1, [r7, #4]
 8006218:	2019      	movs	r0, #25
 800621a:	f7ff fddc 	bl	8005dd6 <send_cmd>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d11b      	bne.n	800625c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006224:	21fc      	movs	r1, #252	; 0xfc
 8006226:	68b8      	ldr	r0, [r7, #8]
 8006228:	f7ff fda3 	bl	8005d72 <xmit_datablock>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00a      	beq.n	8006248 <USER_SPI_write+0xc4>
				buff += 512;
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006238:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	3b01      	subs	r3, #1
 800623e:	603b      	str	r3, [r7, #0]
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1ee      	bne.n	8006224 <USER_SPI_write+0xa0>
 8006246:	e000      	b.n	800624a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006248:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800624a:	21fd      	movs	r1, #253	; 0xfd
 800624c:	2000      	movs	r0, #0
 800624e:	f7ff fd90 	bl	8005d72 <xmit_datablock>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d101      	bne.n	800625c <USER_SPI_write+0xd8>
 8006258:	2301      	movs	r3, #1
 800625a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800625c:	f7ff fd34 	bl	8005cc8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}
 8006274:	20000020 	.word	0x20000020
 8006278:	20000b94 	.word	0x20000b94

0800627c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b08c      	sub	sp, #48	; 0x30
 8006280:	af00      	add	r7, sp, #0
 8006282:	4603      	mov	r3, r0
 8006284:	603a      	str	r2, [r7, #0]
 8006286:	71fb      	strb	r3, [r7, #7]
 8006288:	460b      	mov	r3, r1
 800628a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d001      	beq.n	8006296 <USER_SPI_ioctl+0x1a>
 8006292:	2304      	movs	r3, #4
 8006294:	e15a      	b.n	800654c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006296:	4baf      	ldr	r3, [pc, #700]	; (8006554 <USER_SPI_ioctl+0x2d8>)
 8006298:	781b      	ldrb	r3, [r3, #0]
 800629a:	b2db      	uxtb	r3, r3
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <USER_SPI_ioctl+0x2c>
 80062a4:	2303      	movs	r3, #3
 80062a6:	e151      	b.n	800654c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80062ae:	79bb      	ldrb	r3, [r7, #6]
 80062b0:	2b04      	cmp	r3, #4
 80062b2:	f200 8136 	bhi.w	8006522 <USER_SPI_ioctl+0x2a6>
 80062b6:	a201      	add	r2, pc, #4	; (adr r2, 80062bc <USER_SPI_ioctl+0x40>)
 80062b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062bc:	080062d1 	.word	0x080062d1
 80062c0:	080062e5 	.word	0x080062e5
 80062c4:	08006523 	.word	0x08006523
 80062c8:	08006391 	.word	0x08006391
 80062cc:	08006487 	.word	0x08006487
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80062d0:	f7ff fd0a 	bl	8005ce8 <spiselect>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f000 8127 	beq.w	800652a <USER_SPI_ioctl+0x2ae>
 80062dc:	2300      	movs	r3, #0
 80062de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80062e2:	e122      	b.n	800652a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80062e4:	2100      	movs	r1, #0
 80062e6:	2009      	movs	r0, #9
 80062e8:	f7ff fd75 	bl	8005dd6 <send_cmd>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f040 811d 	bne.w	800652e <USER_SPI_ioctl+0x2b2>
 80062f4:	f107 030c 	add.w	r3, r7, #12
 80062f8:	2110      	movs	r1, #16
 80062fa:	4618      	mov	r0, r3
 80062fc:	f7ff fd10 	bl	8005d20 <rcvr_datablock>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 8113 	beq.w	800652e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006308:	7b3b      	ldrb	r3, [r7, #12]
 800630a:	099b      	lsrs	r3, r3, #6
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b01      	cmp	r3, #1
 8006310:	d111      	bne.n	8006336 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006312:	7d7b      	ldrb	r3, [r7, #21]
 8006314:	461a      	mov	r2, r3
 8006316:	7d3b      	ldrb	r3, [r7, #20]
 8006318:	021b      	lsls	r3, r3, #8
 800631a:	4413      	add	r3, r2
 800631c:	461a      	mov	r2, r3
 800631e:	7cfb      	ldrb	r3, [r7, #19]
 8006320:	041b      	lsls	r3, r3, #16
 8006322:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8006326:	4413      	add	r3, r2
 8006328:	3301      	adds	r3, #1
 800632a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	029a      	lsls	r2, r3, #10
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	e028      	b.n	8006388 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006336:	7c7b      	ldrb	r3, [r7, #17]
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	b2da      	uxtb	r2, r3
 800633e:	7dbb      	ldrb	r3, [r7, #22]
 8006340:	09db      	lsrs	r3, r3, #7
 8006342:	b2db      	uxtb	r3, r3
 8006344:	4413      	add	r3, r2
 8006346:	b2da      	uxtb	r2, r3
 8006348:	7d7b      	ldrb	r3, [r7, #21]
 800634a:	005b      	lsls	r3, r3, #1
 800634c:	b2db      	uxtb	r3, r3
 800634e:	f003 0306 	and.w	r3, r3, #6
 8006352:	b2db      	uxtb	r3, r3
 8006354:	4413      	add	r3, r2
 8006356:	b2db      	uxtb	r3, r3
 8006358:	3302      	adds	r3, #2
 800635a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800635e:	7d3b      	ldrb	r3, [r7, #20]
 8006360:	099b      	lsrs	r3, r3, #6
 8006362:	b2db      	uxtb	r3, r3
 8006364:	461a      	mov	r2, r3
 8006366:	7cfb      	ldrb	r3, [r7, #19]
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	441a      	add	r2, r3
 800636c:	7cbb      	ldrb	r3, [r7, #18]
 800636e:	029b      	lsls	r3, r3, #10
 8006370:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006374:	4413      	add	r3, r2
 8006376:	3301      	adds	r3, #1
 8006378:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800637a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800637e:	3b09      	subs	r3, #9
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	409a      	lsls	r2, r3
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006388:	2300      	movs	r3, #0
 800638a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800638e:	e0ce      	b.n	800652e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006390:	4b71      	ldr	r3, [pc, #452]	; (8006558 <USER_SPI_ioctl+0x2dc>)
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d031      	beq.n	8006400 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800639c:	2100      	movs	r1, #0
 800639e:	208d      	movs	r0, #141	; 0x8d
 80063a0:	f7ff fd19 	bl	8005dd6 <send_cmd>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f040 80c3 	bne.w	8006532 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80063ac:	20ff      	movs	r0, #255	; 0xff
 80063ae:	f7ff fc21 	bl	8005bf4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80063b2:	f107 030c 	add.w	r3, r7, #12
 80063b6:	2110      	movs	r1, #16
 80063b8:	4618      	mov	r0, r3
 80063ba:	f7ff fcb1 	bl	8005d20 <rcvr_datablock>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 80b6 	beq.w	8006532 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80063c6:	2330      	movs	r3, #48	; 0x30
 80063c8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80063cc:	e007      	b.n	80063de <USER_SPI_ioctl+0x162>
 80063ce:	20ff      	movs	r0, #255	; 0xff
 80063d0:	f7ff fc10 	bl	8005bf4 <xchg_spi>
 80063d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80063d8:	3b01      	subs	r3, #1
 80063da:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80063de:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1f3      	bne.n	80063ce <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80063e6:	7dbb      	ldrb	r3, [r7, #22]
 80063e8:	091b      	lsrs	r3, r3, #4
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	461a      	mov	r2, r3
 80063ee:	2310      	movs	r3, #16
 80063f0:	fa03 f202 	lsl.w	r2, r3, r2
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80063f8:	2300      	movs	r3, #0
 80063fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80063fe:	e098      	b.n	8006532 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8006400:	2100      	movs	r1, #0
 8006402:	2009      	movs	r0, #9
 8006404:	f7ff fce7 	bl	8005dd6 <send_cmd>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	f040 8091 	bne.w	8006532 <USER_SPI_ioctl+0x2b6>
 8006410:	f107 030c 	add.w	r3, r7, #12
 8006414:	2110      	movs	r1, #16
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff fc82 	bl	8005d20 <rcvr_datablock>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 8087 	beq.w	8006532 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006424:	4b4c      	ldr	r3, [pc, #304]	; (8006558 <USER_SPI_ioctl+0x2dc>)
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d012      	beq.n	8006456 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006430:	7dbb      	ldrb	r3, [r7, #22]
 8006432:	005b      	lsls	r3, r3, #1
 8006434:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006438:	7dfa      	ldrb	r2, [r7, #23]
 800643a:	09d2      	lsrs	r2, r2, #7
 800643c:	b2d2      	uxtb	r2, r2
 800643e:	4413      	add	r3, r2
 8006440:	1c5a      	adds	r2, r3, #1
 8006442:	7e7b      	ldrb	r3, [r7, #25]
 8006444:	099b      	lsrs	r3, r3, #6
 8006446:	b2db      	uxtb	r3, r3
 8006448:	3b01      	subs	r3, #1
 800644a:	fa02 f303 	lsl.w	r3, r2, r3
 800644e:	461a      	mov	r2, r3
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	e013      	b.n	800647e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006456:	7dbb      	ldrb	r3, [r7, #22]
 8006458:	109b      	asrs	r3, r3, #2
 800645a:	b29b      	uxth	r3, r3
 800645c:	f003 031f 	and.w	r3, r3, #31
 8006460:	3301      	adds	r3, #1
 8006462:	7dfa      	ldrb	r2, [r7, #23]
 8006464:	00d2      	lsls	r2, r2, #3
 8006466:	f002 0218 	and.w	r2, r2, #24
 800646a:	7df9      	ldrb	r1, [r7, #23]
 800646c:	0949      	lsrs	r1, r1, #5
 800646e:	b2c9      	uxtb	r1, r1
 8006470:	440a      	add	r2, r1
 8006472:	3201      	adds	r2, #1
 8006474:	fb02 f303 	mul.w	r3, r2, r3
 8006478:	461a      	mov	r2, r3
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800647e:	2300      	movs	r3, #0
 8006480:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006484:	e055      	b.n	8006532 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006486:	4b34      	ldr	r3, [pc, #208]	; (8006558 <USER_SPI_ioctl+0x2dc>)
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	f003 0306 	and.w	r3, r3, #6
 800648e:	2b00      	cmp	r3, #0
 8006490:	d051      	beq.n	8006536 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006492:	f107 020c 	add.w	r2, r7, #12
 8006496:	79fb      	ldrb	r3, [r7, #7]
 8006498:	210b      	movs	r1, #11
 800649a:	4618      	mov	r0, r3
 800649c:	f7ff feee 	bl	800627c <USER_SPI_ioctl>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d149      	bne.n	800653a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80064a6:	7b3b      	ldrb	r3, [r7, #12]
 80064a8:	099b      	lsrs	r3, r3, #6
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d104      	bne.n	80064ba <USER_SPI_ioctl+0x23e>
 80064b0:	7dbb      	ldrb	r3, [r7, #22]
 80064b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d041      	beq.n	800653e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	623b      	str	r3, [r7, #32]
 80064be:	6a3b      	ldr	r3, [r7, #32]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80064ca:	4b23      	ldr	r3, [pc, #140]	; (8006558 <USER_SPI_ioctl+0x2dc>)
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d105      	bne.n	80064e2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80064d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064d8:	025b      	lsls	r3, r3, #9
 80064da:	62bb      	str	r3, [r7, #40]	; 0x28
 80064dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064de:	025b      	lsls	r3, r3, #9
 80064e0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80064e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064e4:	2020      	movs	r0, #32
 80064e6:	f7ff fc76 	bl	8005dd6 <send_cmd>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d128      	bne.n	8006542 <USER_SPI_ioctl+0x2c6>
 80064f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80064f2:	2021      	movs	r0, #33	; 0x21
 80064f4:	f7ff fc6f 	bl	8005dd6 <send_cmd>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d121      	bne.n	8006542 <USER_SPI_ioctl+0x2c6>
 80064fe:	2100      	movs	r1, #0
 8006500:	2026      	movs	r0, #38	; 0x26
 8006502:	f7ff fc68 	bl	8005dd6 <send_cmd>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d11a      	bne.n	8006542 <USER_SPI_ioctl+0x2c6>
 800650c:	f247 5030 	movw	r0, #30000	; 0x7530
 8006510:	f7ff fbb6 	bl	8005c80 <wait_ready>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d013      	beq.n	8006542 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800651a:	2300      	movs	r3, #0
 800651c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8006520:	e00f      	b.n	8006542 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8006522:	2304      	movs	r3, #4
 8006524:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006528:	e00c      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		break;
 800652a:	bf00      	nop
 800652c:	e00a      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		break;
 800652e:	bf00      	nop
 8006530:	e008      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		break;
 8006532:	bf00      	nop
 8006534:	e006      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006536:	bf00      	nop
 8006538:	e004      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800653a:	bf00      	nop
 800653c:	e002      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800653e:	bf00      	nop
 8006540:	e000      	b.n	8006544 <USER_SPI_ioctl+0x2c8>
		break;
 8006542:	bf00      	nop
	}

	despiselect();
 8006544:	f7ff fbc0 	bl	8005cc8 <despiselect>

	return res;
 8006548:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800654c:	4618      	mov	r0, r3
 800654e:	3730      	adds	r7, #48	; 0x30
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}
 8006554:	20000020 	.word	0x20000020
 8006558:	20000b94 	.word	0x20000b94

0800655c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006566:	79fb      	ldrb	r3, [r7, #7]
 8006568:	4a08      	ldr	r2, [pc, #32]	; (800658c <disk_status+0x30>)
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	79fa      	ldrb	r2, [r7, #7]
 8006574:	4905      	ldr	r1, [pc, #20]	; (800658c <disk_status+0x30>)
 8006576:	440a      	add	r2, r1
 8006578:	7a12      	ldrb	r2, [r2, #8]
 800657a:	4610      	mov	r0, r2
 800657c:	4798      	blx	r3
 800657e:	4603      	mov	r3, r0
 8006580:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006582:	7bfb      	ldrb	r3, [r7, #15]
}
 8006584:	4618      	mov	r0, r3
 8006586:	3710      	adds	r7, #16
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	20000bc8 	.word	0x20000bc8

08006590 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	4603      	mov	r3, r0
 8006598:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800659e:	79fb      	ldrb	r3, [r7, #7]
 80065a0:	4a0d      	ldr	r2, [pc, #52]	; (80065d8 <disk_initialize+0x48>)
 80065a2:	5cd3      	ldrb	r3, [r2, r3]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d111      	bne.n	80065cc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80065a8:	79fb      	ldrb	r3, [r7, #7]
 80065aa:	4a0b      	ldr	r2, [pc, #44]	; (80065d8 <disk_initialize+0x48>)
 80065ac:	2101      	movs	r1, #1
 80065ae:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80065b0:	79fb      	ldrb	r3, [r7, #7]
 80065b2:	4a09      	ldr	r2, [pc, #36]	; (80065d8 <disk_initialize+0x48>)
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	79fa      	ldrb	r2, [r7, #7]
 80065be:	4906      	ldr	r1, [pc, #24]	; (80065d8 <disk_initialize+0x48>)
 80065c0:	440a      	add	r2, r1
 80065c2:	7a12      	ldrb	r2, [r2, #8]
 80065c4:	4610      	mov	r0, r2
 80065c6:	4798      	blx	r3
 80065c8:	4603      	mov	r3, r0
 80065ca:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80065cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3710      	adds	r7, #16
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	20000bc8 	.word	0x20000bc8

080065dc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80065dc:	b590      	push	{r4, r7, lr}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	607a      	str	r2, [r7, #4]
 80065e6:	603b      	str	r3, [r7, #0]
 80065e8:	4603      	mov	r3, r0
 80065ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
 80065ee:	4a0a      	ldr	r2, [pc, #40]	; (8006618 <disk_read+0x3c>)
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	689c      	ldr	r4, [r3, #8]
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
 80065fa:	4a07      	ldr	r2, [pc, #28]	; (8006618 <disk_read+0x3c>)
 80065fc:	4413      	add	r3, r2
 80065fe:	7a18      	ldrb	r0, [r3, #8]
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	68b9      	ldr	r1, [r7, #8]
 8006606:	47a0      	blx	r4
 8006608:	4603      	mov	r3, r0
 800660a:	75fb      	strb	r3, [r7, #23]
  return res;
 800660c:	7dfb      	ldrb	r3, [r7, #23]
}
 800660e:	4618      	mov	r0, r3
 8006610:	371c      	adds	r7, #28
 8006612:	46bd      	mov	sp, r7
 8006614:	bd90      	pop	{r4, r7, pc}
 8006616:	bf00      	nop
 8006618:	20000bc8 	.word	0x20000bc8

0800661c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800661c:	b590      	push	{r4, r7, lr}
 800661e:	b087      	sub	sp, #28
 8006620:	af00      	add	r7, sp, #0
 8006622:	60b9      	str	r1, [r7, #8]
 8006624:	607a      	str	r2, [r7, #4]
 8006626:	603b      	str	r3, [r7, #0]
 8006628:	4603      	mov	r3, r0
 800662a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	4a0a      	ldr	r2, [pc, #40]	; (8006658 <disk_write+0x3c>)
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	68dc      	ldr	r4, [r3, #12]
 8006638:	7bfb      	ldrb	r3, [r7, #15]
 800663a:	4a07      	ldr	r2, [pc, #28]	; (8006658 <disk_write+0x3c>)
 800663c:	4413      	add	r3, r2
 800663e:	7a18      	ldrb	r0, [r3, #8]
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	687a      	ldr	r2, [r7, #4]
 8006644:	68b9      	ldr	r1, [r7, #8]
 8006646:	47a0      	blx	r4
 8006648:	4603      	mov	r3, r0
 800664a:	75fb      	strb	r3, [r7, #23]
  return res;
 800664c:	7dfb      	ldrb	r3, [r7, #23]
}
 800664e:	4618      	mov	r0, r3
 8006650:	371c      	adds	r7, #28
 8006652:	46bd      	mov	sp, r7
 8006654:	bd90      	pop	{r4, r7, pc}
 8006656:	bf00      	nop
 8006658:	20000bc8 	.word	0x20000bc8

0800665c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	4603      	mov	r3, r0
 8006664:	603a      	str	r2, [r7, #0]
 8006666:	71fb      	strb	r3, [r7, #7]
 8006668:	460b      	mov	r3, r1
 800666a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800666c:	79fb      	ldrb	r3, [r7, #7]
 800666e:	4a09      	ldr	r2, [pc, #36]	; (8006694 <disk_ioctl+0x38>)
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	4413      	add	r3, r2
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	79fa      	ldrb	r2, [r7, #7]
 800667a:	4906      	ldr	r1, [pc, #24]	; (8006694 <disk_ioctl+0x38>)
 800667c:	440a      	add	r2, r1
 800667e:	7a10      	ldrb	r0, [r2, #8]
 8006680:	79b9      	ldrb	r1, [r7, #6]
 8006682:	683a      	ldr	r2, [r7, #0]
 8006684:	4798      	blx	r3
 8006686:	4603      	mov	r3, r0
 8006688:	73fb      	strb	r3, [r7, #15]
  return res;
 800668a:	7bfb      	ldrb	r3, [r7, #15]
}
 800668c:	4618      	mov	r0, r3
 800668e:	3710      	adds	r7, #16
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20000bc8 	.word	0x20000bc8

08006698 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3301      	adds	r3, #1
 80066a4:	781b      	ldrb	r3, [r3, #0]
 80066a6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80066a8:	89fb      	ldrh	r3, [r7, #14]
 80066aa:	021b      	lsls	r3, r3, #8
 80066ac:	b21a      	sxth	r2, r3
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	b21b      	sxth	r3, r3
 80066b4:	4313      	orrs	r3, r2
 80066b6:	b21b      	sxth	r3, r3
 80066b8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80066ba:	89fb      	ldrh	r3, [r7, #14]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	3303      	adds	r3, #3
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	021b      	lsls	r3, r3, #8
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	3202      	adds	r2, #2
 80066e0:	7812      	ldrb	r2, [r2, #0]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	021b      	lsls	r3, r3, #8
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	3201      	adds	r2, #1
 80066ee:	7812      	ldrb	r2, [r2, #0]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	021b      	lsls	r3, r3, #8
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	7812      	ldrb	r2, [r2, #0]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	60fb      	str	r3, [r7, #12]
	return rv;
 8006700:	68fb      	ldr	r3, [r7, #12]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800670e:	b480      	push	{r7}
 8006710:	b083      	sub	sp, #12
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	460b      	mov	r3, r1
 8006718:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	887a      	ldrh	r2, [r7, #2]
 8006722:	b2d2      	uxtb	r2, r2
 8006724:	701a      	strb	r2, [r3, #0]
 8006726:	887b      	ldrh	r3, [r7, #2]
 8006728:	0a1b      	lsrs	r3, r3, #8
 800672a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	1c5a      	adds	r2, r3, #1
 8006730:	607a      	str	r2, [r7, #4]
 8006732:	887a      	ldrh	r2, [r7, #2]
 8006734:	b2d2      	uxtb	r2, r2
 8006736:	701a      	strb	r2, [r3, #0]
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	607a      	str	r2, [r7, #4]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	b2d2      	uxtb	r2, r2
 8006758:	701a      	strb	r2, [r3, #0]
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	0a1b      	lsrs	r3, r3, #8
 800675e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	1c5a      	adds	r2, r3, #1
 8006764:	607a      	str	r2, [r7, #4]
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	b2d2      	uxtb	r2, r2
 800676a:	701a      	strb	r2, [r3, #0]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	0a1b      	lsrs	r3, r3, #8
 8006770:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	1c5a      	adds	r2, r3, #1
 8006776:	607a      	str	r2, [r7, #4]
 8006778:	683a      	ldr	r2, [r7, #0]
 800677a:	b2d2      	uxtb	r2, r2
 800677c:	701a      	strb	r2, [r3, #0]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	0a1b      	lsrs	r3, r3, #8
 8006782:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	1c5a      	adds	r2, r3, #1
 8006788:	607a      	str	r2, [r7, #4]
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	b2d2      	uxtb	r2, r2
 800678e:	701a      	strb	r2, [r3, #0]
}
 8006790:	bf00      	nop
 8006792:	370c      	adds	r7, #12
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr

0800679c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00d      	beq.n	80067d2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	1c53      	adds	r3, r2, #1
 80067ba:	613b      	str	r3, [r7, #16]
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	1c59      	adds	r1, r3, #1
 80067c0:	6179      	str	r1, [r7, #20]
 80067c2:	7812      	ldrb	r2, [r2, #0]
 80067c4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	3b01      	subs	r3, #1
 80067ca:	607b      	str	r3, [r7, #4]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d1f1      	bne.n	80067b6 <mem_cpy+0x1a>
	}
}
 80067d2:	bf00      	nop
 80067d4:	371c      	adds	r7, #28
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr

080067de <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80067de:	b480      	push	{r7}
 80067e0:	b087      	sub	sp, #28
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	60b9      	str	r1, [r7, #8]
 80067e8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	617a      	str	r2, [r7, #20]
 80067f4:	68ba      	ldr	r2, [r7, #8]
 80067f6:	b2d2      	uxtb	r2, r2
 80067f8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	3b01      	subs	r3, #1
 80067fe:	607b      	str	r3, [r7, #4]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d1f3      	bne.n	80067ee <mem_set+0x10>
}
 8006806:	bf00      	nop
 8006808:	bf00      	nop
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006814:	b480      	push	{r7}
 8006816:	b089      	sub	sp, #36	; 0x24
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	61fb      	str	r3, [r7, #28]
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006828:	2300      	movs	r3, #0
 800682a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	61fa      	str	r2, [r7, #28]
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	4619      	mov	r1, r3
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	1c5a      	adds	r2, r3, #1
 800683a:	61ba      	str	r2, [r7, #24]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	1acb      	subs	r3, r1, r3
 8006840:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	3b01      	subs	r3, #1
 8006846:	607b      	str	r3, [r7, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <mem_cmp+0x40>
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0eb      	beq.n	800682c <mem_cmp+0x18>

	return r;
 8006854:	697b      	ldr	r3, [r7, #20]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3724      	adds	r7, #36	; 0x24
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr

08006862 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006862:	b480      	push	{r7}
 8006864:	b083      	sub	sp, #12
 8006866:	af00      	add	r7, sp, #0
 8006868:	6078      	str	r0, [r7, #4]
 800686a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800686c:	e002      	b.n	8006874 <chk_chr+0x12>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3301      	adds	r3, #1
 8006872:	607b      	str	r3, [r7, #4]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <chk_chr+0x26>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	461a      	mov	r2, r3
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	4293      	cmp	r3, r2
 8006886:	d1f2      	bne.n	800686e <chk_chr+0xc>
	return *str;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	781b      	ldrb	r3, [r3, #0]
}
 800688c:	4618      	mov	r0, r3
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d009      	beq.n	80068ba <lock_fs+0x22>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f002 f8eb 	bl	8008a86 <ff_req_grant>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <lock_fs+0x22>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e000      	b.n	80068bc <lock_fs+0x24>
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3708      	adds	r7, #8
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	460b      	mov	r3, r1
 80068ce:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00d      	beq.n	80068f2 <unlock_fs+0x2e>
 80068d6:	78fb      	ldrb	r3, [r7, #3]
 80068d8:	2b0c      	cmp	r3, #12
 80068da:	d00a      	beq.n	80068f2 <unlock_fs+0x2e>
 80068dc:	78fb      	ldrb	r3, [r7, #3]
 80068de:	2b0b      	cmp	r3, #11
 80068e0:	d007      	beq.n	80068f2 <unlock_fs+0x2e>
 80068e2:	78fb      	ldrb	r3, [r7, #3]
 80068e4:	2b0f      	cmp	r3, #15
 80068e6:	d004      	beq.n	80068f2 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	4618      	mov	r0, r3
 80068ee:	f002 f8df 	bl	8008ab0 <ff_rel_grant>
	}
}
 80068f2:	bf00      	nop
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
	...

080068fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b085      	sub	sp, #20
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006906:	2300      	movs	r3, #0
 8006908:	60bb      	str	r3, [r7, #8]
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	60fb      	str	r3, [r7, #12]
 800690e:	e029      	b.n	8006964 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006910:	4a27      	ldr	r2, [pc, #156]	; (80069b0 <chk_lock+0xb4>)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	011b      	lsls	r3, r3, #4
 8006916:	4413      	add	r3, r2
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d01d      	beq.n	800695a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800691e:	4a24      	ldr	r2, [pc, #144]	; (80069b0 <chk_lock+0xb4>)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	011b      	lsls	r3, r3, #4
 8006924:	4413      	add	r3, r2
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	429a      	cmp	r2, r3
 800692e:	d116      	bne.n	800695e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006930:	4a1f      	ldr	r2, [pc, #124]	; (80069b0 <chk_lock+0xb4>)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	011b      	lsls	r3, r3, #4
 8006936:	4413      	add	r3, r2
 8006938:	3304      	adds	r3, #4
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006940:	429a      	cmp	r2, r3
 8006942:	d10c      	bne.n	800695e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006944:	4a1a      	ldr	r2, [pc, #104]	; (80069b0 <chk_lock+0xb4>)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	4413      	add	r3, r2
 800694c:	3308      	adds	r3, #8
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006954:	429a      	cmp	r2, r3
 8006956:	d102      	bne.n	800695e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006958:	e007      	b.n	800696a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800695a:	2301      	movs	r3, #1
 800695c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	3301      	adds	r3, #1
 8006962:	60fb      	str	r3, [r7, #12]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2b01      	cmp	r3, #1
 8006968:	d9d2      	bls.n	8006910 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2b02      	cmp	r3, #2
 800696e:	d109      	bne.n	8006984 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d102      	bne.n	800697c <chk_lock+0x80>
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	2b02      	cmp	r3, #2
 800697a:	d101      	bne.n	8006980 <chk_lock+0x84>
 800697c:	2300      	movs	r3, #0
 800697e:	e010      	b.n	80069a2 <chk_lock+0xa6>
 8006980:	2312      	movs	r3, #18
 8006982:	e00e      	b.n	80069a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d108      	bne.n	800699c <chk_lock+0xa0>
 800698a:	4a09      	ldr	r2, [pc, #36]	; (80069b0 <chk_lock+0xb4>)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	011b      	lsls	r3, r3, #4
 8006990:	4413      	add	r3, r2
 8006992:	330c      	adds	r3, #12
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800699a:	d101      	bne.n	80069a0 <chk_lock+0xa4>
 800699c:	2310      	movs	r3, #16
 800699e:	e000      	b.n	80069a2 <chk_lock+0xa6>
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3714      	adds	r7, #20
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop
 80069b0:	20000ba8 	.word	0x20000ba8

080069b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80069ba:	2300      	movs	r3, #0
 80069bc:	607b      	str	r3, [r7, #4]
 80069be:	e002      	b.n	80069c6 <enq_lock+0x12>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	3301      	adds	r3, #1
 80069c4:	607b      	str	r3, [r7, #4]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d806      	bhi.n	80069da <enq_lock+0x26>
 80069cc:	4a09      	ldr	r2, [pc, #36]	; (80069f4 <enq_lock+0x40>)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	011b      	lsls	r3, r3, #4
 80069d2:	4413      	add	r3, r2
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1f2      	bne.n	80069c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b02      	cmp	r3, #2
 80069de:	bf14      	ite	ne
 80069e0:	2301      	movne	r3, #1
 80069e2:	2300      	moveq	r3, #0
 80069e4:	b2db      	uxtb	r3, r3
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	370c      	adds	r7, #12
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	20000ba8 	.word	0x20000ba8

080069f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a02:	2300      	movs	r3, #0
 8006a04:	60fb      	str	r3, [r7, #12]
 8006a06:	e01f      	b.n	8006a48 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006a08:	4a41      	ldr	r2, [pc, #260]	; (8006b10 <inc_lock+0x118>)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	011b      	lsls	r3, r3, #4
 8006a0e:	4413      	add	r3, r2
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d113      	bne.n	8006a42 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006a1a:	4a3d      	ldr	r2, [pc, #244]	; (8006b10 <inc_lock+0x118>)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	011b      	lsls	r3, r3, #4
 8006a20:	4413      	add	r3, r2
 8006a22:	3304      	adds	r3, #4
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d109      	bne.n	8006a42 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006a2e:	4a38      	ldr	r2, [pc, #224]	; (8006b10 <inc_lock+0x118>)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	011b      	lsls	r3, r3, #4
 8006a34:	4413      	add	r3, r2
 8006a36:	3308      	adds	r3, #8
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d006      	beq.n	8006a50 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	3301      	adds	r3, #1
 8006a46:	60fb      	str	r3, [r7, #12]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d9dc      	bls.n	8006a08 <inc_lock+0x10>
 8006a4e:	e000      	b.n	8006a52 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006a50:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d132      	bne.n	8006abe <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	60fb      	str	r3, [r7, #12]
 8006a5c:	e002      	b.n	8006a64 <inc_lock+0x6c>
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	3301      	adds	r3, #1
 8006a62:	60fb      	str	r3, [r7, #12]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d806      	bhi.n	8006a78 <inc_lock+0x80>
 8006a6a:	4a29      	ldr	r2, [pc, #164]	; (8006b10 <inc_lock+0x118>)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	011b      	lsls	r3, r3, #4
 8006a70:	4413      	add	r3, r2
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1f2      	bne.n	8006a5e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d101      	bne.n	8006a82 <inc_lock+0x8a>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	e040      	b.n	8006b04 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	4922      	ldr	r1, [pc, #136]	; (8006b10 <inc_lock+0x118>)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	011b      	lsls	r3, r3, #4
 8006a8c:	440b      	add	r3, r1
 8006a8e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	689a      	ldr	r2, [r3, #8]
 8006a94:	491e      	ldr	r1, [pc, #120]	; (8006b10 <inc_lock+0x118>)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	011b      	lsls	r3, r3, #4
 8006a9a:	440b      	add	r3, r1
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	695a      	ldr	r2, [r3, #20]
 8006aa4:	491a      	ldr	r1, [pc, #104]	; (8006b10 <inc_lock+0x118>)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	011b      	lsls	r3, r3, #4
 8006aaa:	440b      	add	r3, r1
 8006aac:	3308      	adds	r3, #8
 8006aae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006ab0:	4a17      	ldr	r2, [pc, #92]	; (8006b10 <inc_lock+0x118>)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	4413      	add	r3, r2
 8006ab8:	330c      	adds	r3, #12
 8006aba:	2200      	movs	r2, #0
 8006abc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d009      	beq.n	8006ad8 <inc_lock+0xe0>
 8006ac4:	4a12      	ldr	r2, [pc, #72]	; (8006b10 <inc_lock+0x118>)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	011b      	lsls	r3, r3, #4
 8006aca:	4413      	add	r3, r2
 8006acc:	330c      	adds	r3, #12
 8006ace:	881b      	ldrh	r3, [r3, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <inc_lock+0xe0>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	e015      	b.n	8006b04 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d108      	bne.n	8006af0 <inc_lock+0xf8>
 8006ade:	4a0c      	ldr	r2, [pc, #48]	; (8006b10 <inc_lock+0x118>)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	011b      	lsls	r3, r3, #4
 8006ae4:	4413      	add	r3, r2
 8006ae6:	330c      	adds	r3, #12
 8006ae8:	881b      	ldrh	r3, [r3, #0]
 8006aea:	3301      	adds	r3, #1
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	e001      	b.n	8006af4 <inc_lock+0xfc>
 8006af0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006af4:	4906      	ldr	r1, [pc, #24]	; (8006b10 <inc_lock+0x118>)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	011b      	lsls	r3, r3, #4
 8006afa:	440b      	add	r3, r1
 8006afc:	330c      	adds	r3, #12
 8006afe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	3301      	adds	r3, #1
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3714      	adds	r7, #20
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	20000ba8 	.word	0x20000ba8

08006b14 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	3b01      	subs	r3, #1
 8006b20:	607b      	str	r3, [r7, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2b01      	cmp	r3, #1
 8006b26:	d825      	bhi.n	8006b74 <dec_lock+0x60>
		n = Files[i].ctr;
 8006b28:	4a17      	ldr	r2, [pc, #92]	; (8006b88 <dec_lock+0x74>)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	011b      	lsls	r3, r3, #4
 8006b2e:	4413      	add	r3, r2
 8006b30:	330c      	adds	r3, #12
 8006b32:	881b      	ldrh	r3, [r3, #0]
 8006b34:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006b36:	89fb      	ldrh	r3, [r7, #14]
 8006b38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b3c:	d101      	bne.n	8006b42 <dec_lock+0x2e>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006b42:	89fb      	ldrh	r3, [r7, #14]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <dec_lock+0x3a>
 8006b48:	89fb      	ldrh	r3, [r7, #14]
 8006b4a:	3b01      	subs	r3, #1
 8006b4c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006b4e:	4a0e      	ldr	r2, [pc, #56]	; (8006b88 <dec_lock+0x74>)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	011b      	lsls	r3, r3, #4
 8006b54:	4413      	add	r3, r2
 8006b56:	330c      	adds	r3, #12
 8006b58:	89fa      	ldrh	r2, [r7, #14]
 8006b5a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006b5c:	89fb      	ldrh	r3, [r7, #14]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d105      	bne.n	8006b6e <dec_lock+0x5a>
 8006b62:	4a09      	ldr	r2, [pc, #36]	; (8006b88 <dec_lock+0x74>)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	011b      	lsls	r3, r3, #4
 8006b68:	4413      	add	r3, r2
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	737b      	strb	r3, [r7, #13]
 8006b72:	e001      	b.n	8006b78 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006b74:	2302      	movs	r3, #2
 8006b76:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006b78:	7b7b      	ldrb	r3, [r7, #13]
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	20000ba8 	.word	0x20000ba8

08006b8c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006b94:	2300      	movs	r3, #0
 8006b96:	60fb      	str	r3, [r7, #12]
 8006b98:	e010      	b.n	8006bbc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006b9a:	4a0d      	ldr	r2, [pc, #52]	; (8006bd0 <clear_lock+0x44>)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	011b      	lsls	r3, r3, #4
 8006ba0:	4413      	add	r3, r2
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d105      	bne.n	8006bb6 <clear_lock+0x2a>
 8006baa:	4a09      	ldr	r2, [pc, #36]	; (8006bd0 <clear_lock+0x44>)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	011b      	lsls	r3, r3, #4
 8006bb0:	4413      	add	r3, r2
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	60fb      	str	r3, [r7, #12]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d9eb      	bls.n	8006b9a <clear_lock+0xe>
	}
}
 8006bc2:	bf00      	nop
 8006bc4:	bf00      	nop
 8006bc6:	3714      	adds	r7, #20
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr
 8006bd0:	20000ba8 	.word	0x20000ba8

08006bd4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b086      	sub	sp, #24
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	78db      	ldrb	r3, [r3, #3]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d034      	beq.n	8006c52 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	7858      	ldrb	r0, [r3, #1]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	f7ff fd0e 	bl	800661c <disk_write>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <sync_window+0x38>
			res = FR_DISK_ERR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	73fb      	strb	r3, [r7, #15]
 8006c0a:	e022      	b.n	8006c52 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	1ad2      	subs	r2, r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d217      	bcs.n	8006c52 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	789b      	ldrb	r3, [r3, #2]
 8006c26:	613b      	str	r3, [r7, #16]
 8006c28:	e010      	b.n	8006c4c <sync_window+0x78>
					wsect += fs->fsize;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	69db      	ldr	r3, [r3, #28]
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	4413      	add	r3, r2
 8006c32:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	7858      	ldrb	r0, [r3, #1]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006c3e:	2301      	movs	r3, #1
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	f7ff fceb 	bl	800661c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	3b01      	subs	r3, #1
 8006c4a:	613b      	str	r3, [r7, #16]
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d8eb      	bhi.n	8006c2a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3718      	adds	r7, #24
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006c66:	2300      	movs	r3, #0
 8006c68:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d01b      	beq.n	8006cac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f7ff ffad 	bl	8006bd4 <sync_window>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006c7e:	7bfb      	ldrb	r3, [r7, #15]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d113      	bne.n	8006cac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	7858      	ldrb	r0, [r3, #1]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006c8e:	2301      	movs	r3, #1
 8006c90:	683a      	ldr	r2, [r7, #0]
 8006c92:	f7ff fca3 	bl	80065dc <disk_read>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d004      	beq.n	8006ca6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006c9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ca0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	683a      	ldr	r2, [r7, #0]
 8006caa:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8006cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3710      	adds	r7, #16
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
	...

08006cb8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff ff87 	bl	8006bd4 <sync_window>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d158      	bne.n	8006d82 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	2b03      	cmp	r3, #3
 8006cd6:	d148      	bne.n	8006d6a <sync_fs+0xb2>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	791b      	ldrb	r3, [r3, #4]
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d144      	bne.n	8006d6a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	3334      	adds	r3, #52	; 0x34
 8006ce4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ce8:	2100      	movs	r1, #0
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7ff fd77 	bl	80067de <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	3334      	adds	r3, #52	; 0x34
 8006cf4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006cf8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff fd06 	bl	800670e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	3334      	adds	r3, #52	; 0x34
 8006d06:	4921      	ldr	r1, [pc, #132]	; (8006d8c <sync_fs+0xd4>)
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7ff fd1b 	bl	8006744 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	3334      	adds	r3, #52	; 0x34
 8006d12:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006d16:	491e      	ldr	r1, [pc, #120]	; (8006d90 <sync_fs+0xd8>)
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7ff fd13 	bl	8006744 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	3334      	adds	r3, #52	; 0x34
 8006d22:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	695b      	ldr	r3, [r3, #20]
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	4610      	mov	r0, r2
 8006d2e:	f7ff fd09 	bl	8006744 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	3334      	adds	r3, #52	; 0x34
 8006d36:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	4619      	mov	r1, r3
 8006d40:	4610      	mov	r0, r2
 8006d42:	f7ff fcff 	bl	8006744 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	7858      	ldrb	r0, [r3, #1]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d5e:	2301      	movs	r3, #1
 8006d60:	f7ff fc5c 	bl	800661c <disk_write>
			fs->fsi_flag = 0;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	785b      	ldrb	r3, [r3, #1]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	2100      	movs	r1, #0
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7ff fc72 	bl	800665c <disk_ioctl>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d001      	beq.n	8006d82 <sync_fs+0xca>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	41615252 	.word	0x41615252
 8006d90:	61417272 	.word	0x61417272

08006d94 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	3b02      	subs	r3, #2
 8006da2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	699b      	ldr	r3, [r3, #24]
 8006da8:	3b02      	subs	r3, #2
 8006daa:	683a      	ldr	r2, [r7, #0]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d301      	bcc.n	8006db4 <clust2sect+0x20>
 8006db0:	2300      	movs	r3, #0
 8006db2:	e008      	b.n	8006dc6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	895b      	ldrh	r3, [r3, #10]
 8006db8:	461a      	mov	r2, r3
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	fb03 f202 	mul.w	r2, r3, r2
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc4:	4413      	add	r3, r2
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	370c      	adds	r7, #12
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b086      	sub	sp, #24
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d904      	bls.n	8006df2 <get_fat+0x20>
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d302      	bcc.n	8006df8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8006df2:	2301      	movs	r3, #1
 8006df4:	617b      	str	r3, [r7, #20]
 8006df6:	e08f      	b.n	8006f18 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006df8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006dfc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	2b03      	cmp	r3, #3
 8006e04:	d062      	beq.n	8006ecc <get_fat+0xfa>
 8006e06:	2b03      	cmp	r3, #3
 8006e08:	dc7c      	bgt.n	8006f04 <get_fat+0x132>
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d002      	beq.n	8006e14 <get_fat+0x42>
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d042      	beq.n	8006e98 <get_fat+0xc6>
 8006e12:	e077      	b.n	8006f04 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	60fb      	str	r3, [r7, #12]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	085b      	lsrs	r3, r3, #1
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	4413      	add	r3, r2
 8006e20:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	0a5b      	lsrs	r3, r3, #9
 8006e2a:	4413      	add	r3, r2
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	6938      	ldr	r0, [r7, #16]
 8006e30:	f7ff ff14 	bl	8006c5c <move_window>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d167      	bne.n	8006f0a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	1c5a      	adds	r2, r3, #1
 8006e3e:	60fa      	str	r2, [r7, #12]
 8006e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	4413      	add	r3, r2
 8006e48:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006e4c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	0a5b      	lsrs	r3, r3, #9
 8006e56:	4413      	add	r3, r2
 8006e58:	4619      	mov	r1, r3
 8006e5a:	6938      	ldr	r0, [r7, #16]
 8006e5c:	f7ff fefe 	bl	8006c5c <move_window>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d153      	bne.n	8006f0e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	4413      	add	r3, r2
 8006e70:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006e74:	021b      	lsls	r3, r3, #8
 8006e76:	461a      	mov	r2, r3
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	f003 0301 	and.w	r3, r3, #1
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <get_fat+0xbc>
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	091b      	lsrs	r3, r3, #4
 8006e8c:	e002      	b.n	8006e94 <get_fat+0xc2>
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e94:	617b      	str	r3, [r7, #20]
			break;
 8006e96:	e03f      	b.n	8006f18 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	0a1b      	lsrs	r3, r3, #8
 8006ea0:	4413      	add	r3, r2
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	6938      	ldr	r0, [r7, #16]
 8006ea6:	f7ff fed9 	bl	8006c5c <move_window>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d130      	bne.n	8006f12 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8006ebe:	4413      	add	r3, r2
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7ff fbe9 	bl	8006698 <ld_word>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	617b      	str	r3, [r7, #20]
			break;
 8006eca:	e025      	b.n	8006f18 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	09db      	lsrs	r3, r3, #7
 8006ed4:	4413      	add	r3, r2
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	6938      	ldr	r0, [r7, #16]
 8006eda:	f7ff febf 	bl	8006c5c <move_window>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d118      	bne.n	8006f16 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006ef2:	4413      	add	r3, r2
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7ff fbe7 	bl	80066c8 <ld_dword>
 8006efa:	4603      	mov	r3, r0
 8006efc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f00:	617b      	str	r3, [r7, #20]
			break;
 8006f02:	e009      	b.n	8006f18 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006f04:	2301      	movs	r3, #1
 8006f06:	617b      	str	r3, [r7, #20]
 8006f08:	e006      	b.n	8006f18 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f0a:	bf00      	nop
 8006f0c:	e004      	b.n	8006f18 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f0e:	bf00      	nop
 8006f10:	e002      	b.n	8006f18 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f12:	bf00      	nop
 8006f14:	e000      	b.n	8006f18 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f16:	bf00      	nop
		}
	}

	return val;
 8006f18:	697b      	ldr	r3, [r7, #20]
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3718      	adds	r7, #24
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006f22:	b590      	push	{r4, r7, lr}
 8006f24:	b089      	sub	sp, #36	; 0x24
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	60f8      	str	r0, [r7, #12]
 8006f2a:	60b9      	str	r1, [r7, #8]
 8006f2c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006f2e:	2302      	movs	r3, #2
 8006f30:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	f240 80d9 	bls.w	80070ec <put_fat+0x1ca>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	f080 80d3 	bcs.w	80070ec <put_fat+0x1ca>
		switch (fs->fs_type) {
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	2b03      	cmp	r3, #3
 8006f4c:	f000 8096 	beq.w	800707c <put_fat+0x15a>
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	f300 80cb 	bgt.w	80070ec <put_fat+0x1ca>
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d002      	beq.n	8006f60 <put_fat+0x3e>
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d06e      	beq.n	800703c <put_fat+0x11a>
 8006f5e:	e0c5      	b.n	80070ec <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	61bb      	str	r3, [r7, #24]
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	085b      	lsrs	r3, r3, #1
 8006f68:	69ba      	ldr	r2, [r7, #24]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	0a5b      	lsrs	r3, r3, #9
 8006f76:	4413      	add	r3, r2
 8006f78:	4619      	mov	r1, r3
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f7ff fe6e 	bl	8006c5c <move_window>
 8006f80:	4603      	mov	r3, r0
 8006f82:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006f84:	7ffb      	ldrb	r3, [r7, #31]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f040 80a9 	bne.w	80070de <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	1c59      	adds	r1, r3, #1
 8006f96:	61b9      	str	r1, [r7, #24]
 8006f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f9c:	4413      	add	r3, r2
 8006f9e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	f003 0301 	and.w	r3, r3, #1
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00d      	beq.n	8006fc6 <put_fat+0xa4>
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	b25b      	sxtb	r3, r3
 8006fb0:	f003 030f 	and.w	r3, r3, #15
 8006fb4:	b25a      	sxtb	r2, r3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	011b      	lsls	r3, r3, #4
 8006fbc:	b25b      	sxtb	r3, r3
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	b25b      	sxtb	r3, r3
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	e001      	b.n	8006fca <put_fat+0xa8>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	0a5b      	lsrs	r3, r3, #9
 8006fdc:	4413      	add	r3, r2
 8006fde:	4619      	mov	r1, r3
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	f7ff fe3b 	bl	8006c5c <move_window>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006fea:	7ffb      	ldrb	r3, [r7, #31]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d178      	bne.n	80070e2 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ffc:	4413      	add	r3, r2
 8006ffe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	d003      	beq.n	8007012 <put_fat+0xf0>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	091b      	lsrs	r3, r3, #4
 800700e:	b2db      	uxtb	r3, r3
 8007010:	e00e      	b.n	8007030 <put_fat+0x10e>
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	b25b      	sxtb	r3, r3
 8007018:	f023 030f 	bic.w	r3, r3, #15
 800701c:	b25a      	sxtb	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	0a1b      	lsrs	r3, r3, #8
 8007022:	b25b      	sxtb	r3, r3
 8007024:	f003 030f 	and.w	r3, r3, #15
 8007028:	b25b      	sxtb	r3, r3
 800702a:	4313      	orrs	r3, r2
 800702c:	b25b      	sxtb	r3, r3
 800702e:	b2db      	uxtb	r3, r3
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2201      	movs	r2, #1
 8007038:	70da      	strb	r2, [r3, #3]
			break;
 800703a:	e057      	b.n	80070ec <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	0a1b      	lsrs	r3, r3, #8
 8007044:	4413      	add	r3, r2
 8007046:	4619      	mov	r1, r3
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f7ff fe07 	bl	8006c5c <move_window>
 800704e:	4603      	mov	r3, r0
 8007050:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007052:	7ffb      	ldrb	r3, [r7, #31]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d146      	bne.n	80070e6 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007066:	4413      	add	r3, r2
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	b292      	uxth	r2, r2
 800706c:	4611      	mov	r1, r2
 800706e:	4618      	mov	r0, r3
 8007070:	f7ff fb4d 	bl	800670e <st_word>
			fs->wflag = 1;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2201      	movs	r2, #1
 8007078:	70da      	strb	r2, [r3, #3]
			break;
 800707a:	e037      	b.n	80070ec <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	09db      	lsrs	r3, r3, #7
 8007084:	4413      	add	r3, r2
 8007086:	4619      	mov	r1, r3
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f7ff fde7 	bl	8006c5c <move_window>
 800708e:	4603      	mov	r3, r0
 8007090:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007092:	7ffb      	ldrb	r3, [r7, #31]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d128      	bne.n	80070ea <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80070ac:	4413      	add	r3, r2
 80070ae:	4618      	mov	r0, r3
 80070b0:	f7ff fb0a 	bl	80066c8 <ld_dword>
 80070b4:	4603      	mov	r3, r0
 80070b6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80070ba:	4323      	orrs	r3, r4
 80070bc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80070cc:	4413      	add	r3, r2
 80070ce:	6879      	ldr	r1, [r7, #4]
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7ff fb37 	bl	8006744 <st_dword>
			fs->wflag = 1;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2201      	movs	r2, #1
 80070da:	70da      	strb	r2, [r3, #3]
			break;
 80070dc:	e006      	b.n	80070ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80070de:	bf00      	nop
 80070e0:	e004      	b.n	80070ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80070e2:	bf00      	nop
 80070e4:	e002      	b.n	80070ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80070e6:	bf00      	nop
 80070e8:	e000      	b.n	80070ec <put_fat+0x1ca>
			if (res != FR_OK) break;
 80070ea:	bf00      	nop
		}
	}
	return res;
 80070ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3724      	adds	r7, #36	; 0x24
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd90      	pop	{r4, r7, pc}

080070f6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b088      	sub	sp, #32
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	60b9      	str	r1, [r7, #8]
 8007100:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d904      	bls.n	800711c <remove_chain+0x26>
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	68ba      	ldr	r2, [r7, #8]
 8007118:	429a      	cmp	r2, r3
 800711a:	d301      	bcc.n	8007120 <remove_chain+0x2a>
 800711c:	2302      	movs	r3, #2
 800711e:	e04b      	b.n	80071b8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00c      	beq.n	8007140 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007126:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800712a:	6879      	ldr	r1, [r7, #4]
 800712c:	69b8      	ldr	r0, [r7, #24]
 800712e:	f7ff fef8 	bl	8006f22 <put_fat>
 8007132:	4603      	mov	r3, r0
 8007134:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007136:	7ffb      	ldrb	r3, [r7, #31]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <remove_chain+0x4a>
 800713c:	7ffb      	ldrb	r3, [r7, #31]
 800713e:	e03b      	b.n	80071b8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007140:	68b9      	ldr	r1, [r7, #8]
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f7ff fe45 	bl	8006dd2 <get_fat>
 8007148:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d031      	beq.n	80071b4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	2b01      	cmp	r3, #1
 8007154:	d101      	bne.n	800715a <remove_chain+0x64>
 8007156:	2302      	movs	r3, #2
 8007158:	e02e      	b.n	80071b8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007160:	d101      	bne.n	8007166 <remove_chain+0x70>
 8007162:	2301      	movs	r3, #1
 8007164:	e028      	b.n	80071b8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007166:	2200      	movs	r2, #0
 8007168:	68b9      	ldr	r1, [r7, #8]
 800716a:	69b8      	ldr	r0, [r7, #24]
 800716c:	f7ff fed9 	bl	8006f22 <put_fat>
 8007170:	4603      	mov	r3, r0
 8007172:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007174:	7ffb      	ldrb	r3, [r7, #31]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <remove_chain+0x88>
 800717a:	7ffb      	ldrb	r3, [r7, #31]
 800717c:	e01c      	b.n	80071b8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	695a      	ldr	r2, [r3, #20]
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	3b02      	subs	r3, #2
 8007188:	429a      	cmp	r2, r3
 800718a:	d20b      	bcs.n	80071a4 <remove_chain+0xae>
			fs->free_clst++;
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	1c5a      	adds	r2, r3, #1
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	791b      	ldrb	r3, [r3, #4]
 800719a:	f043 0301 	orr.w	r3, r3, #1
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	69bb      	ldr	r3, [r7, #24]
 80071a2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	699b      	ldr	r3, [r3, #24]
 80071ac:	68ba      	ldr	r2, [r7, #8]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d3c6      	bcc.n	8007140 <remove_chain+0x4a>
 80071b2:	e000      	b.n	80071b6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80071b4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3720      	adds	r7, #32
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b088      	sub	sp, #32
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10d      	bne.n	80071f2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80071dc:	69bb      	ldr	r3, [r7, #24]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d004      	beq.n	80071ec <create_chain+0x2c>
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	69ba      	ldr	r2, [r7, #24]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d31b      	bcc.n	8007224 <create_chain+0x64>
 80071ec:	2301      	movs	r3, #1
 80071ee:	61bb      	str	r3, [r7, #24]
 80071f0:	e018      	b.n	8007224 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80071f2:	6839      	ldr	r1, [r7, #0]
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f7ff fdec 	bl	8006dd2 <get_fat>
 80071fa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d801      	bhi.n	8007206 <create_chain+0x46>
 8007202:	2301      	movs	r3, #1
 8007204:	e070      	b.n	80072e8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800720c:	d101      	bne.n	8007212 <create_chain+0x52>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	e06a      	b.n	80072e8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	429a      	cmp	r2, r3
 800721a:	d201      	bcs.n	8007220 <create_chain+0x60>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	e063      	b.n	80072e8 <create_chain+0x128>
		scl = clst;
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007224:	69bb      	ldr	r3, [r7, #24]
 8007226:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	3301      	adds	r3, #1
 800722c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	429a      	cmp	r2, r3
 8007236:	d307      	bcc.n	8007248 <create_chain+0x88>
				ncl = 2;
 8007238:	2302      	movs	r3, #2
 800723a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800723c:	69fa      	ldr	r2, [r7, #28]
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	429a      	cmp	r2, r3
 8007242:	d901      	bls.n	8007248 <create_chain+0x88>
 8007244:	2300      	movs	r3, #0
 8007246:	e04f      	b.n	80072e8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007248:	69f9      	ldr	r1, [r7, #28]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7ff fdc1 	bl	8006dd2 <get_fat>
 8007250:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00e      	beq.n	8007276 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d003      	beq.n	8007266 <create_chain+0xa6>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007264:	d101      	bne.n	800726a <create_chain+0xaa>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	e03e      	b.n	80072e8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	69bb      	ldr	r3, [r7, #24]
 800726e:	429a      	cmp	r2, r3
 8007270:	d1da      	bne.n	8007228 <create_chain+0x68>
 8007272:	2300      	movs	r3, #0
 8007274:	e038      	b.n	80072e8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007276:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007278:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800727c:	69f9      	ldr	r1, [r7, #28]
 800727e:	6938      	ldr	r0, [r7, #16]
 8007280:	f7ff fe4f 	bl	8006f22 <put_fat>
 8007284:	4603      	mov	r3, r0
 8007286:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007288:	7dfb      	ldrb	r3, [r7, #23]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d109      	bne.n	80072a2 <create_chain+0xe2>
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d006      	beq.n	80072a2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007294:	69fa      	ldr	r2, [r7, #28]
 8007296:	6839      	ldr	r1, [r7, #0]
 8007298:	6938      	ldr	r0, [r7, #16]
 800729a:	f7ff fe42 	bl	8006f22 <put_fat>
 800729e:	4603      	mov	r3, r0
 80072a0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80072a2:	7dfb      	ldrb	r3, [r7, #23]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d116      	bne.n	80072d6 <create_chain+0x116>
		fs->last_clst = ncl;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	69fa      	ldr	r2, [r7, #28]
 80072ac:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	695a      	ldr	r2, [r3, #20]
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	3b02      	subs	r3, #2
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d804      	bhi.n	80072c6 <create_chain+0x106>
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	695b      	ldr	r3, [r3, #20]
 80072c0:	1e5a      	subs	r2, r3, #1
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	791b      	ldrb	r3, [r3, #4]
 80072ca:	f043 0301 	orr.w	r3, r3, #1
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	711a      	strb	r2, [r3, #4]
 80072d4:	e007      	b.n	80072e6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80072d6:	7dfb      	ldrb	r3, [r7, #23]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d102      	bne.n	80072e2 <create_chain+0x122>
 80072dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80072e0:	e000      	b.n	80072e4 <create_chain+0x124>
 80072e2:	2301      	movs	r3, #1
 80072e4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80072e6:	69fb      	ldr	r3, [r7, #28]
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3720      	adds	r7, #32
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b087      	sub	sp, #28
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	3304      	adds	r3, #4
 8007306:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	0a5b      	lsrs	r3, r3, #9
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	8952      	ldrh	r2, [r2, #10]
 8007310:	fbb3 f3f2 	udiv	r3, r3, r2
 8007314:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	1d1a      	adds	r2, r3, #4
 800731a:	613a      	str	r2, [r7, #16]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <clmt_clust+0x3a>
 8007326:	2300      	movs	r3, #0
 8007328:	e010      	b.n	800734c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	429a      	cmp	r2, r3
 8007330:	d307      	bcc.n	8007342 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	617b      	str	r3, [r7, #20]
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	3304      	adds	r3, #4
 800733e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007340:	e7e9      	b.n	8007316 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007342:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	4413      	add	r3, r2
}
 800734c:	4618      	mov	r0, r3
 800734e:	371c      	adds	r7, #28
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b086      	sub	sp, #24
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800736e:	d204      	bcs.n	800737a <dir_sdi+0x22>
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	f003 031f 	and.w	r3, r3, #31
 8007376:	2b00      	cmp	r3, #0
 8007378:	d001      	beq.n	800737e <dir_sdi+0x26>
		return FR_INT_ERR;
 800737a:	2302      	movs	r3, #2
 800737c:	e063      	b.n	8007446 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d106      	bne.n	800739e <dir_sdi+0x46>
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	2b02      	cmp	r3, #2
 8007396:	d902      	bls.n	800739e <dir_sdi+0x46>
		clst = fs->dirbase;
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800739c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10c      	bne.n	80073be <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	095b      	lsrs	r3, r3, #5
 80073a8:	693a      	ldr	r2, [r7, #16]
 80073aa:	8912      	ldrh	r2, [r2, #8]
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d301      	bcc.n	80073b4 <dir_sdi+0x5c>
 80073b0:	2302      	movs	r3, #2
 80073b2:	e048      	b.n	8007446 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	61da      	str	r2, [r3, #28]
 80073bc:	e029      	b.n	8007412 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	895b      	ldrh	r3, [r3, #10]
 80073c2:	025b      	lsls	r3, r3, #9
 80073c4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80073c6:	e019      	b.n	80073fc <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6979      	ldr	r1, [r7, #20]
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7ff fd00 	bl	8006dd2 <get_fat>
 80073d2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073da:	d101      	bne.n	80073e0 <dir_sdi+0x88>
 80073dc:	2301      	movs	r3, #1
 80073de:	e032      	b.n	8007446 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d904      	bls.n	80073f0 <dir_sdi+0x98>
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d301      	bcc.n	80073f4 <dir_sdi+0x9c>
 80073f0:	2302      	movs	r3, #2
 80073f2:	e028      	b.n	8007446 <dir_sdi+0xee>
			ofs -= csz;
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80073fc:	683a      	ldr	r2, [r7, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	429a      	cmp	r2, r3
 8007402:	d2e1      	bcs.n	80073c8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007404:	6979      	ldr	r1, [r7, #20]
 8007406:	6938      	ldr	r0, [r7, #16]
 8007408:	f7ff fcc4 	bl	8006d94 <clust2sect>
 800740c:	4602      	mov	r2, r0
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	697a      	ldr	r2, [r7, #20]
 8007416:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d101      	bne.n	8007424 <dir_sdi+0xcc>
 8007420:	2302      	movs	r3, #2
 8007422:	e010      	b.n	8007446 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	69da      	ldr	r2, [r3, #28]
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	0a5b      	lsrs	r3, r3, #9
 800742c:	441a      	add	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800743e:	441a      	add	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3718      	adds	r7, #24
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}

0800744e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b086      	sub	sp, #24
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
 8007456:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	3320      	adds	r3, #32
 8007464:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	69db      	ldr	r3, [r3, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d003      	beq.n	8007476 <dir_next+0x28>
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007474:	d301      	bcc.n	800747a <dir_next+0x2c>
 8007476:	2304      	movs	r3, #4
 8007478:	e0aa      	b.n	80075d0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007480:	2b00      	cmp	r3, #0
 8007482:	f040 8098 	bne.w	80075b6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	69db      	ldr	r3, [r3, #28]
 800748a:	1c5a      	adds	r2, r3, #1
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d10b      	bne.n	80074b0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	095b      	lsrs	r3, r3, #5
 800749c:	68fa      	ldr	r2, [r7, #12]
 800749e:	8912      	ldrh	r2, [r2, #8]
 80074a0:	4293      	cmp	r3, r2
 80074a2:	f0c0 8088 	bcc.w	80075b6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	61da      	str	r2, [r3, #28]
 80074ac:	2304      	movs	r3, #4
 80074ae:	e08f      	b.n	80075d0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	0a5b      	lsrs	r3, r3, #9
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	8952      	ldrh	r2, [r2, #10]
 80074b8:	3a01      	subs	r2, #1
 80074ba:	4013      	ands	r3, r2
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d17a      	bne.n	80075b6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	4619      	mov	r1, r3
 80074c8:	4610      	mov	r0, r2
 80074ca:	f7ff fc82 	bl	8006dd2 <get_fat>
 80074ce:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d801      	bhi.n	80074da <dir_next+0x8c>
 80074d6:	2302      	movs	r3, #2
 80074d8:	e07a      	b.n	80075d0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074e0:	d101      	bne.n	80074e6 <dir_next+0x98>
 80074e2:	2301      	movs	r3, #1
 80074e4:	e074      	b.n	80075d0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	697a      	ldr	r2, [r7, #20]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d358      	bcc.n	80075a2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d104      	bne.n	8007500 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	61da      	str	r2, [r3, #28]
 80074fc:	2304      	movs	r3, #4
 80074fe:	e067      	b.n	80075d0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007500:	687a      	ldr	r2, [r7, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	699b      	ldr	r3, [r3, #24]
 8007506:	4619      	mov	r1, r3
 8007508:	4610      	mov	r0, r2
 800750a:	f7ff fe59 	bl	80071c0 <create_chain>
 800750e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <dir_next+0xcc>
 8007516:	2307      	movs	r3, #7
 8007518:	e05a      	b.n	80075d0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d101      	bne.n	8007524 <dir_next+0xd6>
 8007520:	2302      	movs	r3, #2
 8007522:	e055      	b.n	80075d0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800752a:	d101      	bne.n	8007530 <dir_next+0xe2>
 800752c:	2301      	movs	r3, #1
 800752e:	e04f      	b.n	80075d0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007530:	68f8      	ldr	r0, [r7, #12]
 8007532:	f7ff fb4f 	bl	8006bd4 <sync_window>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d001      	beq.n	8007540 <dir_next+0xf2>
 800753c:	2301      	movs	r3, #1
 800753e:	e047      	b.n	80075d0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	3334      	adds	r3, #52	; 0x34
 8007544:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007548:	2100      	movs	r1, #0
 800754a:	4618      	mov	r0, r3
 800754c:	f7ff f947 	bl	80067de <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007550:	2300      	movs	r3, #0
 8007552:	613b      	str	r3, [r7, #16]
 8007554:	6979      	ldr	r1, [r7, #20]
 8007556:	68f8      	ldr	r0, [r7, #12]
 8007558:	f7ff fc1c 	bl	8006d94 <clust2sect>
 800755c:	4602      	mov	r2, r0
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	631a      	str	r2, [r3, #48]	; 0x30
 8007562:	e012      	b.n	800758a <dir_next+0x13c>
						fs->wflag = 1;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2201      	movs	r2, #1
 8007568:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	f7ff fb32 	bl	8006bd4 <sync_window>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d001      	beq.n	800757a <dir_next+0x12c>
 8007576:	2301      	movs	r3, #1
 8007578:	e02a      	b.n	80075d0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	3301      	adds	r3, #1
 800757e:	613b      	str	r3, [r7, #16]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007584:	1c5a      	adds	r2, r3, #1
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	631a      	str	r2, [r3, #48]	; 0x30
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	895b      	ldrh	r3, [r3, #10]
 800758e:	461a      	mov	r2, r3
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	4293      	cmp	r3, r2
 8007594:	d3e6      	bcc.n	8007564 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	1ad2      	subs	r2, r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	697a      	ldr	r2, [r7, #20]
 80075a6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80075a8:	6979      	ldr	r1, [r7, #20]
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f7ff fbf2 	bl	8006d94 <clust2sect>
 80075b0:	4602      	mov	r2, r0
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075c8:	441a      	add	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80075e8:	2100      	movs	r1, #0
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f7ff feb4 	bl	8007358 <dir_sdi>
 80075f0:	4603      	mov	r3, r0
 80075f2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80075f4:	7dfb      	ldrb	r3, [r7, #23]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d12b      	bne.n	8007652 <dir_alloc+0x7a>
		n = 0;
 80075fa:	2300      	movs	r3, #0
 80075fc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	69db      	ldr	r3, [r3, #28]
 8007602:	4619      	mov	r1, r3
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f7ff fb29 	bl	8006c5c <move_window>
 800760a:	4603      	mov	r3, r0
 800760c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800760e:	7dfb      	ldrb	r3, [r7, #23]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d11d      	bne.n	8007650 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6a1b      	ldr	r3, [r3, #32]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	2be5      	cmp	r3, #229	; 0xe5
 800761c:	d004      	beq.n	8007628 <dir_alloc+0x50>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a1b      	ldr	r3, [r3, #32]
 8007622:	781b      	ldrb	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d107      	bne.n	8007638 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	3301      	adds	r3, #1
 800762c:	613b      	str	r3, [r7, #16]
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	429a      	cmp	r2, r3
 8007634:	d102      	bne.n	800763c <dir_alloc+0x64>
 8007636:	e00c      	b.n	8007652 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8007638:	2300      	movs	r3, #0
 800763a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800763c:	2101      	movs	r1, #1
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7ff ff05 	bl	800744e <dir_next>
 8007644:	4603      	mov	r3, r0
 8007646:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8007648:	7dfb      	ldrb	r3, [r7, #23]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d0d7      	beq.n	80075fe <dir_alloc+0x26>
 800764e:	e000      	b.n	8007652 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8007650:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8007652:	7dfb      	ldrb	r3, [r7, #23]
 8007654:	2b04      	cmp	r3, #4
 8007656:	d101      	bne.n	800765c <dir_alloc+0x84>
 8007658:	2307      	movs	r3, #7
 800765a:	75fb      	strb	r3, [r7, #23]
	return res;
 800765c:	7dfb      	ldrb	r3, [r7, #23]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3718      	adds	r7, #24
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	331a      	adds	r3, #26
 8007674:	4618      	mov	r0, r3
 8007676:	f7ff f80f 	bl	8006698 <ld_word>
 800767a:	4603      	mov	r3, r0
 800767c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	2b03      	cmp	r3, #3
 8007684:	d109      	bne.n	800769a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	3314      	adds	r3, #20
 800768a:	4618      	mov	r0, r3
 800768c:	f7ff f804 	bl	8006698 <ld_word>
 8007690:	4603      	mov	r3, r0
 8007692:	041b      	lsls	r3, r3, #16
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	4313      	orrs	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800769a:	68fb      	ldr	r3, [r7, #12]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3710      	adds	r7, #16
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	331a      	adds	r3, #26
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	b292      	uxth	r2, r2
 80076b8:	4611      	mov	r1, r2
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7ff f827 	bl	800670e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	2b03      	cmp	r3, #3
 80076c6:	d109      	bne.n	80076dc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	f103 0214 	add.w	r2, r3, #20
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	0c1b      	lsrs	r3, r3, #16
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	4619      	mov	r1, r3
 80076d6:	4610      	mov	r0, r2
 80076d8:	f7ff f819 	bl	800670e <st_word>
	}
}
 80076dc:	bf00      	nop
 80076de:	3710      	adds	r7, #16
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b086      	sub	sp, #24
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80076f2:	2100      	movs	r1, #0
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f7ff fe2f 	bl	8007358 <dir_sdi>
 80076fa:	4603      	mov	r3, r0
 80076fc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80076fe:	7dfb      	ldrb	r3, [r7, #23]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <dir_find+0x24>
 8007704:	7dfb      	ldrb	r3, [r7, #23]
 8007706:	e03e      	b.n	8007786 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	69db      	ldr	r3, [r3, #28]
 800770c:	4619      	mov	r1, r3
 800770e:	6938      	ldr	r0, [r7, #16]
 8007710:	f7ff faa4 	bl	8006c5c <move_window>
 8007714:	4603      	mov	r3, r0
 8007716:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007718:	7dfb      	ldrb	r3, [r7, #23]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d12f      	bne.n	800777e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007726:	7bfb      	ldrb	r3, [r7, #15]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d102      	bne.n	8007732 <dir_find+0x4e>
 800772c:	2304      	movs	r3, #4
 800772e:	75fb      	strb	r3, [r7, #23]
 8007730:	e028      	b.n	8007784 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	330b      	adds	r3, #11
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800773e:	b2da      	uxtb	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6a1b      	ldr	r3, [r3, #32]
 8007748:	330b      	adds	r3, #11
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	f003 0308 	and.w	r3, r3, #8
 8007750:	2b00      	cmp	r3, #0
 8007752:	d10a      	bne.n	800776a <dir_find+0x86>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a18      	ldr	r0, [r3, #32]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	3324      	adds	r3, #36	; 0x24
 800775c:	220b      	movs	r2, #11
 800775e:	4619      	mov	r1, r3
 8007760:	f7ff f858 	bl	8006814 <mem_cmp>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00b      	beq.n	8007782 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800776a:	2100      	movs	r1, #0
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f7ff fe6e 	bl	800744e <dir_next>
 8007772:	4603      	mov	r3, r0
 8007774:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007776:	7dfb      	ldrb	r3, [r7, #23]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d0c5      	beq.n	8007708 <dir_find+0x24>
 800777c:	e002      	b.n	8007784 <dir_find+0xa0>
		if (res != FR_OK) break;
 800777e:	bf00      	nop
 8007780:	e000      	b.n	8007784 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007782:	bf00      	nop

	return res;
 8007784:	7dfb      	ldrb	r3, [r7, #23]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3718      	adds	r7, #24
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}

0800778e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800778e:	b580      	push	{r7, lr}
 8007790:	b084      	sub	sp, #16
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800779c:	2101      	movs	r1, #1
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f7ff ff1a 	bl	80075d8 <dir_alloc>
 80077a4:	4603      	mov	r3, r0
 80077a6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80077a8:	7bfb      	ldrb	r3, [r7, #15]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d11c      	bne.n	80077e8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	4619      	mov	r1, r3
 80077b4:	68b8      	ldr	r0, [r7, #8]
 80077b6:	f7ff fa51 	bl	8006c5c <move_window>
 80077ba:	4603      	mov	r3, r0
 80077bc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80077be:	7bfb      	ldrb	r3, [r7, #15]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d111      	bne.n	80077e8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6a1b      	ldr	r3, [r3, #32]
 80077c8:	2220      	movs	r2, #32
 80077ca:	2100      	movs	r1, #0
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff f806 	bl	80067de <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a18      	ldr	r0, [r3, #32]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	3324      	adds	r3, #36	; 0x24
 80077da:	220b      	movs	r2, #11
 80077dc:	4619      	mov	r1, r3
 80077de:	f7fe ffdd 	bl	800679c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	2201      	movs	r2, #1
 80077e6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3710      	adds	r7, #16
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
	...

080077f4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b088      	sub	sp, #32
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	60fb      	str	r3, [r7, #12]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	3324      	adds	r3, #36	; 0x24
 8007808:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800780a:	220b      	movs	r2, #11
 800780c:	2120      	movs	r1, #32
 800780e:	68b8      	ldr	r0, [r7, #8]
 8007810:	f7fe ffe5 	bl	80067de <mem_set>
	si = i = 0; ni = 8;
 8007814:	2300      	movs	r3, #0
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	61fb      	str	r3, [r7, #28]
 800781c:	2308      	movs	r3, #8
 800781e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	61fa      	str	r2, [r7, #28]
 8007826:	68fa      	ldr	r2, [r7, #12]
 8007828:	4413      	add	r3, r2
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800782e:	7efb      	ldrb	r3, [r7, #27]
 8007830:	2b20      	cmp	r3, #32
 8007832:	d94e      	bls.n	80078d2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007834:	7efb      	ldrb	r3, [r7, #27]
 8007836:	2b2f      	cmp	r3, #47	; 0x2f
 8007838:	d006      	beq.n	8007848 <create_name+0x54>
 800783a:	7efb      	ldrb	r3, [r7, #27]
 800783c:	2b5c      	cmp	r3, #92	; 0x5c
 800783e:	d110      	bne.n	8007862 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007840:	e002      	b.n	8007848 <create_name+0x54>
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	3301      	adds	r3, #1
 8007846:	61fb      	str	r3, [r7, #28]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	4413      	add	r3, r2
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	2b2f      	cmp	r3, #47	; 0x2f
 8007852:	d0f6      	beq.n	8007842 <create_name+0x4e>
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	4413      	add	r3, r2
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	2b5c      	cmp	r3, #92	; 0x5c
 800785e:	d0f0      	beq.n	8007842 <create_name+0x4e>
			break;
 8007860:	e038      	b.n	80078d4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8007862:	7efb      	ldrb	r3, [r7, #27]
 8007864:	2b2e      	cmp	r3, #46	; 0x2e
 8007866:	d003      	beq.n	8007870 <create_name+0x7c>
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	429a      	cmp	r2, r3
 800786e:	d30c      	bcc.n	800788a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	2b0b      	cmp	r3, #11
 8007874:	d002      	beq.n	800787c <create_name+0x88>
 8007876:	7efb      	ldrb	r3, [r7, #27]
 8007878:	2b2e      	cmp	r3, #46	; 0x2e
 800787a:	d001      	beq.n	8007880 <create_name+0x8c>
 800787c:	2306      	movs	r3, #6
 800787e:	e044      	b.n	800790a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8007880:	2308      	movs	r3, #8
 8007882:	613b      	str	r3, [r7, #16]
 8007884:	230b      	movs	r3, #11
 8007886:	617b      	str	r3, [r7, #20]
			continue;
 8007888:	e022      	b.n	80078d0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800788a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800788e:	2b00      	cmp	r3, #0
 8007890:	da04      	bge.n	800789c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007892:	7efb      	ldrb	r3, [r7, #27]
 8007894:	3b80      	subs	r3, #128	; 0x80
 8007896:	4a1f      	ldr	r2, [pc, #124]	; (8007914 <create_name+0x120>)
 8007898:	5cd3      	ldrb	r3, [r2, r3]
 800789a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800789c:	7efb      	ldrb	r3, [r7, #27]
 800789e:	4619      	mov	r1, r3
 80078a0:	481d      	ldr	r0, [pc, #116]	; (8007918 <create_name+0x124>)
 80078a2:	f7fe ffde 	bl	8006862 <chk_chr>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d001      	beq.n	80078b0 <create_name+0xbc>
 80078ac:	2306      	movs	r3, #6
 80078ae:	e02c      	b.n	800790a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80078b0:	7efb      	ldrb	r3, [r7, #27]
 80078b2:	2b60      	cmp	r3, #96	; 0x60
 80078b4:	d905      	bls.n	80078c2 <create_name+0xce>
 80078b6:	7efb      	ldrb	r3, [r7, #27]
 80078b8:	2b7a      	cmp	r3, #122	; 0x7a
 80078ba:	d802      	bhi.n	80078c2 <create_name+0xce>
 80078bc:	7efb      	ldrb	r3, [r7, #27]
 80078be:	3b20      	subs	r3, #32
 80078c0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	613a      	str	r2, [r7, #16]
 80078c8:	68ba      	ldr	r2, [r7, #8]
 80078ca:	4413      	add	r3, r2
 80078cc:	7efa      	ldrb	r2, [r7, #27]
 80078ce:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80078d0:	e7a6      	b.n	8007820 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80078d2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	441a      	add	r2, r3
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d101      	bne.n	80078e8 <create_name+0xf4>
 80078e4:	2306      	movs	r3, #6
 80078e6:	e010      	b.n	800790a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	2be5      	cmp	r3, #229	; 0xe5
 80078ee:	d102      	bne.n	80078f6 <create_name+0x102>
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2205      	movs	r2, #5
 80078f4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80078f6:	7efb      	ldrb	r3, [r7, #27]
 80078f8:	2b20      	cmp	r3, #32
 80078fa:	d801      	bhi.n	8007900 <create_name+0x10c>
 80078fc:	2204      	movs	r2, #4
 80078fe:	e000      	b.n	8007902 <create_name+0x10e>
 8007900:	2200      	movs	r2, #0
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	330b      	adds	r3, #11
 8007906:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007908:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800790a:	4618      	mov	r0, r3
 800790c:	3720      	adds	r7, #32
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	0800e1b4 	.word	0x0800e1b4
 8007918:	0800e148 	.word	0x0800e148

0800791c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b086      	sub	sp, #24
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007930:	e002      	b.n	8007938 <follow_path+0x1c>
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	3301      	adds	r3, #1
 8007936:	603b      	str	r3, [r7, #0]
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	2b2f      	cmp	r3, #47	; 0x2f
 800793e:	d0f8      	beq.n	8007932 <follow_path+0x16>
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	2b5c      	cmp	r3, #92	; 0x5c
 8007946:	d0f4      	beq.n	8007932 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	2200      	movs	r2, #0
 800794c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	2b1f      	cmp	r3, #31
 8007954:	d80a      	bhi.n	800796c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2280      	movs	r2, #128	; 0x80
 800795a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800795e:	2100      	movs	r1, #0
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f7ff fcf9 	bl	8007358 <dir_sdi>
 8007966:	4603      	mov	r3, r0
 8007968:	75fb      	strb	r3, [r7, #23]
 800796a:	e043      	b.n	80079f4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800796c:	463b      	mov	r3, r7
 800796e:	4619      	mov	r1, r3
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f7ff ff3f 	bl	80077f4 <create_name>
 8007976:	4603      	mov	r3, r0
 8007978:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800797a:	7dfb      	ldrb	r3, [r7, #23]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d134      	bne.n	80079ea <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7ff feaf 	bl	80076e4 <dir_find>
 8007986:	4603      	mov	r3, r0
 8007988:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007990:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007992:	7dfb      	ldrb	r3, [r7, #23]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007998:	7dfb      	ldrb	r3, [r7, #23]
 800799a:	2b04      	cmp	r3, #4
 800799c:	d127      	bne.n	80079ee <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800799e:	7afb      	ldrb	r3, [r7, #11]
 80079a0:	f003 0304 	and.w	r3, r3, #4
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d122      	bne.n	80079ee <follow_path+0xd2>
 80079a8:	2305      	movs	r3, #5
 80079aa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80079ac:	e01f      	b.n	80079ee <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80079ae:	7afb      	ldrb	r3, [r7, #11]
 80079b0:	f003 0304 	and.w	r3, r3, #4
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d11c      	bne.n	80079f2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	799b      	ldrb	r3, [r3, #6]
 80079bc:	f003 0310 	and.w	r3, r3, #16
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d102      	bne.n	80079ca <follow_path+0xae>
				res = FR_NO_PATH; break;
 80079c4:	2305      	movs	r3, #5
 80079c6:	75fb      	strb	r3, [r7, #23]
 80079c8:	e014      	b.n	80079f4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079d8:	4413      	add	r3, r2
 80079da:	4619      	mov	r1, r3
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f7ff fe42 	bl	8007666 <ld_clust>
 80079e2:	4602      	mov	r2, r0
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80079e8:	e7c0      	b.n	800796c <follow_path+0x50>
			if (res != FR_OK) break;
 80079ea:	bf00      	nop
 80079ec:	e002      	b.n	80079f4 <follow_path+0xd8>
				break;
 80079ee:	bf00      	nop
 80079f0:	e000      	b.n	80079f4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80079f2:	bf00      	nop
			}
		}
	}

	return res;
 80079f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3718      	adds	r7, #24
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b087      	sub	sp, #28
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007a06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a0a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d031      	beq.n	8007a78 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	617b      	str	r3, [r7, #20]
 8007a1a:	e002      	b.n	8007a22 <get_ldnumber+0x24>
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	3301      	adds	r3, #1
 8007a20:	617b      	str	r3, [r7, #20]
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	2b20      	cmp	r3, #32
 8007a28:	d903      	bls.n	8007a32 <get_ldnumber+0x34>
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	2b3a      	cmp	r3, #58	; 0x3a
 8007a30:	d1f4      	bne.n	8007a1c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	2b3a      	cmp	r3, #58	; 0x3a
 8007a38:	d11c      	bne.n	8007a74 <get_ldnumber+0x76>
			tp = *path;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	1c5a      	adds	r2, r3, #1
 8007a44:	60fa      	str	r2, [r7, #12]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	3b30      	subs	r3, #48	; 0x30
 8007a4a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	2b09      	cmp	r3, #9
 8007a50:	d80e      	bhi.n	8007a70 <get_ldnumber+0x72>
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d10a      	bne.n	8007a70 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d107      	bne.n	8007a70 <get_ldnumber+0x72>
					vol = (int)i;
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	3301      	adds	r3, #1
 8007a68:	617b      	str	r3, [r7, #20]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	e002      	b.n	8007a7a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007a74:	2300      	movs	r3, #0
 8007a76:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007a78:	693b      	ldr	r3, [r7, #16]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	371c      	adds	r7, #28
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
	...

08007a88 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	70da      	strb	r2, [r3, #3]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a9e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007aa0:	6839      	ldr	r1, [r7, #0]
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f7ff f8da 	bl	8006c5c <move_window>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <check_fs+0x2a>
 8007aae:	2304      	movs	r3, #4
 8007ab0:	e038      	b.n	8007b24 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	3334      	adds	r3, #52	; 0x34
 8007ab6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007aba:	4618      	mov	r0, r3
 8007abc:	f7fe fdec 	bl	8006698 <ld_word>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d001      	beq.n	8007ad0 <check_fs+0x48>
 8007acc:	2303      	movs	r3, #3
 8007ace:	e029      	b.n	8007b24 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007ad6:	2be9      	cmp	r3, #233	; 0xe9
 8007ad8:	d009      	beq.n	8007aee <check_fs+0x66>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007ae0:	2beb      	cmp	r3, #235	; 0xeb
 8007ae2:	d11e      	bne.n	8007b22 <check_fs+0x9a>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007aea:	2b90      	cmp	r3, #144	; 0x90
 8007aec:	d119      	bne.n	8007b22 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	3334      	adds	r3, #52	; 0x34
 8007af2:	3336      	adds	r3, #54	; 0x36
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7fe fde7 	bl	80066c8 <ld_dword>
 8007afa:	4603      	mov	r3, r0
 8007afc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007b00:	4a0a      	ldr	r2, [pc, #40]	; (8007b2c <check_fs+0xa4>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d101      	bne.n	8007b0a <check_fs+0x82>
 8007b06:	2300      	movs	r3, #0
 8007b08:	e00c      	b.n	8007b24 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	3334      	adds	r3, #52	; 0x34
 8007b0e:	3352      	adds	r3, #82	; 0x52
 8007b10:	4618      	mov	r0, r3
 8007b12:	f7fe fdd9 	bl	80066c8 <ld_dword>
 8007b16:	4603      	mov	r3, r0
 8007b18:	4a05      	ldr	r2, [pc, #20]	; (8007b30 <check_fs+0xa8>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d101      	bne.n	8007b22 <check_fs+0x9a>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	e000      	b.n	8007b24 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007b22:	2302      	movs	r3, #2
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	00544146 	.word	0x00544146
 8007b30:	33544146 	.word	0x33544146

08007b34 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b096      	sub	sp, #88	; 0x58
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	60f8      	str	r0, [r7, #12]
 8007b3c:	60b9      	str	r1, [r7, #8]
 8007b3e:	4613      	mov	r3, r2
 8007b40:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2200      	movs	r2, #0
 8007b46:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f7ff ff58 	bl	80079fe <get_ldnumber>
 8007b4e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007b50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	da01      	bge.n	8007b5a <find_volume+0x26>
 8007b56:	230b      	movs	r3, #11
 8007b58:	e235      	b.n	8007fc6 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007b5a:	4aa5      	ldr	r2, [pc, #660]	; (8007df0 <find_volume+0x2bc>)
 8007b5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b62:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d101      	bne.n	8007b6e <find_volume+0x3a>
 8007b6a:	230c      	movs	r3, #12
 8007b6c:	e22b      	b.n	8007fc6 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 8007b6e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007b70:	f7fe fe92 	bl	8006898 <lock_fs>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d101      	bne.n	8007b7e <find_volume+0x4a>
 8007b7a:	230f      	movs	r3, #15
 8007b7c:	e223      	b.n	8007fc6 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b82:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007b84:	79fb      	ldrb	r3, [r7, #7]
 8007b86:	f023 0301 	bic.w	r3, r3, #1
 8007b8a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d01a      	beq.n	8007bca <find_volume+0x96>
		stat = disk_status(fs->drv);
 8007b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b96:	785b      	ldrb	r3, [r3, #1]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7fe fcdf 	bl	800655c <disk_status>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007ba4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007ba8:	f003 0301 	and.w	r3, r3, #1
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d10c      	bne.n	8007bca <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007bb0:	79fb      	ldrb	r3, [r7, #7]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d007      	beq.n	8007bc6 <find_volume+0x92>
 8007bb6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bba:	f003 0304 	and.w	r3, r3, #4
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d001      	beq.n	8007bc6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8007bc2:	230a      	movs	r3, #10
 8007bc4:	e1ff      	b.n	8007fc6 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	e1fd      	b.n	8007fc6 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bcc:	2200      	movs	r2, #0
 8007bce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bda:	785b      	ldrb	r3, [r3, #1]
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7fe fcd7 	bl	8006590 <disk_initialize>
 8007be2:	4603      	mov	r3, r0
 8007be4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007be8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bec:	f003 0301 	and.w	r3, r3, #1
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d001      	beq.n	8007bf8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007bf4:	2303      	movs	r3, #3
 8007bf6:	e1e6      	b.n	8007fc6 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007bf8:	79fb      	ldrb	r3, [r7, #7]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d007      	beq.n	8007c0e <find_volume+0xda>
 8007bfe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007c02:	f003 0304 	and.w	r3, r3, #4
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d001      	beq.n	8007c0e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8007c0a:	230a      	movs	r3, #10
 8007c0c:	e1db      	b.n	8007fc6 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007c12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007c14:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007c16:	f7ff ff37 	bl	8007a88 <check_fs>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007c20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	d149      	bne.n	8007cbc <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007c28:	2300      	movs	r3, #0
 8007c2a:	643b      	str	r3, [r7, #64]	; 0x40
 8007c2c:	e01e      	b.n	8007c6c <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c30:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c36:	011b      	lsls	r3, r3, #4
 8007c38:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007c3c:	4413      	add	r3, r2
 8007c3e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c42:	3304      	adds	r3, #4
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d006      	beq.n	8007c58 <find_volume+0x124>
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4c:	3308      	adds	r3, #8
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fe fd3a 	bl	80066c8 <ld_dword>
 8007c54:	4602      	mov	r2, r0
 8007c56:	e000      	b.n	8007c5a <find_volume+0x126>
 8007c58:	2200      	movs	r2, #0
 8007c5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	3358      	adds	r3, #88	; 0x58
 8007c60:	443b      	add	r3, r7
 8007c62:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007c66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c68:	3301      	adds	r3, #1
 8007c6a:	643b      	str	r3, [r7, #64]	; 0x40
 8007c6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c6e:	2b03      	cmp	r3, #3
 8007c70:	d9dd      	bls.n	8007c2e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007c72:	2300      	movs	r3, #0
 8007c74:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007c76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d002      	beq.n	8007c82 <find_volume+0x14e>
 8007c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007c82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	3358      	adds	r3, #88	; 0x58
 8007c88:	443b      	add	r3, r7
 8007c8a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007c8e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d005      	beq.n	8007ca2 <find_volume+0x16e>
 8007c96:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007c98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007c9a:	f7ff fef5 	bl	8007a88 <check_fs>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	e000      	b.n	8007ca4 <find_volume+0x170>
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007ca8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d905      	bls.n	8007cbc <find_volume+0x188>
 8007cb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	643b      	str	r3, [r7, #64]	; 0x40
 8007cb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cb8:	2b03      	cmp	r3, #3
 8007cba:	d9e2      	bls.n	8007c82 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007cbc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007cc0:	2b04      	cmp	r3, #4
 8007cc2:	d101      	bne.n	8007cc8 <find_volume+0x194>
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e17e      	b.n	8007fc6 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007cc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d901      	bls.n	8007cd4 <find_volume+0x1a0>
 8007cd0:	230d      	movs	r3, #13
 8007cd2:	e178      	b.n	8007fc6 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cd6:	3334      	adds	r3, #52	; 0x34
 8007cd8:	330b      	adds	r3, #11
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f7fe fcdc 	bl	8006698 <ld_word>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ce6:	d001      	beq.n	8007cec <find_volume+0x1b8>
 8007ce8:	230d      	movs	r3, #13
 8007cea:	e16c      	b.n	8007fc6 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cee:	3334      	adds	r3, #52	; 0x34
 8007cf0:	3316      	adds	r3, #22
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7fe fcd0 	bl	8006698 <ld_word>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007cfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d106      	bne.n	8007d10 <find_volume+0x1dc>
 8007d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d04:	3334      	adds	r3, #52	; 0x34
 8007d06:	3324      	adds	r3, #36	; 0x24
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f7fe fcdd 	bl	80066c8 <ld_dword>
 8007d0e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d14:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d18:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d1e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d22:	789b      	ldrb	r3, [r3, #2]
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d005      	beq.n	8007d34 <find_volume+0x200>
 8007d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2a:	789b      	ldrb	r3, [r3, #2]
 8007d2c:	2b02      	cmp	r3, #2
 8007d2e:	d001      	beq.n	8007d34 <find_volume+0x200>
 8007d30:	230d      	movs	r3, #13
 8007d32:	e148      	b.n	8007fc6 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d36:	789b      	ldrb	r3, [r3, #2]
 8007d38:	461a      	mov	r2, r3
 8007d3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d3c:	fb02 f303 	mul.w	r3, r2, r3
 8007d40:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d4c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d50:	895b      	ldrh	r3, [r3, #10]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d008      	beq.n	8007d68 <find_volume+0x234>
 8007d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d58:	895b      	ldrh	r3, [r3, #10]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d5e:	895b      	ldrh	r3, [r3, #10]
 8007d60:	3b01      	subs	r3, #1
 8007d62:	4013      	ands	r3, r2
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d001      	beq.n	8007d6c <find_volume+0x238>
 8007d68:	230d      	movs	r3, #13
 8007d6a:	e12c      	b.n	8007fc6 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d6e:	3334      	adds	r3, #52	; 0x34
 8007d70:	3311      	adds	r3, #17
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fe fc90 	bl	8006698 <ld_word>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d82:	891b      	ldrh	r3, [r3, #8]
 8007d84:	f003 030f 	and.w	r3, r3, #15
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d001      	beq.n	8007d92 <find_volume+0x25e>
 8007d8e:	230d      	movs	r3, #13
 8007d90:	e119      	b.n	8007fc6 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d94:	3334      	adds	r3, #52	; 0x34
 8007d96:	3313      	adds	r3, #19
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f7fe fc7d 	bl	8006698 <ld_word>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007da2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d106      	bne.n	8007db6 <find_volume+0x282>
 8007da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007daa:	3334      	adds	r3, #52	; 0x34
 8007dac:	3320      	adds	r3, #32
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7fe fc8a 	bl	80066c8 <ld_dword>
 8007db4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db8:	3334      	adds	r3, #52	; 0x34
 8007dba:	330e      	adds	r3, #14
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f7fe fc6b 	bl	8006698 <ld_word>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007dc6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d101      	bne.n	8007dd0 <find_volume+0x29c>
 8007dcc:	230d      	movs	r3, #13
 8007dce:	e0fa      	b.n	8007fc6 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007dd0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007dd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dd4:	4413      	add	r3, r2
 8007dd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dd8:	8912      	ldrh	r2, [r2, #8]
 8007dda:	0912      	lsrs	r2, r2, #4
 8007ddc:	b292      	uxth	r2, r2
 8007dde:	4413      	add	r3, r2
 8007de0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8007de2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d204      	bcs.n	8007df4 <find_volume+0x2c0>
 8007dea:	230d      	movs	r3, #13
 8007dec:	e0eb      	b.n	8007fc6 <find_volume+0x492>
 8007dee:	bf00      	nop
 8007df0:	20000ba0 	.word	0x20000ba0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007df4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df8:	1ad3      	subs	r3, r2, r3
 8007dfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007dfc:	8952      	ldrh	r2, [r2, #10]
 8007dfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e02:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d101      	bne.n	8007e0e <find_volume+0x2da>
 8007e0a:	230d      	movs	r3, #13
 8007e0c:	e0db      	b.n	8007fc6 <find_volume+0x492>
		fmt = FS_FAT32;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e16:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d802      	bhi.n	8007e24 <find_volume+0x2f0>
 8007e1e:	2302      	movs	r3, #2
 8007e20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e26:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d802      	bhi.n	8007e34 <find_volume+0x300>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e36:	1c9a      	adds	r2, r3, #2
 8007e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8007e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e40:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007e42:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007e44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e46:	441a      	add	r2, r3
 8007e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e4a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8007e4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e50:	441a      	add	r2, r3
 8007e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e54:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8007e56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007e5a:	2b03      	cmp	r3, #3
 8007e5c:	d11e      	bne.n	8007e9c <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e60:	3334      	adds	r3, #52	; 0x34
 8007e62:	332a      	adds	r3, #42	; 0x2a
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7fe fc17 	bl	8006698 <ld_word>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d001      	beq.n	8007e74 <find_volume+0x340>
 8007e70:	230d      	movs	r3, #13
 8007e72:	e0a8      	b.n	8007fc6 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e76:	891b      	ldrh	r3, [r3, #8]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d001      	beq.n	8007e80 <find_volume+0x34c>
 8007e7c:	230d      	movs	r3, #13
 8007e7e:	e0a2      	b.n	8007fc6 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8007e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e82:	3334      	adds	r3, #52	; 0x34
 8007e84:	332c      	adds	r3, #44	; 0x2c
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7fe fc1e 	bl	80066c8 <ld_dword>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e90:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	647b      	str	r3, [r7, #68]	; 0x44
 8007e9a:	e01f      	b.n	8007edc <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e9e:	891b      	ldrh	r3, [r3, #8]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d101      	bne.n	8007ea8 <find_volume+0x374>
 8007ea4:	230d      	movs	r3, #13
 8007ea6:	e08e      	b.n	8007fc6 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007eac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007eae:	441a      	add	r2, r3
 8007eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007eb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007eb8:	2b02      	cmp	r3, #2
 8007eba:	d103      	bne.n	8007ec4 <find_volume+0x390>
 8007ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ebe:	699b      	ldr	r3, [r3, #24]
 8007ec0:	005b      	lsls	r3, r3, #1
 8007ec2:	e00a      	b.n	8007eda <find_volume+0x3a6>
 8007ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec6:	699a      	ldr	r2, [r3, #24]
 8007ec8:	4613      	mov	r3, r2
 8007eca:	005b      	lsls	r3, r3, #1
 8007ecc:	4413      	add	r3, r2
 8007ece:	085a      	lsrs	r2, r3, #1
 8007ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed2:	699b      	ldr	r3, [r3, #24]
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007eda:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ede:	69da      	ldr	r2, [r3, #28]
 8007ee0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ee2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007ee6:	0a5b      	lsrs	r3, r3, #9
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d201      	bcs.n	8007ef0 <find_volume+0x3bc>
 8007eec:	230d      	movs	r3, #13
 8007eee:	e06a      	b.n	8007fc6 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ef6:	615a      	str	r2, [r3, #20]
 8007ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efa:	695a      	ldr	r2, [r3, #20]
 8007efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007efe:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8007f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f02:	2280      	movs	r2, #128	; 0x80
 8007f04:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007f06:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f0a:	2b03      	cmp	r3, #3
 8007f0c:	d149      	bne.n	8007fa2 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f10:	3334      	adds	r3, #52	; 0x34
 8007f12:	3330      	adds	r3, #48	; 0x30
 8007f14:	4618      	mov	r0, r3
 8007f16:	f7fe fbbf 	bl	8006698 <ld_word>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	d140      	bne.n	8007fa2 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007f20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f22:	3301      	adds	r3, #1
 8007f24:	4619      	mov	r1, r3
 8007f26:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f28:	f7fe fe98 	bl	8006c5c <move_window>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d137      	bne.n	8007fa2 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8007f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f34:	2200      	movs	r2, #0
 8007f36:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f3a:	3334      	adds	r3, #52	; 0x34
 8007f3c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007f40:	4618      	mov	r0, r3
 8007f42:	f7fe fba9 	bl	8006698 <ld_word>
 8007f46:	4603      	mov	r3, r0
 8007f48:	461a      	mov	r2, r3
 8007f4a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d127      	bne.n	8007fa2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f54:	3334      	adds	r3, #52	; 0x34
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7fe fbb6 	bl	80066c8 <ld_dword>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	4a1c      	ldr	r2, [pc, #112]	; (8007fd0 <find_volume+0x49c>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d11e      	bne.n	8007fa2 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f66:	3334      	adds	r3, #52	; 0x34
 8007f68:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7fe fbab 	bl	80066c8 <ld_dword>
 8007f72:	4603      	mov	r3, r0
 8007f74:	4a17      	ldr	r2, [pc, #92]	; (8007fd4 <find_volume+0x4a0>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d113      	bne.n	8007fa2 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f7c:	3334      	adds	r3, #52	; 0x34
 8007f7e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fe fba0 	bl	80066c8 <ld_dword>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f8c:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f90:	3334      	adds	r3, #52	; 0x34
 8007f92:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7fe fb96 	bl	80066c8 <ld_dword>
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8007fa8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007faa:	4b0b      	ldr	r3, [pc, #44]	; (8007fd8 <find_volume+0x4a4>)
 8007fac:	881b      	ldrh	r3, [r3, #0]
 8007fae:	3301      	adds	r3, #1
 8007fb0:	b29a      	uxth	r2, r3
 8007fb2:	4b09      	ldr	r3, [pc, #36]	; (8007fd8 <find_volume+0x4a4>)
 8007fb4:	801a      	strh	r2, [r3, #0]
 8007fb6:	4b08      	ldr	r3, [pc, #32]	; (8007fd8 <find_volume+0x4a4>)
 8007fb8:	881a      	ldrh	r2, [r3, #0]
 8007fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fbc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8007fbe:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007fc0:	f7fe fde4 	bl	8006b8c <clear_lock>
#endif
	return FR_OK;
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	3758      	adds	r7, #88	; 0x58
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
 8007fce:	bf00      	nop
 8007fd0:	41615252 	.word	0x41615252
 8007fd4:	61417272 	.word	0x61417272
 8007fd8:	20000ba4 	.word	0x20000ba4

08007fdc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007fe6:	2309      	movs	r3, #9
 8007fe8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d02e      	beq.n	800804e <validate+0x72>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d02a      	beq.n	800804e <validate+0x72>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d025      	beq.n	800804e <validate+0x72>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	889a      	ldrh	r2, [r3, #4]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	88db      	ldrh	r3, [r3, #6]
 800800c:	429a      	cmp	r2, r3
 800800e:	d11e      	bne.n	800804e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4618      	mov	r0, r3
 8008016:	f7fe fc3f 	bl	8006898 <lock_fs>
 800801a:	4603      	mov	r3, r0
 800801c:	2b00      	cmp	r3, #0
 800801e:	d014      	beq.n	800804a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	785b      	ldrb	r3, [r3, #1]
 8008026:	4618      	mov	r0, r3
 8008028:	f7fe fa98 	bl	800655c <disk_status>
 800802c:	4603      	mov	r3, r0
 800802e:	f003 0301 	and.w	r3, r3, #1
 8008032:	2b00      	cmp	r3, #0
 8008034:	d102      	bne.n	800803c <validate+0x60>
				res = FR_OK;
 8008036:	2300      	movs	r3, #0
 8008038:	73fb      	strb	r3, [r7, #15]
 800803a:	e008      	b.n	800804e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2100      	movs	r1, #0
 8008042:	4618      	mov	r0, r3
 8008044:	f7fe fc3e 	bl	80068c4 <unlock_fs>
 8008048:	e001      	b.n	800804e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800804a:	230f      	movs	r3, #15
 800804c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800804e:	7bfb      	ldrb	r3, [r7, #15]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d102      	bne.n	800805a <validate+0x7e>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	e000      	b.n	800805c <validate+0x80>
 800805a:	2300      	movs	r3, #0
 800805c:	683a      	ldr	r2, [r7, #0]
 800805e:	6013      	str	r3, [r2, #0]
	return res;
 8008060:	7bfb      	ldrb	r3, [r7, #15]
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
	...

0800806c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b088      	sub	sp, #32
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	4613      	mov	r3, r2
 8008078:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800807e:	f107 0310 	add.w	r3, r7, #16
 8008082:	4618      	mov	r0, r3
 8008084:	f7ff fcbb 	bl	80079fe <get_ldnumber>
 8008088:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	2b00      	cmp	r3, #0
 800808e:	da01      	bge.n	8008094 <f_mount+0x28>
 8008090:	230b      	movs	r3, #11
 8008092:	e048      	b.n	8008126 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008094:	4a26      	ldr	r2, [pc, #152]	; (8008130 <f_mount+0xc4>)
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800809c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800809e:	69bb      	ldr	r3, [r7, #24]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d00f      	beq.n	80080c4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80080a4:	69b8      	ldr	r0, [r7, #24]
 80080a6:	f7fe fd71 	bl	8006b8c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	4618      	mov	r0, r3
 80080b0:	f000 fcdd 	bl	8008a6e <ff_del_syncobj>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d101      	bne.n	80080be <f_mount+0x52>
 80080ba:	2302      	movs	r3, #2
 80080bc:	e033      	b.n	8008126 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	2200      	movs	r2, #0
 80080c2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00f      	beq.n	80080ea <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2200      	movs	r2, #0
 80080ce:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	330c      	adds	r3, #12
 80080d8:	4619      	mov	r1, r3
 80080da:	4610      	mov	r0, r2
 80080dc:	f000 fca7 	bl	8008a2e <ff_cre_syncobj>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <f_mount+0x7e>
 80080e6:	2302      	movs	r3, #2
 80080e8:	e01d      	b.n	8008126 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	4910      	ldr	r1, [pc, #64]	; (8008130 <f_mount+0xc4>)
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d002      	beq.n	8008100 <f_mount+0x94>
 80080fa:	79fb      	ldrb	r3, [r7, #7]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d001      	beq.n	8008104 <f_mount+0x98>
 8008100:	2300      	movs	r3, #0
 8008102:	e010      	b.n	8008126 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008104:	f107 010c 	add.w	r1, r7, #12
 8008108:	f107 0308 	add.w	r3, r7, #8
 800810c:	2200      	movs	r2, #0
 800810e:	4618      	mov	r0, r3
 8008110:	f7ff fd10 	bl	8007b34 <find_volume>
 8008114:	4603      	mov	r3, r0
 8008116:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	7dfa      	ldrb	r2, [r7, #23]
 800811c:	4611      	mov	r1, r2
 800811e:	4618      	mov	r0, r3
 8008120:	f7fe fbd0 	bl	80068c4 <unlock_fs>
 8008124:	7dfb      	ldrb	r3, [r7, #23]
}
 8008126:	4618      	mov	r0, r3
 8008128:	3720      	adds	r7, #32
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop
 8008130:	20000ba0 	.word	0x20000ba0

08008134 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b098      	sub	sp, #96	; 0x60
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	4613      	mov	r3, r2
 8008140:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d101      	bne.n	800814c <f_open+0x18>
 8008148:	2309      	movs	r3, #9
 800814a:	e1b4      	b.n	80084b6 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800814c:	79fb      	ldrb	r3, [r7, #7]
 800814e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008152:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008154:	79fa      	ldrb	r2, [r7, #7]
 8008156:	f107 0110 	add.w	r1, r7, #16
 800815a:	f107 0308 	add.w	r3, r7, #8
 800815e:	4618      	mov	r0, r3
 8008160:	f7ff fce8 	bl	8007b34 <find_volume>
 8008164:	4603      	mov	r3, r0
 8008166:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800816a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800816e:	2b00      	cmp	r3, #0
 8008170:	f040 8191 	bne.w	8008496 <f_open+0x362>
		dj.obj.fs = fs;
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008178:	68ba      	ldr	r2, [r7, #8]
 800817a:	f107 0314 	add.w	r3, r7, #20
 800817e:	4611      	mov	r1, r2
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fbcb 	bl	800791c <follow_path>
 8008186:	4603      	mov	r3, r0
 8008188:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800818c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008190:	2b00      	cmp	r3, #0
 8008192:	d11a      	bne.n	80081ca <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008194:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008198:	b25b      	sxtb	r3, r3
 800819a:	2b00      	cmp	r3, #0
 800819c:	da03      	bge.n	80081a6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800819e:	2306      	movs	r3, #6
 80081a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80081a4:	e011      	b.n	80081ca <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80081a6:	79fb      	ldrb	r3, [r7, #7]
 80081a8:	f023 0301 	bic.w	r3, r3, #1
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	bf14      	ite	ne
 80081b0:	2301      	movne	r3, #1
 80081b2:	2300      	moveq	r3, #0
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	461a      	mov	r2, r3
 80081b8:	f107 0314 	add.w	r3, r7, #20
 80081bc:	4611      	mov	r1, r2
 80081be:	4618      	mov	r0, r3
 80081c0:	f7fe fb9c 	bl	80068fc <chk_lock>
 80081c4:	4603      	mov	r3, r0
 80081c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80081ca:	79fb      	ldrb	r3, [r7, #7]
 80081cc:	f003 031c 	and.w	r3, r3, #28
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d07f      	beq.n	80082d4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80081d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d017      	beq.n	800820c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80081dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081e0:	2b04      	cmp	r3, #4
 80081e2:	d10e      	bne.n	8008202 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80081e4:	f7fe fbe6 	bl	80069b4 <enq_lock>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d006      	beq.n	80081fc <f_open+0xc8>
 80081ee:	f107 0314 	add.w	r3, r7, #20
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7ff facb 	bl	800778e <dir_register>
 80081f8:	4603      	mov	r3, r0
 80081fa:	e000      	b.n	80081fe <f_open+0xca>
 80081fc:	2312      	movs	r3, #18
 80081fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008202:	79fb      	ldrb	r3, [r7, #7]
 8008204:	f043 0308 	orr.w	r3, r3, #8
 8008208:	71fb      	strb	r3, [r7, #7]
 800820a:	e010      	b.n	800822e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800820c:	7ebb      	ldrb	r3, [r7, #26]
 800820e:	f003 0311 	and.w	r3, r3, #17
 8008212:	2b00      	cmp	r3, #0
 8008214:	d003      	beq.n	800821e <f_open+0xea>
					res = FR_DENIED;
 8008216:	2307      	movs	r3, #7
 8008218:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800821c:	e007      	b.n	800822e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800821e:	79fb      	ldrb	r3, [r7, #7]
 8008220:	f003 0304 	and.w	r3, r3, #4
 8008224:	2b00      	cmp	r3, #0
 8008226:	d002      	beq.n	800822e <f_open+0xfa>
 8008228:	2308      	movs	r3, #8
 800822a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800822e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008232:	2b00      	cmp	r3, #0
 8008234:	d168      	bne.n	8008308 <f_open+0x1d4>
 8008236:	79fb      	ldrb	r3, [r7, #7]
 8008238:	f003 0308 	and.w	r3, r3, #8
 800823c:	2b00      	cmp	r3, #0
 800823e:	d063      	beq.n	8008308 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008240:	f7fd fc50 	bl	8005ae4 <get_fattime>
 8008244:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008248:	330e      	adds	r3, #14
 800824a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800824c:	4618      	mov	r0, r3
 800824e:	f7fe fa79 	bl	8006744 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008254:	3316      	adds	r3, #22
 8008256:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008258:	4618      	mov	r0, r3
 800825a:	f7fe fa73 	bl	8006744 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800825e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008260:	330b      	adds	r3, #11
 8008262:	2220      	movs	r2, #32
 8008264:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800826a:	4611      	mov	r1, r2
 800826c:	4618      	mov	r0, r3
 800826e:	f7ff f9fa 	bl	8007666 <ld_clust>
 8008272:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008278:	2200      	movs	r2, #0
 800827a:	4618      	mov	r0, r3
 800827c:	f7ff fa12 	bl	80076a4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008282:	331c      	adds	r3, #28
 8008284:	2100      	movs	r1, #0
 8008286:	4618      	mov	r0, r3
 8008288:	f7fe fa5c 	bl	8006744 <st_dword>
					fs->wflag = 1;
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	2201      	movs	r2, #1
 8008290:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008292:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008294:	2b00      	cmp	r3, #0
 8008296:	d037      	beq.n	8008308 <f_open+0x1d4>
						dw = fs->winsect;
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800829e:	f107 0314 	add.w	r3, r7, #20
 80082a2:	2200      	movs	r2, #0
 80082a4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80082a6:	4618      	mov	r0, r3
 80082a8:	f7fe ff25 	bl	80070f6 <remove_chain>
 80082ac:	4603      	mov	r3, r0
 80082ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80082b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d126      	bne.n	8008308 <f_open+0x1d4>
							res = move_window(fs, dw);
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80082be:	4618      	mov	r0, r3
 80082c0:	f7fe fccc 	bl	8006c5c <move_window>
 80082c4:	4603      	mov	r3, r0
 80082c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80082ce:	3a01      	subs	r2, #1
 80082d0:	611a      	str	r2, [r3, #16]
 80082d2:	e019      	b.n	8008308 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80082d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d115      	bne.n	8008308 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80082dc:	7ebb      	ldrb	r3, [r7, #26]
 80082de:	f003 0310 	and.w	r3, r3, #16
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d003      	beq.n	80082ee <f_open+0x1ba>
					res = FR_NO_FILE;
 80082e6:	2304      	movs	r3, #4
 80082e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80082ec:	e00c      	b.n	8008308 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80082ee:	79fb      	ldrb	r3, [r7, #7]
 80082f0:	f003 0302 	and.w	r3, r3, #2
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d007      	beq.n	8008308 <f_open+0x1d4>
 80082f8:	7ebb      	ldrb	r3, [r7, #26]
 80082fa:	f003 0301 	and.w	r3, r3, #1
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <f_open+0x1d4>
						res = FR_DENIED;
 8008302:	2307      	movs	r3, #7
 8008304:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008308:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800830c:	2b00      	cmp	r3, #0
 800830e:	d128      	bne.n	8008362 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008310:	79fb      	ldrb	r3, [r7, #7]
 8008312:	f003 0308 	and.w	r3, r3, #8
 8008316:	2b00      	cmp	r3, #0
 8008318:	d003      	beq.n	8008322 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800831a:	79fb      	ldrb	r3, [r7, #7]
 800831c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008320:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800832a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008330:	79fb      	ldrb	r3, [r7, #7]
 8008332:	f023 0301 	bic.w	r3, r3, #1
 8008336:	2b00      	cmp	r3, #0
 8008338:	bf14      	ite	ne
 800833a:	2301      	movne	r3, #1
 800833c:	2300      	moveq	r3, #0
 800833e:	b2db      	uxtb	r3, r3
 8008340:	461a      	mov	r2, r3
 8008342:	f107 0314 	add.w	r3, r7, #20
 8008346:	4611      	mov	r1, r2
 8008348:	4618      	mov	r0, r3
 800834a:	f7fe fb55 	bl	80069f8 <inc_lock>
 800834e:	4602      	mov	r2, r0
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d102      	bne.n	8008362 <f_open+0x22e>
 800835c:	2302      	movs	r3, #2
 800835e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008362:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008366:	2b00      	cmp	r3, #0
 8008368:	f040 8095 	bne.w	8008496 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008370:	4611      	mov	r1, r2
 8008372:	4618      	mov	r0, r3
 8008374:	f7ff f977 	bl	8007666 <ld_clust>
 8008378:	4602      	mov	r2, r0
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800837e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008380:	331c      	adds	r3, #28
 8008382:	4618      	mov	r0, r3
 8008384:	f7fe f9a0 	bl	80066c8 <ld_dword>
 8008388:	4602      	mov	r2, r0
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	88da      	ldrh	r2, [r3, #6]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	79fa      	ldrb	r2, [r7, #7]
 80083a6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2200      	movs	r2, #0
 80083b2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2200      	movs	r2, #0
 80083b8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	3330      	adds	r3, #48	; 0x30
 80083be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083c2:	2100      	movs	r1, #0
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7fe fa0a 	bl	80067de <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80083ca:	79fb      	ldrb	r3, [r7, #7]
 80083cc:	f003 0320 	and.w	r3, r3, #32
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d060      	beq.n	8008496 <f_open+0x362>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d05c      	beq.n	8008496 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	68da      	ldr	r2, [r3, #12]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	895b      	ldrh	r3, [r3, #10]
 80083e8:	025b      	lsls	r3, r3, #9
 80083ea:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	657b      	str	r3, [r7, #84]	; 0x54
 80083f8:	e016      	b.n	8008428 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80083fe:	4618      	mov	r0, r3
 8008400:	f7fe fce7 	bl	8006dd2 <get_fat>
 8008404:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008406:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008408:	2b01      	cmp	r3, #1
 800840a:	d802      	bhi.n	8008412 <f_open+0x2de>
 800840c:	2302      	movs	r3, #2
 800840e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008412:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008418:	d102      	bne.n	8008420 <f_open+0x2ec>
 800841a:	2301      	movs	r3, #1
 800841c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008420:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	657b      	str	r3, [r7, #84]	; 0x54
 8008428:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800842c:	2b00      	cmp	r3, #0
 800842e:	d103      	bne.n	8008438 <f_open+0x304>
 8008430:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008432:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008434:	429a      	cmp	r2, r3
 8008436:	d8e0      	bhi.n	80083fa <f_open+0x2c6>
				}
				fp->clust = clst;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800843c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800843e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008442:	2b00      	cmp	r3, #0
 8008444:	d127      	bne.n	8008496 <f_open+0x362>
 8008446:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800844c:	2b00      	cmp	r3, #0
 800844e:	d022      	beq.n	8008496 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008454:	4618      	mov	r0, r3
 8008456:	f7fe fc9d 	bl	8006d94 <clust2sect>
 800845a:	6478      	str	r0, [r7, #68]	; 0x44
 800845c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800845e:	2b00      	cmp	r3, #0
 8008460:	d103      	bne.n	800846a <f_open+0x336>
						res = FR_INT_ERR;
 8008462:	2302      	movs	r3, #2
 8008464:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008468:	e015      	b.n	8008496 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800846a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800846c:	0a5a      	lsrs	r2, r3, #9
 800846e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008470:	441a      	add	r2, r3
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	7858      	ldrb	r0, [r3, #1]
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	6a1a      	ldr	r2, [r3, #32]
 8008484:	2301      	movs	r3, #1
 8008486:	f7fe f8a9 	bl	80065dc <disk_read>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d002      	beq.n	8008496 <f_open+0x362>
 8008490:	2301      	movs	r3, #1
 8008492:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008496:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800849a:	2b00      	cmp	r3, #0
 800849c:	d002      	beq.n	80084a4 <f_open+0x370>
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80084aa:	4611      	mov	r1, r2
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7fe fa09 	bl	80068c4 <unlock_fs>
 80084b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3760      	adds	r7, #96	; 0x60
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b08c      	sub	sp, #48	; 0x30
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	60f8      	str	r0, [r7, #12]
 80084c6:	60b9      	str	r1, [r7, #8]
 80084c8:	607a      	str	r2, [r7, #4]
 80084ca:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	2200      	movs	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f107 0210 	add.w	r2, r7, #16
 80084dc:	4611      	mov	r1, r2
 80084de:	4618      	mov	r0, r3
 80084e0:	f7ff fd7c 	bl	8007fdc <validate>
 80084e4:	4603      	mov	r3, r0
 80084e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80084ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d107      	bne.n	8008502 <f_write+0x44>
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	7d5b      	ldrb	r3, [r3, #21]
 80084f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80084fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d009      	beq.n	8008516 <f_write+0x58>
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008508:	4611      	mov	r1, r2
 800850a:	4618      	mov	r0, r3
 800850c:	f7fe f9da 	bl	80068c4 <unlock_fs>
 8008510:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008514:	e173      	b.n	80087fe <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	7d1b      	ldrb	r3, [r3, #20]
 800851a:	f003 0302 	and.w	r3, r3, #2
 800851e:	2b00      	cmp	r3, #0
 8008520:	d106      	bne.n	8008530 <f_write+0x72>
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	2107      	movs	r1, #7
 8008526:	4618      	mov	r0, r3
 8008528:	f7fe f9cc 	bl	80068c4 <unlock_fs>
 800852c:	2307      	movs	r3, #7
 800852e:	e166      	b.n	80087fe <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	699a      	ldr	r2, [r3, #24]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	441a      	add	r2, r3
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	699b      	ldr	r3, [r3, #24]
 800853c:	429a      	cmp	r2, r3
 800853e:	f080 814b 	bcs.w	80087d8 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	699b      	ldr	r3, [r3, #24]
 8008546:	43db      	mvns	r3, r3
 8008548:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800854a:	e145      	b.n	80087d8 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	699b      	ldr	r3, [r3, #24]
 8008550:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008554:	2b00      	cmp	r3, #0
 8008556:	f040 8101 	bne.w	800875c <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	699b      	ldr	r3, [r3, #24]
 800855e:	0a5b      	lsrs	r3, r3, #9
 8008560:	693a      	ldr	r2, [r7, #16]
 8008562:	8952      	ldrh	r2, [r2, #10]
 8008564:	3a01      	subs	r2, #1
 8008566:	4013      	ands	r3, r2
 8008568:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d14d      	bne.n	800860c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10c      	bne.n	8008592 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800857e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008580:	2b00      	cmp	r3, #0
 8008582:	d11a      	bne.n	80085ba <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2100      	movs	r1, #0
 8008588:	4618      	mov	r0, r3
 800858a:	f7fe fe19 	bl	80071c0 <create_chain>
 800858e:	62b8      	str	r0, [r7, #40]	; 0x28
 8008590:	e013      	b.n	80085ba <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008596:	2b00      	cmp	r3, #0
 8008598:	d007      	beq.n	80085aa <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	699b      	ldr	r3, [r3, #24]
 800859e:	4619      	mov	r1, r3
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f7fe fea5 	bl	80072f0 <clmt_clust>
 80085a6:	62b8      	str	r0, [r7, #40]	; 0x28
 80085a8:	e007      	b.n	80085ba <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	69db      	ldr	r3, [r3, #28]
 80085b0:	4619      	mov	r1, r3
 80085b2:	4610      	mov	r0, r2
 80085b4:	f7fe fe04 	bl	80071c0 <create_chain>
 80085b8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80085ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 8110 	beq.w	80087e2 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80085c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d109      	bne.n	80085dc <f_write+0x11e>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2202      	movs	r2, #2
 80085cc:	755a      	strb	r2, [r3, #21]
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	2102      	movs	r1, #2
 80085d2:	4618      	mov	r0, r3
 80085d4:	f7fe f976 	bl	80068c4 <unlock_fs>
 80085d8:	2302      	movs	r3, #2
 80085da:	e110      	b.n	80087fe <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80085dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085e2:	d109      	bne.n	80085f8 <f_write+0x13a>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2201      	movs	r2, #1
 80085e8:	755a      	strb	r2, [r3, #21]
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	2101      	movs	r1, #1
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7fe f968 	bl	80068c4 <unlock_fs>
 80085f4:	2301      	movs	r3, #1
 80085f6:	e102      	b.n	80087fe <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085fc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d102      	bne.n	800860c <f_write+0x14e>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800860a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	7d1b      	ldrb	r3, [r3, #20]
 8008610:	b25b      	sxtb	r3, r3
 8008612:	2b00      	cmp	r3, #0
 8008614:	da1d      	bge.n	8008652 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	7858      	ldrb	r0, [r3, #1]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6a1a      	ldr	r2, [r3, #32]
 8008624:	2301      	movs	r3, #1
 8008626:	f7fd fff9 	bl	800661c <disk_write>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d009      	beq.n	8008644 <f_write+0x186>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2201      	movs	r2, #1
 8008634:	755a      	strb	r2, [r3, #21]
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	2101      	movs	r1, #1
 800863a:	4618      	mov	r0, r3
 800863c:	f7fe f942 	bl	80068c4 <unlock_fs>
 8008640:	2301      	movs	r3, #1
 8008642:	e0dc      	b.n	80087fe <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	7d1b      	ldrb	r3, [r3, #20]
 8008648:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800864c:	b2da      	uxtb	r2, r3
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	69db      	ldr	r3, [r3, #28]
 8008658:	4619      	mov	r1, r3
 800865a:	4610      	mov	r0, r2
 800865c:	f7fe fb9a 	bl	8006d94 <clust2sect>
 8008660:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d109      	bne.n	800867c <f_write+0x1be>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2202      	movs	r2, #2
 800866c:	755a      	strb	r2, [r3, #21]
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	2102      	movs	r1, #2
 8008672:	4618      	mov	r0, r3
 8008674:	f7fe f926 	bl	80068c4 <unlock_fs>
 8008678:	2302      	movs	r3, #2
 800867a:	e0c0      	b.n	80087fe <f_write+0x340>
			sect += csect;
 800867c:	697a      	ldr	r2, [r7, #20]
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	4413      	add	r3, r2
 8008682:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	0a5b      	lsrs	r3, r3, #9
 8008688:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d041      	beq.n	8008714 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008690:	69ba      	ldr	r2, [r7, #24]
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	4413      	add	r3, r2
 8008696:	693a      	ldr	r2, [r7, #16]
 8008698:	8952      	ldrh	r2, [r2, #10]
 800869a:	4293      	cmp	r3, r2
 800869c:	d905      	bls.n	80086aa <f_write+0x1ec>
					cc = fs->csize - csect;
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	895b      	ldrh	r3, [r3, #10]
 80086a2:	461a      	mov	r2, r3
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	7858      	ldrb	r0, [r3, #1]
 80086ae:	6a3b      	ldr	r3, [r7, #32]
 80086b0:	697a      	ldr	r2, [r7, #20]
 80086b2:	69f9      	ldr	r1, [r7, #28]
 80086b4:	f7fd ffb2 	bl	800661c <disk_write>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d009      	beq.n	80086d2 <f_write+0x214>
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2201      	movs	r2, #1
 80086c2:	755a      	strb	r2, [r3, #21]
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	2101      	movs	r1, #1
 80086c8:	4618      	mov	r0, r3
 80086ca:	f7fe f8fb 	bl	80068c4 <unlock_fs>
 80086ce:	2301      	movs	r3, #1
 80086d0:	e095      	b.n	80087fe <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6a1a      	ldr	r2, [r3, #32]
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	6a3a      	ldr	r2, [r7, #32]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d915      	bls.n	800870c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6a1a      	ldr	r2, [r3, #32]
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	025b      	lsls	r3, r3, #9
 80086f0:	69fa      	ldr	r2, [r7, #28]
 80086f2:	4413      	add	r3, r2
 80086f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80086f8:	4619      	mov	r1, r3
 80086fa:	f7fe f84f 	bl	800679c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	7d1b      	ldrb	r3, [r3, #20]
 8008702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008706:	b2da      	uxtb	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800870c:	6a3b      	ldr	r3, [r7, #32]
 800870e:	025b      	lsls	r3, r3, #9
 8008710:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8008712:	e044      	b.n	800879e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	697a      	ldr	r2, [r7, #20]
 800871a:	429a      	cmp	r2, r3
 800871c:	d01b      	beq.n	8008756 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	699a      	ldr	r2, [r3, #24]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008726:	429a      	cmp	r2, r3
 8008728:	d215      	bcs.n	8008756 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	7858      	ldrb	r0, [r3, #1]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008734:	2301      	movs	r3, #1
 8008736:	697a      	ldr	r2, [r7, #20]
 8008738:	f7fd ff50 	bl	80065dc <disk_read>
 800873c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800873e:	2b00      	cmp	r3, #0
 8008740:	d009      	beq.n	8008756 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2201      	movs	r2, #1
 8008746:	755a      	strb	r2, [r3, #21]
 8008748:	693b      	ldr	r3, [r7, #16]
 800874a:	2101      	movs	r1, #1
 800874c:	4618      	mov	r0, r3
 800874e:	f7fe f8b9 	bl	80068c4 <unlock_fs>
 8008752:	2301      	movs	r3, #1
 8008754:	e053      	b.n	80087fe <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	697a      	ldr	r2, [r7, #20]
 800875a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008764:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8008768:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800876a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	429a      	cmp	r2, r3
 8008770:	d901      	bls.n	8008776 <f_write+0x2b8>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008784:	4413      	add	r3, r2
 8008786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008788:	69f9      	ldr	r1, [r7, #28]
 800878a:	4618      	mov	r0, r3
 800878c:	f7fe f806 	bl	800679c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	7d1b      	ldrb	r3, [r3, #20]
 8008794:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008798:	b2da      	uxtb	r2, r3
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800879e:	69fa      	ldr	r2, [r7, #28]
 80087a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a2:	4413      	add	r3, r2
 80087a4:	61fb      	str	r3, [r7, #28]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	699a      	ldr	r2, [r3, #24]
 80087aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ac:	441a      	add	r2, r3
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	619a      	str	r2, [r3, #24]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	68da      	ldr	r2, [r3, #12]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	bf38      	it	cc
 80087be:	461a      	movcc	r2, r3
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	60da      	str	r2, [r3, #12]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ca:	441a      	add	r2, r3
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	601a      	str	r2, [r3, #0]
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d4:	1ad3      	subs	r3, r2, r3
 80087d6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f47f aeb6 	bne.w	800854c <f_write+0x8e>
 80087e0:	e000      	b.n	80087e4 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80087e2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	7d1b      	ldrb	r3, [r3, #20]
 80087e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087ec:	b2da      	uxtb	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	2100      	movs	r1, #0
 80087f6:	4618      	mov	r0, r3
 80087f8:	f7fe f864 	bl	80068c4 <unlock_fs>
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3730      	adds	r7, #48	; 0x30
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8008806:	b580      	push	{r7, lr}
 8008808:	b086      	sub	sp, #24
 800880a:	af00      	add	r7, sp, #0
 800880c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f107 0208 	add.w	r2, r7, #8
 8008814:	4611      	mov	r1, r2
 8008816:	4618      	mov	r0, r3
 8008818:	f7ff fbe0 	bl	8007fdc <validate>
 800881c:	4603      	mov	r3, r0
 800881e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008820:	7dfb      	ldrb	r3, [r7, #23]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d16d      	bne.n	8008902 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	7d1b      	ldrb	r3, [r3, #20]
 800882a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800882e:	2b00      	cmp	r3, #0
 8008830:	d067      	beq.n	8008902 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	7d1b      	ldrb	r3, [r3, #20]
 8008836:	b25b      	sxtb	r3, r3
 8008838:	2b00      	cmp	r3, #0
 800883a:	da1a      	bge.n	8008872 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	7858      	ldrb	r0, [r3, #1]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1a      	ldr	r2, [r3, #32]
 800884a:	2301      	movs	r3, #1
 800884c:	f7fd fee6 	bl	800661c <disk_write>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d006      	beq.n	8008864 <f_sync+0x5e>
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	2101      	movs	r1, #1
 800885a:	4618      	mov	r0, r3
 800885c:	f7fe f832 	bl	80068c4 <unlock_fs>
 8008860:	2301      	movs	r3, #1
 8008862:	e055      	b.n	8008910 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	7d1b      	ldrb	r3, [r3, #20]
 8008868:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800886c:	b2da      	uxtb	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008872:	f7fd f937 	bl	8005ae4 <get_fattime>
 8008876:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800887e:	4619      	mov	r1, r3
 8008880:	4610      	mov	r0, r2
 8008882:	f7fe f9eb 	bl	8006c5c <move_window>
 8008886:	4603      	mov	r3, r0
 8008888:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800888a:	7dfb      	ldrb	r3, [r7, #23]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d138      	bne.n	8008902 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008894:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	330b      	adds	r3, #11
 800889a:	781a      	ldrb	r2, [r3, #0]
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	330b      	adds	r3, #11
 80088a0:	f042 0220 	orr.w	r2, r2, #32
 80088a4:	b2d2      	uxtb	r2, r2
 80088a6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6818      	ldr	r0, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	461a      	mov	r2, r3
 80088b2:	68f9      	ldr	r1, [r7, #12]
 80088b4:	f7fe fef6 	bl	80076a4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f103 021c 	add.w	r2, r3, #28
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	4619      	mov	r1, r3
 80088c4:	4610      	mov	r0, r2
 80088c6:	f7fd ff3d 	bl	8006744 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	3316      	adds	r3, #22
 80088ce:	6939      	ldr	r1, [r7, #16]
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7fd ff37 	bl	8006744 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3312      	adds	r3, #18
 80088da:	2100      	movs	r1, #0
 80088dc:	4618      	mov	r0, r3
 80088de:	f7fd ff16 	bl	800670e <st_word>
					fs->wflag = 1;
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	2201      	movs	r2, #1
 80088e6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7fe f9e4 	bl	8006cb8 <sync_fs>
 80088f0:	4603      	mov	r3, r0
 80088f2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	7d1b      	ldrb	r3, [r3, #20]
 80088f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088fc:	b2da      	uxtb	r2, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	7dfa      	ldrb	r2, [r7, #23]
 8008906:	4611      	mov	r1, r2
 8008908:	4618      	mov	r0, r3
 800890a:	f7fd ffdb 	bl	80068c4 <unlock_fs>
 800890e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008910:	4618      	mov	r0, r3
 8008912:	3718      	adds	r7, #24
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f7ff ff70 	bl	8008806 <f_sync>
 8008926:	4603      	mov	r3, r0
 8008928:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800892a:	7bfb      	ldrb	r3, [r7, #15]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d11d      	bne.n	800896c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f107 0208 	add.w	r2, r7, #8
 8008936:	4611      	mov	r1, r2
 8008938:	4618      	mov	r0, r3
 800893a:	f7ff fb4f 	bl	8007fdc <validate>
 800893e:	4603      	mov	r3, r0
 8008940:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008942:	7bfb      	ldrb	r3, [r7, #15]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d111      	bne.n	800896c <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	691b      	ldr	r3, [r3, #16]
 800894c:	4618      	mov	r0, r3
 800894e:	f7fe f8e1 	bl	8006b14 <dec_lock>
 8008952:	4603      	mov	r3, r0
 8008954:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008956:	7bfb      	ldrb	r3, [r7, #15]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d102      	bne.n	8008962 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2100      	movs	r1, #0
 8008966:	4618      	mov	r0, r3
 8008968:	f7fd ffac 	bl	80068c4 <unlock_fs>
#endif
		}
	}
	return res;
 800896c:	7bfb      	ldrb	r3, [r7, #15]
}
 800896e:	4618      	mov	r0, r3
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
	...

08008978 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008978:	b480      	push	{r7}
 800897a:	b087      	sub	sp, #28
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	4613      	mov	r3, r2
 8008984:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008986:	2301      	movs	r3, #1
 8008988:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800898a:	2300      	movs	r3, #0
 800898c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800898e:	4b1f      	ldr	r3, [pc, #124]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 8008990:	7a5b      	ldrb	r3, [r3, #9]
 8008992:	b2db      	uxtb	r3, r3
 8008994:	2b00      	cmp	r3, #0
 8008996:	d131      	bne.n	80089fc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008998:	4b1c      	ldr	r3, [pc, #112]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 800899a:	7a5b      	ldrb	r3, [r3, #9]
 800899c:	b2db      	uxtb	r3, r3
 800899e:	461a      	mov	r2, r3
 80089a0:	4b1a      	ldr	r3, [pc, #104]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089a2:	2100      	movs	r1, #0
 80089a4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80089a6:	4b19      	ldr	r3, [pc, #100]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089a8:	7a5b      	ldrb	r3, [r3, #9]
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	4a17      	ldr	r2, [pc, #92]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089ae:	009b      	lsls	r3, r3, #2
 80089b0:	4413      	add	r3, r2
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80089b6:	4b15      	ldr	r3, [pc, #84]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089b8:	7a5b      	ldrb	r3, [r3, #9]
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	461a      	mov	r2, r3
 80089be:	4b13      	ldr	r3, [pc, #76]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089c0:	4413      	add	r3, r2
 80089c2:	79fa      	ldrb	r2, [r7, #7]
 80089c4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80089c6:	4b11      	ldr	r3, [pc, #68]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089c8:	7a5b      	ldrb	r3, [r3, #9]
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	1c5a      	adds	r2, r3, #1
 80089ce:	b2d1      	uxtb	r1, r2
 80089d0:	4a0e      	ldr	r2, [pc, #56]	; (8008a0c <FATFS_LinkDriverEx+0x94>)
 80089d2:	7251      	strb	r1, [r2, #9]
 80089d4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80089d6:	7dbb      	ldrb	r3, [r7, #22]
 80089d8:	3330      	adds	r3, #48	; 0x30
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	3301      	adds	r3, #1
 80089e4:	223a      	movs	r2, #58	; 0x3a
 80089e6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	3302      	adds	r3, #2
 80089ec:	222f      	movs	r2, #47	; 0x2f
 80089ee:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	3303      	adds	r3, #3
 80089f4:	2200      	movs	r2, #0
 80089f6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80089f8:	2300      	movs	r3, #0
 80089fa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80089fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	371c      	adds	r7, #28
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop
 8008a0c:	20000bc8 	.word	0x20000bc8

08008a10 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	6839      	ldr	r1, [r7, #0]
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f7ff ffaa 	bl	8008978 <FATFS_LinkDriverEx>
 8008a24:	4603      	mov	r3, r0
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3708      	adds	r7, #8
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}

08008a2e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8008a2e:	b580      	push	{r7, lr}
 8008a30:	b086      	sub	sp, #24
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	4603      	mov	r3, r0
 8008a36:	6039      	str	r1, [r7, #0]
 8008a38:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	60fb      	str	r3, [r7, #12]
 8008a3e:	2300      	movs	r3, #0
 8008a40:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8008a42:	f107 030c 	add.w	r3, r7, #12
 8008a46:	2101      	movs	r1, #1
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f000 f8cd 	bl	8008be8 <osSemaphoreCreate>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	bf14      	ite	ne
 8008a5c:	2301      	movne	r3, #1
 8008a5e:	2300      	moveq	r3, #0
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	617b      	str	r3, [r7, #20]

    return ret;
 8008a64:	697b      	ldr	r3, [r7, #20]
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3718      	adds	r7, #24
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}

08008a6e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8008a6e:	b580      	push	{r7, lr}
 8008a70:	b082      	sub	sp, #8
 8008a72:	af00      	add	r7, sp, #0
 8008a74:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f96c 	bl	8008d54 <osSemaphoreDelete>
#endif
    return 1;
 8008a7c:	2301      	movs	r3, #1
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3708      	adds	r7, #8
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8008a86:	b580      	push	{r7, lr}
 8008a88:	b084      	sub	sp, #16
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8008a92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 f8d8 	bl	8008c4c <osSemaphoreWait>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d101      	bne.n	8008aa6 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b082      	sub	sp, #8
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f915 	bl	8008ce8 <osSemaphoreRelease>
#endif
}
 8008abe:	bf00      	nop
 8008ac0:	3708      	adds	r7, #8
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008ac6:	b480      	push	{r7}
 8008ac8:	b085      	sub	sp, #20
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	4603      	mov	r3, r0
 8008ace:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008ad4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008ad8:	2b84      	cmp	r3, #132	; 0x84
 8008ada:	d005      	beq.n	8008ae8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008adc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	4413      	add	r3, r2
 8008ae4:	3303      	adds	r3, #3
 8008ae6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3714      	adds	r7, #20
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr

08008af6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b083      	sub	sp, #12
 8008afa:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008afc:	f3ef 8305 	mrs	r3, IPSR
 8008b00:	607b      	str	r3, [r7, #4]
  return(result);
 8008b02:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	bf14      	ite	ne
 8008b08:	2301      	movne	r3, #1
 8008b0a:	2300      	moveq	r3, #0
 8008b0c:	b2db      	uxtb	r3, r3
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	370c      	adds	r7, #12
 8008b12:	46bd      	mov	sp, r7
 8008b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b18:	4770      	bx	lr

08008b1a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008b1a:	b580      	push	{r7, lr}
 8008b1c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008b1e:	f001 f987 	bl	8009e30 <vTaskStartScheduler>
  
  return osOK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b2a:	b089      	sub	sp, #36	; 0x24
 8008b2c:	af04      	add	r7, sp, #16
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	695b      	ldr	r3, [r3, #20]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d020      	beq.n	8008b7c <osThreadCreate+0x54>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	699b      	ldr	r3, [r3, #24]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d01c      	beq.n	8008b7c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685c      	ldr	r4, [r3, #4]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	691e      	ldr	r6, [r3, #16]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b54:	4618      	mov	r0, r3
 8008b56:	f7ff ffb6 	bl	8008ac6 <makeFreeRtosPriority>
 8008b5a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	695b      	ldr	r3, [r3, #20]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b64:	9202      	str	r2, [sp, #8]
 8008b66:	9301      	str	r3, [sp, #4]
 8008b68:	9100      	str	r1, [sp, #0]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	4632      	mov	r2, r6
 8008b6e:	4629      	mov	r1, r5
 8008b70:	4620      	mov	r0, r4
 8008b72:	f000 ff7f 	bl	8009a74 <xTaskCreateStatic>
 8008b76:	4603      	mov	r3, r0
 8008b78:	60fb      	str	r3, [r7, #12]
 8008b7a:	e01c      	b.n	8008bb6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	685c      	ldr	r4, [r3, #4]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b88:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7ff ff98 	bl	8008ac6 <makeFreeRtosPriority>
 8008b96:	4602      	mov	r2, r0
 8008b98:	f107 030c 	add.w	r3, r7, #12
 8008b9c:	9301      	str	r3, [sp, #4]
 8008b9e:	9200      	str	r2, [sp, #0]
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	4632      	mov	r2, r6
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f000 ffc1 	bl	8009b2e <xTaskCreate>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d001      	beq.n	8008bb6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	e000      	b.n	8008bb8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3714      	adds	r7, #20
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008bc0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d001      	beq.n	8008bd6 <osDelay+0x16>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	e000      	b.n	8008bd8 <osDelay+0x18>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f001 f8f5 	bl	8009dc8 <vTaskDelay>
  
  return osOK;
 8008bde:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3710      	adds	r7, #16
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b086      	sub	sp, #24
 8008bec:	af02      	add	r7, sp, #8
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d00f      	beq.n	8008c1a <osSemaphoreCreate+0x32>
    if (count == 1) {
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d10a      	bne.n	8008c16 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	2203      	movs	r2, #3
 8008c06:	9200      	str	r2, [sp, #0]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	2001      	movs	r0, #1
 8008c0e:	f000 f9d1 	bl	8008fb4 <xQueueGenericCreateStatic>
 8008c12:	4603      	mov	r3, r0
 8008c14:	e016      	b.n	8008c44 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8008c16:	2300      	movs	r3, #0
 8008c18:	e014      	b.n	8008c44 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d110      	bne.n	8008c42 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8008c20:	2203      	movs	r2, #3
 8008c22:	2100      	movs	r1, #0
 8008c24:	2001      	movs	r0, #1
 8008c26:	f000 fa3d 	bl	80090a4 <xQueueGenericCreate>
 8008c2a:	60f8      	str	r0, [r7, #12]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d005      	beq.n	8008c3e <osSemaphoreCreate+0x56>
 8008c32:	2300      	movs	r3, #0
 8008c34:	2200      	movs	r2, #0
 8008c36:	2100      	movs	r1, #0
 8008c38:	68f8      	ldr	r0, [r7, #12]
 8008c3a:	f000 fa8d 	bl	8009158 <xQueueGenericSend>
      return sema;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	e000      	b.n	8008c44 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8008c42:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3710      	adds	r7, #16
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8008c56:	2300      	movs	r3, #0
 8008c58:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d101      	bne.n	8008c64 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8008c60:	2380      	movs	r3, #128	; 0x80
 8008c62:	e03a      	b.n	8008cda <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8008c64:	2300      	movs	r3, #0
 8008c66:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c6e:	d103      	bne.n	8008c78 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8008c70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008c74:	60fb      	str	r3, [r7, #12]
 8008c76:	e009      	b.n	8008c8c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d006      	beq.n	8008c8c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d101      	bne.n	8008c8c <osSemaphoreWait+0x40>
      ticks = 1;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8008c8c:	f7ff ff33 	bl	8008af6 <inHandlerMode>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d017      	beq.n	8008cc6 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008c96:	f107 0308 	add.w	r3, r7, #8
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 fcf2 	bl	8009688 <xQueueReceiveFromISR>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d001      	beq.n	8008cae <osSemaphoreWait+0x62>
      return osErrorOS;
 8008caa:	23ff      	movs	r3, #255	; 0xff
 8008cac:	e015      	b.n	8008cda <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d011      	beq.n	8008cd8 <osSemaphoreWait+0x8c>
 8008cb4:	4b0b      	ldr	r3, [pc, #44]	; (8008ce4 <osSemaphoreWait+0x98>)
 8008cb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cba:	601a      	str	r2, [r3, #0]
 8008cbc:	f3bf 8f4f 	dsb	sy
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	e008      	b.n	8008cd8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8008cc6:	68f9      	ldr	r1, [r7, #12]
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 fbd1 	bl	8009470 <xQueueSemaphoreTake>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d001      	beq.n	8008cd8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8008cd4:	23ff      	movs	r3, #255	; 0xff
 8008cd6:	e000      	b.n	8008cda <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3710      	adds	r7, #16
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	e000ed04 	.word	0xe000ed04

08008ce8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8008cf8:	f7ff fefd 	bl	8008af6 <inHandlerMode>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d016      	beq.n	8008d30 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8008d02:	f107 0308 	add.w	r3, r7, #8
 8008d06:	4619      	mov	r1, r3
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 fb23 	bl	8009354 <xQueueGiveFromISR>
 8008d0e:	4603      	mov	r3, r0
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d001      	beq.n	8008d18 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8008d14:	23ff      	movs	r3, #255	; 0xff
 8008d16:	e017      	b.n	8008d48 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d013      	beq.n	8008d46 <osSemaphoreRelease+0x5e>
 8008d1e:	4b0c      	ldr	r3, [pc, #48]	; (8008d50 <osSemaphoreRelease+0x68>)
 8008d20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d24:	601a      	str	r2, [r3, #0]
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	f3bf 8f6f 	isb	sy
 8008d2e:	e00a      	b.n	8008d46 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8008d30:	2300      	movs	r3, #0
 8008d32:	2200      	movs	r2, #0
 8008d34:	2100      	movs	r1, #0
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 fa0e 	bl	8009158 <xQueueGenericSend>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d001      	beq.n	8008d46 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8008d42:	23ff      	movs	r3, #255	; 0xff
 8008d44:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8008d46:	68fb      	ldr	r3, [r7, #12]
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	e000ed04 	.word	0xe000ed04

08008d54 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8008d5c:	f7ff fecb 	bl	8008af6 <inHandlerMode>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d001      	beq.n	8008d6a <osSemaphoreDelete+0x16>
    return osErrorISR;
 8008d66:	2382      	movs	r3, #130	; 0x82
 8008d68:	e003      	b.n	8008d72 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 fd0c 	bl	8009788 <vQueueDelete>

  return osOK; 
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3708      	adds	r7, #8
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}

08008d7a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d7a:	b480      	push	{r7}
 8008d7c:	b083      	sub	sp, #12
 8008d7e:	af00      	add	r7, sp, #0
 8008d80:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f103 0208 	add.w	r2, r3, #8
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d92:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f103 0208 	add.w	r2, r3, #8
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	f103 0208 	add.w	r2, r3, #8
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008dae:	bf00      	nop
 8008db0:	370c      	adds	r7, #12
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr

08008dba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008dba:	b480      	push	{r7}
 8008dbc:	b083      	sub	sp, #12
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008dc8:	bf00      	nop
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	689a      	ldr	r2, [r3, #8]
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	683a      	ldr	r2, [r7, #0]
 8008df8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	683a      	ldr	r2, [r7, #0]
 8008dfe:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	601a      	str	r2, [r3, #0]
}
 8008e10:	bf00      	nop
 8008e12:	3714      	adds	r7, #20
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e32:	d103      	bne.n	8008e3c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	691b      	ldr	r3, [r3, #16]
 8008e38:	60fb      	str	r3, [r7, #12]
 8008e3a:	e00c      	b.n	8008e56 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	3308      	adds	r3, #8
 8008e40:	60fb      	str	r3, [r7, #12]
 8008e42:	e002      	b.n	8008e4a <vListInsert+0x2e>
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	60fb      	str	r3, [r7, #12]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	68ba      	ldr	r2, [r7, #8]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d2f6      	bcs.n	8008e44 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	683a      	ldr	r2, [r7, #0]
 8008e70:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	1c5a      	adds	r2, r3, #1
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	601a      	str	r2, [r3, #0]
}
 8008e82:	bf00      	nop
 8008e84:	3714      	adds	r7, #20
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr

08008e8e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e8e:	b480      	push	{r7}
 8008e90:	b085      	sub	sp, #20
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	6892      	ldr	r2, [r2, #8]
 8008ea4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	6852      	ldr	r2, [r2, #4]
 8008eae:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	687a      	ldr	r2, [r7, #4]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d103      	bne.n	8008ec2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	689a      	ldr	r2, [r3, #8]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	1e5a      	subs	r2, r3, #1
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
	...

08008ee4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d10a      	bne.n	8008f0e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efc:	f383 8811 	msr	BASEPRI, r3
 8008f00:	f3bf 8f6f 	isb	sy
 8008f04:	f3bf 8f4f 	dsb	sy
 8008f08:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008f0a:	bf00      	nop
 8008f0c:	e7fe      	b.n	8008f0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008f0e:	f001 fef1 	bl	800acf4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f1a:	68f9      	ldr	r1, [r7, #12]
 8008f1c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008f1e:	fb01 f303 	mul.w	r3, r1, r3
 8008f22:	441a      	add	r2, r3
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	68f9      	ldr	r1, [r7, #12]
 8008f42:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008f44:	fb01 f303 	mul.w	r3, r1, r3
 8008f48:	441a      	add	r2, r3
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	22ff      	movs	r2, #255	; 0xff
 8008f52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	22ff      	movs	r2, #255	; 0xff
 8008f5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d114      	bne.n	8008f8e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	691b      	ldr	r3, [r3, #16]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d01a      	beq.n	8008fa2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	3310      	adds	r3, #16
 8008f70:	4618      	mov	r0, r3
 8008f72:	f001 f9af 	bl	800a2d4 <xTaskRemoveFromEventList>
 8008f76:	4603      	mov	r3, r0
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d012      	beq.n	8008fa2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008f7c:	4b0c      	ldr	r3, [pc, #48]	; (8008fb0 <xQueueGenericReset+0xcc>)
 8008f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f82:	601a      	str	r2, [r3, #0]
 8008f84:	f3bf 8f4f 	dsb	sy
 8008f88:	f3bf 8f6f 	isb	sy
 8008f8c:	e009      	b.n	8008fa2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	3310      	adds	r3, #16
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7ff fef1 	bl	8008d7a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	3324      	adds	r3, #36	; 0x24
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7ff feec 	bl	8008d7a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008fa2:	f001 fed7 	bl	800ad54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008fa6:	2301      	movs	r3, #1
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3710      	adds	r7, #16
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}
 8008fb0:	e000ed04 	.word	0xe000ed04

08008fb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b08e      	sub	sp, #56	; 0x38
 8008fb8:	af02      	add	r7, sp, #8
 8008fba:	60f8      	str	r0, [r7, #12]
 8008fbc:	60b9      	str	r1, [r7, #8]
 8008fbe:	607a      	str	r2, [r7, #4]
 8008fc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d10a      	bne.n	8008fde <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fcc:	f383 8811 	msr	BASEPRI, r3
 8008fd0:	f3bf 8f6f 	isb	sy
 8008fd4:	f3bf 8f4f 	dsb	sy
 8008fd8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008fda:	bf00      	nop
 8008fdc:	e7fe      	b.n	8008fdc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d10a      	bne.n	8008ffa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008ff6:	bf00      	nop
 8008ff8:	e7fe      	b.n	8008ff8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <xQueueGenericCreateStatic+0x52>
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d001      	beq.n	800900a <xQueueGenericCreateStatic+0x56>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <xQueueGenericCreateStatic+0x58>
 800900a:	2300      	movs	r3, #0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10a      	bne.n	8009026 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009014:	f383 8811 	msr	BASEPRI, r3
 8009018:	f3bf 8f6f 	isb	sy
 800901c:	f3bf 8f4f 	dsb	sy
 8009020:	623b      	str	r3, [r7, #32]
}
 8009022:	bf00      	nop
 8009024:	e7fe      	b.n	8009024 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d102      	bne.n	8009032 <xQueueGenericCreateStatic+0x7e>
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d101      	bne.n	8009036 <xQueueGenericCreateStatic+0x82>
 8009032:	2301      	movs	r3, #1
 8009034:	e000      	b.n	8009038 <xQueueGenericCreateStatic+0x84>
 8009036:	2300      	movs	r3, #0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d10a      	bne.n	8009052 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800903c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009040:	f383 8811 	msr	BASEPRI, r3
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	f3bf 8f4f 	dsb	sy
 800904c:	61fb      	str	r3, [r7, #28]
}
 800904e:	bf00      	nop
 8009050:	e7fe      	b.n	8009050 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009052:	2348      	movs	r3, #72	; 0x48
 8009054:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	2b48      	cmp	r3, #72	; 0x48
 800905a:	d00a      	beq.n	8009072 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800905c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009060:	f383 8811 	msr	BASEPRI, r3
 8009064:	f3bf 8f6f 	isb	sy
 8009068:	f3bf 8f4f 	dsb	sy
 800906c:	61bb      	str	r3, [r7, #24]
}
 800906e:	bf00      	nop
 8009070:	e7fe      	b.n	8009070 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009072:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00d      	beq.n	800909a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800907e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009080:	2201      	movs	r2, #1
 8009082:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009086:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800908a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	4613      	mov	r3, r2
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	68b9      	ldr	r1, [r7, #8]
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f000 f83f 	bl	8009118 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800909a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800909c:	4618      	mov	r0, r3
 800909e:	3730      	adds	r7, #48	; 0x30
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b08a      	sub	sp, #40	; 0x28
 80090a8:	af02      	add	r7, sp, #8
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	60b9      	str	r1, [r7, #8]
 80090ae:	4613      	mov	r3, r2
 80090b0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d10a      	bne.n	80090ce <xQueueGenericCreate+0x2a>
	__asm volatile
 80090b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090bc:	f383 8811 	msr	BASEPRI, r3
 80090c0:	f3bf 8f6f 	isb	sy
 80090c4:	f3bf 8f4f 	dsb	sy
 80090c8:	613b      	str	r3, [r7, #16]
}
 80090ca:	bf00      	nop
 80090cc:	e7fe      	b.n	80090cc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	68ba      	ldr	r2, [r7, #8]
 80090d2:	fb02 f303 	mul.w	r3, r2, r3
 80090d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	3348      	adds	r3, #72	; 0x48
 80090dc:	4618      	mov	r0, r3
 80090de:	f001 ff2b 	bl	800af38 <pvPortMalloc>
 80090e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80090e4:	69bb      	ldr	r3, [r7, #24]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d011      	beq.n	800910e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	3348      	adds	r3, #72	; 0x48
 80090f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80090fc:	79fa      	ldrb	r2, [r7, #7]
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	4613      	mov	r3, r2
 8009104:	697a      	ldr	r2, [r7, #20]
 8009106:	68b9      	ldr	r1, [r7, #8]
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f000 f805 	bl	8009118 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800910e:	69bb      	ldr	r3, [r7, #24]
	}
 8009110:	4618      	mov	r0, r3
 8009112:	3720      	adds	r7, #32
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b084      	sub	sp, #16
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
 8009124:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d103      	bne.n	8009134 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	69ba      	ldr	r2, [r7, #24]
 8009130:	601a      	str	r2, [r3, #0]
 8009132:	e002      	b.n	800913a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009134:	69bb      	ldr	r3, [r7, #24]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800913a:	69bb      	ldr	r3, [r7, #24]
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009146:	2101      	movs	r1, #1
 8009148:	69b8      	ldr	r0, [r7, #24]
 800914a:	f7ff fecb 	bl	8008ee4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800914e:	bf00      	nop
 8009150:	3710      	adds	r7, #16
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}
	...

08009158 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b08e      	sub	sp, #56	; 0x38
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	607a      	str	r2, [r7, #4]
 8009164:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009166:	2300      	movs	r3, #0
 8009168:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800916e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009170:	2b00      	cmp	r3, #0
 8009172:	d10a      	bne.n	800918a <xQueueGenericSend+0x32>
	__asm volatile
 8009174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009178:	f383 8811 	msr	BASEPRI, r3
 800917c:	f3bf 8f6f 	isb	sy
 8009180:	f3bf 8f4f 	dsb	sy
 8009184:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009186:	bf00      	nop
 8009188:	e7fe      	b.n	8009188 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d103      	bne.n	8009198 <xQueueGenericSend+0x40>
 8009190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009194:	2b00      	cmp	r3, #0
 8009196:	d101      	bne.n	800919c <xQueueGenericSend+0x44>
 8009198:	2301      	movs	r3, #1
 800919a:	e000      	b.n	800919e <xQueueGenericSend+0x46>
 800919c:	2300      	movs	r3, #0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d10a      	bne.n	80091b8 <xQueueGenericSend+0x60>
	__asm volatile
 80091a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a6:	f383 8811 	msr	BASEPRI, r3
 80091aa:	f3bf 8f6f 	isb	sy
 80091ae:	f3bf 8f4f 	dsb	sy
 80091b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80091b4:	bf00      	nop
 80091b6:	e7fe      	b.n	80091b6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	2b02      	cmp	r3, #2
 80091bc:	d103      	bne.n	80091c6 <xQueueGenericSend+0x6e>
 80091be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d101      	bne.n	80091ca <xQueueGenericSend+0x72>
 80091c6:	2301      	movs	r3, #1
 80091c8:	e000      	b.n	80091cc <xQueueGenericSend+0x74>
 80091ca:	2300      	movs	r3, #0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d10a      	bne.n	80091e6 <xQueueGenericSend+0x8e>
	__asm volatile
 80091d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d4:	f383 8811 	msr	BASEPRI, r3
 80091d8:	f3bf 8f6f 	isb	sy
 80091dc:	f3bf 8f4f 	dsb	sy
 80091e0:	623b      	str	r3, [r7, #32]
}
 80091e2:	bf00      	nop
 80091e4:	e7fe      	b.n	80091e4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091e6:	f001 fa35 	bl	800a654 <xTaskGetSchedulerState>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d102      	bne.n	80091f6 <xQueueGenericSend+0x9e>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d101      	bne.n	80091fa <xQueueGenericSend+0xa2>
 80091f6:	2301      	movs	r3, #1
 80091f8:	e000      	b.n	80091fc <xQueueGenericSend+0xa4>
 80091fa:	2300      	movs	r3, #0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10a      	bne.n	8009216 <xQueueGenericSend+0xbe>
	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	61fb      	str	r3, [r7, #28]
}
 8009212:	bf00      	nop
 8009214:	e7fe      	b.n	8009214 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009216:	f001 fd6d 	bl	800acf4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800921a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800921c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800921e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009222:	429a      	cmp	r2, r3
 8009224:	d302      	bcc.n	800922c <xQueueGenericSend+0xd4>
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	2b02      	cmp	r3, #2
 800922a:	d129      	bne.n	8009280 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800922c:	683a      	ldr	r2, [r7, #0]
 800922e:	68b9      	ldr	r1, [r7, #8]
 8009230:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009232:	f000 fae4 	bl	80097fe <prvCopyDataToQueue>
 8009236:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800923a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800923c:	2b00      	cmp	r3, #0
 800923e:	d010      	beq.n	8009262 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009242:	3324      	adds	r3, #36	; 0x24
 8009244:	4618      	mov	r0, r3
 8009246:	f001 f845 	bl	800a2d4 <xTaskRemoveFromEventList>
 800924a:	4603      	mov	r3, r0
 800924c:	2b00      	cmp	r3, #0
 800924e:	d013      	beq.n	8009278 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009250:	4b3f      	ldr	r3, [pc, #252]	; (8009350 <xQueueGenericSend+0x1f8>)
 8009252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009256:	601a      	str	r2, [r3, #0]
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	f3bf 8f6f 	isb	sy
 8009260:	e00a      	b.n	8009278 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009264:	2b00      	cmp	r3, #0
 8009266:	d007      	beq.n	8009278 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009268:	4b39      	ldr	r3, [pc, #228]	; (8009350 <xQueueGenericSend+0x1f8>)
 800926a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800926e:	601a      	str	r2, [r3, #0]
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009278:	f001 fd6c 	bl	800ad54 <vPortExitCritical>
				return pdPASS;
 800927c:	2301      	movs	r3, #1
 800927e:	e063      	b.n	8009348 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d103      	bne.n	800928e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009286:	f001 fd65 	bl	800ad54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800928a:	2300      	movs	r3, #0
 800928c:	e05c      	b.n	8009348 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800928e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009290:	2b00      	cmp	r3, #0
 8009292:	d106      	bne.n	80092a2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009294:	f107 0314 	add.w	r3, r7, #20
 8009298:	4618      	mov	r0, r3
 800929a:	f001 f87d 	bl	800a398 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800929e:	2301      	movs	r3, #1
 80092a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80092a2:	f001 fd57 	bl	800ad54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80092a6:	f000 fe2d 	bl	8009f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092aa:	f001 fd23 	bl	800acf4 <vPortEnterCritical>
 80092ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092b4:	b25b      	sxtb	r3, r3
 80092b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092ba:	d103      	bne.n	80092c4 <xQueueGenericSend+0x16c>
 80092bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092be:	2200      	movs	r2, #0
 80092c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80092ca:	b25b      	sxtb	r3, r3
 80092cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092d0:	d103      	bne.n	80092da <xQueueGenericSend+0x182>
 80092d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d4:	2200      	movs	r2, #0
 80092d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80092da:	f001 fd3b 	bl	800ad54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092de:	1d3a      	adds	r2, r7, #4
 80092e0:	f107 0314 	add.w	r3, r7, #20
 80092e4:	4611      	mov	r1, r2
 80092e6:	4618      	mov	r0, r3
 80092e8:	f001 f86c 	bl	800a3c4 <xTaskCheckForTimeOut>
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d124      	bne.n	800933c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80092f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80092f4:	f000 fb7b 	bl	80099ee <prvIsQueueFull>
 80092f8:	4603      	mov	r3, r0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d018      	beq.n	8009330 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80092fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009300:	3310      	adds	r3, #16
 8009302:	687a      	ldr	r2, [r7, #4]
 8009304:	4611      	mov	r1, r2
 8009306:	4618      	mov	r0, r3
 8009308:	f000 ffc0 	bl	800a28c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800930c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800930e:	f000 fb06 	bl	800991e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009312:	f000 fe05 	bl	8009f20 <xTaskResumeAll>
 8009316:	4603      	mov	r3, r0
 8009318:	2b00      	cmp	r3, #0
 800931a:	f47f af7c 	bne.w	8009216 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800931e:	4b0c      	ldr	r3, [pc, #48]	; (8009350 <xQueueGenericSend+0x1f8>)
 8009320:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009324:	601a      	str	r2, [r3, #0]
 8009326:	f3bf 8f4f 	dsb	sy
 800932a:	f3bf 8f6f 	isb	sy
 800932e:	e772      	b.n	8009216 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009330:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009332:	f000 faf4 	bl	800991e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009336:	f000 fdf3 	bl	8009f20 <xTaskResumeAll>
 800933a:	e76c      	b.n	8009216 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800933c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800933e:	f000 faee 	bl	800991e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009342:	f000 fded 	bl	8009f20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009346:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009348:	4618      	mov	r0, r3
 800934a:	3738      	adds	r7, #56	; 0x38
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	e000ed04 	.word	0xe000ed04

08009354 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b08e      	sub	sp, #56	; 0x38
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009364:	2b00      	cmp	r3, #0
 8009366:	d10a      	bne.n	800937e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800936c:	f383 8811 	msr	BASEPRI, r3
 8009370:	f3bf 8f6f 	isb	sy
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	623b      	str	r3, [r7, #32]
}
 800937a:	bf00      	nop
 800937c:	e7fe      	b.n	800937c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800937e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <xQueueGiveFromISR+0x48>
	__asm volatile
 8009386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800938a:	f383 8811 	msr	BASEPRI, r3
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f3bf 8f4f 	dsb	sy
 8009396:	61fb      	str	r3, [r7, #28]
}
 8009398:	bf00      	nop
 800939a:	e7fe      	b.n	800939a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800939c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d103      	bne.n	80093ac <xQueueGiveFromISR+0x58>
 80093a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d101      	bne.n	80093b0 <xQueueGiveFromISR+0x5c>
 80093ac:	2301      	movs	r3, #1
 80093ae:	e000      	b.n	80093b2 <xQueueGiveFromISR+0x5e>
 80093b0:	2300      	movs	r3, #0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d10a      	bne.n	80093cc <xQueueGiveFromISR+0x78>
	__asm volatile
 80093b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ba:	f383 8811 	msr	BASEPRI, r3
 80093be:	f3bf 8f6f 	isb	sy
 80093c2:	f3bf 8f4f 	dsb	sy
 80093c6:	61bb      	str	r3, [r7, #24]
}
 80093c8:	bf00      	nop
 80093ca:	e7fe      	b.n	80093ca <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093cc:	f001 fd74 	bl	800aeb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80093d0:	f3ef 8211 	mrs	r2, BASEPRI
 80093d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d8:	f383 8811 	msr	BASEPRI, r3
 80093dc:	f3bf 8f6f 	isb	sy
 80093e0:	f3bf 8f4f 	dsb	sy
 80093e4:	617a      	str	r2, [r7, #20]
 80093e6:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80093e8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80093ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80093f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d22b      	bcs.n	8009454 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80093fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009408:	1c5a      	adds	r2, r3, #1
 800940a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800940c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800940e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009412:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009416:	d112      	bne.n	800943e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800941c:	2b00      	cmp	r3, #0
 800941e:	d016      	beq.n	800944e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009422:	3324      	adds	r3, #36	; 0x24
 8009424:	4618      	mov	r0, r3
 8009426:	f000 ff55 	bl	800a2d4 <xTaskRemoveFromEventList>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d00e      	beq.n	800944e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d00b      	beq.n	800944e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	2201      	movs	r2, #1
 800943a:	601a      	str	r2, [r3, #0]
 800943c:	e007      	b.n	800944e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800943e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009442:	3301      	adds	r3, #1
 8009444:	b2db      	uxtb	r3, r3
 8009446:	b25a      	sxtb	r2, r3
 8009448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800944e:	2301      	movs	r3, #1
 8009450:	637b      	str	r3, [r7, #52]	; 0x34
 8009452:	e001      	b.n	8009458 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009454:	2300      	movs	r3, #0
 8009456:	637b      	str	r3, [r7, #52]	; 0x34
 8009458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800945a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009462:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009466:	4618      	mov	r0, r3
 8009468:	3738      	adds	r7, #56	; 0x38
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
	...

08009470 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b08e      	sub	sp, #56	; 0x38
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800947a:	2300      	movs	r3, #0
 800947c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009482:	2300      	movs	r3, #0
 8009484:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10a      	bne.n	80094a2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800948c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009490:	f383 8811 	msr	BASEPRI, r3
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	623b      	str	r3, [r7, #32]
}
 800949e:	bf00      	nop
 80094a0:	e7fe      	b.n	80094a0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80094a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d00a      	beq.n	80094c0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80094aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ae:	f383 8811 	msr	BASEPRI, r3
 80094b2:	f3bf 8f6f 	isb	sy
 80094b6:	f3bf 8f4f 	dsb	sy
 80094ba:	61fb      	str	r3, [r7, #28]
}
 80094bc:	bf00      	nop
 80094be:	e7fe      	b.n	80094be <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094c0:	f001 f8c8 	bl	800a654 <xTaskGetSchedulerState>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d102      	bne.n	80094d0 <xQueueSemaphoreTake+0x60>
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d101      	bne.n	80094d4 <xQueueSemaphoreTake+0x64>
 80094d0:	2301      	movs	r3, #1
 80094d2:	e000      	b.n	80094d6 <xQueueSemaphoreTake+0x66>
 80094d4:	2300      	movs	r3, #0
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d10a      	bne.n	80094f0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80094da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094de:	f383 8811 	msr	BASEPRI, r3
 80094e2:	f3bf 8f6f 	isb	sy
 80094e6:	f3bf 8f4f 	dsb	sy
 80094ea:	61bb      	str	r3, [r7, #24]
}
 80094ec:	bf00      	nop
 80094ee:	e7fe      	b.n	80094ee <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80094f0:	f001 fc00 	bl	800acf4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80094f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80094fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d024      	beq.n	800954a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009502:	1e5a      	subs	r2, r3, #1
 8009504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009506:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d104      	bne.n	800951a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009510:	f001 fa48 	bl	800a9a4 <pvTaskIncrementMutexHeldCount>
 8009514:	4602      	mov	r2, r0
 8009516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009518:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800951a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d00f      	beq.n	8009542 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009524:	3310      	adds	r3, #16
 8009526:	4618      	mov	r0, r3
 8009528:	f000 fed4 	bl	800a2d4 <xTaskRemoveFromEventList>
 800952c:	4603      	mov	r3, r0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d007      	beq.n	8009542 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009532:	4b54      	ldr	r3, [pc, #336]	; (8009684 <xQueueSemaphoreTake+0x214>)
 8009534:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009538:	601a      	str	r2, [r3, #0]
 800953a:	f3bf 8f4f 	dsb	sy
 800953e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009542:	f001 fc07 	bl	800ad54 <vPortExitCritical>
				return pdPASS;
 8009546:	2301      	movs	r3, #1
 8009548:	e097      	b.n	800967a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d111      	bne.n	8009574 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00a      	beq.n	800956c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	617b      	str	r3, [r7, #20]
}
 8009568:	bf00      	nop
 800956a:	e7fe      	b.n	800956a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800956c:	f001 fbf2 	bl	800ad54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009570:	2300      	movs	r3, #0
 8009572:	e082      	b.n	800967a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009576:	2b00      	cmp	r3, #0
 8009578:	d106      	bne.n	8009588 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800957a:	f107 030c 	add.w	r3, r7, #12
 800957e:	4618      	mov	r0, r3
 8009580:	f000 ff0a 	bl	800a398 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009584:	2301      	movs	r3, #1
 8009586:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009588:	f001 fbe4 	bl	800ad54 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800958c:	f000 fcba 	bl	8009f04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009590:	f001 fbb0 	bl	800acf4 <vPortEnterCritical>
 8009594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800959a:	b25b      	sxtb	r3, r3
 800959c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095a0:	d103      	bne.n	80095aa <xQueueSemaphoreTake+0x13a>
 80095a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80095aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095b0:	b25b      	sxtb	r3, r3
 80095b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095b6:	d103      	bne.n	80095c0 <xQueueSemaphoreTake+0x150>
 80095b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ba:	2200      	movs	r2, #0
 80095bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80095c0:	f001 fbc8 	bl	800ad54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095c4:	463a      	mov	r2, r7
 80095c6:	f107 030c 	add.w	r3, r7, #12
 80095ca:	4611      	mov	r1, r2
 80095cc:	4618      	mov	r0, r3
 80095ce:	f000 fef9 	bl	800a3c4 <xTaskCheckForTimeOut>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d132      	bne.n	800963e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80095da:	f000 f9f2 	bl	80099c2 <prvIsQueueEmpty>
 80095de:	4603      	mov	r3, r0
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d026      	beq.n	8009632 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d109      	bne.n	8009600 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80095ec:	f001 fb82 	bl	800acf4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80095f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	4618      	mov	r0, r3
 80095f6:	f001 f84b 	bl	800a690 <xTaskPriorityInherit>
 80095fa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80095fc:	f001 fbaa 	bl	800ad54 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009602:	3324      	adds	r3, #36	; 0x24
 8009604:	683a      	ldr	r2, [r7, #0]
 8009606:	4611      	mov	r1, r2
 8009608:	4618      	mov	r0, r3
 800960a:	f000 fe3f 	bl	800a28c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800960e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009610:	f000 f985 	bl	800991e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009614:	f000 fc84 	bl	8009f20 <xTaskResumeAll>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	f47f af68 	bne.w	80094f0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009620:	4b18      	ldr	r3, [pc, #96]	; (8009684 <xQueueSemaphoreTake+0x214>)
 8009622:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009626:	601a      	str	r2, [r3, #0]
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	f3bf 8f6f 	isb	sy
 8009630:	e75e      	b.n	80094f0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009632:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009634:	f000 f973 	bl	800991e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009638:	f000 fc72 	bl	8009f20 <xTaskResumeAll>
 800963c:	e758      	b.n	80094f0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800963e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009640:	f000 f96d 	bl	800991e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009644:	f000 fc6c 	bl	8009f20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009648:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800964a:	f000 f9ba 	bl	80099c2 <prvIsQueueEmpty>
 800964e:	4603      	mov	r3, r0
 8009650:	2b00      	cmp	r3, #0
 8009652:	f43f af4d 	beq.w	80094f0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00d      	beq.n	8009678 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800965c:	f001 fb4a 	bl	800acf4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009660:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009662:	f000 f8b4 	bl	80097ce <prvGetDisinheritPriorityAfterTimeout>
 8009666:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966a:	689b      	ldr	r3, [r3, #8]
 800966c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800966e:	4618      	mov	r0, r3
 8009670:	f001 f90a 	bl	800a888 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009674:	f001 fb6e 	bl	800ad54 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009678:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800967a:	4618      	mov	r0, r3
 800967c:	3738      	adds	r7, #56	; 0x38
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}
 8009682:	bf00      	nop
 8009684:	e000ed04 	.word	0xe000ed04

08009688 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b08e      	sub	sp, #56	; 0x38
 800968c:	af00      	add	r7, sp, #0
 800968e:	60f8      	str	r0, [r7, #12]
 8009690:	60b9      	str	r1, [r7, #8]
 8009692:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800969a:	2b00      	cmp	r3, #0
 800969c:	d10a      	bne.n	80096b4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a2:	f383 8811 	msr	BASEPRI, r3
 80096a6:	f3bf 8f6f 	isb	sy
 80096aa:	f3bf 8f4f 	dsb	sy
 80096ae:	623b      	str	r3, [r7, #32]
}
 80096b0:	bf00      	nop
 80096b2:	e7fe      	b.n	80096b2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d103      	bne.n	80096c2 <xQueueReceiveFromISR+0x3a>
 80096ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <xQueueReceiveFromISR+0x3e>
 80096c2:	2301      	movs	r3, #1
 80096c4:	e000      	b.n	80096c8 <xQueueReceiveFromISR+0x40>
 80096c6:	2300      	movs	r3, #0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10a      	bne.n	80096e2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80096cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d0:	f383 8811 	msr	BASEPRI, r3
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	61fb      	str	r3, [r7, #28]
}
 80096de:	bf00      	nop
 80096e0:	e7fe      	b.n	80096e0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80096e2:	f001 fbe9 	bl	800aeb8 <vPortValidateInterruptPriority>
	__asm volatile
 80096e6:	f3ef 8211 	mrs	r2, BASEPRI
 80096ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ee:	f383 8811 	msr	BASEPRI, r3
 80096f2:	f3bf 8f6f 	isb	sy
 80096f6:	f3bf 8f4f 	dsb	sy
 80096fa:	61ba      	str	r2, [r7, #24]
 80096fc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80096fe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009700:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009706:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800970a:	2b00      	cmp	r3, #0
 800970c:	d02f      	beq.n	800976e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800970e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009710:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009714:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009718:	68b9      	ldr	r1, [r7, #8]
 800971a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800971c:	f000 f8d9 	bl	80098d2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009722:	1e5a      	subs	r2, r3, #1
 8009724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009726:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009728:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800972c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009730:	d112      	bne.n	8009758 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009734:	691b      	ldr	r3, [r3, #16]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d016      	beq.n	8009768 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800973a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800973c:	3310      	adds	r3, #16
 800973e:	4618      	mov	r0, r3
 8009740:	f000 fdc8 	bl	800a2d4 <xTaskRemoveFromEventList>
 8009744:	4603      	mov	r3, r0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00e      	beq.n	8009768 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d00b      	beq.n	8009768 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2201      	movs	r2, #1
 8009754:	601a      	str	r2, [r3, #0]
 8009756:	e007      	b.n	8009768 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800975c:	3301      	adds	r3, #1
 800975e:	b2db      	uxtb	r3, r3
 8009760:	b25a      	sxtb	r2, r3
 8009762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009764:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009768:	2301      	movs	r3, #1
 800976a:	637b      	str	r3, [r7, #52]	; 0x34
 800976c:	e001      	b.n	8009772 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800976e:	2300      	movs	r3, #0
 8009770:	637b      	str	r3, [r7, #52]	; 0x34
 8009772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009774:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	f383 8811 	msr	BASEPRI, r3
}
 800977c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800977e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009780:	4618      	mov	r0, r3
 8009782:	3738      	adds	r7, #56	; 0x38
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d10a      	bne.n	80097b0 <vQueueDelete+0x28>
	__asm volatile
 800979a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800979e:	f383 8811 	msr	BASEPRI, r3
 80097a2:	f3bf 8f6f 	isb	sy
 80097a6:	f3bf 8f4f 	dsb	sy
 80097aa:	60bb      	str	r3, [r7, #8]
}
 80097ac:	bf00      	nop
 80097ae:	e7fe      	b.n	80097ae <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80097b0:	68f8      	ldr	r0, [r7, #12]
 80097b2:	f000 f935 	bl	8009a20 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d102      	bne.n	80097c6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80097c0:	68f8      	ldr	r0, [r7, #12]
 80097c2:	f001 fc85 	bl	800b0d0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80097c6:	bf00      	nop
 80097c8:	3710      	adds	r7, #16
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}

080097ce <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80097ce:	b480      	push	{r7}
 80097d0:	b085      	sub	sp, #20
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d006      	beq.n	80097ec <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f1c3 0307 	rsb	r3, r3, #7
 80097e8:	60fb      	str	r3, [r7, #12]
 80097ea:	e001      	b.n	80097f0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80097ec:	2300      	movs	r3, #0
 80097ee:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80097f0:	68fb      	ldr	r3, [r7, #12]
	}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3714      	adds	r7, #20
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr

080097fe <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80097fe:	b580      	push	{r7, lr}
 8009800:	b086      	sub	sp, #24
 8009802:	af00      	add	r7, sp, #0
 8009804:	60f8      	str	r0, [r7, #12]
 8009806:	60b9      	str	r1, [r7, #8]
 8009808:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800980a:	2300      	movs	r3, #0
 800980c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009812:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009818:	2b00      	cmp	r3, #0
 800981a:	d10d      	bne.n	8009838 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d14d      	bne.n	80098c0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	4618      	mov	r0, r3
 800982a:	f000 ffa7 	bl	800a77c <xTaskPriorityDisinherit>
 800982e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2200      	movs	r2, #0
 8009834:	609a      	str	r2, [r3, #8]
 8009836:	e043      	b.n	80098c0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d119      	bne.n	8009872 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	6858      	ldr	r0, [r3, #4]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009846:	461a      	mov	r2, r3
 8009848:	68b9      	ldr	r1, [r7, #8]
 800984a:	f002 fbd4 	bl	800bff6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	685a      	ldr	r2, [r3, #4]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009856:	441a      	add	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	685a      	ldr	r2, [r3, #4]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	429a      	cmp	r2, r3
 8009866:	d32b      	bcc.n	80098c0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	605a      	str	r2, [r3, #4]
 8009870:	e026      	b.n	80098c0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	68d8      	ldr	r0, [r3, #12]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800987a:	461a      	mov	r2, r3
 800987c:	68b9      	ldr	r1, [r7, #8]
 800987e:	f002 fbba 	bl	800bff6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	68da      	ldr	r2, [r3, #12]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800988a:	425b      	negs	r3, r3
 800988c:	441a      	add	r2, r3
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	68da      	ldr	r2, [r3, #12]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	429a      	cmp	r2, r3
 800989c:	d207      	bcs.n	80098ae <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	689a      	ldr	r2, [r3, #8]
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098a6:	425b      	negs	r3, r3
 80098a8:	441a      	add	r2, r3
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	d105      	bne.n	80098c0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d002      	beq.n	80098c0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	3b01      	subs	r3, #1
 80098be:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	1c5a      	adds	r2, r3, #1
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80098c8:	697b      	ldr	r3, [r7, #20]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3718      	adds	r7, #24
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bd80      	pop	{r7, pc}

080098d2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80098d2:	b580      	push	{r7, lr}
 80098d4:	b082      	sub	sp, #8
 80098d6:	af00      	add	r7, sp, #0
 80098d8:	6078      	str	r0, [r7, #4]
 80098da:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d018      	beq.n	8009916 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68da      	ldr	r2, [r3, #12]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ec:	441a      	add	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	68da      	ldr	r2, [r3, #12]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	689b      	ldr	r3, [r3, #8]
 80098fa:	429a      	cmp	r2, r3
 80098fc:	d303      	bcc.n	8009906 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	68d9      	ldr	r1, [r3, #12]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800990e:	461a      	mov	r2, r3
 8009910:	6838      	ldr	r0, [r7, #0]
 8009912:	f002 fb70 	bl	800bff6 <memcpy>
	}
}
 8009916:	bf00      	nop
 8009918:	3708      	adds	r7, #8
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}

0800991e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800991e:	b580      	push	{r7, lr}
 8009920:	b084      	sub	sp, #16
 8009922:	af00      	add	r7, sp, #0
 8009924:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009926:	f001 f9e5 	bl	800acf4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009930:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009932:	e011      	b.n	8009958 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009938:	2b00      	cmp	r3, #0
 800993a:	d012      	beq.n	8009962 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	3324      	adds	r3, #36	; 0x24
 8009940:	4618      	mov	r0, r3
 8009942:	f000 fcc7 	bl	800a2d4 <xTaskRemoveFromEventList>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d001      	beq.n	8009950 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800994c:	f000 fd9c 	bl	800a488 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009950:	7bfb      	ldrb	r3, [r7, #15]
 8009952:	3b01      	subs	r3, #1
 8009954:	b2db      	uxtb	r3, r3
 8009956:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009958:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800995c:	2b00      	cmp	r3, #0
 800995e:	dce9      	bgt.n	8009934 <prvUnlockQueue+0x16>
 8009960:	e000      	b.n	8009964 <prvUnlockQueue+0x46>
					break;
 8009962:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	22ff      	movs	r2, #255	; 0xff
 8009968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800996c:	f001 f9f2 	bl	800ad54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009970:	f001 f9c0 	bl	800acf4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800997a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800997c:	e011      	b.n	80099a2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d012      	beq.n	80099ac <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	3310      	adds	r3, #16
 800998a:	4618      	mov	r0, r3
 800998c:	f000 fca2 	bl	800a2d4 <xTaskRemoveFromEventList>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d001      	beq.n	800999a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009996:	f000 fd77 	bl	800a488 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800999a:	7bbb      	ldrb	r3, [r7, #14]
 800999c:	3b01      	subs	r3, #1
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80099a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	dce9      	bgt.n	800997e <prvUnlockQueue+0x60>
 80099aa:	e000      	b.n	80099ae <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80099ac:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	22ff      	movs	r2, #255	; 0xff
 80099b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80099b6:	f001 f9cd 	bl	800ad54 <vPortExitCritical>
}
 80099ba:	bf00      	nop
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b084      	sub	sp, #16
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80099ca:	f001 f993 	bl	800acf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d102      	bne.n	80099dc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80099d6:	2301      	movs	r3, #1
 80099d8:	60fb      	str	r3, [r7, #12]
 80099da:	e001      	b.n	80099e0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80099dc:	2300      	movs	r3, #0
 80099de:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80099e0:	f001 f9b8 	bl	800ad54 <vPortExitCritical>

	return xReturn;
 80099e4:	68fb      	ldr	r3, [r7, #12]
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3710      	adds	r7, #16
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}

080099ee <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80099ee:	b580      	push	{r7, lr}
 80099f0:	b084      	sub	sp, #16
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80099f6:	f001 f97d 	bl	800acf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a02:	429a      	cmp	r2, r3
 8009a04:	d102      	bne.n	8009a0c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009a06:	2301      	movs	r3, #1
 8009a08:	60fb      	str	r3, [r7, #12]
 8009a0a:	e001      	b.n	8009a10 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009a10:	f001 f9a0 	bl	800ad54 <vPortExitCritical>

	return xReturn;
 8009a14:	68fb      	ldr	r3, [r7, #12]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3710      	adds	r7, #16
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
	...

08009a20 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a28:	2300      	movs	r3, #0
 8009a2a:	60fb      	str	r3, [r7, #12]
 8009a2c:	e016      	b.n	8009a5c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009a2e:	4a10      	ldr	r2, [pc, #64]	; (8009a70 <vQueueUnregisterQueue+0x50>)
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	00db      	lsls	r3, r3, #3
 8009a34:	4413      	add	r3, r2
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d10b      	bne.n	8009a56 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009a3e:	4a0c      	ldr	r2, [pc, #48]	; (8009a70 <vQueueUnregisterQueue+0x50>)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2100      	movs	r1, #0
 8009a44:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009a48:	4a09      	ldr	r2, [pc, #36]	; (8009a70 <vQueueUnregisterQueue+0x50>)
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	00db      	lsls	r3, r3, #3
 8009a4e:	4413      	add	r3, r2
 8009a50:	2200      	movs	r2, #0
 8009a52:	605a      	str	r2, [r3, #4]
				break;
 8009a54:	e006      	b.n	8009a64 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	3301      	adds	r3, #1
 8009a5a:	60fb      	str	r3, [r7, #12]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2b07      	cmp	r3, #7
 8009a60:	d9e5      	bls.n	8009a2e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009a62:	bf00      	nop
 8009a64:	bf00      	nop
 8009a66:	3714      	adds	r7, #20
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr
 8009a70:	20000bd4 	.word	0x20000bd4

08009a74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08e      	sub	sp, #56	; 0x38
 8009a78:	af04      	add	r7, sp, #16
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	60b9      	str	r1, [r7, #8]
 8009a7e:	607a      	str	r2, [r7, #4]
 8009a80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10a      	bne.n	8009a9e <xTaskCreateStatic+0x2a>
	__asm volatile
 8009a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a8c:	f383 8811 	msr	BASEPRI, r3
 8009a90:	f3bf 8f6f 	isb	sy
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	623b      	str	r3, [r7, #32]
}
 8009a9a:	bf00      	nop
 8009a9c:	e7fe      	b.n	8009a9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10a      	bne.n	8009aba <xTaskCreateStatic+0x46>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	61fb      	str	r3, [r7, #28]
}
 8009ab6:	bf00      	nop
 8009ab8:	e7fe      	b.n	8009ab8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009aba:	23a0      	movs	r3, #160	; 0xa0
 8009abc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	2ba0      	cmp	r3, #160	; 0xa0
 8009ac2:	d00a      	beq.n	8009ada <xTaskCreateStatic+0x66>
	__asm volatile
 8009ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac8:	f383 8811 	msr	BASEPRI, r3
 8009acc:	f3bf 8f6f 	isb	sy
 8009ad0:	f3bf 8f4f 	dsb	sy
 8009ad4:	61bb      	str	r3, [r7, #24]
}
 8009ad6:	bf00      	nop
 8009ad8:	e7fe      	b.n	8009ad8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ada:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d01e      	beq.n	8009b20 <xTaskCreateStatic+0xac>
 8009ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d01b      	beq.n	8009b20 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009af0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af4:	2202      	movs	r2, #2
 8009af6:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009afa:	2300      	movs	r3, #0
 8009afc:	9303      	str	r3, [sp, #12]
 8009afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b00:	9302      	str	r3, [sp, #8]
 8009b02:	f107 0314 	add.w	r3, r7, #20
 8009b06:	9301      	str	r3, [sp, #4]
 8009b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b0a:	9300      	str	r3, [sp, #0]
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	68b9      	ldr	r1, [r7, #8]
 8009b12:	68f8      	ldr	r0, [r7, #12]
 8009b14:	f000 f850 	bl	8009bb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b1a:	f000 f8eb 	bl	8009cf4 <prvAddNewTaskToReadyList>
 8009b1e:	e001      	b.n	8009b24 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009b20:	2300      	movs	r3, #0
 8009b22:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009b24:	697b      	ldr	r3, [r7, #20]
	}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3728      	adds	r7, #40	; 0x28
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b08c      	sub	sp, #48	; 0x30
 8009b32:	af04      	add	r7, sp, #16
 8009b34:	60f8      	str	r0, [r7, #12]
 8009b36:	60b9      	str	r1, [r7, #8]
 8009b38:	603b      	str	r3, [r7, #0]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b3e:	88fb      	ldrh	r3, [r7, #6]
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	4618      	mov	r0, r3
 8009b44:	f001 f9f8 	bl	800af38 <pvPortMalloc>
 8009b48:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d00e      	beq.n	8009b6e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b50:	20a0      	movs	r0, #160	; 0xa0
 8009b52:	f001 f9f1 	bl	800af38 <pvPortMalloc>
 8009b56:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d003      	beq.n	8009b66 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009b5e:	69fb      	ldr	r3, [r7, #28]
 8009b60:	697a      	ldr	r2, [r7, #20]
 8009b62:	631a      	str	r2, [r3, #48]	; 0x30
 8009b64:	e005      	b.n	8009b72 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009b66:	6978      	ldr	r0, [r7, #20]
 8009b68:	f001 fab2 	bl	800b0d0 <vPortFree>
 8009b6c:	e001      	b.n	8009b72 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d017      	beq.n	8009ba8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009b78:	69fb      	ldr	r3, [r7, #28]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009b80:	88fa      	ldrh	r2, [r7, #6]
 8009b82:	2300      	movs	r3, #0
 8009b84:	9303      	str	r3, [sp, #12]
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	9302      	str	r3, [sp, #8]
 8009b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b8c:	9301      	str	r3, [sp, #4]
 8009b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b90:	9300      	str	r3, [sp, #0]
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	68b9      	ldr	r1, [r7, #8]
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	f000 f80e 	bl	8009bb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b9c:	69f8      	ldr	r0, [r7, #28]
 8009b9e:	f000 f8a9 	bl	8009cf4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	61bb      	str	r3, [r7, #24]
 8009ba6:	e002      	b.n	8009bae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009ba8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009bac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009bae:	69bb      	ldr	r3, [r7, #24]
	}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3720      	adds	r7, #32
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}

08009bb8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b088      	sub	sp, #32
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	60f8      	str	r0, [r7, #12]
 8009bc0:	60b9      	str	r1, [r7, #8]
 8009bc2:	607a      	str	r2, [r7, #4]
 8009bc4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009bd0:	3b01      	subs	r3, #1
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	f023 0307 	bic.w	r3, r3, #7
 8009bde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	f003 0307 	and.w	r3, r3, #7
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00a      	beq.n	8009c00 <prvInitialiseNewTask+0x48>
	__asm volatile
 8009bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bee:	f383 8811 	msr	BASEPRI, r3
 8009bf2:	f3bf 8f6f 	isb	sy
 8009bf6:	f3bf 8f4f 	dsb	sy
 8009bfa:	617b      	str	r3, [r7, #20]
}
 8009bfc:	bf00      	nop
 8009bfe:	e7fe      	b.n	8009bfe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d01f      	beq.n	8009c46 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c06:	2300      	movs	r3, #0
 8009c08:	61fb      	str	r3, [r7, #28]
 8009c0a:	e012      	b.n	8009c32 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	69fb      	ldr	r3, [r7, #28]
 8009c10:	4413      	add	r3, r2
 8009c12:	7819      	ldrb	r1, [r3, #0]
 8009c14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c16:	69fb      	ldr	r3, [r7, #28]
 8009c18:	4413      	add	r3, r2
 8009c1a:	3334      	adds	r3, #52	; 0x34
 8009c1c:	460a      	mov	r2, r1
 8009c1e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009c20:	68ba      	ldr	r2, [r7, #8]
 8009c22:	69fb      	ldr	r3, [r7, #28]
 8009c24:	4413      	add	r3, r2
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d006      	beq.n	8009c3a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c2c:	69fb      	ldr	r3, [r7, #28]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	61fb      	str	r3, [r7, #28]
 8009c32:	69fb      	ldr	r3, [r7, #28]
 8009c34:	2b0f      	cmp	r3, #15
 8009c36:	d9e9      	bls.n	8009c0c <prvInitialiseNewTask+0x54>
 8009c38:	e000      	b.n	8009c3c <prvInitialiseNewTask+0x84>
			{
				break;
 8009c3a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009c44:	e003      	b.n	8009c4e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c50:	2b06      	cmp	r3, #6
 8009c52:	d901      	bls.n	8009c58 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009c54:	2306      	movs	r3, #6
 8009c56:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c5c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009c62:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c66:	2200      	movs	r2, #0
 8009c68:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c6c:	3304      	adds	r3, #4
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7ff f8a3 	bl	8008dba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c76:	3318      	adds	r3, #24
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7ff f89e 	bl	8008dba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c82:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c86:	f1c3 0207 	rsb	r2, r3, #7
 8009c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c8c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c92:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c96:	2200      	movs	r2, #0
 8009c98:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca6:	334c      	adds	r3, #76	; 0x4c
 8009ca8:	224c      	movs	r2, #76	; 0x4c
 8009caa:	2100      	movs	r1, #0
 8009cac:	4618      	mov	r0, r3
 8009cae:	f002 f8cc 	bl	800be4a <memset>
 8009cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cb4:	4a0c      	ldr	r2, [pc, #48]	; (8009ce8 <prvInitialiseNewTask+0x130>)
 8009cb6:	651a      	str	r2, [r3, #80]	; 0x50
 8009cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cba:	4a0c      	ldr	r2, [pc, #48]	; (8009cec <prvInitialiseNewTask+0x134>)
 8009cbc:	655a      	str	r2, [r3, #84]	; 0x54
 8009cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cc0:	4a0b      	ldr	r2, [pc, #44]	; (8009cf0 <prvInitialiseNewTask+0x138>)
 8009cc2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009cc4:	683a      	ldr	r2, [r7, #0]
 8009cc6:	68f9      	ldr	r1, [r7, #12]
 8009cc8:	69b8      	ldr	r0, [r7, #24]
 8009cca:	f000 fee5 	bl	800aa98 <pxPortInitialiseStack>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d002      	beq.n	8009ce0 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cde:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009ce0:	bf00      	nop
 8009ce2:	3720      	adds	r7, #32
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}
 8009ce8:	20004968 	.word	0x20004968
 8009cec:	200049d0 	.word	0x200049d0
 8009cf0:	20004a38 	.word	0x20004a38

08009cf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009cfc:	f000 fffa 	bl	800acf4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009d00:	4b2a      	ldr	r3, [pc, #168]	; (8009dac <prvAddNewTaskToReadyList+0xb8>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	3301      	adds	r3, #1
 8009d06:	4a29      	ldr	r2, [pc, #164]	; (8009dac <prvAddNewTaskToReadyList+0xb8>)
 8009d08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009d0a:	4b29      	ldr	r3, [pc, #164]	; (8009db0 <prvAddNewTaskToReadyList+0xbc>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d109      	bne.n	8009d26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009d12:	4a27      	ldr	r2, [pc, #156]	; (8009db0 <prvAddNewTaskToReadyList+0xbc>)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d18:	4b24      	ldr	r3, [pc, #144]	; (8009dac <prvAddNewTaskToReadyList+0xb8>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d110      	bne.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d20:	f000 fbd6 	bl	800a4d0 <prvInitialiseTaskLists>
 8009d24:	e00d      	b.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d26:	4b23      	ldr	r3, [pc, #140]	; (8009db4 <prvAddNewTaskToReadyList+0xc0>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d109      	bne.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d2e:	4b20      	ldr	r3, [pc, #128]	; (8009db0 <prvAddNewTaskToReadyList+0xbc>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d802      	bhi.n	8009d42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d3c:	4a1c      	ldr	r2, [pc, #112]	; (8009db0 <prvAddNewTaskToReadyList+0xbc>)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d42:	4b1d      	ldr	r3, [pc, #116]	; (8009db8 <prvAddNewTaskToReadyList+0xc4>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	3301      	adds	r3, #1
 8009d48:	4a1b      	ldr	r2, [pc, #108]	; (8009db8 <prvAddNewTaskToReadyList+0xc4>)
 8009d4a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d50:	2201      	movs	r2, #1
 8009d52:	409a      	lsls	r2, r3
 8009d54:	4b19      	ldr	r3, [pc, #100]	; (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4313      	orrs	r3, r2
 8009d5a:	4a18      	ldr	r2, [pc, #96]	; (8009dbc <prvAddNewTaskToReadyList+0xc8>)
 8009d5c:	6013      	str	r3, [r2, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d62:	4613      	mov	r3, r2
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	4413      	add	r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	4a15      	ldr	r2, [pc, #84]	; (8009dc0 <prvAddNewTaskToReadyList+0xcc>)
 8009d6c:	441a      	add	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	3304      	adds	r3, #4
 8009d72:	4619      	mov	r1, r3
 8009d74:	4610      	mov	r0, r2
 8009d76:	f7ff f82d 	bl	8008dd4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009d7a:	f000 ffeb 	bl	800ad54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009d7e:	4b0d      	ldr	r3, [pc, #52]	; (8009db4 <prvAddNewTaskToReadyList+0xc0>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d00e      	beq.n	8009da4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009d86:	4b0a      	ldr	r3, [pc, #40]	; (8009db0 <prvAddNewTaskToReadyList+0xbc>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d207      	bcs.n	8009da4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009d94:	4b0b      	ldr	r3, [pc, #44]	; (8009dc4 <prvAddNewTaskToReadyList+0xd0>)
 8009d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	f3bf 8f4f 	dsb	sy
 8009da0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009da4:	bf00      	nop
 8009da6:	3708      	adds	r7, #8
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	20000d14 	.word	0x20000d14
 8009db0:	20000c14 	.word	0x20000c14
 8009db4:	20000d20 	.word	0x20000d20
 8009db8:	20000d30 	.word	0x20000d30
 8009dbc:	20000d1c 	.word	0x20000d1c
 8009dc0:	20000c18 	.word	0x20000c18
 8009dc4:	e000ed04 	.word	0xe000ed04

08009dc8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b084      	sub	sp, #16
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d017      	beq.n	8009e0a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009dda:	4b13      	ldr	r3, [pc, #76]	; (8009e28 <vTaskDelay+0x60>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d00a      	beq.n	8009df8 <vTaskDelay+0x30>
	__asm volatile
 8009de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de6:	f383 8811 	msr	BASEPRI, r3
 8009dea:	f3bf 8f6f 	isb	sy
 8009dee:	f3bf 8f4f 	dsb	sy
 8009df2:	60bb      	str	r3, [r7, #8]
}
 8009df4:	bf00      	nop
 8009df6:	e7fe      	b.n	8009df6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009df8:	f000 f884 	bl	8009f04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 fde4 	bl	800a9cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009e04:	f000 f88c 	bl	8009f20 <xTaskResumeAll>
 8009e08:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d107      	bne.n	8009e20 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009e10:	4b06      	ldr	r3, [pc, #24]	; (8009e2c <vTaskDelay+0x64>)
 8009e12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e16:	601a      	str	r2, [r3, #0]
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e20:	bf00      	nop
 8009e22:	3710      	adds	r7, #16
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}
 8009e28:	20000d3c 	.word	0x20000d3c
 8009e2c:	e000ed04 	.word	0xe000ed04

08009e30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b08a      	sub	sp, #40	; 0x28
 8009e34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e36:	2300      	movs	r3, #0
 8009e38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e3e:	463a      	mov	r2, r7
 8009e40:	1d39      	adds	r1, r7, #4
 8009e42:	f107 0308 	add.w	r3, r7, #8
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7f7 fa42 	bl	80012d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e4c:	6839      	ldr	r1, [r7, #0]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	68ba      	ldr	r2, [r7, #8]
 8009e52:	9202      	str	r2, [sp, #8]
 8009e54:	9301      	str	r3, [sp, #4]
 8009e56:	2300      	movs	r3, #0
 8009e58:	9300      	str	r3, [sp, #0]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	460a      	mov	r2, r1
 8009e5e:	4921      	ldr	r1, [pc, #132]	; (8009ee4 <vTaskStartScheduler+0xb4>)
 8009e60:	4821      	ldr	r0, [pc, #132]	; (8009ee8 <vTaskStartScheduler+0xb8>)
 8009e62:	f7ff fe07 	bl	8009a74 <xTaskCreateStatic>
 8009e66:	4603      	mov	r3, r0
 8009e68:	4a20      	ldr	r2, [pc, #128]	; (8009eec <vTaskStartScheduler+0xbc>)
 8009e6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e6c:	4b1f      	ldr	r3, [pc, #124]	; (8009eec <vTaskStartScheduler+0xbc>)
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e74:	2301      	movs	r3, #1
 8009e76:	617b      	str	r3, [r7, #20]
 8009e78:	e001      	b.n	8009e7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d11b      	bne.n	8009ebc <vTaskStartScheduler+0x8c>
	__asm volatile
 8009e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e88:	f383 8811 	msr	BASEPRI, r3
 8009e8c:	f3bf 8f6f 	isb	sy
 8009e90:	f3bf 8f4f 	dsb	sy
 8009e94:	613b      	str	r3, [r7, #16]
}
 8009e96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e98:	4b15      	ldr	r3, [pc, #84]	; (8009ef0 <vTaskStartScheduler+0xc0>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	334c      	adds	r3, #76	; 0x4c
 8009e9e:	4a15      	ldr	r2, [pc, #84]	; (8009ef4 <vTaskStartScheduler+0xc4>)
 8009ea0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ea2:	4b15      	ldr	r3, [pc, #84]	; (8009ef8 <vTaskStartScheduler+0xc8>)
 8009ea4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009ea8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009eaa:	4b14      	ldr	r3, [pc, #80]	; (8009efc <vTaskStartScheduler+0xcc>)
 8009eac:	2201      	movs	r2, #1
 8009eae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009eb0:	4b13      	ldr	r3, [pc, #76]	; (8009f00 <vTaskStartScheduler+0xd0>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009eb6:	f000 fe7b 	bl	800abb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009eba:	e00e      	b.n	8009eda <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ec2:	d10a      	bne.n	8009eda <vTaskStartScheduler+0xaa>
	__asm volatile
 8009ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec8:	f383 8811 	msr	BASEPRI, r3
 8009ecc:	f3bf 8f6f 	isb	sy
 8009ed0:	f3bf 8f4f 	dsb	sy
 8009ed4:	60fb      	str	r3, [r7, #12]
}
 8009ed6:	bf00      	nop
 8009ed8:	e7fe      	b.n	8009ed8 <vTaskStartScheduler+0xa8>
}
 8009eda:	bf00      	nop
 8009edc:	3718      	adds	r7, #24
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	0800e18c 	.word	0x0800e18c
 8009ee8:	0800a4a1 	.word	0x0800a4a1
 8009eec:	20000d38 	.word	0x20000d38
 8009ef0:	20000c14 	.word	0x20000c14
 8009ef4:	20000080 	.word	0x20000080
 8009ef8:	20000d34 	.word	0x20000d34
 8009efc:	20000d20 	.word	0x20000d20
 8009f00:	20000d18 	.word	0x20000d18

08009f04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f04:	b480      	push	{r7}
 8009f06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f08:	4b04      	ldr	r3, [pc, #16]	; (8009f1c <vTaskSuspendAll+0x18>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	4a03      	ldr	r2, [pc, #12]	; (8009f1c <vTaskSuspendAll+0x18>)
 8009f10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f12:	bf00      	nop
 8009f14:	46bd      	mov	sp, r7
 8009f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1a:	4770      	bx	lr
 8009f1c:	20000d3c 	.word	0x20000d3c

08009f20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f26:	2300      	movs	r3, #0
 8009f28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f2e:	4b41      	ldr	r3, [pc, #260]	; (800a034 <xTaskResumeAll+0x114>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d10a      	bne.n	8009f4c <xTaskResumeAll+0x2c>
	__asm volatile
 8009f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3a:	f383 8811 	msr	BASEPRI, r3
 8009f3e:	f3bf 8f6f 	isb	sy
 8009f42:	f3bf 8f4f 	dsb	sy
 8009f46:	603b      	str	r3, [r7, #0]
}
 8009f48:	bf00      	nop
 8009f4a:	e7fe      	b.n	8009f4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f4c:	f000 fed2 	bl	800acf4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f50:	4b38      	ldr	r3, [pc, #224]	; (800a034 <xTaskResumeAll+0x114>)
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	3b01      	subs	r3, #1
 8009f56:	4a37      	ldr	r2, [pc, #220]	; (800a034 <xTaskResumeAll+0x114>)
 8009f58:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f5a:	4b36      	ldr	r3, [pc, #216]	; (800a034 <xTaskResumeAll+0x114>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d161      	bne.n	800a026 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f62:	4b35      	ldr	r3, [pc, #212]	; (800a038 <xTaskResumeAll+0x118>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d05d      	beq.n	800a026 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f6a:	e02e      	b.n	8009fca <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f6c:	4b33      	ldr	r3, [pc, #204]	; (800a03c <xTaskResumeAll+0x11c>)
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	3318      	adds	r3, #24
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7fe ff88 	bl	8008e8e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3304      	adds	r3, #4
 8009f82:	4618      	mov	r0, r3
 8009f84:	f7fe ff83 	bl	8008e8e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	409a      	lsls	r2, r3
 8009f90:	4b2b      	ldr	r3, [pc, #172]	; (800a040 <xTaskResumeAll+0x120>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4313      	orrs	r3, r2
 8009f96:	4a2a      	ldr	r2, [pc, #168]	; (800a040 <xTaskResumeAll+0x120>)
 8009f98:	6013      	str	r3, [r2, #0]
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4413      	add	r3, r2
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	4a27      	ldr	r2, [pc, #156]	; (800a044 <xTaskResumeAll+0x124>)
 8009fa8:	441a      	add	r2, r3
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	3304      	adds	r3, #4
 8009fae:	4619      	mov	r1, r3
 8009fb0:	4610      	mov	r0, r2
 8009fb2:	f7fe ff0f 	bl	8008dd4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fba:	4b23      	ldr	r3, [pc, #140]	; (800a048 <xTaskResumeAll+0x128>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d302      	bcc.n	8009fca <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8009fc4:	4b21      	ldr	r3, [pc, #132]	; (800a04c <xTaskResumeAll+0x12c>)
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fca:	4b1c      	ldr	r3, [pc, #112]	; (800a03c <xTaskResumeAll+0x11c>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1cc      	bne.n	8009f6c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d001      	beq.n	8009fdc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009fd8:	f000 fb1c 	bl	800a614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009fdc:	4b1c      	ldr	r3, [pc, #112]	; (800a050 <xTaskResumeAll+0x130>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d010      	beq.n	800a00a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009fe8:	f000 f836 	bl	800a058 <xTaskIncrementTick>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d002      	beq.n	8009ff8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009ff2:	4b16      	ldr	r3, [pc, #88]	; (800a04c <xTaskResumeAll+0x12c>)
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1f1      	bne.n	8009fe8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a004:	4b12      	ldr	r3, [pc, #72]	; (800a050 <xTaskResumeAll+0x130>)
 800a006:	2200      	movs	r2, #0
 800a008:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a00a:	4b10      	ldr	r3, [pc, #64]	; (800a04c <xTaskResumeAll+0x12c>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d009      	beq.n	800a026 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a012:	2301      	movs	r3, #1
 800a014:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a016:	4b0f      	ldr	r3, [pc, #60]	; (800a054 <xTaskResumeAll+0x134>)
 800a018:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a01c:	601a      	str	r2, [r3, #0]
 800a01e:	f3bf 8f4f 	dsb	sy
 800a022:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a026:	f000 fe95 	bl	800ad54 <vPortExitCritical>

	return xAlreadyYielded;
 800a02a:	68bb      	ldr	r3, [r7, #8]
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}
 800a034:	20000d3c 	.word	0x20000d3c
 800a038:	20000d14 	.word	0x20000d14
 800a03c:	20000cd4 	.word	0x20000cd4
 800a040:	20000d1c 	.word	0x20000d1c
 800a044:	20000c18 	.word	0x20000c18
 800a048:	20000c14 	.word	0x20000c14
 800a04c:	20000d28 	.word	0x20000d28
 800a050:	20000d24 	.word	0x20000d24
 800a054:	e000ed04 	.word	0xe000ed04

0800a058 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b086      	sub	sp, #24
 800a05c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a05e:	2300      	movs	r3, #0
 800a060:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a062:	4b4e      	ldr	r3, [pc, #312]	; (800a19c <xTaskIncrementTick+0x144>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	f040 808e 	bne.w	800a188 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a06c:	4b4c      	ldr	r3, [pc, #304]	; (800a1a0 <xTaskIncrementTick+0x148>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	3301      	adds	r3, #1
 800a072:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a074:	4a4a      	ldr	r2, [pc, #296]	; (800a1a0 <xTaskIncrementTick+0x148>)
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d120      	bne.n	800a0c2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a080:	4b48      	ldr	r3, [pc, #288]	; (800a1a4 <xTaskIncrementTick+0x14c>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00a      	beq.n	800a0a0 <xTaskIncrementTick+0x48>
	__asm volatile
 800a08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a08e:	f383 8811 	msr	BASEPRI, r3
 800a092:	f3bf 8f6f 	isb	sy
 800a096:	f3bf 8f4f 	dsb	sy
 800a09a:	603b      	str	r3, [r7, #0]
}
 800a09c:	bf00      	nop
 800a09e:	e7fe      	b.n	800a09e <xTaskIncrementTick+0x46>
 800a0a0:	4b40      	ldr	r3, [pc, #256]	; (800a1a4 <xTaskIncrementTick+0x14c>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	60fb      	str	r3, [r7, #12]
 800a0a6:	4b40      	ldr	r3, [pc, #256]	; (800a1a8 <xTaskIncrementTick+0x150>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a3e      	ldr	r2, [pc, #248]	; (800a1a4 <xTaskIncrementTick+0x14c>)
 800a0ac:	6013      	str	r3, [r2, #0]
 800a0ae:	4a3e      	ldr	r2, [pc, #248]	; (800a1a8 <xTaskIncrementTick+0x150>)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6013      	str	r3, [r2, #0]
 800a0b4:	4b3d      	ldr	r3, [pc, #244]	; (800a1ac <xTaskIncrementTick+0x154>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	4a3c      	ldr	r2, [pc, #240]	; (800a1ac <xTaskIncrementTick+0x154>)
 800a0bc:	6013      	str	r3, [r2, #0]
 800a0be:	f000 faa9 	bl	800a614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0c2:	4b3b      	ldr	r3, [pc, #236]	; (800a1b0 <xTaskIncrementTick+0x158>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	693a      	ldr	r2, [r7, #16]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d348      	bcc.n	800a15e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0cc:	4b35      	ldr	r3, [pc, #212]	; (800a1a4 <xTaskIncrementTick+0x14c>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d104      	bne.n	800a0e0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0d6:	4b36      	ldr	r3, [pc, #216]	; (800a1b0 <xTaskIncrementTick+0x158>)
 800a0d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a0dc:	601a      	str	r2, [r3, #0]
					break;
 800a0de:	e03e      	b.n	800a15e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0e0:	4b30      	ldr	r3, [pc, #192]	; (800a1a4 <xTaskIncrementTick+0x14c>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a0f0:	693a      	ldr	r2, [r7, #16]
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d203      	bcs.n	800a100 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a0f8:	4a2d      	ldr	r2, [pc, #180]	; (800a1b0 <xTaskIncrementTick+0x158>)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a0fe:	e02e      	b.n	800a15e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	3304      	adds	r3, #4
 800a104:	4618      	mov	r0, r3
 800a106:	f7fe fec2 	bl	8008e8e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d004      	beq.n	800a11c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	3318      	adds	r3, #24
 800a116:	4618      	mov	r0, r3
 800a118:	f7fe feb9 	bl	8008e8e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a120:	2201      	movs	r2, #1
 800a122:	409a      	lsls	r2, r3
 800a124:	4b23      	ldr	r3, [pc, #140]	; (800a1b4 <xTaskIncrementTick+0x15c>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4313      	orrs	r3, r2
 800a12a:	4a22      	ldr	r2, [pc, #136]	; (800a1b4 <xTaskIncrementTick+0x15c>)
 800a12c:	6013      	str	r3, [r2, #0]
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a132:	4613      	mov	r3, r2
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	4413      	add	r3, r2
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	4a1f      	ldr	r2, [pc, #124]	; (800a1b8 <xTaskIncrementTick+0x160>)
 800a13c:	441a      	add	r2, r3
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	3304      	adds	r3, #4
 800a142:	4619      	mov	r1, r3
 800a144:	4610      	mov	r0, r2
 800a146:	f7fe fe45 	bl	8008dd4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a14e:	4b1b      	ldr	r3, [pc, #108]	; (800a1bc <xTaskIncrementTick+0x164>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a154:	429a      	cmp	r2, r3
 800a156:	d3b9      	bcc.n	800a0cc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a158:	2301      	movs	r3, #1
 800a15a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a15c:	e7b6      	b.n	800a0cc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a15e:	4b17      	ldr	r3, [pc, #92]	; (800a1bc <xTaskIncrementTick+0x164>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a164:	4914      	ldr	r1, [pc, #80]	; (800a1b8 <xTaskIncrementTick+0x160>)
 800a166:	4613      	mov	r3, r2
 800a168:	009b      	lsls	r3, r3, #2
 800a16a:	4413      	add	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	440b      	add	r3, r1
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b01      	cmp	r3, #1
 800a174:	d901      	bls.n	800a17a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800a176:	2301      	movs	r3, #1
 800a178:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a17a:	4b11      	ldr	r3, [pc, #68]	; (800a1c0 <xTaskIncrementTick+0x168>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d007      	beq.n	800a192 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a182:	2301      	movs	r3, #1
 800a184:	617b      	str	r3, [r7, #20]
 800a186:	e004      	b.n	800a192 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a188:	4b0e      	ldr	r3, [pc, #56]	; (800a1c4 <xTaskIncrementTick+0x16c>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3301      	adds	r3, #1
 800a18e:	4a0d      	ldr	r2, [pc, #52]	; (800a1c4 <xTaskIncrementTick+0x16c>)
 800a190:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a192:	697b      	ldr	r3, [r7, #20]
}
 800a194:	4618      	mov	r0, r3
 800a196:	3718      	adds	r7, #24
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	20000d3c 	.word	0x20000d3c
 800a1a0:	20000d18 	.word	0x20000d18
 800a1a4:	20000ccc 	.word	0x20000ccc
 800a1a8:	20000cd0 	.word	0x20000cd0
 800a1ac:	20000d2c 	.word	0x20000d2c
 800a1b0:	20000d34 	.word	0x20000d34
 800a1b4:	20000d1c 	.word	0x20000d1c
 800a1b8:	20000c18 	.word	0x20000c18
 800a1bc:	20000c14 	.word	0x20000c14
 800a1c0:	20000d28 	.word	0x20000d28
 800a1c4:	20000d24 	.word	0x20000d24

0800a1c8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b087      	sub	sp, #28
 800a1cc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1ce:	4b29      	ldr	r3, [pc, #164]	; (800a274 <vTaskSwitchContext+0xac>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d003      	beq.n	800a1de <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a1d6:	4b28      	ldr	r3, [pc, #160]	; (800a278 <vTaskSwitchContext+0xb0>)
 800a1d8:	2201      	movs	r2, #1
 800a1da:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a1dc:	e044      	b.n	800a268 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800a1de:	4b26      	ldr	r3, [pc, #152]	; (800a278 <vTaskSwitchContext+0xb0>)
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1e4:	4b25      	ldr	r3, [pc, #148]	; (800a27c <vTaskSwitchContext+0xb4>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	fab3 f383 	clz	r3, r3
 800a1f0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a1f2:	7afb      	ldrb	r3, [r7, #11]
 800a1f4:	f1c3 031f 	rsb	r3, r3, #31
 800a1f8:	617b      	str	r3, [r7, #20]
 800a1fa:	4921      	ldr	r1, [pc, #132]	; (800a280 <vTaskSwitchContext+0xb8>)
 800a1fc:	697a      	ldr	r2, [r7, #20]
 800a1fe:	4613      	mov	r3, r2
 800a200:	009b      	lsls	r3, r3, #2
 800a202:	4413      	add	r3, r2
 800a204:	009b      	lsls	r3, r3, #2
 800a206:	440b      	add	r3, r1
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10a      	bne.n	800a224 <vTaskSwitchContext+0x5c>
	__asm volatile
 800a20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a212:	f383 8811 	msr	BASEPRI, r3
 800a216:	f3bf 8f6f 	isb	sy
 800a21a:	f3bf 8f4f 	dsb	sy
 800a21e:	607b      	str	r3, [r7, #4]
}
 800a220:	bf00      	nop
 800a222:	e7fe      	b.n	800a222 <vTaskSwitchContext+0x5a>
 800a224:	697a      	ldr	r2, [r7, #20]
 800a226:	4613      	mov	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	4413      	add	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	4a14      	ldr	r2, [pc, #80]	; (800a280 <vTaskSwitchContext+0xb8>)
 800a230:	4413      	add	r3, r2
 800a232:	613b      	str	r3, [r7, #16]
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	685a      	ldr	r2, [r3, #4]
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	605a      	str	r2, [r3, #4]
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	685a      	ldr	r2, [r3, #4]
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	3308      	adds	r3, #8
 800a246:	429a      	cmp	r2, r3
 800a248:	d104      	bne.n	800a254 <vTaskSwitchContext+0x8c>
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	685a      	ldr	r2, [r3, #4]
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	605a      	str	r2, [r3, #4]
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	68db      	ldr	r3, [r3, #12]
 800a25a:	4a0a      	ldr	r2, [pc, #40]	; (800a284 <vTaskSwitchContext+0xbc>)
 800a25c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a25e:	4b09      	ldr	r3, [pc, #36]	; (800a284 <vTaskSwitchContext+0xbc>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	334c      	adds	r3, #76	; 0x4c
 800a264:	4a08      	ldr	r2, [pc, #32]	; (800a288 <vTaskSwitchContext+0xc0>)
 800a266:	6013      	str	r3, [r2, #0]
}
 800a268:	bf00      	nop
 800a26a:	371c      	adds	r7, #28
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr
 800a274:	20000d3c 	.word	0x20000d3c
 800a278:	20000d28 	.word	0x20000d28
 800a27c:	20000d1c 	.word	0x20000d1c
 800a280:	20000c18 	.word	0x20000c18
 800a284:	20000c14 	.word	0x20000c14
 800a288:	20000080 	.word	0x20000080

0800a28c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d10a      	bne.n	800a2b2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a29c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a0:	f383 8811 	msr	BASEPRI, r3
 800a2a4:	f3bf 8f6f 	isb	sy
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	60fb      	str	r3, [r7, #12]
}
 800a2ae:	bf00      	nop
 800a2b0:	e7fe      	b.n	800a2b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2b2:	4b07      	ldr	r3, [pc, #28]	; (800a2d0 <vTaskPlaceOnEventList+0x44>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	3318      	adds	r3, #24
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f7fe fdae 	bl	8008e1c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2c0:	2101      	movs	r1, #1
 800a2c2:	6838      	ldr	r0, [r7, #0]
 800a2c4:	f000 fb82 	bl	800a9cc <prvAddCurrentTaskToDelayedList>
}
 800a2c8:	bf00      	nop
 800a2ca:	3710      	adds	r7, #16
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	20000c14 	.word	0x20000c14

0800a2d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b086      	sub	sp, #24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	68db      	ldr	r3, [r3, #12]
 800a2e0:	68db      	ldr	r3, [r3, #12]
 800a2e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10a      	bne.n	800a300 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	60fb      	str	r3, [r7, #12]
}
 800a2fc:	bf00      	nop
 800a2fe:	e7fe      	b.n	800a2fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	3318      	adds	r3, #24
 800a304:	4618      	mov	r0, r3
 800a306:	f7fe fdc2 	bl	8008e8e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a30a:	4b1d      	ldr	r3, [pc, #116]	; (800a380 <xTaskRemoveFromEventList+0xac>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d11c      	bne.n	800a34c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	3304      	adds	r3, #4
 800a316:	4618      	mov	r0, r3
 800a318:	f7fe fdb9 	bl	8008e8e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a31c:	693b      	ldr	r3, [r7, #16]
 800a31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a320:	2201      	movs	r2, #1
 800a322:	409a      	lsls	r2, r3
 800a324:	4b17      	ldr	r3, [pc, #92]	; (800a384 <xTaskRemoveFromEventList+0xb0>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4313      	orrs	r3, r2
 800a32a:	4a16      	ldr	r2, [pc, #88]	; (800a384 <xTaskRemoveFromEventList+0xb0>)
 800a32c:	6013      	str	r3, [r2, #0]
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a332:	4613      	mov	r3, r2
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	4413      	add	r3, r2
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	4a13      	ldr	r2, [pc, #76]	; (800a388 <xTaskRemoveFromEventList+0xb4>)
 800a33c:	441a      	add	r2, r3
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	3304      	adds	r3, #4
 800a342:	4619      	mov	r1, r3
 800a344:	4610      	mov	r0, r2
 800a346:	f7fe fd45 	bl	8008dd4 <vListInsertEnd>
 800a34a:	e005      	b.n	800a358 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	3318      	adds	r3, #24
 800a350:	4619      	mov	r1, r3
 800a352:	480e      	ldr	r0, [pc, #56]	; (800a38c <xTaskRemoveFromEventList+0xb8>)
 800a354:	f7fe fd3e 	bl	8008dd4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a35c:	4b0c      	ldr	r3, [pc, #48]	; (800a390 <xTaskRemoveFromEventList+0xbc>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a362:	429a      	cmp	r2, r3
 800a364:	d905      	bls.n	800a372 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a366:	2301      	movs	r3, #1
 800a368:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a36a:	4b0a      	ldr	r3, [pc, #40]	; (800a394 <xTaskRemoveFromEventList+0xc0>)
 800a36c:	2201      	movs	r2, #1
 800a36e:	601a      	str	r2, [r3, #0]
 800a370:	e001      	b.n	800a376 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a372:	2300      	movs	r3, #0
 800a374:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a376:	697b      	ldr	r3, [r7, #20]
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3718      	adds	r7, #24
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}
 800a380:	20000d3c 	.word	0x20000d3c
 800a384:	20000d1c 	.word	0x20000d1c
 800a388:	20000c18 	.word	0x20000c18
 800a38c:	20000cd4 	.word	0x20000cd4
 800a390:	20000c14 	.word	0x20000c14
 800a394:	20000d28 	.word	0x20000d28

0800a398 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a398:	b480      	push	{r7}
 800a39a:	b083      	sub	sp, #12
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a3a0:	4b06      	ldr	r3, [pc, #24]	; (800a3bc <vTaskInternalSetTimeOutState+0x24>)
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a3a8:	4b05      	ldr	r3, [pc, #20]	; (800a3c0 <vTaskInternalSetTimeOutState+0x28>)
 800a3aa:	681a      	ldr	r2, [r3, #0]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	605a      	str	r2, [r3, #4]
}
 800a3b0:	bf00      	nop
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	20000d2c 	.word	0x20000d2c
 800a3c0:	20000d18 	.word	0x20000d18

0800a3c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	b088      	sub	sp, #32
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d10a      	bne.n	800a3ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3d8:	f383 8811 	msr	BASEPRI, r3
 800a3dc:	f3bf 8f6f 	isb	sy
 800a3e0:	f3bf 8f4f 	dsb	sy
 800a3e4:	613b      	str	r3, [r7, #16]
}
 800a3e6:	bf00      	nop
 800a3e8:	e7fe      	b.n	800a3e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d10a      	bne.n	800a406 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	60fb      	str	r3, [r7, #12]
}
 800a402:	bf00      	nop
 800a404:	e7fe      	b.n	800a404 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a406:	f000 fc75 	bl	800acf4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a40a:	4b1d      	ldr	r3, [pc, #116]	; (800a480 <xTaskCheckForTimeOut+0xbc>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	69ba      	ldr	r2, [r7, #24]
 800a416:	1ad3      	subs	r3, r2, r3
 800a418:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a422:	d102      	bne.n	800a42a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a424:	2300      	movs	r3, #0
 800a426:	61fb      	str	r3, [r7, #28]
 800a428:	e023      	b.n	800a472 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681a      	ldr	r2, [r3, #0]
 800a42e:	4b15      	ldr	r3, [pc, #84]	; (800a484 <xTaskCheckForTimeOut+0xc0>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	429a      	cmp	r2, r3
 800a434:	d007      	beq.n	800a446 <xTaskCheckForTimeOut+0x82>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	69ba      	ldr	r2, [r7, #24]
 800a43c:	429a      	cmp	r2, r3
 800a43e:	d302      	bcc.n	800a446 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a440:	2301      	movs	r3, #1
 800a442:	61fb      	str	r3, [r7, #28]
 800a444:	e015      	b.n	800a472 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	697a      	ldr	r2, [r7, #20]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d20b      	bcs.n	800a468 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	681a      	ldr	r2, [r3, #0]
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	1ad2      	subs	r2, r2, r3
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f7ff ff9b 	bl	800a398 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a462:	2300      	movs	r3, #0
 800a464:	61fb      	str	r3, [r7, #28]
 800a466:	e004      	b.n	800a472 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	2200      	movs	r2, #0
 800a46c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a46e:	2301      	movs	r3, #1
 800a470:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a472:	f000 fc6f 	bl	800ad54 <vPortExitCritical>

	return xReturn;
 800a476:	69fb      	ldr	r3, [r7, #28]
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3720      	adds	r7, #32
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}
 800a480:	20000d18 	.word	0x20000d18
 800a484:	20000d2c 	.word	0x20000d2c

0800a488 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a488:	b480      	push	{r7}
 800a48a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a48c:	4b03      	ldr	r3, [pc, #12]	; (800a49c <vTaskMissedYield+0x14>)
 800a48e:	2201      	movs	r2, #1
 800a490:	601a      	str	r2, [r3, #0]
}
 800a492:	bf00      	nop
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr
 800a49c:	20000d28 	.word	0x20000d28

0800a4a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b082      	sub	sp, #8
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a4a8:	f000 f852 	bl	800a550 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a4ac:	4b06      	ldr	r3, [pc, #24]	; (800a4c8 <prvIdleTask+0x28>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b01      	cmp	r3, #1
 800a4b2:	d9f9      	bls.n	800a4a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a4b4:	4b05      	ldr	r3, [pc, #20]	; (800a4cc <prvIdleTask+0x2c>)
 800a4b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4ba:	601a      	str	r2, [r3, #0]
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a4c4:	e7f0      	b.n	800a4a8 <prvIdleTask+0x8>
 800a4c6:	bf00      	nop
 800a4c8:	20000c18 	.word	0x20000c18
 800a4cc:	e000ed04 	.word	0xe000ed04

0800a4d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b082      	sub	sp, #8
 800a4d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	607b      	str	r3, [r7, #4]
 800a4da:	e00c      	b.n	800a4f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	4613      	mov	r3, r2
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	4413      	add	r3, r2
 800a4e4:	009b      	lsls	r3, r3, #2
 800a4e6:	4a12      	ldr	r2, [pc, #72]	; (800a530 <prvInitialiseTaskLists+0x60>)
 800a4e8:	4413      	add	r3, r2
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7fe fc45 	bl	8008d7a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	607b      	str	r3, [r7, #4]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2b06      	cmp	r3, #6
 800a4fa:	d9ef      	bls.n	800a4dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a4fc:	480d      	ldr	r0, [pc, #52]	; (800a534 <prvInitialiseTaskLists+0x64>)
 800a4fe:	f7fe fc3c 	bl	8008d7a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a502:	480d      	ldr	r0, [pc, #52]	; (800a538 <prvInitialiseTaskLists+0x68>)
 800a504:	f7fe fc39 	bl	8008d7a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a508:	480c      	ldr	r0, [pc, #48]	; (800a53c <prvInitialiseTaskLists+0x6c>)
 800a50a:	f7fe fc36 	bl	8008d7a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a50e:	480c      	ldr	r0, [pc, #48]	; (800a540 <prvInitialiseTaskLists+0x70>)
 800a510:	f7fe fc33 	bl	8008d7a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a514:	480b      	ldr	r0, [pc, #44]	; (800a544 <prvInitialiseTaskLists+0x74>)
 800a516:	f7fe fc30 	bl	8008d7a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a51a:	4b0b      	ldr	r3, [pc, #44]	; (800a548 <prvInitialiseTaskLists+0x78>)
 800a51c:	4a05      	ldr	r2, [pc, #20]	; (800a534 <prvInitialiseTaskLists+0x64>)
 800a51e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a520:	4b0a      	ldr	r3, [pc, #40]	; (800a54c <prvInitialiseTaskLists+0x7c>)
 800a522:	4a05      	ldr	r2, [pc, #20]	; (800a538 <prvInitialiseTaskLists+0x68>)
 800a524:	601a      	str	r2, [r3, #0]
}
 800a526:	bf00      	nop
 800a528:	3708      	adds	r7, #8
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	20000c18 	.word	0x20000c18
 800a534:	20000ca4 	.word	0x20000ca4
 800a538:	20000cb8 	.word	0x20000cb8
 800a53c:	20000cd4 	.word	0x20000cd4
 800a540:	20000ce8 	.word	0x20000ce8
 800a544:	20000d00 	.word	0x20000d00
 800a548:	20000ccc 	.word	0x20000ccc
 800a54c:	20000cd0 	.word	0x20000cd0

0800a550 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a556:	e019      	b.n	800a58c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a558:	f000 fbcc 	bl	800acf4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a55c:	4b10      	ldr	r3, [pc, #64]	; (800a5a0 <prvCheckTasksWaitingTermination+0x50>)
 800a55e:	68db      	ldr	r3, [r3, #12]
 800a560:	68db      	ldr	r3, [r3, #12]
 800a562:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	3304      	adds	r3, #4
 800a568:	4618      	mov	r0, r3
 800a56a:	f7fe fc90 	bl	8008e8e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a56e:	4b0d      	ldr	r3, [pc, #52]	; (800a5a4 <prvCheckTasksWaitingTermination+0x54>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	3b01      	subs	r3, #1
 800a574:	4a0b      	ldr	r2, [pc, #44]	; (800a5a4 <prvCheckTasksWaitingTermination+0x54>)
 800a576:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a578:	4b0b      	ldr	r3, [pc, #44]	; (800a5a8 <prvCheckTasksWaitingTermination+0x58>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	3b01      	subs	r3, #1
 800a57e:	4a0a      	ldr	r2, [pc, #40]	; (800a5a8 <prvCheckTasksWaitingTermination+0x58>)
 800a580:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a582:	f000 fbe7 	bl	800ad54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f000 f810 	bl	800a5ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a58c:	4b06      	ldr	r3, [pc, #24]	; (800a5a8 <prvCheckTasksWaitingTermination+0x58>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d1e1      	bne.n	800a558 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a594:	bf00      	nop
 800a596:	bf00      	nop
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	20000ce8 	.word	0x20000ce8
 800a5a4:	20000d14 	.word	0x20000d14
 800a5a8:	20000cfc 	.word	0x20000cfc

0800a5ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	334c      	adds	r3, #76	; 0x4c
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f001 fc63 	bl	800be84 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d108      	bne.n	800a5da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f000 fd7f 	bl	800b0d0 <vPortFree>
				vPortFree( pxTCB );
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 fd7c 	bl	800b0d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a5d8:	e018      	b.n	800a60c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800a5e0:	2b01      	cmp	r3, #1
 800a5e2:	d103      	bne.n	800a5ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 fd73 	bl	800b0d0 <vPortFree>
	}
 800a5ea:	e00f      	b.n	800a60c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800a5f2:	2b02      	cmp	r3, #2
 800a5f4:	d00a      	beq.n	800a60c <prvDeleteTCB+0x60>
	__asm volatile
 800a5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fa:	f383 8811 	msr	BASEPRI, r3
 800a5fe:	f3bf 8f6f 	isb	sy
 800a602:	f3bf 8f4f 	dsb	sy
 800a606:	60fb      	str	r3, [r7, #12]
}
 800a608:	bf00      	nop
 800a60a:	e7fe      	b.n	800a60a <prvDeleteTCB+0x5e>
	}
 800a60c:	bf00      	nop
 800a60e:	3710      	adds	r7, #16
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}

0800a614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a61a:	4b0c      	ldr	r3, [pc, #48]	; (800a64c <prvResetNextTaskUnblockTime+0x38>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d104      	bne.n	800a62e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a624:	4b0a      	ldr	r3, [pc, #40]	; (800a650 <prvResetNextTaskUnblockTime+0x3c>)
 800a626:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a62a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a62c:	e008      	b.n	800a640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62e:	4b07      	ldr	r3, [pc, #28]	; (800a64c <prvResetNextTaskUnblockTime+0x38>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68db      	ldr	r3, [r3, #12]
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	4a04      	ldr	r2, [pc, #16]	; (800a650 <prvResetNextTaskUnblockTime+0x3c>)
 800a63e:	6013      	str	r3, [r2, #0]
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr
 800a64c:	20000ccc 	.word	0x20000ccc
 800a650:	20000d34 	.word	0x20000d34

0800a654 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a654:	b480      	push	{r7}
 800a656:	b083      	sub	sp, #12
 800a658:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a65a:	4b0b      	ldr	r3, [pc, #44]	; (800a688 <xTaskGetSchedulerState+0x34>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d102      	bne.n	800a668 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a662:	2301      	movs	r3, #1
 800a664:	607b      	str	r3, [r7, #4]
 800a666:	e008      	b.n	800a67a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a668:	4b08      	ldr	r3, [pc, #32]	; (800a68c <xTaskGetSchedulerState+0x38>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d102      	bne.n	800a676 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a670:	2302      	movs	r3, #2
 800a672:	607b      	str	r3, [r7, #4]
 800a674:	e001      	b.n	800a67a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a676:	2300      	movs	r3, #0
 800a678:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a67a:	687b      	ldr	r3, [r7, #4]
	}
 800a67c:	4618      	mov	r0, r3
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr
 800a688:	20000d20 	.word	0x20000d20
 800a68c:	20000d3c 	.word	0x20000d3c

0800a690 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a69c:	2300      	movs	r3, #0
 800a69e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d05e      	beq.n	800a764 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6aa:	4b31      	ldr	r3, [pc, #196]	; (800a770 <xTaskPriorityInherit+0xe0>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d24e      	bcs.n	800a752 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	699b      	ldr	r3, [r3, #24]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	db06      	blt.n	800a6ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6bc:	4b2c      	ldr	r3, [pc, #176]	; (800a770 <xTaskPriorityInherit+0xe0>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c2:	f1c3 0207 	rsb	r2, r3, #7
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	6959      	ldr	r1, [r3, #20]
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	4413      	add	r3, r2
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	4a26      	ldr	r2, [pc, #152]	; (800a774 <xTaskPriorityInherit+0xe4>)
 800a6dc:	4413      	add	r3, r2
 800a6de:	4299      	cmp	r1, r3
 800a6e0:	d12f      	bne.n	800a742 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fbd1 	bl	8008e8e <uxListRemove>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d10a      	bne.n	800a708 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a6fc:	43da      	mvns	r2, r3
 800a6fe:	4b1e      	ldr	r3, [pc, #120]	; (800a778 <xTaskPriorityInherit+0xe8>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4013      	ands	r3, r2
 800a704:	4a1c      	ldr	r2, [pc, #112]	; (800a778 <xTaskPriorityInherit+0xe8>)
 800a706:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a708:	4b19      	ldr	r3, [pc, #100]	; (800a770 <xTaskPriorityInherit+0xe0>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a716:	2201      	movs	r2, #1
 800a718:	409a      	lsls	r2, r3
 800a71a:	4b17      	ldr	r3, [pc, #92]	; (800a778 <xTaskPriorityInherit+0xe8>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4313      	orrs	r3, r2
 800a720:	4a15      	ldr	r2, [pc, #84]	; (800a778 <xTaskPriorityInherit+0xe8>)
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a728:	4613      	mov	r3, r2
 800a72a:	009b      	lsls	r3, r3, #2
 800a72c:	4413      	add	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	4a10      	ldr	r2, [pc, #64]	; (800a774 <xTaskPriorityInherit+0xe4>)
 800a732:	441a      	add	r2, r3
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	3304      	adds	r3, #4
 800a738:	4619      	mov	r1, r3
 800a73a:	4610      	mov	r0, r2
 800a73c:	f7fe fb4a 	bl	8008dd4 <vListInsertEnd>
 800a740:	e004      	b.n	800a74c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a742:	4b0b      	ldr	r3, [pc, #44]	; (800a770 <xTaskPriorityInherit+0xe0>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a74c:	2301      	movs	r3, #1
 800a74e:	60fb      	str	r3, [r7, #12]
 800a750:	e008      	b.n	800a764 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a756:	4b06      	ldr	r3, [pc, #24]	; (800a770 <xTaskPriorityInherit+0xe0>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a75c:	429a      	cmp	r2, r3
 800a75e:	d201      	bcs.n	800a764 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a760:	2301      	movs	r3, #1
 800a762:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a764:	68fb      	ldr	r3, [r7, #12]
	}
 800a766:	4618      	mov	r0, r3
 800a768:	3710      	adds	r7, #16
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	20000c14 	.word	0x20000c14
 800a774:	20000c18 	.word	0x20000c18
 800a778:	20000d1c 	.word	0x20000d1c

0800a77c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b086      	sub	sp, #24
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a788:	2300      	movs	r3, #0
 800a78a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d06e      	beq.n	800a870 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a792:	4b3a      	ldr	r3, [pc, #232]	; (800a87c <xTaskPriorityDisinherit+0x100>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	693a      	ldr	r2, [r7, #16]
 800a798:	429a      	cmp	r2, r3
 800a79a:	d00a      	beq.n	800a7b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a0:	f383 8811 	msr	BASEPRI, r3
 800a7a4:	f3bf 8f6f 	isb	sy
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	60fb      	str	r3, [r7, #12]
}
 800a7ae:	bf00      	nop
 800a7b0:	e7fe      	b.n	800a7b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a7b2:	693b      	ldr	r3, [r7, #16]
 800a7b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d10a      	bne.n	800a7d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a7ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7be:	f383 8811 	msr	BASEPRI, r3
 800a7c2:	f3bf 8f6f 	isb	sy
 800a7c6:	f3bf 8f4f 	dsb	sy
 800a7ca:	60bb      	str	r3, [r7, #8]
}
 800a7cc:	bf00      	nop
 800a7ce:	e7fe      	b.n	800a7ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7d4:	1e5a      	subs	r2, r3, #1
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d044      	beq.n	800a870 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d140      	bne.n	800a870 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	3304      	adds	r3, #4
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f7fe fb4b 	bl	8008e8e <uxListRemove>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d115      	bne.n	800a82a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a802:	491f      	ldr	r1, [pc, #124]	; (800a880 <xTaskPriorityDisinherit+0x104>)
 800a804:	4613      	mov	r3, r2
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	4413      	add	r3, r2
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	440b      	add	r3, r1
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d10a      	bne.n	800a82a <xTaskPriorityDisinherit+0xae>
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a818:	2201      	movs	r2, #1
 800a81a:	fa02 f303 	lsl.w	r3, r2, r3
 800a81e:	43da      	mvns	r2, r3
 800a820:	4b18      	ldr	r3, [pc, #96]	; (800a884 <xTaskPriorityDisinherit+0x108>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4013      	ands	r3, r2
 800a826:	4a17      	ldr	r2, [pc, #92]	; (800a884 <xTaskPriorityDisinherit+0x108>)
 800a828:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a832:	693b      	ldr	r3, [r7, #16]
 800a834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a836:	f1c3 0207 	rsb	r2, r3, #7
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a842:	2201      	movs	r2, #1
 800a844:	409a      	lsls	r2, r3
 800a846:	4b0f      	ldr	r3, [pc, #60]	; (800a884 <xTaskPriorityDisinherit+0x108>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4313      	orrs	r3, r2
 800a84c:	4a0d      	ldr	r2, [pc, #52]	; (800a884 <xTaskPriorityDisinherit+0x108>)
 800a84e:	6013      	str	r3, [r2, #0]
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a854:	4613      	mov	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4413      	add	r3, r2
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	4a08      	ldr	r2, [pc, #32]	; (800a880 <xTaskPriorityDisinherit+0x104>)
 800a85e:	441a      	add	r2, r3
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	3304      	adds	r3, #4
 800a864:	4619      	mov	r1, r3
 800a866:	4610      	mov	r0, r2
 800a868:	f7fe fab4 	bl	8008dd4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a86c:	2301      	movs	r3, #1
 800a86e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a870:	697b      	ldr	r3, [r7, #20]
	}
 800a872:	4618      	mov	r0, r3
 800a874:	3718      	adds	r7, #24
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop
 800a87c:	20000c14 	.word	0x20000c14
 800a880:	20000c18 	.word	0x20000c18
 800a884:	20000d1c 	.word	0x20000d1c

0800a888 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b088      	sub	sp, #32
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a896:	2301      	movs	r3, #1
 800a898:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d077      	beq.n	800a990 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10a      	bne.n	800a8be <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ac:	f383 8811 	msr	BASEPRI, r3
 800a8b0:	f3bf 8f6f 	isb	sy
 800a8b4:	f3bf 8f4f 	dsb	sy
 800a8b8:	60fb      	str	r3, [r7, #12]
}
 800a8ba:	bf00      	nop
 800a8bc:	e7fe      	b.n	800a8bc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8c2:	683a      	ldr	r2, [r7, #0]
 800a8c4:	429a      	cmp	r2, r3
 800a8c6:	d902      	bls.n	800a8ce <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	61fb      	str	r3, [r7, #28]
 800a8cc:	e002      	b.n	800a8d4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a8ce:	69bb      	ldr	r3, [r7, #24]
 800a8d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8d2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a8d4:	69bb      	ldr	r3, [r7, #24]
 800a8d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8d8:	69fa      	ldr	r2, [r7, #28]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d058      	beq.n	800a990 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a8de:	69bb      	ldr	r3, [r7, #24]
 800a8e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8e2:	697a      	ldr	r2, [r7, #20]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d153      	bne.n	800a990 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a8e8:	4b2b      	ldr	r3, [pc, #172]	; (800a998 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	69ba      	ldr	r2, [r7, #24]
 800a8ee:	429a      	cmp	r2, r3
 800a8f0:	d10a      	bne.n	800a908 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a8f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f6:	f383 8811 	msr	BASEPRI, r3
 800a8fa:	f3bf 8f6f 	isb	sy
 800a8fe:	f3bf 8f4f 	dsb	sy
 800a902:	60bb      	str	r3, [r7, #8]
}
 800a904:	bf00      	nop
 800a906:	e7fe      	b.n	800a906 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a908:	69bb      	ldr	r3, [r7, #24]
 800a90a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a90c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	69fa      	ldr	r2, [r7, #28]
 800a912:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	699b      	ldr	r3, [r3, #24]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	db04      	blt.n	800a926 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	f1c3 0207 	rsb	r2, r3, #7
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a926:	69bb      	ldr	r3, [r7, #24]
 800a928:	6959      	ldr	r1, [r3, #20]
 800a92a:	693a      	ldr	r2, [r7, #16]
 800a92c:	4613      	mov	r3, r2
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	4413      	add	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4a19      	ldr	r2, [pc, #100]	; (800a99c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a936:	4413      	add	r3, r2
 800a938:	4299      	cmp	r1, r3
 800a93a:	d129      	bne.n	800a990 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a93c:	69bb      	ldr	r3, [r7, #24]
 800a93e:	3304      	adds	r3, #4
 800a940:	4618      	mov	r0, r3
 800a942:	f7fe faa4 	bl	8008e8e <uxListRemove>
 800a946:	4603      	mov	r3, r0
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d10a      	bne.n	800a962 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a94c:	69bb      	ldr	r3, [r7, #24]
 800a94e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a950:	2201      	movs	r2, #1
 800a952:	fa02 f303 	lsl.w	r3, r2, r3
 800a956:	43da      	mvns	r2, r3
 800a958:	4b11      	ldr	r3, [pc, #68]	; (800a9a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4013      	ands	r3, r2
 800a95e:	4a10      	ldr	r2, [pc, #64]	; (800a9a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a960:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a962:	69bb      	ldr	r3, [r7, #24]
 800a964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a966:	2201      	movs	r2, #1
 800a968:	409a      	lsls	r2, r3
 800a96a:	4b0d      	ldr	r3, [pc, #52]	; (800a9a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4313      	orrs	r3, r2
 800a970:	4a0b      	ldr	r2, [pc, #44]	; (800a9a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a972:	6013      	str	r3, [r2, #0]
 800a974:	69bb      	ldr	r3, [r7, #24]
 800a976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a978:	4613      	mov	r3, r2
 800a97a:	009b      	lsls	r3, r3, #2
 800a97c:	4413      	add	r3, r2
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	4a06      	ldr	r2, [pc, #24]	; (800a99c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a982:	441a      	add	r2, r3
 800a984:	69bb      	ldr	r3, [r7, #24]
 800a986:	3304      	adds	r3, #4
 800a988:	4619      	mov	r1, r3
 800a98a:	4610      	mov	r0, r2
 800a98c:	f7fe fa22 	bl	8008dd4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a990:	bf00      	nop
 800a992:	3720      	adds	r7, #32
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}
 800a998:	20000c14 	.word	0x20000c14
 800a99c:	20000c18 	.word	0x20000c18
 800a9a0:	20000d1c 	.word	0x20000d1c

0800a9a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a9a4:	b480      	push	{r7}
 800a9a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a9a8:	4b07      	ldr	r3, [pc, #28]	; (800a9c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d004      	beq.n	800a9ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a9b0:	4b05      	ldr	r3, [pc, #20]	; (800a9c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a9b6:	3201      	adds	r2, #1
 800a9b8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800a9ba:	4b03      	ldr	r3, [pc, #12]	; (800a9c8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
	}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c6:	4770      	bx	lr
 800a9c8:	20000c14 	.word	0x20000c14

0800a9cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b084      	sub	sp, #16
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a9d6:	4b29      	ldr	r3, [pc, #164]	; (800aa7c <prvAddCurrentTaskToDelayedList+0xb0>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a9dc:	4b28      	ldr	r3, [pc, #160]	; (800aa80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	3304      	adds	r3, #4
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7fe fa53 	bl	8008e8e <uxListRemove>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d10b      	bne.n	800aa06 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a9ee:	4b24      	ldr	r3, [pc, #144]	; (800aa80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a9fa:	43da      	mvns	r2, r3
 800a9fc:	4b21      	ldr	r3, [pc, #132]	; (800aa84 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4013      	ands	r3, r2
 800aa02:	4a20      	ldr	r2, [pc, #128]	; (800aa84 <prvAddCurrentTaskToDelayedList+0xb8>)
 800aa04:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa0c:	d10a      	bne.n	800aa24 <prvAddCurrentTaskToDelayedList+0x58>
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d007      	beq.n	800aa24 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa14:	4b1a      	ldr	r3, [pc, #104]	; (800aa80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	3304      	adds	r3, #4
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	481a      	ldr	r0, [pc, #104]	; (800aa88 <prvAddCurrentTaskToDelayedList+0xbc>)
 800aa1e:	f7fe f9d9 	bl	8008dd4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800aa22:	e026      	b.n	800aa72 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800aa24:	68fa      	ldr	r2, [r7, #12]
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4413      	add	r3, r2
 800aa2a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800aa2c:	4b14      	ldr	r3, [pc, #80]	; (800aa80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800aa34:	68ba      	ldr	r2, [r7, #8]
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d209      	bcs.n	800aa50 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa3c:	4b13      	ldr	r3, [pc, #76]	; (800aa8c <prvAddCurrentTaskToDelayedList+0xc0>)
 800aa3e:	681a      	ldr	r2, [r3, #0]
 800aa40:	4b0f      	ldr	r3, [pc, #60]	; (800aa80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	3304      	adds	r3, #4
 800aa46:	4619      	mov	r1, r3
 800aa48:	4610      	mov	r0, r2
 800aa4a:	f7fe f9e7 	bl	8008e1c <vListInsert>
}
 800aa4e:	e010      	b.n	800aa72 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa50:	4b0f      	ldr	r3, [pc, #60]	; (800aa90 <prvAddCurrentTaskToDelayedList+0xc4>)
 800aa52:	681a      	ldr	r2, [r3, #0]
 800aa54:	4b0a      	ldr	r3, [pc, #40]	; (800aa80 <prvAddCurrentTaskToDelayedList+0xb4>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	3304      	adds	r3, #4
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	4610      	mov	r0, r2
 800aa5e:	f7fe f9dd 	bl	8008e1c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aa62:	4b0c      	ldr	r3, [pc, #48]	; (800aa94 <prvAddCurrentTaskToDelayedList+0xc8>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	68ba      	ldr	r2, [r7, #8]
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d202      	bcs.n	800aa72 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800aa6c:	4a09      	ldr	r2, [pc, #36]	; (800aa94 <prvAddCurrentTaskToDelayedList+0xc8>)
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	6013      	str	r3, [r2, #0]
}
 800aa72:	bf00      	nop
 800aa74:	3710      	adds	r7, #16
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	20000d18 	.word	0x20000d18
 800aa80:	20000c14 	.word	0x20000c14
 800aa84:	20000d1c 	.word	0x20000d1c
 800aa88:	20000d00 	.word	0x20000d00
 800aa8c:	20000cd0 	.word	0x20000cd0
 800aa90:	20000ccc 	.word	0x20000ccc
 800aa94:	20000d34 	.word	0x20000d34

0800aa98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b085      	sub	sp, #20
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	3b04      	subs	r3, #4
 800aaa8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aab0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	3b04      	subs	r3, #4
 800aab6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	f023 0201 	bic.w	r2, r3, #1
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	3b04      	subs	r3, #4
 800aac6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800aac8:	4a0c      	ldr	r2, [pc, #48]	; (800aafc <pxPortInitialiseStack+0x64>)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	3b14      	subs	r3, #20
 800aad2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	3b04      	subs	r3, #4
 800aade:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f06f 0202 	mvn.w	r2, #2
 800aae6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	3b20      	subs	r3, #32
 800aaec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800aaee:	68fb      	ldr	r3, [r7, #12]
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3714      	adds	r7, #20
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafa:	4770      	bx	lr
 800aafc:	0800ab01 	.word	0x0800ab01

0800ab00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ab00:	b480      	push	{r7}
 800ab02:	b085      	sub	sp, #20
 800ab04:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ab06:	2300      	movs	r3, #0
 800ab08:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ab0a:	4b12      	ldr	r3, [pc, #72]	; (800ab54 <prvTaskExitError+0x54>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab12:	d00a      	beq.n	800ab2a <prvTaskExitError+0x2a>
	__asm volatile
 800ab14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab18:	f383 8811 	msr	BASEPRI, r3
 800ab1c:	f3bf 8f6f 	isb	sy
 800ab20:	f3bf 8f4f 	dsb	sy
 800ab24:	60fb      	str	r3, [r7, #12]
}
 800ab26:	bf00      	nop
 800ab28:	e7fe      	b.n	800ab28 <prvTaskExitError+0x28>
	__asm volatile
 800ab2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2e:	f383 8811 	msr	BASEPRI, r3
 800ab32:	f3bf 8f6f 	isb	sy
 800ab36:	f3bf 8f4f 	dsb	sy
 800ab3a:	60bb      	str	r3, [r7, #8]
}
 800ab3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ab3e:	bf00      	nop
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d0fc      	beq.n	800ab40 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ab46:	bf00      	nop
 800ab48:	bf00      	nop
 800ab4a:	3714      	adds	r7, #20
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr
 800ab54:	20000024 	.word	0x20000024
	...

0800ab60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ab60:	4b07      	ldr	r3, [pc, #28]	; (800ab80 <pxCurrentTCBConst2>)
 800ab62:	6819      	ldr	r1, [r3, #0]
 800ab64:	6808      	ldr	r0, [r1, #0]
 800ab66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab6a:	f380 8809 	msr	PSP, r0
 800ab6e:	f3bf 8f6f 	isb	sy
 800ab72:	f04f 0000 	mov.w	r0, #0
 800ab76:	f380 8811 	msr	BASEPRI, r0
 800ab7a:	4770      	bx	lr
 800ab7c:	f3af 8000 	nop.w

0800ab80 <pxCurrentTCBConst2>:
 800ab80:	20000c14 	.word	0x20000c14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ab84:	bf00      	nop
 800ab86:	bf00      	nop

0800ab88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ab88:	4808      	ldr	r0, [pc, #32]	; (800abac <prvPortStartFirstTask+0x24>)
 800ab8a:	6800      	ldr	r0, [r0, #0]
 800ab8c:	6800      	ldr	r0, [r0, #0]
 800ab8e:	f380 8808 	msr	MSP, r0
 800ab92:	f04f 0000 	mov.w	r0, #0
 800ab96:	f380 8814 	msr	CONTROL, r0
 800ab9a:	b662      	cpsie	i
 800ab9c:	b661      	cpsie	f
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	f3bf 8f6f 	isb	sy
 800aba6:	df00      	svc	0
 800aba8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800abaa:	bf00      	nop
 800abac:	e000ed08 	.word	0xe000ed08

0800abb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b086      	sub	sp, #24
 800abb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800abb6:	4b46      	ldr	r3, [pc, #280]	; (800acd0 <xPortStartScheduler+0x120>)
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a46      	ldr	r2, [pc, #280]	; (800acd4 <xPortStartScheduler+0x124>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d10a      	bne.n	800abd6 <xPortStartScheduler+0x26>
	__asm volatile
 800abc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc4:	f383 8811 	msr	BASEPRI, r3
 800abc8:	f3bf 8f6f 	isb	sy
 800abcc:	f3bf 8f4f 	dsb	sy
 800abd0:	613b      	str	r3, [r7, #16]
}
 800abd2:	bf00      	nop
 800abd4:	e7fe      	b.n	800abd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800abd6:	4b3e      	ldr	r3, [pc, #248]	; (800acd0 <xPortStartScheduler+0x120>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a3f      	ldr	r2, [pc, #252]	; (800acd8 <xPortStartScheduler+0x128>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d10a      	bne.n	800abf6 <xPortStartScheduler+0x46>
	__asm volatile
 800abe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe4:	f383 8811 	msr	BASEPRI, r3
 800abe8:	f3bf 8f6f 	isb	sy
 800abec:	f3bf 8f4f 	dsb	sy
 800abf0:	60fb      	str	r3, [r7, #12]
}
 800abf2:	bf00      	nop
 800abf4:	e7fe      	b.n	800abf4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800abf6:	4b39      	ldr	r3, [pc, #228]	; (800acdc <xPortStartScheduler+0x12c>)
 800abf8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	b2db      	uxtb	r3, r3
 800ac00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ac02:	697b      	ldr	r3, [r7, #20]
 800ac04:	22ff      	movs	r2, #255	; 0xff
 800ac06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ac08:	697b      	ldr	r3, [r7, #20]
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ac10:	78fb      	ldrb	r3, [r7, #3]
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ac18:	b2da      	uxtb	r2, r3
 800ac1a:	4b31      	ldr	r3, [pc, #196]	; (800ace0 <xPortStartScheduler+0x130>)
 800ac1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ac1e:	4b31      	ldr	r3, [pc, #196]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac20:	2207      	movs	r2, #7
 800ac22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac24:	e009      	b.n	800ac3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ac26:	4b2f      	ldr	r3, [pc, #188]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	4a2d      	ldr	r2, [pc, #180]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ac30:	78fb      	ldrb	r3, [r7, #3]
 800ac32:	b2db      	uxtb	r3, r3
 800ac34:	005b      	lsls	r3, r3, #1
 800ac36:	b2db      	uxtb	r3, r3
 800ac38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac3a:	78fb      	ldrb	r3, [r7, #3]
 800ac3c:	b2db      	uxtb	r3, r3
 800ac3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac42:	2b80      	cmp	r3, #128	; 0x80
 800ac44:	d0ef      	beq.n	800ac26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ac46:	4b27      	ldr	r3, [pc, #156]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f1c3 0307 	rsb	r3, r3, #7
 800ac4e:	2b04      	cmp	r3, #4
 800ac50:	d00a      	beq.n	800ac68 <xPortStartScheduler+0xb8>
	__asm volatile
 800ac52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac56:	f383 8811 	msr	BASEPRI, r3
 800ac5a:	f3bf 8f6f 	isb	sy
 800ac5e:	f3bf 8f4f 	dsb	sy
 800ac62:	60bb      	str	r3, [r7, #8]
}
 800ac64:	bf00      	nop
 800ac66:	e7fe      	b.n	800ac66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ac68:	4b1e      	ldr	r3, [pc, #120]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	021b      	lsls	r3, r3, #8
 800ac6e:	4a1d      	ldr	r2, [pc, #116]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ac72:	4b1c      	ldr	r3, [pc, #112]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ac7a:	4a1a      	ldr	r2, [pc, #104]	; (800ace4 <xPortStartScheduler+0x134>)
 800ac7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	b2da      	uxtb	r2, r3
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ac86:	4b18      	ldr	r3, [pc, #96]	; (800ace8 <xPortStartScheduler+0x138>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a17      	ldr	r2, [pc, #92]	; (800ace8 <xPortStartScheduler+0x138>)
 800ac8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ac90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ac92:	4b15      	ldr	r3, [pc, #84]	; (800ace8 <xPortStartScheduler+0x138>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a14      	ldr	r2, [pc, #80]	; (800ace8 <xPortStartScheduler+0x138>)
 800ac98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ac9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ac9e:	f000 f8dd 	bl	800ae5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aca2:	4b12      	ldr	r3, [pc, #72]	; (800acec <xPortStartScheduler+0x13c>)
 800aca4:	2200      	movs	r2, #0
 800aca6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aca8:	f000 f8fc 	bl	800aea4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800acac:	4b10      	ldr	r3, [pc, #64]	; (800acf0 <xPortStartScheduler+0x140>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a0f      	ldr	r2, [pc, #60]	; (800acf0 <xPortStartScheduler+0x140>)
 800acb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800acb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800acb8:	f7ff ff66 	bl	800ab88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800acbc:	f7ff fa84 	bl	800a1c8 <vTaskSwitchContext>
	prvTaskExitError();
 800acc0:	f7ff ff1e 	bl	800ab00 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3718      	adds	r7, #24
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}
 800acce:	bf00      	nop
 800acd0:	e000ed00 	.word	0xe000ed00
 800acd4:	410fc271 	.word	0x410fc271
 800acd8:	410fc270 	.word	0x410fc270
 800acdc:	e000e400 	.word	0xe000e400
 800ace0:	20000d40 	.word	0x20000d40
 800ace4:	20000d44 	.word	0x20000d44
 800ace8:	e000ed20 	.word	0xe000ed20
 800acec:	20000024 	.word	0x20000024
 800acf0:	e000ef34 	.word	0xe000ef34

0800acf4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800acf4:	b480      	push	{r7}
 800acf6:	b083      	sub	sp, #12
 800acf8:	af00      	add	r7, sp, #0
	__asm volatile
 800acfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acfe:	f383 8811 	msr	BASEPRI, r3
 800ad02:	f3bf 8f6f 	isb	sy
 800ad06:	f3bf 8f4f 	dsb	sy
 800ad0a:	607b      	str	r3, [r7, #4]
}
 800ad0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ad0e:	4b0f      	ldr	r3, [pc, #60]	; (800ad4c <vPortEnterCritical+0x58>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	3301      	adds	r3, #1
 800ad14:	4a0d      	ldr	r2, [pc, #52]	; (800ad4c <vPortEnterCritical+0x58>)
 800ad16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ad18:	4b0c      	ldr	r3, [pc, #48]	; (800ad4c <vPortEnterCritical+0x58>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	2b01      	cmp	r3, #1
 800ad1e:	d10f      	bne.n	800ad40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ad20:	4b0b      	ldr	r3, [pc, #44]	; (800ad50 <vPortEnterCritical+0x5c>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d00a      	beq.n	800ad40 <vPortEnterCritical+0x4c>
	__asm volatile
 800ad2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad2e:	f383 8811 	msr	BASEPRI, r3
 800ad32:	f3bf 8f6f 	isb	sy
 800ad36:	f3bf 8f4f 	dsb	sy
 800ad3a:	603b      	str	r3, [r7, #0]
}
 800ad3c:	bf00      	nop
 800ad3e:	e7fe      	b.n	800ad3e <vPortEnterCritical+0x4a>
	}
}
 800ad40:	bf00      	nop
 800ad42:	370c      	adds	r7, #12
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr
 800ad4c:	20000024 	.word	0x20000024
 800ad50:	e000ed04 	.word	0xe000ed04

0800ad54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ad54:	b480      	push	{r7}
 800ad56:	b083      	sub	sp, #12
 800ad58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ad5a:	4b12      	ldr	r3, [pc, #72]	; (800ada4 <vPortExitCritical+0x50>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d10a      	bne.n	800ad78 <vPortExitCritical+0x24>
	__asm volatile
 800ad62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad66:	f383 8811 	msr	BASEPRI, r3
 800ad6a:	f3bf 8f6f 	isb	sy
 800ad6e:	f3bf 8f4f 	dsb	sy
 800ad72:	607b      	str	r3, [r7, #4]
}
 800ad74:	bf00      	nop
 800ad76:	e7fe      	b.n	800ad76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ad78:	4b0a      	ldr	r3, [pc, #40]	; (800ada4 <vPortExitCritical+0x50>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	3b01      	subs	r3, #1
 800ad7e:	4a09      	ldr	r2, [pc, #36]	; (800ada4 <vPortExitCritical+0x50>)
 800ad80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ad82:	4b08      	ldr	r3, [pc, #32]	; (800ada4 <vPortExitCritical+0x50>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d105      	bne.n	800ad96 <vPortExitCritical+0x42>
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	f383 8811 	msr	BASEPRI, r3
}
 800ad94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ad96:	bf00      	nop
 800ad98:	370c      	adds	r7, #12
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada0:	4770      	bx	lr
 800ada2:	bf00      	nop
 800ada4:	20000024 	.word	0x20000024
	...

0800adb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800adb0:	f3ef 8009 	mrs	r0, PSP
 800adb4:	f3bf 8f6f 	isb	sy
 800adb8:	4b15      	ldr	r3, [pc, #84]	; (800ae10 <pxCurrentTCBConst>)
 800adba:	681a      	ldr	r2, [r3, #0]
 800adbc:	f01e 0f10 	tst.w	lr, #16
 800adc0:	bf08      	it	eq
 800adc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800adc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adca:	6010      	str	r0, [r2, #0]
 800adcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800add0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800add4:	f380 8811 	msr	BASEPRI, r0
 800add8:	f3bf 8f4f 	dsb	sy
 800addc:	f3bf 8f6f 	isb	sy
 800ade0:	f7ff f9f2 	bl	800a1c8 <vTaskSwitchContext>
 800ade4:	f04f 0000 	mov.w	r0, #0
 800ade8:	f380 8811 	msr	BASEPRI, r0
 800adec:	bc09      	pop	{r0, r3}
 800adee:	6819      	ldr	r1, [r3, #0]
 800adf0:	6808      	ldr	r0, [r1, #0]
 800adf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf6:	f01e 0f10 	tst.w	lr, #16
 800adfa:	bf08      	it	eq
 800adfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ae00:	f380 8809 	msr	PSP, r0
 800ae04:	f3bf 8f6f 	isb	sy
 800ae08:	4770      	bx	lr
 800ae0a:	bf00      	nop
 800ae0c:	f3af 8000 	nop.w

0800ae10 <pxCurrentTCBConst>:
 800ae10:	20000c14 	.word	0x20000c14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ae14:	bf00      	nop
 800ae16:	bf00      	nop

0800ae18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b082      	sub	sp, #8
 800ae1c:	af00      	add	r7, sp, #0
	__asm volatile
 800ae1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae22:	f383 8811 	msr	BASEPRI, r3
 800ae26:	f3bf 8f6f 	isb	sy
 800ae2a:	f3bf 8f4f 	dsb	sy
 800ae2e:	607b      	str	r3, [r7, #4]
}
 800ae30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ae32:	f7ff f911 	bl	800a058 <xTaskIncrementTick>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d003      	beq.n	800ae44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ae3c:	4b06      	ldr	r3, [pc, #24]	; (800ae58 <SysTick_Handler+0x40>)
 800ae3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae42:	601a      	str	r2, [r3, #0]
 800ae44:	2300      	movs	r3, #0
 800ae46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	f383 8811 	msr	BASEPRI, r3
}
 800ae4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ae50:	bf00      	nop
 800ae52:	3708      	adds	r7, #8
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}
 800ae58:	e000ed04 	.word	0xe000ed04

0800ae5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ae60:	4b0b      	ldr	r3, [pc, #44]	; (800ae90 <vPortSetupTimerInterrupt+0x34>)
 800ae62:	2200      	movs	r2, #0
 800ae64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ae66:	4b0b      	ldr	r3, [pc, #44]	; (800ae94 <vPortSetupTimerInterrupt+0x38>)
 800ae68:	2200      	movs	r2, #0
 800ae6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ae6c:	4b0a      	ldr	r3, [pc, #40]	; (800ae98 <vPortSetupTimerInterrupt+0x3c>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a0a      	ldr	r2, [pc, #40]	; (800ae9c <vPortSetupTimerInterrupt+0x40>)
 800ae72:	fba2 2303 	umull	r2, r3, r2, r3
 800ae76:	099b      	lsrs	r3, r3, #6
 800ae78:	4a09      	ldr	r2, [pc, #36]	; (800aea0 <vPortSetupTimerInterrupt+0x44>)
 800ae7a:	3b01      	subs	r3, #1
 800ae7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ae7e:	4b04      	ldr	r3, [pc, #16]	; (800ae90 <vPortSetupTimerInterrupt+0x34>)
 800ae80:	2207      	movs	r2, #7
 800ae82:	601a      	str	r2, [r3, #0]
}
 800ae84:	bf00      	nop
 800ae86:	46bd      	mov	sp, r7
 800ae88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8c:	4770      	bx	lr
 800ae8e:	bf00      	nop
 800ae90:	e000e010 	.word	0xe000e010
 800ae94:	e000e018 	.word	0xe000e018
 800ae98:	20000000 	.word	0x20000000
 800ae9c:	10624dd3 	.word	0x10624dd3
 800aea0:	e000e014 	.word	0xe000e014

0800aea4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aea4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800aeb4 <vPortEnableVFP+0x10>
 800aea8:	6801      	ldr	r1, [r0, #0]
 800aeaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800aeae:	6001      	str	r1, [r0, #0]
 800aeb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aeb2:	bf00      	nop
 800aeb4:	e000ed88 	.word	0xe000ed88

0800aeb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aeb8:	b480      	push	{r7}
 800aeba:	b085      	sub	sp, #20
 800aebc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aebe:	f3ef 8305 	mrs	r3, IPSR
 800aec2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2b0f      	cmp	r3, #15
 800aec8:	d914      	bls.n	800aef4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aeca:	4a17      	ldr	r2, [pc, #92]	; (800af28 <vPortValidateInterruptPriority+0x70>)
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	4413      	add	r3, r2
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aed4:	4b15      	ldr	r3, [pc, #84]	; (800af2c <vPortValidateInterruptPriority+0x74>)
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	7afa      	ldrb	r2, [r7, #11]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d20a      	bcs.n	800aef4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	607b      	str	r3, [r7, #4]
}
 800aef0:	bf00      	nop
 800aef2:	e7fe      	b.n	800aef2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aef4:	4b0e      	ldr	r3, [pc, #56]	; (800af30 <vPortValidateInterruptPriority+0x78>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800aefc:	4b0d      	ldr	r3, [pc, #52]	; (800af34 <vPortValidateInterruptPriority+0x7c>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	429a      	cmp	r2, r3
 800af02:	d90a      	bls.n	800af1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800af04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af08:	f383 8811 	msr	BASEPRI, r3
 800af0c:	f3bf 8f6f 	isb	sy
 800af10:	f3bf 8f4f 	dsb	sy
 800af14:	603b      	str	r3, [r7, #0]
}
 800af16:	bf00      	nop
 800af18:	e7fe      	b.n	800af18 <vPortValidateInterruptPriority+0x60>
	}
 800af1a:	bf00      	nop
 800af1c:	3714      	adds	r7, #20
 800af1e:	46bd      	mov	sp, r7
 800af20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af24:	4770      	bx	lr
 800af26:	bf00      	nop
 800af28:	e000e3f0 	.word	0xe000e3f0
 800af2c:	20000d40 	.word	0x20000d40
 800af30:	e000ed0c 	.word	0xe000ed0c
 800af34:	20000d44 	.word	0x20000d44

0800af38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b08a      	sub	sp, #40	; 0x28
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800af40:	2300      	movs	r3, #0
 800af42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800af44:	f7fe ffde 	bl	8009f04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800af48:	4b5b      	ldr	r3, [pc, #364]	; (800b0b8 <pvPortMalloc+0x180>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d101      	bne.n	800af54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800af50:	f000 f920 	bl	800b194 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800af54:	4b59      	ldr	r3, [pc, #356]	; (800b0bc <pvPortMalloc+0x184>)
 800af56:	681a      	ldr	r2, [r3, #0]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	4013      	ands	r3, r2
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	f040 8093 	bne.w	800b088 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d01d      	beq.n	800afa4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800af68:	2208      	movs	r2, #8
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	4413      	add	r3, r2
 800af6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f003 0307 	and.w	r3, r3, #7
 800af76:	2b00      	cmp	r3, #0
 800af78:	d014      	beq.n	800afa4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f023 0307 	bic.w	r3, r3, #7
 800af80:	3308      	adds	r3, #8
 800af82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f003 0307 	and.w	r3, r3, #7
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d00a      	beq.n	800afa4 <pvPortMalloc+0x6c>
	__asm volatile
 800af8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af92:	f383 8811 	msr	BASEPRI, r3
 800af96:	f3bf 8f6f 	isb	sy
 800af9a:	f3bf 8f4f 	dsb	sy
 800af9e:	617b      	str	r3, [r7, #20]
}
 800afa0:	bf00      	nop
 800afa2:	e7fe      	b.n	800afa2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d06e      	beq.n	800b088 <pvPortMalloc+0x150>
 800afaa:	4b45      	ldr	r3, [pc, #276]	; (800b0c0 <pvPortMalloc+0x188>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	429a      	cmp	r2, r3
 800afb2:	d869      	bhi.n	800b088 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800afb4:	4b43      	ldr	r3, [pc, #268]	; (800b0c4 <pvPortMalloc+0x18c>)
 800afb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800afb8:	4b42      	ldr	r3, [pc, #264]	; (800b0c4 <pvPortMalloc+0x18c>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800afbe:	e004      	b.n	800afca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800afc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800afc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800afca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	687a      	ldr	r2, [r7, #4]
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d903      	bls.n	800afdc <pvPortMalloc+0xa4>
 800afd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d1f1      	bne.n	800afc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800afdc:	4b36      	ldr	r3, [pc, #216]	; (800b0b8 <pvPortMalloc+0x180>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d050      	beq.n	800b088 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800afe6:	6a3b      	ldr	r3, [r7, #32]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2208      	movs	r2, #8
 800afec:	4413      	add	r3, r2
 800afee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aff2:	681a      	ldr	r2, [r3, #0]
 800aff4:	6a3b      	ldr	r3, [r7, #32]
 800aff6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800affa:	685a      	ldr	r2, [r3, #4]
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	1ad2      	subs	r2, r2, r3
 800b000:	2308      	movs	r3, #8
 800b002:	005b      	lsls	r3, r3, #1
 800b004:	429a      	cmp	r2, r3
 800b006:	d91f      	bls.n	800b048 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	4413      	add	r3, r2
 800b00e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b010:	69bb      	ldr	r3, [r7, #24]
 800b012:	f003 0307 	and.w	r3, r3, #7
 800b016:	2b00      	cmp	r3, #0
 800b018:	d00a      	beq.n	800b030 <pvPortMalloc+0xf8>
	__asm volatile
 800b01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b01e:	f383 8811 	msr	BASEPRI, r3
 800b022:	f3bf 8f6f 	isb	sy
 800b026:	f3bf 8f4f 	dsb	sy
 800b02a:	613b      	str	r3, [r7, #16]
}
 800b02c:	bf00      	nop
 800b02e:	e7fe      	b.n	800b02e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b032:	685a      	ldr	r2, [r3, #4]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	1ad2      	subs	r2, r2, r3
 800b038:	69bb      	ldr	r3, [r7, #24]
 800b03a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b042:	69b8      	ldr	r0, [r7, #24]
 800b044:	f000 f908 	bl	800b258 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b048:	4b1d      	ldr	r3, [pc, #116]	; (800b0c0 <pvPortMalloc+0x188>)
 800b04a:	681a      	ldr	r2, [r3, #0]
 800b04c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	1ad3      	subs	r3, r2, r3
 800b052:	4a1b      	ldr	r2, [pc, #108]	; (800b0c0 <pvPortMalloc+0x188>)
 800b054:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b056:	4b1a      	ldr	r3, [pc, #104]	; (800b0c0 <pvPortMalloc+0x188>)
 800b058:	681a      	ldr	r2, [r3, #0]
 800b05a:	4b1b      	ldr	r3, [pc, #108]	; (800b0c8 <pvPortMalloc+0x190>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d203      	bcs.n	800b06a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b062:	4b17      	ldr	r3, [pc, #92]	; (800b0c0 <pvPortMalloc+0x188>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4a18      	ldr	r2, [pc, #96]	; (800b0c8 <pvPortMalloc+0x190>)
 800b068:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b06c:	685a      	ldr	r2, [r3, #4]
 800b06e:	4b13      	ldr	r3, [pc, #76]	; (800b0bc <pvPortMalloc+0x184>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	431a      	orrs	r2, r3
 800b074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b076:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b07a:	2200      	movs	r2, #0
 800b07c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b07e:	4b13      	ldr	r3, [pc, #76]	; (800b0cc <pvPortMalloc+0x194>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	3301      	adds	r3, #1
 800b084:	4a11      	ldr	r2, [pc, #68]	; (800b0cc <pvPortMalloc+0x194>)
 800b086:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b088:	f7fe ff4a 	bl	8009f20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	f003 0307 	and.w	r3, r3, #7
 800b092:	2b00      	cmp	r3, #0
 800b094:	d00a      	beq.n	800b0ac <pvPortMalloc+0x174>
	__asm volatile
 800b096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b09a:	f383 8811 	msr	BASEPRI, r3
 800b09e:	f3bf 8f6f 	isb	sy
 800b0a2:	f3bf 8f4f 	dsb	sy
 800b0a6:	60fb      	str	r3, [r7, #12]
}
 800b0a8:	bf00      	nop
 800b0aa:	e7fe      	b.n	800b0aa <pvPortMalloc+0x172>
	return pvReturn;
 800b0ac:	69fb      	ldr	r3, [r7, #28]
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3728      	adds	r7, #40	; 0x28
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop
 800b0b8:	20004950 	.word	0x20004950
 800b0bc:	20004964 	.word	0x20004964
 800b0c0:	20004954 	.word	0x20004954
 800b0c4:	20004948 	.word	0x20004948
 800b0c8:	20004958 	.word	0x20004958
 800b0cc:	2000495c 	.word	0x2000495c

0800b0d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d04d      	beq.n	800b17e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b0e2:	2308      	movs	r3, #8
 800b0e4:	425b      	negs	r3, r3
 800b0e6:	697a      	ldr	r2, [r7, #20]
 800b0e8:	4413      	add	r3, r2
 800b0ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	685a      	ldr	r2, [r3, #4]
 800b0f4:	4b24      	ldr	r3, [pc, #144]	; (800b188 <vPortFree+0xb8>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4013      	ands	r3, r2
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10a      	bne.n	800b114 <vPortFree+0x44>
	__asm volatile
 800b0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b102:	f383 8811 	msr	BASEPRI, r3
 800b106:	f3bf 8f6f 	isb	sy
 800b10a:	f3bf 8f4f 	dsb	sy
 800b10e:	60fb      	str	r3, [r7, #12]
}
 800b110:	bf00      	nop
 800b112:	e7fe      	b.n	800b112 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d00a      	beq.n	800b132 <vPortFree+0x62>
	__asm volatile
 800b11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b120:	f383 8811 	msr	BASEPRI, r3
 800b124:	f3bf 8f6f 	isb	sy
 800b128:	f3bf 8f4f 	dsb	sy
 800b12c:	60bb      	str	r3, [r7, #8]
}
 800b12e:	bf00      	nop
 800b130:	e7fe      	b.n	800b130 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	685a      	ldr	r2, [r3, #4]
 800b136:	4b14      	ldr	r3, [pc, #80]	; (800b188 <vPortFree+0xb8>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4013      	ands	r3, r2
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d01e      	beq.n	800b17e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d11a      	bne.n	800b17e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b148:	693b      	ldr	r3, [r7, #16]
 800b14a:	685a      	ldr	r2, [r3, #4]
 800b14c:	4b0e      	ldr	r3, [pc, #56]	; (800b188 <vPortFree+0xb8>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	43db      	mvns	r3, r3
 800b152:	401a      	ands	r2, r3
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b158:	f7fe fed4 	bl	8009f04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	685a      	ldr	r2, [r3, #4]
 800b160:	4b0a      	ldr	r3, [pc, #40]	; (800b18c <vPortFree+0xbc>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4413      	add	r3, r2
 800b166:	4a09      	ldr	r2, [pc, #36]	; (800b18c <vPortFree+0xbc>)
 800b168:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b16a:	6938      	ldr	r0, [r7, #16]
 800b16c:	f000 f874 	bl	800b258 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b170:	4b07      	ldr	r3, [pc, #28]	; (800b190 <vPortFree+0xc0>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	3301      	adds	r3, #1
 800b176:	4a06      	ldr	r2, [pc, #24]	; (800b190 <vPortFree+0xc0>)
 800b178:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b17a:	f7fe fed1 	bl	8009f20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b17e:	bf00      	nop
 800b180:	3718      	adds	r7, #24
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	20004964 	.word	0x20004964
 800b18c:	20004954 	.word	0x20004954
 800b190:	20004960 	.word	0x20004960

0800b194 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b194:	b480      	push	{r7}
 800b196:	b085      	sub	sp, #20
 800b198:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b19a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b19e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b1a0:	4b27      	ldr	r3, [pc, #156]	; (800b240 <prvHeapInit+0xac>)
 800b1a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f003 0307 	and.w	r3, r3, #7
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d00c      	beq.n	800b1c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	3307      	adds	r3, #7
 800b1b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f023 0307 	bic.w	r3, r3, #7
 800b1ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b1bc:	68ba      	ldr	r2, [r7, #8]
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	1ad3      	subs	r3, r2, r3
 800b1c2:	4a1f      	ldr	r2, [pc, #124]	; (800b240 <prvHeapInit+0xac>)
 800b1c4:	4413      	add	r3, r2
 800b1c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b1cc:	4a1d      	ldr	r2, [pc, #116]	; (800b244 <prvHeapInit+0xb0>)
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b1d2:	4b1c      	ldr	r3, [pc, #112]	; (800b244 <prvHeapInit+0xb0>)
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	68ba      	ldr	r2, [r7, #8]
 800b1dc:	4413      	add	r3, r2
 800b1de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b1e0:	2208      	movs	r2, #8
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	1a9b      	subs	r3, r3, r2
 800b1e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	f023 0307 	bic.w	r3, r3, #7
 800b1ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	4a15      	ldr	r2, [pc, #84]	; (800b248 <prvHeapInit+0xb4>)
 800b1f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b1f6:	4b14      	ldr	r3, [pc, #80]	; (800b248 <prvHeapInit+0xb4>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b1fe:	4b12      	ldr	r3, [pc, #72]	; (800b248 <prvHeapInit+0xb4>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	2200      	movs	r2, #0
 800b204:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	68fa      	ldr	r2, [r7, #12]
 800b20e:	1ad2      	subs	r2, r2, r3
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b214:	4b0c      	ldr	r3, [pc, #48]	; (800b248 <prvHeapInit+0xb4>)
 800b216:	681a      	ldr	r2, [r3, #0]
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	685b      	ldr	r3, [r3, #4]
 800b220:	4a0a      	ldr	r2, [pc, #40]	; (800b24c <prvHeapInit+0xb8>)
 800b222:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	4a09      	ldr	r2, [pc, #36]	; (800b250 <prvHeapInit+0xbc>)
 800b22a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b22c:	4b09      	ldr	r3, [pc, #36]	; (800b254 <prvHeapInit+0xc0>)
 800b22e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b232:	601a      	str	r2, [r3, #0]
}
 800b234:	bf00      	nop
 800b236:	3714      	adds	r7, #20
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr
 800b240:	20000d48 	.word	0x20000d48
 800b244:	20004948 	.word	0x20004948
 800b248:	20004950 	.word	0x20004950
 800b24c:	20004958 	.word	0x20004958
 800b250:	20004954 	.word	0x20004954
 800b254:	20004964 	.word	0x20004964

0800b258 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b258:	b480      	push	{r7}
 800b25a:	b085      	sub	sp, #20
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b260:	4b28      	ldr	r3, [pc, #160]	; (800b304 <prvInsertBlockIntoFreeList+0xac>)
 800b262:	60fb      	str	r3, [r7, #12]
 800b264:	e002      	b.n	800b26c <prvInsertBlockIntoFreeList+0x14>
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	60fb      	str	r3, [r7, #12]
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	687a      	ldr	r2, [r7, #4]
 800b272:	429a      	cmp	r2, r3
 800b274:	d8f7      	bhi.n	800b266 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	68ba      	ldr	r2, [r7, #8]
 800b280:	4413      	add	r3, r2
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	429a      	cmp	r2, r3
 800b286:	d108      	bne.n	800b29a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	685a      	ldr	r2, [r3, #4]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	441a      	add	r2, r3
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	68ba      	ldr	r2, [r7, #8]
 800b2a4:	441a      	add	r2, r3
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	d118      	bne.n	800b2e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681a      	ldr	r2, [r3, #0]
 800b2b2:	4b15      	ldr	r3, [pc, #84]	; (800b308 <prvInsertBlockIntoFreeList+0xb0>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d00d      	beq.n	800b2d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	685a      	ldr	r2, [r3, #4]
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	441a      	add	r2, r3
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	601a      	str	r2, [r3, #0]
 800b2d4:	e008      	b.n	800b2e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b2d6:	4b0c      	ldr	r3, [pc, #48]	; (800b308 <prvInsertBlockIntoFreeList+0xb0>)
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	601a      	str	r2, [r3, #0]
 800b2de:	e003      	b.n	800b2e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	429a      	cmp	r2, r3
 800b2ee:	d002      	beq.n	800b2f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	687a      	ldr	r2, [r7, #4]
 800b2f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2f6:	bf00      	nop
 800b2f8:	3714      	adds	r7, #20
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr
 800b302:	bf00      	nop
 800b304:	20004948 	.word	0x20004948
 800b308:	20004950 	.word	0x20004950

0800b30c <__cvt>:
 800b30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b310:	ec55 4b10 	vmov	r4, r5, d0
 800b314:	2d00      	cmp	r5, #0
 800b316:	460e      	mov	r6, r1
 800b318:	4619      	mov	r1, r3
 800b31a:	462b      	mov	r3, r5
 800b31c:	bfbb      	ittet	lt
 800b31e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b322:	461d      	movlt	r5, r3
 800b324:	2300      	movge	r3, #0
 800b326:	232d      	movlt	r3, #45	; 0x2d
 800b328:	700b      	strb	r3, [r1, #0]
 800b32a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b32c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b330:	4691      	mov	r9, r2
 800b332:	f023 0820 	bic.w	r8, r3, #32
 800b336:	bfbc      	itt	lt
 800b338:	4622      	movlt	r2, r4
 800b33a:	4614      	movlt	r4, r2
 800b33c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b340:	d005      	beq.n	800b34e <__cvt+0x42>
 800b342:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b346:	d100      	bne.n	800b34a <__cvt+0x3e>
 800b348:	3601      	adds	r6, #1
 800b34a:	2102      	movs	r1, #2
 800b34c:	e000      	b.n	800b350 <__cvt+0x44>
 800b34e:	2103      	movs	r1, #3
 800b350:	ab03      	add	r3, sp, #12
 800b352:	9301      	str	r3, [sp, #4]
 800b354:	ab02      	add	r3, sp, #8
 800b356:	9300      	str	r3, [sp, #0]
 800b358:	ec45 4b10 	vmov	d0, r4, r5
 800b35c:	4653      	mov	r3, sl
 800b35e:	4632      	mov	r2, r6
 800b360:	f000 fee2 	bl	800c128 <_dtoa_r>
 800b364:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b368:	4607      	mov	r7, r0
 800b36a:	d102      	bne.n	800b372 <__cvt+0x66>
 800b36c:	f019 0f01 	tst.w	r9, #1
 800b370:	d022      	beq.n	800b3b8 <__cvt+0xac>
 800b372:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b376:	eb07 0906 	add.w	r9, r7, r6
 800b37a:	d110      	bne.n	800b39e <__cvt+0x92>
 800b37c:	783b      	ldrb	r3, [r7, #0]
 800b37e:	2b30      	cmp	r3, #48	; 0x30
 800b380:	d10a      	bne.n	800b398 <__cvt+0x8c>
 800b382:	2200      	movs	r2, #0
 800b384:	2300      	movs	r3, #0
 800b386:	4620      	mov	r0, r4
 800b388:	4629      	mov	r1, r5
 800b38a:	f7f5 fbbd 	bl	8000b08 <__aeabi_dcmpeq>
 800b38e:	b918      	cbnz	r0, 800b398 <__cvt+0x8c>
 800b390:	f1c6 0601 	rsb	r6, r6, #1
 800b394:	f8ca 6000 	str.w	r6, [sl]
 800b398:	f8da 3000 	ldr.w	r3, [sl]
 800b39c:	4499      	add	r9, r3
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	4620      	mov	r0, r4
 800b3a4:	4629      	mov	r1, r5
 800b3a6:	f7f5 fbaf 	bl	8000b08 <__aeabi_dcmpeq>
 800b3aa:	b108      	cbz	r0, 800b3b0 <__cvt+0xa4>
 800b3ac:	f8cd 900c 	str.w	r9, [sp, #12]
 800b3b0:	2230      	movs	r2, #48	; 0x30
 800b3b2:	9b03      	ldr	r3, [sp, #12]
 800b3b4:	454b      	cmp	r3, r9
 800b3b6:	d307      	bcc.n	800b3c8 <__cvt+0xbc>
 800b3b8:	9b03      	ldr	r3, [sp, #12]
 800b3ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b3bc:	1bdb      	subs	r3, r3, r7
 800b3be:	4638      	mov	r0, r7
 800b3c0:	6013      	str	r3, [r2, #0]
 800b3c2:	b004      	add	sp, #16
 800b3c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3c8:	1c59      	adds	r1, r3, #1
 800b3ca:	9103      	str	r1, [sp, #12]
 800b3cc:	701a      	strb	r2, [r3, #0]
 800b3ce:	e7f0      	b.n	800b3b2 <__cvt+0xa6>

0800b3d0 <__exponent>:
 800b3d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2900      	cmp	r1, #0
 800b3d6:	bfb8      	it	lt
 800b3d8:	4249      	neglt	r1, r1
 800b3da:	f803 2b02 	strb.w	r2, [r3], #2
 800b3de:	bfb4      	ite	lt
 800b3e0:	222d      	movlt	r2, #45	; 0x2d
 800b3e2:	222b      	movge	r2, #43	; 0x2b
 800b3e4:	2909      	cmp	r1, #9
 800b3e6:	7042      	strb	r2, [r0, #1]
 800b3e8:	dd2a      	ble.n	800b440 <__exponent+0x70>
 800b3ea:	f10d 0207 	add.w	r2, sp, #7
 800b3ee:	4617      	mov	r7, r2
 800b3f0:	260a      	movs	r6, #10
 800b3f2:	4694      	mov	ip, r2
 800b3f4:	fb91 f5f6 	sdiv	r5, r1, r6
 800b3f8:	fb06 1415 	mls	r4, r6, r5, r1
 800b3fc:	3430      	adds	r4, #48	; 0x30
 800b3fe:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b402:	460c      	mov	r4, r1
 800b404:	2c63      	cmp	r4, #99	; 0x63
 800b406:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800b40a:	4629      	mov	r1, r5
 800b40c:	dcf1      	bgt.n	800b3f2 <__exponent+0x22>
 800b40e:	3130      	adds	r1, #48	; 0x30
 800b410:	f1ac 0402 	sub.w	r4, ip, #2
 800b414:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b418:	1c41      	adds	r1, r0, #1
 800b41a:	4622      	mov	r2, r4
 800b41c:	42ba      	cmp	r2, r7
 800b41e:	d30a      	bcc.n	800b436 <__exponent+0x66>
 800b420:	f10d 0209 	add.w	r2, sp, #9
 800b424:	eba2 020c 	sub.w	r2, r2, ip
 800b428:	42bc      	cmp	r4, r7
 800b42a:	bf88      	it	hi
 800b42c:	2200      	movhi	r2, #0
 800b42e:	4413      	add	r3, r2
 800b430:	1a18      	subs	r0, r3, r0
 800b432:	b003      	add	sp, #12
 800b434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b436:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b43a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b43e:	e7ed      	b.n	800b41c <__exponent+0x4c>
 800b440:	2330      	movs	r3, #48	; 0x30
 800b442:	3130      	adds	r1, #48	; 0x30
 800b444:	7083      	strb	r3, [r0, #2]
 800b446:	70c1      	strb	r1, [r0, #3]
 800b448:	1d03      	adds	r3, r0, #4
 800b44a:	e7f1      	b.n	800b430 <__exponent+0x60>

0800b44c <_printf_float>:
 800b44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b450:	ed2d 8b02 	vpush	{d8}
 800b454:	b08d      	sub	sp, #52	; 0x34
 800b456:	460c      	mov	r4, r1
 800b458:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b45c:	4616      	mov	r6, r2
 800b45e:	461f      	mov	r7, r3
 800b460:	4605      	mov	r5, r0
 800b462:	f000 fcfb 	bl	800be5c <_localeconv_r>
 800b466:	f8d0 a000 	ldr.w	sl, [r0]
 800b46a:	4650      	mov	r0, sl
 800b46c:	f7f4 ff20 	bl	80002b0 <strlen>
 800b470:	2300      	movs	r3, #0
 800b472:	930a      	str	r3, [sp, #40]	; 0x28
 800b474:	6823      	ldr	r3, [r4, #0]
 800b476:	9305      	str	r3, [sp, #20]
 800b478:	f8d8 3000 	ldr.w	r3, [r8]
 800b47c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b480:	3307      	adds	r3, #7
 800b482:	f023 0307 	bic.w	r3, r3, #7
 800b486:	f103 0208 	add.w	r2, r3, #8
 800b48a:	f8c8 2000 	str.w	r2, [r8]
 800b48e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b492:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b496:	9307      	str	r3, [sp, #28]
 800b498:	f8cd 8018 	str.w	r8, [sp, #24]
 800b49c:	ee08 0a10 	vmov	s16, r0
 800b4a0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b4a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4a8:	4b9e      	ldr	r3, [pc, #632]	; (800b724 <_printf_float+0x2d8>)
 800b4aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b4ae:	f7f5 fb5d 	bl	8000b6c <__aeabi_dcmpun>
 800b4b2:	bb88      	cbnz	r0, 800b518 <_printf_float+0xcc>
 800b4b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4b8:	4b9a      	ldr	r3, [pc, #616]	; (800b724 <_printf_float+0x2d8>)
 800b4ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b4be:	f7f5 fb37 	bl	8000b30 <__aeabi_dcmple>
 800b4c2:	bb48      	cbnz	r0, 800b518 <_printf_float+0xcc>
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	4640      	mov	r0, r8
 800b4ca:	4649      	mov	r1, r9
 800b4cc:	f7f5 fb26 	bl	8000b1c <__aeabi_dcmplt>
 800b4d0:	b110      	cbz	r0, 800b4d8 <_printf_float+0x8c>
 800b4d2:	232d      	movs	r3, #45	; 0x2d
 800b4d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4d8:	4a93      	ldr	r2, [pc, #588]	; (800b728 <_printf_float+0x2dc>)
 800b4da:	4b94      	ldr	r3, [pc, #592]	; (800b72c <_printf_float+0x2e0>)
 800b4dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b4e0:	bf94      	ite	ls
 800b4e2:	4690      	movls	r8, r2
 800b4e4:	4698      	movhi	r8, r3
 800b4e6:	2303      	movs	r3, #3
 800b4e8:	6123      	str	r3, [r4, #16]
 800b4ea:	9b05      	ldr	r3, [sp, #20]
 800b4ec:	f023 0304 	bic.w	r3, r3, #4
 800b4f0:	6023      	str	r3, [r4, #0]
 800b4f2:	f04f 0900 	mov.w	r9, #0
 800b4f6:	9700      	str	r7, [sp, #0]
 800b4f8:	4633      	mov	r3, r6
 800b4fa:	aa0b      	add	r2, sp, #44	; 0x2c
 800b4fc:	4621      	mov	r1, r4
 800b4fe:	4628      	mov	r0, r5
 800b500:	f000 f9da 	bl	800b8b8 <_printf_common>
 800b504:	3001      	adds	r0, #1
 800b506:	f040 8090 	bne.w	800b62a <_printf_float+0x1de>
 800b50a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b50e:	b00d      	add	sp, #52	; 0x34
 800b510:	ecbd 8b02 	vpop	{d8}
 800b514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b518:	4642      	mov	r2, r8
 800b51a:	464b      	mov	r3, r9
 800b51c:	4640      	mov	r0, r8
 800b51e:	4649      	mov	r1, r9
 800b520:	f7f5 fb24 	bl	8000b6c <__aeabi_dcmpun>
 800b524:	b140      	cbz	r0, 800b538 <_printf_float+0xec>
 800b526:	464b      	mov	r3, r9
 800b528:	2b00      	cmp	r3, #0
 800b52a:	bfbc      	itt	lt
 800b52c:	232d      	movlt	r3, #45	; 0x2d
 800b52e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b532:	4a7f      	ldr	r2, [pc, #508]	; (800b730 <_printf_float+0x2e4>)
 800b534:	4b7f      	ldr	r3, [pc, #508]	; (800b734 <_printf_float+0x2e8>)
 800b536:	e7d1      	b.n	800b4dc <_printf_float+0x90>
 800b538:	6863      	ldr	r3, [r4, #4]
 800b53a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b53e:	9206      	str	r2, [sp, #24]
 800b540:	1c5a      	adds	r2, r3, #1
 800b542:	d13f      	bne.n	800b5c4 <_printf_float+0x178>
 800b544:	2306      	movs	r3, #6
 800b546:	6063      	str	r3, [r4, #4]
 800b548:	9b05      	ldr	r3, [sp, #20]
 800b54a:	6861      	ldr	r1, [r4, #4]
 800b54c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b550:	2300      	movs	r3, #0
 800b552:	9303      	str	r3, [sp, #12]
 800b554:	ab0a      	add	r3, sp, #40	; 0x28
 800b556:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b55a:	ab09      	add	r3, sp, #36	; 0x24
 800b55c:	ec49 8b10 	vmov	d0, r8, r9
 800b560:	9300      	str	r3, [sp, #0]
 800b562:	6022      	str	r2, [r4, #0]
 800b564:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b568:	4628      	mov	r0, r5
 800b56a:	f7ff fecf 	bl	800b30c <__cvt>
 800b56e:	9b06      	ldr	r3, [sp, #24]
 800b570:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b572:	2b47      	cmp	r3, #71	; 0x47
 800b574:	4680      	mov	r8, r0
 800b576:	d108      	bne.n	800b58a <_printf_float+0x13e>
 800b578:	1cc8      	adds	r0, r1, #3
 800b57a:	db02      	blt.n	800b582 <_printf_float+0x136>
 800b57c:	6863      	ldr	r3, [r4, #4]
 800b57e:	4299      	cmp	r1, r3
 800b580:	dd41      	ble.n	800b606 <_printf_float+0x1ba>
 800b582:	f1ab 0302 	sub.w	r3, fp, #2
 800b586:	fa5f fb83 	uxtb.w	fp, r3
 800b58a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b58e:	d820      	bhi.n	800b5d2 <_printf_float+0x186>
 800b590:	3901      	subs	r1, #1
 800b592:	465a      	mov	r2, fp
 800b594:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b598:	9109      	str	r1, [sp, #36]	; 0x24
 800b59a:	f7ff ff19 	bl	800b3d0 <__exponent>
 800b59e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5a0:	1813      	adds	r3, r2, r0
 800b5a2:	2a01      	cmp	r2, #1
 800b5a4:	4681      	mov	r9, r0
 800b5a6:	6123      	str	r3, [r4, #16]
 800b5a8:	dc02      	bgt.n	800b5b0 <_printf_float+0x164>
 800b5aa:	6822      	ldr	r2, [r4, #0]
 800b5ac:	07d2      	lsls	r2, r2, #31
 800b5ae:	d501      	bpl.n	800b5b4 <_printf_float+0x168>
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	6123      	str	r3, [r4, #16]
 800b5b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d09c      	beq.n	800b4f6 <_printf_float+0xaa>
 800b5bc:	232d      	movs	r3, #45	; 0x2d
 800b5be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5c2:	e798      	b.n	800b4f6 <_printf_float+0xaa>
 800b5c4:	9a06      	ldr	r2, [sp, #24]
 800b5c6:	2a47      	cmp	r2, #71	; 0x47
 800b5c8:	d1be      	bne.n	800b548 <_printf_float+0xfc>
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d1bc      	bne.n	800b548 <_printf_float+0xfc>
 800b5ce:	2301      	movs	r3, #1
 800b5d0:	e7b9      	b.n	800b546 <_printf_float+0xfa>
 800b5d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b5d6:	d118      	bne.n	800b60a <_printf_float+0x1be>
 800b5d8:	2900      	cmp	r1, #0
 800b5da:	6863      	ldr	r3, [r4, #4]
 800b5dc:	dd0b      	ble.n	800b5f6 <_printf_float+0x1aa>
 800b5de:	6121      	str	r1, [r4, #16]
 800b5e0:	b913      	cbnz	r3, 800b5e8 <_printf_float+0x19c>
 800b5e2:	6822      	ldr	r2, [r4, #0]
 800b5e4:	07d0      	lsls	r0, r2, #31
 800b5e6:	d502      	bpl.n	800b5ee <_printf_float+0x1a2>
 800b5e8:	3301      	adds	r3, #1
 800b5ea:	440b      	add	r3, r1
 800b5ec:	6123      	str	r3, [r4, #16]
 800b5ee:	65a1      	str	r1, [r4, #88]	; 0x58
 800b5f0:	f04f 0900 	mov.w	r9, #0
 800b5f4:	e7de      	b.n	800b5b4 <_printf_float+0x168>
 800b5f6:	b913      	cbnz	r3, 800b5fe <_printf_float+0x1b2>
 800b5f8:	6822      	ldr	r2, [r4, #0]
 800b5fa:	07d2      	lsls	r2, r2, #31
 800b5fc:	d501      	bpl.n	800b602 <_printf_float+0x1b6>
 800b5fe:	3302      	adds	r3, #2
 800b600:	e7f4      	b.n	800b5ec <_printf_float+0x1a0>
 800b602:	2301      	movs	r3, #1
 800b604:	e7f2      	b.n	800b5ec <_printf_float+0x1a0>
 800b606:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b60a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b60c:	4299      	cmp	r1, r3
 800b60e:	db05      	blt.n	800b61c <_printf_float+0x1d0>
 800b610:	6823      	ldr	r3, [r4, #0]
 800b612:	6121      	str	r1, [r4, #16]
 800b614:	07d8      	lsls	r0, r3, #31
 800b616:	d5ea      	bpl.n	800b5ee <_printf_float+0x1a2>
 800b618:	1c4b      	adds	r3, r1, #1
 800b61a:	e7e7      	b.n	800b5ec <_printf_float+0x1a0>
 800b61c:	2900      	cmp	r1, #0
 800b61e:	bfd4      	ite	le
 800b620:	f1c1 0202 	rsble	r2, r1, #2
 800b624:	2201      	movgt	r2, #1
 800b626:	4413      	add	r3, r2
 800b628:	e7e0      	b.n	800b5ec <_printf_float+0x1a0>
 800b62a:	6823      	ldr	r3, [r4, #0]
 800b62c:	055a      	lsls	r2, r3, #21
 800b62e:	d407      	bmi.n	800b640 <_printf_float+0x1f4>
 800b630:	6923      	ldr	r3, [r4, #16]
 800b632:	4642      	mov	r2, r8
 800b634:	4631      	mov	r1, r6
 800b636:	4628      	mov	r0, r5
 800b638:	47b8      	blx	r7
 800b63a:	3001      	adds	r0, #1
 800b63c:	d12c      	bne.n	800b698 <_printf_float+0x24c>
 800b63e:	e764      	b.n	800b50a <_printf_float+0xbe>
 800b640:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b644:	f240 80e0 	bls.w	800b808 <_printf_float+0x3bc>
 800b648:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b64c:	2200      	movs	r2, #0
 800b64e:	2300      	movs	r3, #0
 800b650:	f7f5 fa5a 	bl	8000b08 <__aeabi_dcmpeq>
 800b654:	2800      	cmp	r0, #0
 800b656:	d034      	beq.n	800b6c2 <_printf_float+0x276>
 800b658:	4a37      	ldr	r2, [pc, #220]	; (800b738 <_printf_float+0x2ec>)
 800b65a:	2301      	movs	r3, #1
 800b65c:	4631      	mov	r1, r6
 800b65e:	4628      	mov	r0, r5
 800b660:	47b8      	blx	r7
 800b662:	3001      	adds	r0, #1
 800b664:	f43f af51 	beq.w	800b50a <_printf_float+0xbe>
 800b668:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b66c:	429a      	cmp	r2, r3
 800b66e:	db02      	blt.n	800b676 <_printf_float+0x22a>
 800b670:	6823      	ldr	r3, [r4, #0]
 800b672:	07d8      	lsls	r0, r3, #31
 800b674:	d510      	bpl.n	800b698 <_printf_float+0x24c>
 800b676:	ee18 3a10 	vmov	r3, s16
 800b67a:	4652      	mov	r2, sl
 800b67c:	4631      	mov	r1, r6
 800b67e:	4628      	mov	r0, r5
 800b680:	47b8      	blx	r7
 800b682:	3001      	adds	r0, #1
 800b684:	f43f af41 	beq.w	800b50a <_printf_float+0xbe>
 800b688:	f04f 0800 	mov.w	r8, #0
 800b68c:	f104 091a 	add.w	r9, r4, #26
 800b690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b692:	3b01      	subs	r3, #1
 800b694:	4543      	cmp	r3, r8
 800b696:	dc09      	bgt.n	800b6ac <_printf_float+0x260>
 800b698:	6823      	ldr	r3, [r4, #0]
 800b69a:	079b      	lsls	r3, r3, #30
 800b69c:	f100 8107 	bmi.w	800b8ae <_printf_float+0x462>
 800b6a0:	68e0      	ldr	r0, [r4, #12]
 800b6a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6a4:	4298      	cmp	r0, r3
 800b6a6:	bfb8      	it	lt
 800b6a8:	4618      	movlt	r0, r3
 800b6aa:	e730      	b.n	800b50e <_printf_float+0xc2>
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	464a      	mov	r2, r9
 800b6b0:	4631      	mov	r1, r6
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	47b8      	blx	r7
 800b6b6:	3001      	adds	r0, #1
 800b6b8:	f43f af27 	beq.w	800b50a <_printf_float+0xbe>
 800b6bc:	f108 0801 	add.w	r8, r8, #1
 800b6c0:	e7e6      	b.n	800b690 <_printf_float+0x244>
 800b6c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dc39      	bgt.n	800b73c <_printf_float+0x2f0>
 800b6c8:	4a1b      	ldr	r2, [pc, #108]	; (800b738 <_printf_float+0x2ec>)
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	4631      	mov	r1, r6
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	47b8      	blx	r7
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	f43f af19 	beq.w	800b50a <_printf_float+0xbe>
 800b6d8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	d102      	bne.n	800b6e6 <_printf_float+0x29a>
 800b6e0:	6823      	ldr	r3, [r4, #0]
 800b6e2:	07d9      	lsls	r1, r3, #31
 800b6e4:	d5d8      	bpl.n	800b698 <_printf_float+0x24c>
 800b6e6:	ee18 3a10 	vmov	r3, s16
 800b6ea:	4652      	mov	r2, sl
 800b6ec:	4631      	mov	r1, r6
 800b6ee:	4628      	mov	r0, r5
 800b6f0:	47b8      	blx	r7
 800b6f2:	3001      	adds	r0, #1
 800b6f4:	f43f af09 	beq.w	800b50a <_printf_float+0xbe>
 800b6f8:	f04f 0900 	mov.w	r9, #0
 800b6fc:	f104 0a1a 	add.w	sl, r4, #26
 800b700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b702:	425b      	negs	r3, r3
 800b704:	454b      	cmp	r3, r9
 800b706:	dc01      	bgt.n	800b70c <_printf_float+0x2c0>
 800b708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b70a:	e792      	b.n	800b632 <_printf_float+0x1e6>
 800b70c:	2301      	movs	r3, #1
 800b70e:	4652      	mov	r2, sl
 800b710:	4631      	mov	r1, r6
 800b712:	4628      	mov	r0, r5
 800b714:	47b8      	blx	r7
 800b716:	3001      	adds	r0, #1
 800b718:	f43f aef7 	beq.w	800b50a <_printf_float+0xbe>
 800b71c:	f109 0901 	add.w	r9, r9, #1
 800b720:	e7ee      	b.n	800b700 <_printf_float+0x2b4>
 800b722:	bf00      	nop
 800b724:	7fefffff 	.word	0x7fefffff
 800b728:	0800e234 	.word	0x0800e234
 800b72c:	0800e238 	.word	0x0800e238
 800b730:	0800e23c 	.word	0x0800e23c
 800b734:	0800e240 	.word	0x0800e240
 800b738:	0800e244 	.word	0x0800e244
 800b73c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b73e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b740:	429a      	cmp	r2, r3
 800b742:	bfa8      	it	ge
 800b744:	461a      	movge	r2, r3
 800b746:	2a00      	cmp	r2, #0
 800b748:	4691      	mov	r9, r2
 800b74a:	dc37      	bgt.n	800b7bc <_printf_float+0x370>
 800b74c:	f04f 0b00 	mov.w	fp, #0
 800b750:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b754:	f104 021a 	add.w	r2, r4, #26
 800b758:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b75a:	9305      	str	r3, [sp, #20]
 800b75c:	eba3 0309 	sub.w	r3, r3, r9
 800b760:	455b      	cmp	r3, fp
 800b762:	dc33      	bgt.n	800b7cc <_printf_float+0x380>
 800b764:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b768:	429a      	cmp	r2, r3
 800b76a:	db3b      	blt.n	800b7e4 <_printf_float+0x398>
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	07da      	lsls	r2, r3, #31
 800b770:	d438      	bmi.n	800b7e4 <_printf_float+0x398>
 800b772:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b776:	eba2 0903 	sub.w	r9, r2, r3
 800b77a:	9b05      	ldr	r3, [sp, #20]
 800b77c:	1ad2      	subs	r2, r2, r3
 800b77e:	4591      	cmp	r9, r2
 800b780:	bfa8      	it	ge
 800b782:	4691      	movge	r9, r2
 800b784:	f1b9 0f00 	cmp.w	r9, #0
 800b788:	dc35      	bgt.n	800b7f6 <_printf_float+0x3aa>
 800b78a:	f04f 0800 	mov.w	r8, #0
 800b78e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b792:	f104 0a1a 	add.w	sl, r4, #26
 800b796:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b79a:	1a9b      	subs	r3, r3, r2
 800b79c:	eba3 0309 	sub.w	r3, r3, r9
 800b7a0:	4543      	cmp	r3, r8
 800b7a2:	f77f af79 	ble.w	800b698 <_printf_float+0x24c>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	4652      	mov	r2, sl
 800b7aa:	4631      	mov	r1, r6
 800b7ac:	4628      	mov	r0, r5
 800b7ae:	47b8      	blx	r7
 800b7b0:	3001      	adds	r0, #1
 800b7b2:	f43f aeaa 	beq.w	800b50a <_printf_float+0xbe>
 800b7b6:	f108 0801 	add.w	r8, r8, #1
 800b7ba:	e7ec      	b.n	800b796 <_printf_float+0x34a>
 800b7bc:	4613      	mov	r3, r2
 800b7be:	4631      	mov	r1, r6
 800b7c0:	4642      	mov	r2, r8
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	47b8      	blx	r7
 800b7c6:	3001      	adds	r0, #1
 800b7c8:	d1c0      	bne.n	800b74c <_printf_float+0x300>
 800b7ca:	e69e      	b.n	800b50a <_printf_float+0xbe>
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	4631      	mov	r1, r6
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	9205      	str	r2, [sp, #20]
 800b7d4:	47b8      	blx	r7
 800b7d6:	3001      	adds	r0, #1
 800b7d8:	f43f ae97 	beq.w	800b50a <_printf_float+0xbe>
 800b7dc:	9a05      	ldr	r2, [sp, #20]
 800b7de:	f10b 0b01 	add.w	fp, fp, #1
 800b7e2:	e7b9      	b.n	800b758 <_printf_float+0x30c>
 800b7e4:	ee18 3a10 	vmov	r3, s16
 800b7e8:	4652      	mov	r2, sl
 800b7ea:	4631      	mov	r1, r6
 800b7ec:	4628      	mov	r0, r5
 800b7ee:	47b8      	blx	r7
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	d1be      	bne.n	800b772 <_printf_float+0x326>
 800b7f4:	e689      	b.n	800b50a <_printf_float+0xbe>
 800b7f6:	9a05      	ldr	r2, [sp, #20]
 800b7f8:	464b      	mov	r3, r9
 800b7fa:	4442      	add	r2, r8
 800b7fc:	4631      	mov	r1, r6
 800b7fe:	4628      	mov	r0, r5
 800b800:	47b8      	blx	r7
 800b802:	3001      	adds	r0, #1
 800b804:	d1c1      	bne.n	800b78a <_printf_float+0x33e>
 800b806:	e680      	b.n	800b50a <_printf_float+0xbe>
 800b808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b80a:	2a01      	cmp	r2, #1
 800b80c:	dc01      	bgt.n	800b812 <_printf_float+0x3c6>
 800b80e:	07db      	lsls	r3, r3, #31
 800b810:	d53a      	bpl.n	800b888 <_printf_float+0x43c>
 800b812:	2301      	movs	r3, #1
 800b814:	4642      	mov	r2, r8
 800b816:	4631      	mov	r1, r6
 800b818:	4628      	mov	r0, r5
 800b81a:	47b8      	blx	r7
 800b81c:	3001      	adds	r0, #1
 800b81e:	f43f ae74 	beq.w	800b50a <_printf_float+0xbe>
 800b822:	ee18 3a10 	vmov	r3, s16
 800b826:	4652      	mov	r2, sl
 800b828:	4631      	mov	r1, r6
 800b82a:	4628      	mov	r0, r5
 800b82c:	47b8      	blx	r7
 800b82e:	3001      	adds	r0, #1
 800b830:	f43f ae6b 	beq.w	800b50a <_printf_float+0xbe>
 800b834:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b838:	2200      	movs	r2, #0
 800b83a:	2300      	movs	r3, #0
 800b83c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b840:	f7f5 f962 	bl	8000b08 <__aeabi_dcmpeq>
 800b844:	b9d8      	cbnz	r0, 800b87e <_printf_float+0x432>
 800b846:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b84a:	f108 0201 	add.w	r2, r8, #1
 800b84e:	4631      	mov	r1, r6
 800b850:	4628      	mov	r0, r5
 800b852:	47b8      	blx	r7
 800b854:	3001      	adds	r0, #1
 800b856:	d10e      	bne.n	800b876 <_printf_float+0x42a>
 800b858:	e657      	b.n	800b50a <_printf_float+0xbe>
 800b85a:	2301      	movs	r3, #1
 800b85c:	4652      	mov	r2, sl
 800b85e:	4631      	mov	r1, r6
 800b860:	4628      	mov	r0, r5
 800b862:	47b8      	blx	r7
 800b864:	3001      	adds	r0, #1
 800b866:	f43f ae50 	beq.w	800b50a <_printf_float+0xbe>
 800b86a:	f108 0801 	add.w	r8, r8, #1
 800b86e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b870:	3b01      	subs	r3, #1
 800b872:	4543      	cmp	r3, r8
 800b874:	dcf1      	bgt.n	800b85a <_printf_float+0x40e>
 800b876:	464b      	mov	r3, r9
 800b878:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b87c:	e6da      	b.n	800b634 <_printf_float+0x1e8>
 800b87e:	f04f 0800 	mov.w	r8, #0
 800b882:	f104 0a1a 	add.w	sl, r4, #26
 800b886:	e7f2      	b.n	800b86e <_printf_float+0x422>
 800b888:	2301      	movs	r3, #1
 800b88a:	4642      	mov	r2, r8
 800b88c:	e7df      	b.n	800b84e <_printf_float+0x402>
 800b88e:	2301      	movs	r3, #1
 800b890:	464a      	mov	r2, r9
 800b892:	4631      	mov	r1, r6
 800b894:	4628      	mov	r0, r5
 800b896:	47b8      	blx	r7
 800b898:	3001      	adds	r0, #1
 800b89a:	f43f ae36 	beq.w	800b50a <_printf_float+0xbe>
 800b89e:	f108 0801 	add.w	r8, r8, #1
 800b8a2:	68e3      	ldr	r3, [r4, #12]
 800b8a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8a6:	1a5b      	subs	r3, r3, r1
 800b8a8:	4543      	cmp	r3, r8
 800b8aa:	dcf0      	bgt.n	800b88e <_printf_float+0x442>
 800b8ac:	e6f8      	b.n	800b6a0 <_printf_float+0x254>
 800b8ae:	f04f 0800 	mov.w	r8, #0
 800b8b2:	f104 0919 	add.w	r9, r4, #25
 800b8b6:	e7f4      	b.n	800b8a2 <_printf_float+0x456>

0800b8b8 <_printf_common>:
 800b8b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8bc:	4616      	mov	r6, r2
 800b8be:	4699      	mov	r9, r3
 800b8c0:	688a      	ldr	r2, [r1, #8]
 800b8c2:	690b      	ldr	r3, [r1, #16]
 800b8c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b8c8:	4293      	cmp	r3, r2
 800b8ca:	bfb8      	it	lt
 800b8cc:	4613      	movlt	r3, r2
 800b8ce:	6033      	str	r3, [r6, #0]
 800b8d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b8d4:	4607      	mov	r7, r0
 800b8d6:	460c      	mov	r4, r1
 800b8d8:	b10a      	cbz	r2, 800b8de <_printf_common+0x26>
 800b8da:	3301      	adds	r3, #1
 800b8dc:	6033      	str	r3, [r6, #0]
 800b8de:	6823      	ldr	r3, [r4, #0]
 800b8e0:	0699      	lsls	r1, r3, #26
 800b8e2:	bf42      	ittt	mi
 800b8e4:	6833      	ldrmi	r3, [r6, #0]
 800b8e6:	3302      	addmi	r3, #2
 800b8e8:	6033      	strmi	r3, [r6, #0]
 800b8ea:	6825      	ldr	r5, [r4, #0]
 800b8ec:	f015 0506 	ands.w	r5, r5, #6
 800b8f0:	d106      	bne.n	800b900 <_printf_common+0x48>
 800b8f2:	f104 0a19 	add.w	sl, r4, #25
 800b8f6:	68e3      	ldr	r3, [r4, #12]
 800b8f8:	6832      	ldr	r2, [r6, #0]
 800b8fa:	1a9b      	subs	r3, r3, r2
 800b8fc:	42ab      	cmp	r3, r5
 800b8fe:	dc26      	bgt.n	800b94e <_printf_common+0x96>
 800b900:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b904:	1e13      	subs	r3, r2, #0
 800b906:	6822      	ldr	r2, [r4, #0]
 800b908:	bf18      	it	ne
 800b90a:	2301      	movne	r3, #1
 800b90c:	0692      	lsls	r2, r2, #26
 800b90e:	d42b      	bmi.n	800b968 <_printf_common+0xb0>
 800b910:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b914:	4649      	mov	r1, r9
 800b916:	4638      	mov	r0, r7
 800b918:	47c0      	blx	r8
 800b91a:	3001      	adds	r0, #1
 800b91c:	d01e      	beq.n	800b95c <_printf_common+0xa4>
 800b91e:	6823      	ldr	r3, [r4, #0]
 800b920:	6922      	ldr	r2, [r4, #16]
 800b922:	f003 0306 	and.w	r3, r3, #6
 800b926:	2b04      	cmp	r3, #4
 800b928:	bf02      	ittt	eq
 800b92a:	68e5      	ldreq	r5, [r4, #12]
 800b92c:	6833      	ldreq	r3, [r6, #0]
 800b92e:	1aed      	subeq	r5, r5, r3
 800b930:	68a3      	ldr	r3, [r4, #8]
 800b932:	bf0c      	ite	eq
 800b934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b938:	2500      	movne	r5, #0
 800b93a:	4293      	cmp	r3, r2
 800b93c:	bfc4      	itt	gt
 800b93e:	1a9b      	subgt	r3, r3, r2
 800b940:	18ed      	addgt	r5, r5, r3
 800b942:	2600      	movs	r6, #0
 800b944:	341a      	adds	r4, #26
 800b946:	42b5      	cmp	r5, r6
 800b948:	d11a      	bne.n	800b980 <_printf_common+0xc8>
 800b94a:	2000      	movs	r0, #0
 800b94c:	e008      	b.n	800b960 <_printf_common+0xa8>
 800b94e:	2301      	movs	r3, #1
 800b950:	4652      	mov	r2, sl
 800b952:	4649      	mov	r1, r9
 800b954:	4638      	mov	r0, r7
 800b956:	47c0      	blx	r8
 800b958:	3001      	adds	r0, #1
 800b95a:	d103      	bne.n	800b964 <_printf_common+0xac>
 800b95c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b964:	3501      	adds	r5, #1
 800b966:	e7c6      	b.n	800b8f6 <_printf_common+0x3e>
 800b968:	18e1      	adds	r1, r4, r3
 800b96a:	1c5a      	adds	r2, r3, #1
 800b96c:	2030      	movs	r0, #48	; 0x30
 800b96e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b972:	4422      	add	r2, r4
 800b974:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b978:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b97c:	3302      	adds	r3, #2
 800b97e:	e7c7      	b.n	800b910 <_printf_common+0x58>
 800b980:	2301      	movs	r3, #1
 800b982:	4622      	mov	r2, r4
 800b984:	4649      	mov	r1, r9
 800b986:	4638      	mov	r0, r7
 800b988:	47c0      	blx	r8
 800b98a:	3001      	adds	r0, #1
 800b98c:	d0e6      	beq.n	800b95c <_printf_common+0xa4>
 800b98e:	3601      	adds	r6, #1
 800b990:	e7d9      	b.n	800b946 <_printf_common+0x8e>
	...

0800b994 <_printf_i>:
 800b994:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b998:	7e0f      	ldrb	r7, [r1, #24]
 800b99a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b99c:	2f78      	cmp	r7, #120	; 0x78
 800b99e:	4691      	mov	r9, r2
 800b9a0:	4680      	mov	r8, r0
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	469a      	mov	sl, r3
 800b9a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9aa:	d807      	bhi.n	800b9bc <_printf_i+0x28>
 800b9ac:	2f62      	cmp	r7, #98	; 0x62
 800b9ae:	d80a      	bhi.n	800b9c6 <_printf_i+0x32>
 800b9b0:	2f00      	cmp	r7, #0
 800b9b2:	f000 80d4 	beq.w	800bb5e <_printf_i+0x1ca>
 800b9b6:	2f58      	cmp	r7, #88	; 0x58
 800b9b8:	f000 80c0 	beq.w	800bb3c <_printf_i+0x1a8>
 800b9bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b9c4:	e03a      	b.n	800ba3c <_printf_i+0xa8>
 800b9c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b9ca:	2b15      	cmp	r3, #21
 800b9cc:	d8f6      	bhi.n	800b9bc <_printf_i+0x28>
 800b9ce:	a101      	add	r1, pc, #4	; (adr r1, 800b9d4 <_printf_i+0x40>)
 800b9d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b9d4:	0800ba2d 	.word	0x0800ba2d
 800b9d8:	0800ba41 	.word	0x0800ba41
 800b9dc:	0800b9bd 	.word	0x0800b9bd
 800b9e0:	0800b9bd 	.word	0x0800b9bd
 800b9e4:	0800b9bd 	.word	0x0800b9bd
 800b9e8:	0800b9bd 	.word	0x0800b9bd
 800b9ec:	0800ba41 	.word	0x0800ba41
 800b9f0:	0800b9bd 	.word	0x0800b9bd
 800b9f4:	0800b9bd 	.word	0x0800b9bd
 800b9f8:	0800b9bd 	.word	0x0800b9bd
 800b9fc:	0800b9bd 	.word	0x0800b9bd
 800ba00:	0800bb45 	.word	0x0800bb45
 800ba04:	0800ba6d 	.word	0x0800ba6d
 800ba08:	0800baff 	.word	0x0800baff
 800ba0c:	0800b9bd 	.word	0x0800b9bd
 800ba10:	0800b9bd 	.word	0x0800b9bd
 800ba14:	0800bb67 	.word	0x0800bb67
 800ba18:	0800b9bd 	.word	0x0800b9bd
 800ba1c:	0800ba6d 	.word	0x0800ba6d
 800ba20:	0800b9bd 	.word	0x0800b9bd
 800ba24:	0800b9bd 	.word	0x0800b9bd
 800ba28:	0800bb07 	.word	0x0800bb07
 800ba2c:	682b      	ldr	r3, [r5, #0]
 800ba2e:	1d1a      	adds	r2, r3, #4
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	602a      	str	r2, [r5, #0]
 800ba34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e09f      	b.n	800bb80 <_printf_i+0x1ec>
 800ba40:	6820      	ldr	r0, [r4, #0]
 800ba42:	682b      	ldr	r3, [r5, #0]
 800ba44:	0607      	lsls	r7, r0, #24
 800ba46:	f103 0104 	add.w	r1, r3, #4
 800ba4a:	6029      	str	r1, [r5, #0]
 800ba4c:	d501      	bpl.n	800ba52 <_printf_i+0xbe>
 800ba4e:	681e      	ldr	r6, [r3, #0]
 800ba50:	e003      	b.n	800ba5a <_printf_i+0xc6>
 800ba52:	0646      	lsls	r6, r0, #25
 800ba54:	d5fb      	bpl.n	800ba4e <_printf_i+0xba>
 800ba56:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ba5a:	2e00      	cmp	r6, #0
 800ba5c:	da03      	bge.n	800ba66 <_printf_i+0xd2>
 800ba5e:	232d      	movs	r3, #45	; 0x2d
 800ba60:	4276      	negs	r6, r6
 800ba62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba66:	485a      	ldr	r0, [pc, #360]	; (800bbd0 <_printf_i+0x23c>)
 800ba68:	230a      	movs	r3, #10
 800ba6a:	e012      	b.n	800ba92 <_printf_i+0xfe>
 800ba6c:	682b      	ldr	r3, [r5, #0]
 800ba6e:	6820      	ldr	r0, [r4, #0]
 800ba70:	1d19      	adds	r1, r3, #4
 800ba72:	6029      	str	r1, [r5, #0]
 800ba74:	0605      	lsls	r5, r0, #24
 800ba76:	d501      	bpl.n	800ba7c <_printf_i+0xe8>
 800ba78:	681e      	ldr	r6, [r3, #0]
 800ba7a:	e002      	b.n	800ba82 <_printf_i+0xee>
 800ba7c:	0641      	lsls	r1, r0, #25
 800ba7e:	d5fb      	bpl.n	800ba78 <_printf_i+0xe4>
 800ba80:	881e      	ldrh	r6, [r3, #0]
 800ba82:	4853      	ldr	r0, [pc, #332]	; (800bbd0 <_printf_i+0x23c>)
 800ba84:	2f6f      	cmp	r7, #111	; 0x6f
 800ba86:	bf0c      	ite	eq
 800ba88:	2308      	moveq	r3, #8
 800ba8a:	230a      	movne	r3, #10
 800ba8c:	2100      	movs	r1, #0
 800ba8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba92:	6865      	ldr	r5, [r4, #4]
 800ba94:	60a5      	str	r5, [r4, #8]
 800ba96:	2d00      	cmp	r5, #0
 800ba98:	bfa2      	ittt	ge
 800ba9a:	6821      	ldrge	r1, [r4, #0]
 800ba9c:	f021 0104 	bicge.w	r1, r1, #4
 800baa0:	6021      	strge	r1, [r4, #0]
 800baa2:	b90e      	cbnz	r6, 800baa8 <_printf_i+0x114>
 800baa4:	2d00      	cmp	r5, #0
 800baa6:	d04b      	beq.n	800bb40 <_printf_i+0x1ac>
 800baa8:	4615      	mov	r5, r2
 800baaa:	fbb6 f1f3 	udiv	r1, r6, r3
 800baae:	fb03 6711 	mls	r7, r3, r1, r6
 800bab2:	5dc7      	ldrb	r7, [r0, r7]
 800bab4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bab8:	4637      	mov	r7, r6
 800baba:	42bb      	cmp	r3, r7
 800babc:	460e      	mov	r6, r1
 800babe:	d9f4      	bls.n	800baaa <_printf_i+0x116>
 800bac0:	2b08      	cmp	r3, #8
 800bac2:	d10b      	bne.n	800badc <_printf_i+0x148>
 800bac4:	6823      	ldr	r3, [r4, #0]
 800bac6:	07de      	lsls	r6, r3, #31
 800bac8:	d508      	bpl.n	800badc <_printf_i+0x148>
 800baca:	6923      	ldr	r3, [r4, #16]
 800bacc:	6861      	ldr	r1, [r4, #4]
 800bace:	4299      	cmp	r1, r3
 800bad0:	bfde      	ittt	le
 800bad2:	2330      	movle	r3, #48	; 0x30
 800bad4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bad8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800badc:	1b52      	subs	r2, r2, r5
 800bade:	6122      	str	r2, [r4, #16]
 800bae0:	f8cd a000 	str.w	sl, [sp]
 800bae4:	464b      	mov	r3, r9
 800bae6:	aa03      	add	r2, sp, #12
 800bae8:	4621      	mov	r1, r4
 800baea:	4640      	mov	r0, r8
 800baec:	f7ff fee4 	bl	800b8b8 <_printf_common>
 800baf0:	3001      	adds	r0, #1
 800baf2:	d14a      	bne.n	800bb8a <_printf_i+0x1f6>
 800baf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800baf8:	b004      	add	sp, #16
 800bafa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bafe:	6823      	ldr	r3, [r4, #0]
 800bb00:	f043 0320 	orr.w	r3, r3, #32
 800bb04:	6023      	str	r3, [r4, #0]
 800bb06:	4833      	ldr	r0, [pc, #204]	; (800bbd4 <_printf_i+0x240>)
 800bb08:	2778      	movs	r7, #120	; 0x78
 800bb0a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb0e:	6823      	ldr	r3, [r4, #0]
 800bb10:	6829      	ldr	r1, [r5, #0]
 800bb12:	061f      	lsls	r7, r3, #24
 800bb14:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb18:	d402      	bmi.n	800bb20 <_printf_i+0x18c>
 800bb1a:	065f      	lsls	r7, r3, #25
 800bb1c:	bf48      	it	mi
 800bb1e:	b2b6      	uxthmi	r6, r6
 800bb20:	07df      	lsls	r7, r3, #31
 800bb22:	bf48      	it	mi
 800bb24:	f043 0320 	orrmi.w	r3, r3, #32
 800bb28:	6029      	str	r1, [r5, #0]
 800bb2a:	bf48      	it	mi
 800bb2c:	6023      	strmi	r3, [r4, #0]
 800bb2e:	b91e      	cbnz	r6, 800bb38 <_printf_i+0x1a4>
 800bb30:	6823      	ldr	r3, [r4, #0]
 800bb32:	f023 0320 	bic.w	r3, r3, #32
 800bb36:	6023      	str	r3, [r4, #0]
 800bb38:	2310      	movs	r3, #16
 800bb3a:	e7a7      	b.n	800ba8c <_printf_i+0xf8>
 800bb3c:	4824      	ldr	r0, [pc, #144]	; (800bbd0 <_printf_i+0x23c>)
 800bb3e:	e7e4      	b.n	800bb0a <_printf_i+0x176>
 800bb40:	4615      	mov	r5, r2
 800bb42:	e7bd      	b.n	800bac0 <_printf_i+0x12c>
 800bb44:	682b      	ldr	r3, [r5, #0]
 800bb46:	6826      	ldr	r6, [r4, #0]
 800bb48:	6961      	ldr	r1, [r4, #20]
 800bb4a:	1d18      	adds	r0, r3, #4
 800bb4c:	6028      	str	r0, [r5, #0]
 800bb4e:	0635      	lsls	r5, r6, #24
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	d501      	bpl.n	800bb58 <_printf_i+0x1c4>
 800bb54:	6019      	str	r1, [r3, #0]
 800bb56:	e002      	b.n	800bb5e <_printf_i+0x1ca>
 800bb58:	0670      	lsls	r0, r6, #25
 800bb5a:	d5fb      	bpl.n	800bb54 <_printf_i+0x1c0>
 800bb5c:	8019      	strh	r1, [r3, #0]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	6123      	str	r3, [r4, #16]
 800bb62:	4615      	mov	r5, r2
 800bb64:	e7bc      	b.n	800bae0 <_printf_i+0x14c>
 800bb66:	682b      	ldr	r3, [r5, #0]
 800bb68:	1d1a      	adds	r2, r3, #4
 800bb6a:	602a      	str	r2, [r5, #0]
 800bb6c:	681d      	ldr	r5, [r3, #0]
 800bb6e:	6862      	ldr	r2, [r4, #4]
 800bb70:	2100      	movs	r1, #0
 800bb72:	4628      	mov	r0, r5
 800bb74:	f7f4 fb4c 	bl	8000210 <memchr>
 800bb78:	b108      	cbz	r0, 800bb7e <_printf_i+0x1ea>
 800bb7a:	1b40      	subs	r0, r0, r5
 800bb7c:	6060      	str	r0, [r4, #4]
 800bb7e:	6863      	ldr	r3, [r4, #4]
 800bb80:	6123      	str	r3, [r4, #16]
 800bb82:	2300      	movs	r3, #0
 800bb84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb88:	e7aa      	b.n	800bae0 <_printf_i+0x14c>
 800bb8a:	6923      	ldr	r3, [r4, #16]
 800bb8c:	462a      	mov	r2, r5
 800bb8e:	4649      	mov	r1, r9
 800bb90:	4640      	mov	r0, r8
 800bb92:	47d0      	blx	sl
 800bb94:	3001      	adds	r0, #1
 800bb96:	d0ad      	beq.n	800baf4 <_printf_i+0x160>
 800bb98:	6823      	ldr	r3, [r4, #0]
 800bb9a:	079b      	lsls	r3, r3, #30
 800bb9c:	d413      	bmi.n	800bbc6 <_printf_i+0x232>
 800bb9e:	68e0      	ldr	r0, [r4, #12]
 800bba0:	9b03      	ldr	r3, [sp, #12]
 800bba2:	4298      	cmp	r0, r3
 800bba4:	bfb8      	it	lt
 800bba6:	4618      	movlt	r0, r3
 800bba8:	e7a6      	b.n	800baf8 <_printf_i+0x164>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	4632      	mov	r2, r6
 800bbae:	4649      	mov	r1, r9
 800bbb0:	4640      	mov	r0, r8
 800bbb2:	47d0      	blx	sl
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	d09d      	beq.n	800baf4 <_printf_i+0x160>
 800bbb8:	3501      	adds	r5, #1
 800bbba:	68e3      	ldr	r3, [r4, #12]
 800bbbc:	9903      	ldr	r1, [sp, #12]
 800bbbe:	1a5b      	subs	r3, r3, r1
 800bbc0:	42ab      	cmp	r3, r5
 800bbc2:	dcf2      	bgt.n	800bbaa <_printf_i+0x216>
 800bbc4:	e7eb      	b.n	800bb9e <_printf_i+0x20a>
 800bbc6:	2500      	movs	r5, #0
 800bbc8:	f104 0619 	add.w	r6, r4, #25
 800bbcc:	e7f5      	b.n	800bbba <_printf_i+0x226>
 800bbce:	bf00      	nop
 800bbd0:	0800e246 	.word	0x0800e246
 800bbd4:	0800e257 	.word	0x0800e257

0800bbd8 <std>:
 800bbd8:	2300      	movs	r3, #0
 800bbda:	b510      	push	{r4, lr}
 800bbdc:	4604      	mov	r4, r0
 800bbde:	e9c0 3300 	strd	r3, r3, [r0]
 800bbe2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbe6:	6083      	str	r3, [r0, #8]
 800bbe8:	8181      	strh	r1, [r0, #12]
 800bbea:	6643      	str	r3, [r0, #100]	; 0x64
 800bbec:	81c2      	strh	r2, [r0, #14]
 800bbee:	6183      	str	r3, [r0, #24]
 800bbf0:	4619      	mov	r1, r3
 800bbf2:	2208      	movs	r2, #8
 800bbf4:	305c      	adds	r0, #92	; 0x5c
 800bbf6:	f000 f928 	bl	800be4a <memset>
 800bbfa:	4b0d      	ldr	r3, [pc, #52]	; (800bc30 <std+0x58>)
 800bbfc:	6263      	str	r3, [r4, #36]	; 0x24
 800bbfe:	4b0d      	ldr	r3, [pc, #52]	; (800bc34 <std+0x5c>)
 800bc00:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc02:	4b0d      	ldr	r3, [pc, #52]	; (800bc38 <std+0x60>)
 800bc04:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc06:	4b0d      	ldr	r3, [pc, #52]	; (800bc3c <std+0x64>)
 800bc08:	6323      	str	r3, [r4, #48]	; 0x30
 800bc0a:	4b0d      	ldr	r3, [pc, #52]	; (800bc40 <std+0x68>)
 800bc0c:	6224      	str	r4, [r4, #32]
 800bc0e:	429c      	cmp	r4, r3
 800bc10:	d006      	beq.n	800bc20 <std+0x48>
 800bc12:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bc16:	4294      	cmp	r4, r2
 800bc18:	d002      	beq.n	800bc20 <std+0x48>
 800bc1a:	33d0      	adds	r3, #208	; 0xd0
 800bc1c:	429c      	cmp	r4, r3
 800bc1e:	d105      	bne.n	800bc2c <std+0x54>
 800bc20:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bc24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc28:	f000 b9e2 	b.w	800bff0 <__retarget_lock_init_recursive>
 800bc2c:	bd10      	pop	{r4, pc}
 800bc2e:	bf00      	nop
 800bc30:	0800bdc5 	.word	0x0800bdc5
 800bc34:	0800bde7 	.word	0x0800bde7
 800bc38:	0800be1f 	.word	0x0800be1f
 800bc3c:	0800be43 	.word	0x0800be43
 800bc40:	20004968 	.word	0x20004968

0800bc44 <stdio_exit_handler>:
 800bc44:	4a02      	ldr	r2, [pc, #8]	; (800bc50 <stdio_exit_handler+0xc>)
 800bc46:	4903      	ldr	r1, [pc, #12]	; (800bc54 <stdio_exit_handler+0x10>)
 800bc48:	4803      	ldr	r0, [pc, #12]	; (800bc58 <stdio_exit_handler+0x14>)
 800bc4a:	f000 b869 	b.w	800bd20 <_fwalk_sglue>
 800bc4e:	bf00      	nop
 800bc50:	20000028 	.word	0x20000028
 800bc54:	0800d9c1 	.word	0x0800d9c1
 800bc58:	20000034 	.word	0x20000034

0800bc5c <cleanup_stdio>:
 800bc5c:	6841      	ldr	r1, [r0, #4]
 800bc5e:	4b0c      	ldr	r3, [pc, #48]	; (800bc90 <cleanup_stdio+0x34>)
 800bc60:	4299      	cmp	r1, r3
 800bc62:	b510      	push	{r4, lr}
 800bc64:	4604      	mov	r4, r0
 800bc66:	d001      	beq.n	800bc6c <cleanup_stdio+0x10>
 800bc68:	f001 feaa 	bl	800d9c0 <_fflush_r>
 800bc6c:	68a1      	ldr	r1, [r4, #8]
 800bc6e:	4b09      	ldr	r3, [pc, #36]	; (800bc94 <cleanup_stdio+0x38>)
 800bc70:	4299      	cmp	r1, r3
 800bc72:	d002      	beq.n	800bc7a <cleanup_stdio+0x1e>
 800bc74:	4620      	mov	r0, r4
 800bc76:	f001 fea3 	bl	800d9c0 <_fflush_r>
 800bc7a:	68e1      	ldr	r1, [r4, #12]
 800bc7c:	4b06      	ldr	r3, [pc, #24]	; (800bc98 <cleanup_stdio+0x3c>)
 800bc7e:	4299      	cmp	r1, r3
 800bc80:	d004      	beq.n	800bc8c <cleanup_stdio+0x30>
 800bc82:	4620      	mov	r0, r4
 800bc84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc88:	f001 be9a 	b.w	800d9c0 <_fflush_r>
 800bc8c:	bd10      	pop	{r4, pc}
 800bc8e:	bf00      	nop
 800bc90:	20004968 	.word	0x20004968
 800bc94:	200049d0 	.word	0x200049d0
 800bc98:	20004a38 	.word	0x20004a38

0800bc9c <global_stdio_init.part.0>:
 800bc9c:	b510      	push	{r4, lr}
 800bc9e:	4b0b      	ldr	r3, [pc, #44]	; (800bccc <global_stdio_init.part.0+0x30>)
 800bca0:	4c0b      	ldr	r4, [pc, #44]	; (800bcd0 <global_stdio_init.part.0+0x34>)
 800bca2:	4a0c      	ldr	r2, [pc, #48]	; (800bcd4 <global_stdio_init.part.0+0x38>)
 800bca4:	601a      	str	r2, [r3, #0]
 800bca6:	4620      	mov	r0, r4
 800bca8:	2200      	movs	r2, #0
 800bcaa:	2104      	movs	r1, #4
 800bcac:	f7ff ff94 	bl	800bbd8 <std>
 800bcb0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bcb4:	2201      	movs	r2, #1
 800bcb6:	2109      	movs	r1, #9
 800bcb8:	f7ff ff8e 	bl	800bbd8 <std>
 800bcbc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bcc0:	2202      	movs	r2, #2
 800bcc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcc6:	2112      	movs	r1, #18
 800bcc8:	f7ff bf86 	b.w	800bbd8 <std>
 800bccc:	20004aa0 	.word	0x20004aa0
 800bcd0:	20004968 	.word	0x20004968
 800bcd4:	0800bc45 	.word	0x0800bc45

0800bcd8 <__sfp_lock_acquire>:
 800bcd8:	4801      	ldr	r0, [pc, #4]	; (800bce0 <__sfp_lock_acquire+0x8>)
 800bcda:	f000 b98a 	b.w	800bff2 <__retarget_lock_acquire_recursive>
 800bcde:	bf00      	nop
 800bce0:	20004aa9 	.word	0x20004aa9

0800bce4 <__sfp_lock_release>:
 800bce4:	4801      	ldr	r0, [pc, #4]	; (800bcec <__sfp_lock_release+0x8>)
 800bce6:	f000 b985 	b.w	800bff4 <__retarget_lock_release_recursive>
 800bcea:	bf00      	nop
 800bcec:	20004aa9 	.word	0x20004aa9

0800bcf0 <__sinit>:
 800bcf0:	b510      	push	{r4, lr}
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	f7ff fff0 	bl	800bcd8 <__sfp_lock_acquire>
 800bcf8:	6a23      	ldr	r3, [r4, #32]
 800bcfa:	b11b      	cbz	r3, 800bd04 <__sinit+0x14>
 800bcfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd00:	f7ff bff0 	b.w	800bce4 <__sfp_lock_release>
 800bd04:	4b04      	ldr	r3, [pc, #16]	; (800bd18 <__sinit+0x28>)
 800bd06:	6223      	str	r3, [r4, #32]
 800bd08:	4b04      	ldr	r3, [pc, #16]	; (800bd1c <__sinit+0x2c>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d1f5      	bne.n	800bcfc <__sinit+0xc>
 800bd10:	f7ff ffc4 	bl	800bc9c <global_stdio_init.part.0>
 800bd14:	e7f2      	b.n	800bcfc <__sinit+0xc>
 800bd16:	bf00      	nop
 800bd18:	0800bc5d 	.word	0x0800bc5d
 800bd1c:	20004aa0 	.word	0x20004aa0

0800bd20 <_fwalk_sglue>:
 800bd20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd24:	4607      	mov	r7, r0
 800bd26:	4688      	mov	r8, r1
 800bd28:	4614      	mov	r4, r2
 800bd2a:	2600      	movs	r6, #0
 800bd2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd30:	f1b9 0901 	subs.w	r9, r9, #1
 800bd34:	d505      	bpl.n	800bd42 <_fwalk_sglue+0x22>
 800bd36:	6824      	ldr	r4, [r4, #0]
 800bd38:	2c00      	cmp	r4, #0
 800bd3a:	d1f7      	bne.n	800bd2c <_fwalk_sglue+0xc>
 800bd3c:	4630      	mov	r0, r6
 800bd3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd42:	89ab      	ldrh	r3, [r5, #12]
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	d907      	bls.n	800bd58 <_fwalk_sglue+0x38>
 800bd48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	d003      	beq.n	800bd58 <_fwalk_sglue+0x38>
 800bd50:	4629      	mov	r1, r5
 800bd52:	4638      	mov	r0, r7
 800bd54:	47c0      	blx	r8
 800bd56:	4306      	orrs	r6, r0
 800bd58:	3568      	adds	r5, #104	; 0x68
 800bd5a:	e7e9      	b.n	800bd30 <_fwalk_sglue+0x10>

0800bd5c <sniprintf>:
 800bd5c:	b40c      	push	{r2, r3}
 800bd5e:	b530      	push	{r4, r5, lr}
 800bd60:	4b17      	ldr	r3, [pc, #92]	; (800bdc0 <sniprintf+0x64>)
 800bd62:	1e0c      	subs	r4, r1, #0
 800bd64:	681d      	ldr	r5, [r3, #0]
 800bd66:	b09d      	sub	sp, #116	; 0x74
 800bd68:	da08      	bge.n	800bd7c <sniprintf+0x20>
 800bd6a:	238b      	movs	r3, #139	; 0x8b
 800bd6c:	602b      	str	r3, [r5, #0]
 800bd6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd72:	b01d      	add	sp, #116	; 0x74
 800bd74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd78:	b002      	add	sp, #8
 800bd7a:	4770      	bx	lr
 800bd7c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bd80:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bd84:	bf14      	ite	ne
 800bd86:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800bd8a:	4623      	moveq	r3, r4
 800bd8c:	9304      	str	r3, [sp, #16]
 800bd8e:	9307      	str	r3, [sp, #28]
 800bd90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bd94:	9002      	str	r0, [sp, #8]
 800bd96:	9006      	str	r0, [sp, #24]
 800bd98:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bd9c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bd9e:	ab21      	add	r3, sp, #132	; 0x84
 800bda0:	a902      	add	r1, sp, #8
 800bda2:	4628      	mov	r0, r5
 800bda4:	9301      	str	r3, [sp, #4]
 800bda6:	f001 fc87 	bl	800d6b8 <_svfiprintf_r>
 800bdaa:	1c43      	adds	r3, r0, #1
 800bdac:	bfbc      	itt	lt
 800bdae:	238b      	movlt	r3, #139	; 0x8b
 800bdb0:	602b      	strlt	r3, [r5, #0]
 800bdb2:	2c00      	cmp	r4, #0
 800bdb4:	d0dd      	beq.n	800bd72 <sniprintf+0x16>
 800bdb6:	9b02      	ldr	r3, [sp, #8]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	701a      	strb	r2, [r3, #0]
 800bdbc:	e7d9      	b.n	800bd72 <sniprintf+0x16>
 800bdbe:	bf00      	nop
 800bdc0:	20000080 	.word	0x20000080

0800bdc4 <__sread>:
 800bdc4:	b510      	push	{r4, lr}
 800bdc6:	460c      	mov	r4, r1
 800bdc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdcc:	f000 f8c2 	bl	800bf54 <_read_r>
 800bdd0:	2800      	cmp	r0, #0
 800bdd2:	bfab      	itete	ge
 800bdd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bdd6:	89a3      	ldrhlt	r3, [r4, #12]
 800bdd8:	181b      	addge	r3, r3, r0
 800bdda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bdde:	bfac      	ite	ge
 800bde0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bde2:	81a3      	strhlt	r3, [r4, #12]
 800bde4:	bd10      	pop	{r4, pc}

0800bde6 <__swrite>:
 800bde6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdea:	461f      	mov	r7, r3
 800bdec:	898b      	ldrh	r3, [r1, #12]
 800bdee:	05db      	lsls	r3, r3, #23
 800bdf0:	4605      	mov	r5, r0
 800bdf2:	460c      	mov	r4, r1
 800bdf4:	4616      	mov	r6, r2
 800bdf6:	d505      	bpl.n	800be04 <__swrite+0x1e>
 800bdf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdfc:	2302      	movs	r3, #2
 800bdfe:	2200      	movs	r2, #0
 800be00:	f000 f896 	bl	800bf30 <_lseek_r>
 800be04:	89a3      	ldrh	r3, [r4, #12]
 800be06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be0e:	81a3      	strh	r3, [r4, #12]
 800be10:	4632      	mov	r2, r6
 800be12:	463b      	mov	r3, r7
 800be14:	4628      	mov	r0, r5
 800be16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be1a:	f000 b8ad 	b.w	800bf78 <_write_r>

0800be1e <__sseek>:
 800be1e:	b510      	push	{r4, lr}
 800be20:	460c      	mov	r4, r1
 800be22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be26:	f000 f883 	bl	800bf30 <_lseek_r>
 800be2a:	1c43      	adds	r3, r0, #1
 800be2c:	89a3      	ldrh	r3, [r4, #12]
 800be2e:	bf15      	itete	ne
 800be30:	6560      	strne	r0, [r4, #84]	; 0x54
 800be32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be3a:	81a3      	strheq	r3, [r4, #12]
 800be3c:	bf18      	it	ne
 800be3e:	81a3      	strhne	r3, [r4, #12]
 800be40:	bd10      	pop	{r4, pc}

0800be42 <__sclose>:
 800be42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be46:	f000 b80d 	b.w	800be64 <_close_r>

0800be4a <memset>:
 800be4a:	4402      	add	r2, r0
 800be4c:	4603      	mov	r3, r0
 800be4e:	4293      	cmp	r3, r2
 800be50:	d100      	bne.n	800be54 <memset+0xa>
 800be52:	4770      	bx	lr
 800be54:	f803 1b01 	strb.w	r1, [r3], #1
 800be58:	e7f9      	b.n	800be4e <memset+0x4>
	...

0800be5c <_localeconv_r>:
 800be5c:	4800      	ldr	r0, [pc, #0]	; (800be60 <_localeconv_r+0x4>)
 800be5e:	4770      	bx	lr
 800be60:	20000174 	.word	0x20000174

0800be64 <_close_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	4d06      	ldr	r5, [pc, #24]	; (800be80 <_close_r+0x1c>)
 800be68:	2300      	movs	r3, #0
 800be6a:	4604      	mov	r4, r0
 800be6c:	4608      	mov	r0, r1
 800be6e:	602b      	str	r3, [r5, #0]
 800be70:	f7f5 fda3 	bl	80019ba <_close>
 800be74:	1c43      	adds	r3, r0, #1
 800be76:	d102      	bne.n	800be7e <_close_r+0x1a>
 800be78:	682b      	ldr	r3, [r5, #0]
 800be7a:	b103      	cbz	r3, 800be7e <_close_r+0x1a>
 800be7c:	6023      	str	r3, [r4, #0]
 800be7e:	bd38      	pop	{r3, r4, r5, pc}
 800be80:	20004aa4 	.word	0x20004aa4

0800be84 <_reclaim_reent>:
 800be84:	4b29      	ldr	r3, [pc, #164]	; (800bf2c <_reclaim_reent+0xa8>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	4283      	cmp	r3, r0
 800be8a:	b570      	push	{r4, r5, r6, lr}
 800be8c:	4604      	mov	r4, r0
 800be8e:	d04b      	beq.n	800bf28 <_reclaim_reent+0xa4>
 800be90:	69c3      	ldr	r3, [r0, #28]
 800be92:	b143      	cbz	r3, 800bea6 <_reclaim_reent+0x22>
 800be94:	68db      	ldr	r3, [r3, #12]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d144      	bne.n	800bf24 <_reclaim_reent+0xa0>
 800be9a:	69e3      	ldr	r3, [r4, #28]
 800be9c:	6819      	ldr	r1, [r3, #0]
 800be9e:	b111      	cbz	r1, 800bea6 <_reclaim_reent+0x22>
 800bea0:	4620      	mov	r0, r4
 800bea2:	f000 ff33 	bl	800cd0c <_free_r>
 800bea6:	6961      	ldr	r1, [r4, #20]
 800bea8:	b111      	cbz	r1, 800beb0 <_reclaim_reent+0x2c>
 800beaa:	4620      	mov	r0, r4
 800beac:	f000 ff2e 	bl	800cd0c <_free_r>
 800beb0:	69e1      	ldr	r1, [r4, #28]
 800beb2:	b111      	cbz	r1, 800beba <_reclaim_reent+0x36>
 800beb4:	4620      	mov	r0, r4
 800beb6:	f000 ff29 	bl	800cd0c <_free_r>
 800beba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bebc:	b111      	cbz	r1, 800bec4 <_reclaim_reent+0x40>
 800bebe:	4620      	mov	r0, r4
 800bec0:	f000 ff24 	bl	800cd0c <_free_r>
 800bec4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bec6:	b111      	cbz	r1, 800bece <_reclaim_reent+0x4a>
 800bec8:	4620      	mov	r0, r4
 800beca:	f000 ff1f 	bl	800cd0c <_free_r>
 800bece:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bed0:	b111      	cbz	r1, 800bed8 <_reclaim_reent+0x54>
 800bed2:	4620      	mov	r0, r4
 800bed4:	f000 ff1a 	bl	800cd0c <_free_r>
 800bed8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800beda:	b111      	cbz	r1, 800bee2 <_reclaim_reent+0x5e>
 800bedc:	4620      	mov	r0, r4
 800bede:	f000 ff15 	bl	800cd0c <_free_r>
 800bee2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800bee4:	b111      	cbz	r1, 800beec <_reclaim_reent+0x68>
 800bee6:	4620      	mov	r0, r4
 800bee8:	f000 ff10 	bl	800cd0c <_free_r>
 800beec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800beee:	b111      	cbz	r1, 800bef6 <_reclaim_reent+0x72>
 800bef0:	4620      	mov	r0, r4
 800bef2:	f000 ff0b 	bl	800cd0c <_free_r>
 800bef6:	6a23      	ldr	r3, [r4, #32]
 800bef8:	b1b3      	cbz	r3, 800bf28 <_reclaim_reent+0xa4>
 800befa:	4620      	mov	r0, r4
 800befc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bf00:	4718      	bx	r3
 800bf02:	5949      	ldr	r1, [r1, r5]
 800bf04:	b941      	cbnz	r1, 800bf18 <_reclaim_reent+0x94>
 800bf06:	3504      	adds	r5, #4
 800bf08:	69e3      	ldr	r3, [r4, #28]
 800bf0a:	2d80      	cmp	r5, #128	; 0x80
 800bf0c:	68d9      	ldr	r1, [r3, #12]
 800bf0e:	d1f8      	bne.n	800bf02 <_reclaim_reent+0x7e>
 800bf10:	4620      	mov	r0, r4
 800bf12:	f000 fefb 	bl	800cd0c <_free_r>
 800bf16:	e7c0      	b.n	800be9a <_reclaim_reent+0x16>
 800bf18:	680e      	ldr	r6, [r1, #0]
 800bf1a:	4620      	mov	r0, r4
 800bf1c:	f000 fef6 	bl	800cd0c <_free_r>
 800bf20:	4631      	mov	r1, r6
 800bf22:	e7ef      	b.n	800bf04 <_reclaim_reent+0x80>
 800bf24:	2500      	movs	r5, #0
 800bf26:	e7ef      	b.n	800bf08 <_reclaim_reent+0x84>
 800bf28:	bd70      	pop	{r4, r5, r6, pc}
 800bf2a:	bf00      	nop
 800bf2c:	20000080 	.word	0x20000080

0800bf30 <_lseek_r>:
 800bf30:	b538      	push	{r3, r4, r5, lr}
 800bf32:	4d07      	ldr	r5, [pc, #28]	; (800bf50 <_lseek_r+0x20>)
 800bf34:	4604      	mov	r4, r0
 800bf36:	4608      	mov	r0, r1
 800bf38:	4611      	mov	r1, r2
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	602a      	str	r2, [r5, #0]
 800bf3e:	461a      	mov	r2, r3
 800bf40:	f7f5 fd62 	bl	8001a08 <_lseek>
 800bf44:	1c43      	adds	r3, r0, #1
 800bf46:	d102      	bne.n	800bf4e <_lseek_r+0x1e>
 800bf48:	682b      	ldr	r3, [r5, #0]
 800bf4a:	b103      	cbz	r3, 800bf4e <_lseek_r+0x1e>
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	bd38      	pop	{r3, r4, r5, pc}
 800bf50:	20004aa4 	.word	0x20004aa4

0800bf54 <_read_r>:
 800bf54:	b538      	push	{r3, r4, r5, lr}
 800bf56:	4d07      	ldr	r5, [pc, #28]	; (800bf74 <_read_r+0x20>)
 800bf58:	4604      	mov	r4, r0
 800bf5a:	4608      	mov	r0, r1
 800bf5c:	4611      	mov	r1, r2
 800bf5e:	2200      	movs	r2, #0
 800bf60:	602a      	str	r2, [r5, #0]
 800bf62:	461a      	mov	r2, r3
 800bf64:	f7f5 fcf0 	bl	8001948 <_read>
 800bf68:	1c43      	adds	r3, r0, #1
 800bf6a:	d102      	bne.n	800bf72 <_read_r+0x1e>
 800bf6c:	682b      	ldr	r3, [r5, #0]
 800bf6e:	b103      	cbz	r3, 800bf72 <_read_r+0x1e>
 800bf70:	6023      	str	r3, [r4, #0]
 800bf72:	bd38      	pop	{r3, r4, r5, pc}
 800bf74:	20004aa4 	.word	0x20004aa4

0800bf78 <_write_r>:
 800bf78:	b538      	push	{r3, r4, r5, lr}
 800bf7a:	4d07      	ldr	r5, [pc, #28]	; (800bf98 <_write_r+0x20>)
 800bf7c:	4604      	mov	r4, r0
 800bf7e:	4608      	mov	r0, r1
 800bf80:	4611      	mov	r1, r2
 800bf82:	2200      	movs	r2, #0
 800bf84:	602a      	str	r2, [r5, #0]
 800bf86:	461a      	mov	r2, r3
 800bf88:	f7f5 fcfb 	bl	8001982 <_write>
 800bf8c:	1c43      	adds	r3, r0, #1
 800bf8e:	d102      	bne.n	800bf96 <_write_r+0x1e>
 800bf90:	682b      	ldr	r3, [r5, #0]
 800bf92:	b103      	cbz	r3, 800bf96 <_write_r+0x1e>
 800bf94:	6023      	str	r3, [r4, #0]
 800bf96:	bd38      	pop	{r3, r4, r5, pc}
 800bf98:	20004aa4 	.word	0x20004aa4

0800bf9c <__errno>:
 800bf9c:	4b01      	ldr	r3, [pc, #4]	; (800bfa4 <__errno+0x8>)
 800bf9e:	6818      	ldr	r0, [r3, #0]
 800bfa0:	4770      	bx	lr
 800bfa2:	bf00      	nop
 800bfa4:	20000080 	.word	0x20000080

0800bfa8 <__libc_init_array>:
 800bfa8:	b570      	push	{r4, r5, r6, lr}
 800bfaa:	4d0d      	ldr	r5, [pc, #52]	; (800bfe0 <__libc_init_array+0x38>)
 800bfac:	4c0d      	ldr	r4, [pc, #52]	; (800bfe4 <__libc_init_array+0x3c>)
 800bfae:	1b64      	subs	r4, r4, r5
 800bfb0:	10a4      	asrs	r4, r4, #2
 800bfb2:	2600      	movs	r6, #0
 800bfb4:	42a6      	cmp	r6, r4
 800bfb6:	d109      	bne.n	800bfcc <__libc_init_array+0x24>
 800bfb8:	4d0b      	ldr	r5, [pc, #44]	; (800bfe8 <__libc_init_array+0x40>)
 800bfba:	4c0c      	ldr	r4, [pc, #48]	; (800bfec <__libc_init_array+0x44>)
 800bfbc:	f002 f896 	bl	800e0ec <_init>
 800bfc0:	1b64      	subs	r4, r4, r5
 800bfc2:	10a4      	asrs	r4, r4, #2
 800bfc4:	2600      	movs	r6, #0
 800bfc6:	42a6      	cmp	r6, r4
 800bfc8:	d105      	bne.n	800bfd6 <__libc_init_array+0x2e>
 800bfca:	bd70      	pop	{r4, r5, r6, pc}
 800bfcc:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfd0:	4798      	blx	r3
 800bfd2:	3601      	adds	r6, #1
 800bfd4:	e7ee      	b.n	800bfb4 <__libc_init_array+0xc>
 800bfd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfda:	4798      	blx	r3
 800bfdc:	3601      	adds	r6, #1
 800bfde:	e7f2      	b.n	800bfc6 <__libc_init_array+0x1e>
 800bfe0:	0800e5ac 	.word	0x0800e5ac
 800bfe4:	0800e5ac 	.word	0x0800e5ac
 800bfe8:	0800e5ac 	.word	0x0800e5ac
 800bfec:	0800e5b0 	.word	0x0800e5b0

0800bff0 <__retarget_lock_init_recursive>:
 800bff0:	4770      	bx	lr

0800bff2 <__retarget_lock_acquire_recursive>:
 800bff2:	4770      	bx	lr

0800bff4 <__retarget_lock_release_recursive>:
 800bff4:	4770      	bx	lr

0800bff6 <memcpy>:
 800bff6:	440a      	add	r2, r1
 800bff8:	4291      	cmp	r1, r2
 800bffa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bffe:	d100      	bne.n	800c002 <memcpy+0xc>
 800c000:	4770      	bx	lr
 800c002:	b510      	push	{r4, lr}
 800c004:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c008:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c00c:	4291      	cmp	r1, r2
 800c00e:	d1f9      	bne.n	800c004 <memcpy+0xe>
 800c010:	bd10      	pop	{r4, pc}

0800c012 <quorem>:
 800c012:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c016:	6903      	ldr	r3, [r0, #16]
 800c018:	690c      	ldr	r4, [r1, #16]
 800c01a:	42a3      	cmp	r3, r4
 800c01c:	4607      	mov	r7, r0
 800c01e:	db7e      	blt.n	800c11e <quorem+0x10c>
 800c020:	3c01      	subs	r4, #1
 800c022:	f101 0814 	add.w	r8, r1, #20
 800c026:	f100 0514 	add.w	r5, r0, #20
 800c02a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c02e:	9301      	str	r3, [sp, #4]
 800c030:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c034:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c038:	3301      	adds	r3, #1
 800c03a:	429a      	cmp	r2, r3
 800c03c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c040:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c044:	fbb2 f6f3 	udiv	r6, r2, r3
 800c048:	d331      	bcc.n	800c0ae <quorem+0x9c>
 800c04a:	f04f 0e00 	mov.w	lr, #0
 800c04e:	4640      	mov	r0, r8
 800c050:	46ac      	mov	ip, r5
 800c052:	46f2      	mov	sl, lr
 800c054:	f850 2b04 	ldr.w	r2, [r0], #4
 800c058:	b293      	uxth	r3, r2
 800c05a:	fb06 e303 	mla	r3, r6, r3, lr
 800c05e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c062:	0c1a      	lsrs	r2, r3, #16
 800c064:	b29b      	uxth	r3, r3
 800c066:	ebaa 0303 	sub.w	r3, sl, r3
 800c06a:	f8dc a000 	ldr.w	sl, [ip]
 800c06e:	fa13 f38a 	uxtah	r3, r3, sl
 800c072:	fb06 220e 	mla	r2, r6, lr, r2
 800c076:	9300      	str	r3, [sp, #0]
 800c078:	9b00      	ldr	r3, [sp, #0]
 800c07a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c07e:	b292      	uxth	r2, r2
 800c080:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c088:	f8bd 3000 	ldrh.w	r3, [sp]
 800c08c:	4581      	cmp	r9, r0
 800c08e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c092:	f84c 3b04 	str.w	r3, [ip], #4
 800c096:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c09a:	d2db      	bcs.n	800c054 <quorem+0x42>
 800c09c:	f855 300b 	ldr.w	r3, [r5, fp]
 800c0a0:	b92b      	cbnz	r3, 800c0ae <quorem+0x9c>
 800c0a2:	9b01      	ldr	r3, [sp, #4]
 800c0a4:	3b04      	subs	r3, #4
 800c0a6:	429d      	cmp	r5, r3
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	d32c      	bcc.n	800c106 <quorem+0xf4>
 800c0ac:	613c      	str	r4, [r7, #16]
 800c0ae:	4638      	mov	r0, r7
 800c0b0:	f001 f9a8 	bl	800d404 <__mcmp>
 800c0b4:	2800      	cmp	r0, #0
 800c0b6:	db22      	blt.n	800c0fe <quorem+0xec>
 800c0b8:	3601      	adds	r6, #1
 800c0ba:	4629      	mov	r1, r5
 800c0bc:	2000      	movs	r0, #0
 800c0be:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0c2:	f8d1 c000 	ldr.w	ip, [r1]
 800c0c6:	b293      	uxth	r3, r2
 800c0c8:	1ac3      	subs	r3, r0, r3
 800c0ca:	0c12      	lsrs	r2, r2, #16
 800c0cc:	fa13 f38c 	uxtah	r3, r3, ip
 800c0d0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c0d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0de:	45c1      	cmp	r9, r8
 800c0e0:	f841 3b04 	str.w	r3, [r1], #4
 800c0e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c0e8:	d2e9      	bcs.n	800c0be <quorem+0xac>
 800c0ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0f2:	b922      	cbnz	r2, 800c0fe <quorem+0xec>
 800c0f4:	3b04      	subs	r3, #4
 800c0f6:	429d      	cmp	r5, r3
 800c0f8:	461a      	mov	r2, r3
 800c0fa:	d30a      	bcc.n	800c112 <quorem+0x100>
 800c0fc:	613c      	str	r4, [r7, #16]
 800c0fe:	4630      	mov	r0, r6
 800c100:	b003      	add	sp, #12
 800c102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c106:	6812      	ldr	r2, [r2, #0]
 800c108:	3b04      	subs	r3, #4
 800c10a:	2a00      	cmp	r2, #0
 800c10c:	d1ce      	bne.n	800c0ac <quorem+0x9a>
 800c10e:	3c01      	subs	r4, #1
 800c110:	e7c9      	b.n	800c0a6 <quorem+0x94>
 800c112:	6812      	ldr	r2, [r2, #0]
 800c114:	3b04      	subs	r3, #4
 800c116:	2a00      	cmp	r2, #0
 800c118:	d1f0      	bne.n	800c0fc <quorem+0xea>
 800c11a:	3c01      	subs	r4, #1
 800c11c:	e7eb      	b.n	800c0f6 <quorem+0xe4>
 800c11e:	2000      	movs	r0, #0
 800c120:	e7ee      	b.n	800c100 <quorem+0xee>
 800c122:	0000      	movs	r0, r0
 800c124:	0000      	movs	r0, r0
	...

0800c128 <_dtoa_r>:
 800c128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12c:	ed2d 8b04 	vpush	{d8-d9}
 800c130:	69c5      	ldr	r5, [r0, #28]
 800c132:	b093      	sub	sp, #76	; 0x4c
 800c134:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c138:	ec57 6b10 	vmov	r6, r7, d0
 800c13c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c140:	9107      	str	r1, [sp, #28]
 800c142:	4604      	mov	r4, r0
 800c144:	920a      	str	r2, [sp, #40]	; 0x28
 800c146:	930d      	str	r3, [sp, #52]	; 0x34
 800c148:	b975      	cbnz	r5, 800c168 <_dtoa_r+0x40>
 800c14a:	2010      	movs	r0, #16
 800c14c:	f000 fe2a 	bl	800cda4 <malloc>
 800c150:	4602      	mov	r2, r0
 800c152:	61e0      	str	r0, [r4, #28]
 800c154:	b920      	cbnz	r0, 800c160 <_dtoa_r+0x38>
 800c156:	4bae      	ldr	r3, [pc, #696]	; (800c410 <_dtoa_r+0x2e8>)
 800c158:	21ef      	movs	r1, #239	; 0xef
 800c15a:	48ae      	ldr	r0, [pc, #696]	; (800c414 <_dtoa_r+0x2ec>)
 800c15c:	f001 fc82 	bl	800da64 <__assert_func>
 800c160:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c164:	6005      	str	r5, [r0, #0]
 800c166:	60c5      	str	r5, [r0, #12]
 800c168:	69e3      	ldr	r3, [r4, #28]
 800c16a:	6819      	ldr	r1, [r3, #0]
 800c16c:	b151      	cbz	r1, 800c184 <_dtoa_r+0x5c>
 800c16e:	685a      	ldr	r2, [r3, #4]
 800c170:	604a      	str	r2, [r1, #4]
 800c172:	2301      	movs	r3, #1
 800c174:	4093      	lsls	r3, r2
 800c176:	608b      	str	r3, [r1, #8]
 800c178:	4620      	mov	r0, r4
 800c17a:	f000 ff07 	bl	800cf8c <_Bfree>
 800c17e:	69e3      	ldr	r3, [r4, #28]
 800c180:	2200      	movs	r2, #0
 800c182:	601a      	str	r2, [r3, #0]
 800c184:	1e3b      	subs	r3, r7, #0
 800c186:	bfbb      	ittet	lt
 800c188:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c18c:	9303      	strlt	r3, [sp, #12]
 800c18e:	2300      	movge	r3, #0
 800c190:	2201      	movlt	r2, #1
 800c192:	bfac      	ite	ge
 800c194:	f8c8 3000 	strge.w	r3, [r8]
 800c198:	f8c8 2000 	strlt.w	r2, [r8]
 800c19c:	4b9e      	ldr	r3, [pc, #632]	; (800c418 <_dtoa_r+0x2f0>)
 800c19e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c1a2:	ea33 0308 	bics.w	r3, r3, r8
 800c1a6:	d11b      	bne.n	800c1e0 <_dtoa_r+0xb8>
 800c1a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1aa:	f242 730f 	movw	r3, #9999	; 0x270f
 800c1ae:	6013      	str	r3, [r2, #0]
 800c1b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c1b4:	4333      	orrs	r3, r6
 800c1b6:	f000 8593 	beq.w	800cce0 <_dtoa_r+0xbb8>
 800c1ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1bc:	b963      	cbnz	r3, 800c1d8 <_dtoa_r+0xb0>
 800c1be:	4b97      	ldr	r3, [pc, #604]	; (800c41c <_dtoa_r+0x2f4>)
 800c1c0:	e027      	b.n	800c212 <_dtoa_r+0xea>
 800c1c2:	4b97      	ldr	r3, [pc, #604]	; (800c420 <_dtoa_r+0x2f8>)
 800c1c4:	9300      	str	r3, [sp, #0]
 800c1c6:	3308      	adds	r3, #8
 800c1c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c1ca:	6013      	str	r3, [r2, #0]
 800c1cc:	9800      	ldr	r0, [sp, #0]
 800c1ce:	b013      	add	sp, #76	; 0x4c
 800c1d0:	ecbd 8b04 	vpop	{d8-d9}
 800c1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d8:	4b90      	ldr	r3, [pc, #576]	; (800c41c <_dtoa_r+0x2f4>)
 800c1da:	9300      	str	r3, [sp, #0]
 800c1dc:	3303      	adds	r3, #3
 800c1de:	e7f3      	b.n	800c1c8 <_dtoa_r+0xa0>
 800c1e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	ec51 0b17 	vmov	r0, r1, d7
 800c1ea:	eeb0 8a47 	vmov.f32	s16, s14
 800c1ee:	eef0 8a67 	vmov.f32	s17, s15
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	f7f4 fc88 	bl	8000b08 <__aeabi_dcmpeq>
 800c1f8:	4681      	mov	r9, r0
 800c1fa:	b160      	cbz	r0, 800c216 <_dtoa_r+0xee>
 800c1fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1fe:	2301      	movs	r3, #1
 800c200:	6013      	str	r3, [r2, #0]
 800c202:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c204:	2b00      	cmp	r3, #0
 800c206:	f000 8568 	beq.w	800ccda <_dtoa_r+0xbb2>
 800c20a:	4b86      	ldr	r3, [pc, #536]	; (800c424 <_dtoa_r+0x2fc>)
 800c20c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c20e:	6013      	str	r3, [r2, #0]
 800c210:	3b01      	subs	r3, #1
 800c212:	9300      	str	r3, [sp, #0]
 800c214:	e7da      	b.n	800c1cc <_dtoa_r+0xa4>
 800c216:	aa10      	add	r2, sp, #64	; 0x40
 800c218:	a911      	add	r1, sp, #68	; 0x44
 800c21a:	4620      	mov	r0, r4
 800c21c:	eeb0 0a48 	vmov.f32	s0, s16
 800c220:	eef0 0a68 	vmov.f32	s1, s17
 800c224:	f001 f994 	bl	800d550 <__d2b>
 800c228:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c22c:	4682      	mov	sl, r0
 800c22e:	2d00      	cmp	r5, #0
 800c230:	d07f      	beq.n	800c332 <_dtoa_r+0x20a>
 800c232:	ee18 3a90 	vmov	r3, s17
 800c236:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c23a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c23e:	ec51 0b18 	vmov	r0, r1, d8
 800c242:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c246:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c24a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c24e:	4619      	mov	r1, r3
 800c250:	2200      	movs	r2, #0
 800c252:	4b75      	ldr	r3, [pc, #468]	; (800c428 <_dtoa_r+0x300>)
 800c254:	f7f4 f838 	bl	80002c8 <__aeabi_dsub>
 800c258:	a367      	add	r3, pc, #412	; (adr r3, 800c3f8 <_dtoa_r+0x2d0>)
 800c25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25e:	f7f4 f9eb 	bl	8000638 <__aeabi_dmul>
 800c262:	a367      	add	r3, pc, #412	; (adr r3, 800c400 <_dtoa_r+0x2d8>)
 800c264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c268:	f7f4 f830 	bl	80002cc <__adddf3>
 800c26c:	4606      	mov	r6, r0
 800c26e:	4628      	mov	r0, r5
 800c270:	460f      	mov	r7, r1
 800c272:	f7f4 f977 	bl	8000564 <__aeabi_i2d>
 800c276:	a364      	add	r3, pc, #400	; (adr r3, 800c408 <_dtoa_r+0x2e0>)
 800c278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c27c:	f7f4 f9dc 	bl	8000638 <__aeabi_dmul>
 800c280:	4602      	mov	r2, r0
 800c282:	460b      	mov	r3, r1
 800c284:	4630      	mov	r0, r6
 800c286:	4639      	mov	r1, r7
 800c288:	f7f4 f820 	bl	80002cc <__adddf3>
 800c28c:	4606      	mov	r6, r0
 800c28e:	460f      	mov	r7, r1
 800c290:	f7f4 fc82 	bl	8000b98 <__aeabi_d2iz>
 800c294:	2200      	movs	r2, #0
 800c296:	4683      	mov	fp, r0
 800c298:	2300      	movs	r3, #0
 800c29a:	4630      	mov	r0, r6
 800c29c:	4639      	mov	r1, r7
 800c29e:	f7f4 fc3d 	bl	8000b1c <__aeabi_dcmplt>
 800c2a2:	b148      	cbz	r0, 800c2b8 <_dtoa_r+0x190>
 800c2a4:	4658      	mov	r0, fp
 800c2a6:	f7f4 f95d 	bl	8000564 <__aeabi_i2d>
 800c2aa:	4632      	mov	r2, r6
 800c2ac:	463b      	mov	r3, r7
 800c2ae:	f7f4 fc2b 	bl	8000b08 <__aeabi_dcmpeq>
 800c2b2:	b908      	cbnz	r0, 800c2b8 <_dtoa_r+0x190>
 800c2b4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c2b8:	f1bb 0f16 	cmp.w	fp, #22
 800c2bc:	d857      	bhi.n	800c36e <_dtoa_r+0x246>
 800c2be:	4b5b      	ldr	r3, [pc, #364]	; (800c42c <_dtoa_r+0x304>)
 800c2c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c8:	ec51 0b18 	vmov	r0, r1, d8
 800c2cc:	f7f4 fc26 	bl	8000b1c <__aeabi_dcmplt>
 800c2d0:	2800      	cmp	r0, #0
 800c2d2:	d04e      	beq.n	800c372 <_dtoa_r+0x24a>
 800c2d4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c2d8:	2300      	movs	r3, #0
 800c2da:	930c      	str	r3, [sp, #48]	; 0x30
 800c2dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2de:	1b5b      	subs	r3, r3, r5
 800c2e0:	1e5a      	subs	r2, r3, #1
 800c2e2:	bf45      	ittet	mi
 800c2e4:	f1c3 0301 	rsbmi	r3, r3, #1
 800c2e8:	9305      	strmi	r3, [sp, #20]
 800c2ea:	2300      	movpl	r3, #0
 800c2ec:	2300      	movmi	r3, #0
 800c2ee:	9206      	str	r2, [sp, #24]
 800c2f0:	bf54      	ite	pl
 800c2f2:	9305      	strpl	r3, [sp, #20]
 800c2f4:	9306      	strmi	r3, [sp, #24]
 800c2f6:	f1bb 0f00 	cmp.w	fp, #0
 800c2fa:	db3c      	blt.n	800c376 <_dtoa_r+0x24e>
 800c2fc:	9b06      	ldr	r3, [sp, #24]
 800c2fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c302:	445b      	add	r3, fp
 800c304:	9306      	str	r3, [sp, #24]
 800c306:	2300      	movs	r3, #0
 800c308:	9308      	str	r3, [sp, #32]
 800c30a:	9b07      	ldr	r3, [sp, #28]
 800c30c:	2b09      	cmp	r3, #9
 800c30e:	d868      	bhi.n	800c3e2 <_dtoa_r+0x2ba>
 800c310:	2b05      	cmp	r3, #5
 800c312:	bfc4      	itt	gt
 800c314:	3b04      	subgt	r3, #4
 800c316:	9307      	strgt	r3, [sp, #28]
 800c318:	9b07      	ldr	r3, [sp, #28]
 800c31a:	f1a3 0302 	sub.w	r3, r3, #2
 800c31e:	bfcc      	ite	gt
 800c320:	2500      	movgt	r5, #0
 800c322:	2501      	movle	r5, #1
 800c324:	2b03      	cmp	r3, #3
 800c326:	f200 8085 	bhi.w	800c434 <_dtoa_r+0x30c>
 800c32a:	e8df f003 	tbb	[pc, r3]
 800c32e:	3b2e      	.short	0x3b2e
 800c330:	5839      	.short	0x5839
 800c332:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c336:	441d      	add	r5, r3
 800c338:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c33c:	2b20      	cmp	r3, #32
 800c33e:	bfc1      	itttt	gt
 800c340:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c344:	fa08 f803 	lslgt.w	r8, r8, r3
 800c348:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c34c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c350:	bfd6      	itet	le
 800c352:	f1c3 0320 	rsble	r3, r3, #32
 800c356:	ea48 0003 	orrgt.w	r0, r8, r3
 800c35a:	fa06 f003 	lslle.w	r0, r6, r3
 800c35e:	f7f4 f8f1 	bl	8000544 <__aeabi_ui2d>
 800c362:	2201      	movs	r2, #1
 800c364:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c368:	3d01      	subs	r5, #1
 800c36a:	920e      	str	r2, [sp, #56]	; 0x38
 800c36c:	e76f      	b.n	800c24e <_dtoa_r+0x126>
 800c36e:	2301      	movs	r3, #1
 800c370:	e7b3      	b.n	800c2da <_dtoa_r+0x1b2>
 800c372:	900c      	str	r0, [sp, #48]	; 0x30
 800c374:	e7b2      	b.n	800c2dc <_dtoa_r+0x1b4>
 800c376:	9b05      	ldr	r3, [sp, #20]
 800c378:	eba3 030b 	sub.w	r3, r3, fp
 800c37c:	9305      	str	r3, [sp, #20]
 800c37e:	f1cb 0300 	rsb	r3, fp, #0
 800c382:	9308      	str	r3, [sp, #32]
 800c384:	2300      	movs	r3, #0
 800c386:	930b      	str	r3, [sp, #44]	; 0x2c
 800c388:	e7bf      	b.n	800c30a <_dtoa_r+0x1e2>
 800c38a:	2300      	movs	r3, #0
 800c38c:	9309      	str	r3, [sp, #36]	; 0x24
 800c38e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c390:	2b00      	cmp	r3, #0
 800c392:	dc52      	bgt.n	800c43a <_dtoa_r+0x312>
 800c394:	2301      	movs	r3, #1
 800c396:	9301      	str	r3, [sp, #4]
 800c398:	9304      	str	r3, [sp, #16]
 800c39a:	461a      	mov	r2, r3
 800c39c:	920a      	str	r2, [sp, #40]	; 0x28
 800c39e:	e00b      	b.n	800c3b8 <_dtoa_r+0x290>
 800c3a0:	2301      	movs	r3, #1
 800c3a2:	e7f3      	b.n	800c38c <_dtoa_r+0x264>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c3a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3aa:	445b      	add	r3, fp
 800c3ac:	9301      	str	r3, [sp, #4]
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	9304      	str	r3, [sp, #16]
 800c3b4:	bfb8      	it	lt
 800c3b6:	2301      	movlt	r3, #1
 800c3b8:	69e0      	ldr	r0, [r4, #28]
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	2204      	movs	r2, #4
 800c3be:	f102 0614 	add.w	r6, r2, #20
 800c3c2:	429e      	cmp	r6, r3
 800c3c4:	d93d      	bls.n	800c442 <_dtoa_r+0x31a>
 800c3c6:	6041      	str	r1, [r0, #4]
 800c3c8:	4620      	mov	r0, r4
 800c3ca:	f000 fd9f 	bl	800cf0c <_Balloc>
 800c3ce:	9000      	str	r0, [sp, #0]
 800c3d0:	2800      	cmp	r0, #0
 800c3d2:	d139      	bne.n	800c448 <_dtoa_r+0x320>
 800c3d4:	4b16      	ldr	r3, [pc, #88]	; (800c430 <_dtoa_r+0x308>)
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	f240 11af 	movw	r1, #431	; 0x1af
 800c3dc:	e6bd      	b.n	800c15a <_dtoa_r+0x32>
 800c3de:	2301      	movs	r3, #1
 800c3e0:	e7e1      	b.n	800c3a6 <_dtoa_r+0x27e>
 800c3e2:	2501      	movs	r5, #1
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	9307      	str	r3, [sp, #28]
 800c3e8:	9509      	str	r5, [sp, #36]	; 0x24
 800c3ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c3ee:	9301      	str	r3, [sp, #4]
 800c3f0:	9304      	str	r3, [sp, #16]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	2312      	movs	r3, #18
 800c3f6:	e7d1      	b.n	800c39c <_dtoa_r+0x274>
 800c3f8:	636f4361 	.word	0x636f4361
 800c3fc:	3fd287a7 	.word	0x3fd287a7
 800c400:	8b60c8b3 	.word	0x8b60c8b3
 800c404:	3fc68a28 	.word	0x3fc68a28
 800c408:	509f79fb 	.word	0x509f79fb
 800c40c:	3fd34413 	.word	0x3fd34413
 800c410:	0800e275 	.word	0x0800e275
 800c414:	0800e28c 	.word	0x0800e28c
 800c418:	7ff00000 	.word	0x7ff00000
 800c41c:	0800e271 	.word	0x0800e271
 800c420:	0800e268 	.word	0x0800e268
 800c424:	0800e245 	.word	0x0800e245
 800c428:	3ff80000 	.word	0x3ff80000
 800c42c:	0800e378 	.word	0x0800e378
 800c430:	0800e2e4 	.word	0x0800e2e4
 800c434:	2301      	movs	r3, #1
 800c436:	9309      	str	r3, [sp, #36]	; 0x24
 800c438:	e7d7      	b.n	800c3ea <_dtoa_r+0x2c2>
 800c43a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c43c:	9301      	str	r3, [sp, #4]
 800c43e:	9304      	str	r3, [sp, #16]
 800c440:	e7ba      	b.n	800c3b8 <_dtoa_r+0x290>
 800c442:	3101      	adds	r1, #1
 800c444:	0052      	lsls	r2, r2, #1
 800c446:	e7ba      	b.n	800c3be <_dtoa_r+0x296>
 800c448:	69e3      	ldr	r3, [r4, #28]
 800c44a:	9a00      	ldr	r2, [sp, #0]
 800c44c:	601a      	str	r2, [r3, #0]
 800c44e:	9b04      	ldr	r3, [sp, #16]
 800c450:	2b0e      	cmp	r3, #14
 800c452:	f200 80a8 	bhi.w	800c5a6 <_dtoa_r+0x47e>
 800c456:	2d00      	cmp	r5, #0
 800c458:	f000 80a5 	beq.w	800c5a6 <_dtoa_r+0x47e>
 800c45c:	f1bb 0f00 	cmp.w	fp, #0
 800c460:	dd38      	ble.n	800c4d4 <_dtoa_r+0x3ac>
 800c462:	4bc0      	ldr	r3, [pc, #768]	; (800c764 <_dtoa_r+0x63c>)
 800c464:	f00b 020f 	and.w	r2, fp, #15
 800c468:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c46c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c470:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c474:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c478:	d019      	beq.n	800c4ae <_dtoa_r+0x386>
 800c47a:	4bbb      	ldr	r3, [pc, #748]	; (800c768 <_dtoa_r+0x640>)
 800c47c:	ec51 0b18 	vmov	r0, r1, d8
 800c480:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c484:	f7f4 fa02 	bl	800088c <__aeabi_ddiv>
 800c488:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c48c:	f008 080f 	and.w	r8, r8, #15
 800c490:	2503      	movs	r5, #3
 800c492:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c768 <_dtoa_r+0x640>
 800c496:	f1b8 0f00 	cmp.w	r8, #0
 800c49a:	d10a      	bne.n	800c4b2 <_dtoa_r+0x38a>
 800c49c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4a0:	4632      	mov	r2, r6
 800c4a2:	463b      	mov	r3, r7
 800c4a4:	f7f4 f9f2 	bl	800088c <__aeabi_ddiv>
 800c4a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4ac:	e02b      	b.n	800c506 <_dtoa_r+0x3de>
 800c4ae:	2502      	movs	r5, #2
 800c4b0:	e7ef      	b.n	800c492 <_dtoa_r+0x36a>
 800c4b2:	f018 0f01 	tst.w	r8, #1
 800c4b6:	d008      	beq.n	800c4ca <_dtoa_r+0x3a2>
 800c4b8:	4630      	mov	r0, r6
 800c4ba:	4639      	mov	r1, r7
 800c4bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4c0:	f7f4 f8ba 	bl	8000638 <__aeabi_dmul>
 800c4c4:	3501      	adds	r5, #1
 800c4c6:	4606      	mov	r6, r0
 800c4c8:	460f      	mov	r7, r1
 800c4ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c4ce:	f109 0908 	add.w	r9, r9, #8
 800c4d2:	e7e0      	b.n	800c496 <_dtoa_r+0x36e>
 800c4d4:	f000 809f 	beq.w	800c616 <_dtoa_r+0x4ee>
 800c4d8:	f1cb 0600 	rsb	r6, fp, #0
 800c4dc:	4ba1      	ldr	r3, [pc, #644]	; (800c764 <_dtoa_r+0x63c>)
 800c4de:	4fa2      	ldr	r7, [pc, #648]	; (800c768 <_dtoa_r+0x640>)
 800c4e0:	f006 020f 	and.w	r2, r6, #15
 800c4e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ec:	ec51 0b18 	vmov	r0, r1, d8
 800c4f0:	f7f4 f8a2 	bl	8000638 <__aeabi_dmul>
 800c4f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4f8:	1136      	asrs	r6, r6, #4
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	2502      	movs	r5, #2
 800c4fe:	2e00      	cmp	r6, #0
 800c500:	d17e      	bne.n	800c600 <_dtoa_r+0x4d8>
 800c502:	2b00      	cmp	r3, #0
 800c504:	d1d0      	bne.n	800c4a8 <_dtoa_r+0x380>
 800c506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c508:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f000 8084 	beq.w	800c61a <_dtoa_r+0x4f2>
 800c512:	4b96      	ldr	r3, [pc, #600]	; (800c76c <_dtoa_r+0x644>)
 800c514:	2200      	movs	r2, #0
 800c516:	4640      	mov	r0, r8
 800c518:	4649      	mov	r1, r9
 800c51a:	f7f4 faff 	bl	8000b1c <__aeabi_dcmplt>
 800c51e:	2800      	cmp	r0, #0
 800c520:	d07b      	beq.n	800c61a <_dtoa_r+0x4f2>
 800c522:	9b04      	ldr	r3, [sp, #16]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d078      	beq.n	800c61a <_dtoa_r+0x4f2>
 800c528:	9b01      	ldr	r3, [sp, #4]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	dd39      	ble.n	800c5a2 <_dtoa_r+0x47a>
 800c52e:	4b90      	ldr	r3, [pc, #576]	; (800c770 <_dtoa_r+0x648>)
 800c530:	2200      	movs	r2, #0
 800c532:	4640      	mov	r0, r8
 800c534:	4649      	mov	r1, r9
 800c536:	f7f4 f87f 	bl	8000638 <__aeabi_dmul>
 800c53a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c53e:	9e01      	ldr	r6, [sp, #4]
 800c540:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800c544:	3501      	adds	r5, #1
 800c546:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c54a:	4628      	mov	r0, r5
 800c54c:	f7f4 f80a 	bl	8000564 <__aeabi_i2d>
 800c550:	4642      	mov	r2, r8
 800c552:	464b      	mov	r3, r9
 800c554:	f7f4 f870 	bl	8000638 <__aeabi_dmul>
 800c558:	4b86      	ldr	r3, [pc, #536]	; (800c774 <_dtoa_r+0x64c>)
 800c55a:	2200      	movs	r2, #0
 800c55c:	f7f3 feb6 	bl	80002cc <__adddf3>
 800c560:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c564:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c568:	9303      	str	r3, [sp, #12]
 800c56a:	2e00      	cmp	r6, #0
 800c56c:	d158      	bne.n	800c620 <_dtoa_r+0x4f8>
 800c56e:	4b82      	ldr	r3, [pc, #520]	; (800c778 <_dtoa_r+0x650>)
 800c570:	2200      	movs	r2, #0
 800c572:	4640      	mov	r0, r8
 800c574:	4649      	mov	r1, r9
 800c576:	f7f3 fea7 	bl	80002c8 <__aeabi_dsub>
 800c57a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c57e:	4680      	mov	r8, r0
 800c580:	4689      	mov	r9, r1
 800c582:	f7f4 fae9 	bl	8000b58 <__aeabi_dcmpgt>
 800c586:	2800      	cmp	r0, #0
 800c588:	f040 8296 	bne.w	800cab8 <_dtoa_r+0x990>
 800c58c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c590:	4640      	mov	r0, r8
 800c592:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c596:	4649      	mov	r1, r9
 800c598:	f7f4 fac0 	bl	8000b1c <__aeabi_dcmplt>
 800c59c:	2800      	cmp	r0, #0
 800c59e:	f040 8289 	bne.w	800cab4 <_dtoa_r+0x98c>
 800c5a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c5a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	f2c0 814e 	blt.w	800c84a <_dtoa_r+0x722>
 800c5ae:	f1bb 0f0e 	cmp.w	fp, #14
 800c5b2:	f300 814a 	bgt.w	800c84a <_dtoa_r+0x722>
 800c5b6:	4b6b      	ldr	r3, [pc, #428]	; (800c764 <_dtoa_r+0x63c>)
 800c5b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c5bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	f280 80dc 	bge.w	800c780 <_dtoa_r+0x658>
 800c5c8:	9b04      	ldr	r3, [sp, #16]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f300 80d8 	bgt.w	800c780 <_dtoa_r+0x658>
 800c5d0:	f040 826f 	bne.w	800cab2 <_dtoa_r+0x98a>
 800c5d4:	4b68      	ldr	r3, [pc, #416]	; (800c778 <_dtoa_r+0x650>)
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	4640      	mov	r0, r8
 800c5da:	4649      	mov	r1, r9
 800c5dc:	f7f4 f82c 	bl	8000638 <__aeabi_dmul>
 800c5e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c5e4:	f7f4 faae 	bl	8000b44 <__aeabi_dcmpge>
 800c5e8:	9e04      	ldr	r6, [sp, #16]
 800c5ea:	4637      	mov	r7, r6
 800c5ec:	2800      	cmp	r0, #0
 800c5ee:	f040 8245 	bne.w	800ca7c <_dtoa_r+0x954>
 800c5f2:	9d00      	ldr	r5, [sp, #0]
 800c5f4:	2331      	movs	r3, #49	; 0x31
 800c5f6:	f805 3b01 	strb.w	r3, [r5], #1
 800c5fa:	f10b 0b01 	add.w	fp, fp, #1
 800c5fe:	e241      	b.n	800ca84 <_dtoa_r+0x95c>
 800c600:	07f2      	lsls	r2, r6, #31
 800c602:	d505      	bpl.n	800c610 <_dtoa_r+0x4e8>
 800c604:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c608:	f7f4 f816 	bl	8000638 <__aeabi_dmul>
 800c60c:	3501      	adds	r5, #1
 800c60e:	2301      	movs	r3, #1
 800c610:	1076      	asrs	r6, r6, #1
 800c612:	3708      	adds	r7, #8
 800c614:	e773      	b.n	800c4fe <_dtoa_r+0x3d6>
 800c616:	2502      	movs	r5, #2
 800c618:	e775      	b.n	800c506 <_dtoa_r+0x3de>
 800c61a:	9e04      	ldr	r6, [sp, #16]
 800c61c:	465f      	mov	r7, fp
 800c61e:	e792      	b.n	800c546 <_dtoa_r+0x41e>
 800c620:	9900      	ldr	r1, [sp, #0]
 800c622:	4b50      	ldr	r3, [pc, #320]	; (800c764 <_dtoa_r+0x63c>)
 800c624:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c628:	4431      	add	r1, r6
 800c62a:	9102      	str	r1, [sp, #8]
 800c62c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c62e:	eeb0 9a47 	vmov.f32	s18, s14
 800c632:	eef0 9a67 	vmov.f32	s19, s15
 800c636:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c63a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c63e:	2900      	cmp	r1, #0
 800c640:	d044      	beq.n	800c6cc <_dtoa_r+0x5a4>
 800c642:	494e      	ldr	r1, [pc, #312]	; (800c77c <_dtoa_r+0x654>)
 800c644:	2000      	movs	r0, #0
 800c646:	f7f4 f921 	bl	800088c <__aeabi_ddiv>
 800c64a:	ec53 2b19 	vmov	r2, r3, d9
 800c64e:	f7f3 fe3b 	bl	80002c8 <__aeabi_dsub>
 800c652:	9d00      	ldr	r5, [sp, #0]
 800c654:	ec41 0b19 	vmov	d9, r0, r1
 800c658:	4649      	mov	r1, r9
 800c65a:	4640      	mov	r0, r8
 800c65c:	f7f4 fa9c 	bl	8000b98 <__aeabi_d2iz>
 800c660:	4606      	mov	r6, r0
 800c662:	f7f3 ff7f 	bl	8000564 <__aeabi_i2d>
 800c666:	4602      	mov	r2, r0
 800c668:	460b      	mov	r3, r1
 800c66a:	4640      	mov	r0, r8
 800c66c:	4649      	mov	r1, r9
 800c66e:	f7f3 fe2b 	bl	80002c8 <__aeabi_dsub>
 800c672:	3630      	adds	r6, #48	; 0x30
 800c674:	f805 6b01 	strb.w	r6, [r5], #1
 800c678:	ec53 2b19 	vmov	r2, r3, d9
 800c67c:	4680      	mov	r8, r0
 800c67e:	4689      	mov	r9, r1
 800c680:	f7f4 fa4c 	bl	8000b1c <__aeabi_dcmplt>
 800c684:	2800      	cmp	r0, #0
 800c686:	d164      	bne.n	800c752 <_dtoa_r+0x62a>
 800c688:	4642      	mov	r2, r8
 800c68a:	464b      	mov	r3, r9
 800c68c:	4937      	ldr	r1, [pc, #220]	; (800c76c <_dtoa_r+0x644>)
 800c68e:	2000      	movs	r0, #0
 800c690:	f7f3 fe1a 	bl	80002c8 <__aeabi_dsub>
 800c694:	ec53 2b19 	vmov	r2, r3, d9
 800c698:	f7f4 fa40 	bl	8000b1c <__aeabi_dcmplt>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	f040 80b6 	bne.w	800c80e <_dtoa_r+0x6e6>
 800c6a2:	9b02      	ldr	r3, [sp, #8]
 800c6a4:	429d      	cmp	r5, r3
 800c6a6:	f43f af7c 	beq.w	800c5a2 <_dtoa_r+0x47a>
 800c6aa:	4b31      	ldr	r3, [pc, #196]	; (800c770 <_dtoa_r+0x648>)
 800c6ac:	ec51 0b19 	vmov	r0, r1, d9
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	f7f3 ffc1 	bl	8000638 <__aeabi_dmul>
 800c6b6:	4b2e      	ldr	r3, [pc, #184]	; (800c770 <_dtoa_r+0x648>)
 800c6b8:	ec41 0b19 	vmov	d9, r0, r1
 800c6bc:	2200      	movs	r2, #0
 800c6be:	4640      	mov	r0, r8
 800c6c0:	4649      	mov	r1, r9
 800c6c2:	f7f3 ffb9 	bl	8000638 <__aeabi_dmul>
 800c6c6:	4680      	mov	r8, r0
 800c6c8:	4689      	mov	r9, r1
 800c6ca:	e7c5      	b.n	800c658 <_dtoa_r+0x530>
 800c6cc:	ec51 0b17 	vmov	r0, r1, d7
 800c6d0:	f7f3 ffb2 	bl	8000638 <__aeabi_dmul>
 800c6d4:	9b02      	ldr	r3, [sp, #8]
 800c6d6:	9d00      	ldr	r5, [sp, #0]
 800c6d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6da:	ec41 0b19 	vmov	d9, r0, r1
 800c6de:	4649      	mov	r1, r9
 800c6e0:	4640      	mov	r0, r8
 800c6e2:	f7f4 fa59 	bl	8000b98 <__aeabi_d2iz>
 800c6e6:	4606      	mov	r6, r0
 800c6e8:	f7f3 ff3c 	bl	8000564 <__aeabi_i2d>
 800c6ec:	3630      	adds	r6, #48	; 0x30
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	4640      	mov	r0, r8
 800c6f4:	4649      	mov	r1, r9
 800c6f6:	f7f3 fde7 	bl	80002c8 <__aeabi_dsub>
 800c6fa:	f805 6b01 	strb.w	r6, [r5], #1
 800c6fe:	9b02      	ldr	r3, [sp, #8]
 800c700:	429d      	cmp	r5, r3
 800c702:	4680      	mov	r8, r0
 800c704:	4689      	mov	r9, r1
 800c706:	f04f 0200 	mov.w	r2, #0
 800c70a:	d124      	bne.n	800c756 <_dtoa_r+0x62e>
 800c70c:	4b1b      	ldr	r3, [pc, #108]	; (800c77c <_dtoa_r+0x654>)
 800c70e:	ec51 0b19 	vmov	r0, r1, d9
 800c712:	f7f3 fddb 	bl	80002cc <__adddf3>
 800c716:	4602      	mov	r2, r0
 800c718:	460b      	mov	r3, r1
 800c71a:	4640      	mov	r0, r8
 800c71c:	4649      	mov	r1, r9
 800c71e:	f7f4 fa1b 	bl	8000b58 <__aeabi_dcmpgt>
 800c722:	2800      	cmp	r0, #0
 800c724:	d173      	bne.n	800c80e <_dtoa_r+0x6e6>
 800c726:	ec53 2b19 	vmov	r2, r3, d9
 800c72a:	4914      	ldr	r1, [pc, #80]	; (800c77c <_dtoa_r+0x654>)
 800c72c:	2000      	movs	r0, #0
 800c72e:	f7f3 fdcb 	bl	80002c8 <__aeabi_dsub>
 800c732:	4602      	mov	r2, r0
 800c734:	460b      	mov	r3, r1
 800c736:	4640      	mov	r0, r8
 800c738:	4649      	mov	r1, r9
 800c73a:	f7f4 f9ef 	bl	8000b1c <__aeabi_dcmplt>
 800c73e:	2800      	cmp	r0, #0
 800c740:	f43f af2f 	beq.w	800c5a2 <_dtoa_r+0x47a>
 800c744:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c746:	1e6b      	subs	r3, r5, #1
 800c748:	930f      	str	r3, [sp, #60]	; 0x3c
 800c74a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c74e:	2b30      	cmp	r3, #48	; 0x30
 800c750:	d0f8      	beq.n	800c744 <_dtoa_r+0x61c>
 800c752:	46bb      	mov	fp, r7
 800c754:	e04a      	b.n	800c7ec <_dtoa_r+0x6c4>
 800c756:	4b06      	ldr	r3, [pc, #24]	; (800c770 <_dtoa_r+0x648>)
 800c758:	f7f3 ff6e 	bl	8000638 <__aeabi_dmul>
 800c75c:	4680      	mov	r8, r0
 800c75e:	4689      	mov	r9, r1
 800c760:	e7bd      	b.n	800c6de <_dtoa_r+0x5b6>
 800c762:	bf00      	nop
 800c764:	0800e378 	.word	0x0800e378
 800c768:	0800e350 	.word	0x0800e350
 800c76c:	3ff00000 	.word	0x3ff00000
 800c770:	40240000 	.word	0x40240000
 800c774:	401c0000 	.word	0x401c0000
 800c778:	40140000 	.word	0x40140000
 800c77c:	3fe00000 	.word	0x3fe00000
 800c780:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c784:	9d00      	ldr	r5, [sp, #0]
 800c786:	4642      	mov	r2, r8
 800c788:	464b      	mov	r3, r9
 800c78a:	4630      	mov	r0, r6
 800c78c:	4639      	mov	r1, r7
 800c78e:	f7f4 f87d 	bl	800088c <__aeabi_ddiv>
 800c792:	f7f4 fa01 	bl	8000b98 <__aeabi_d2iz>
 800c796:	9001      	str	r0, [sp, #4]
 800c798:	f7f3 fee4 	bl	8000564 <__aeabi_i2d>
 800c79c:	4642      	mov	r2, r8
 800c79e:	464b      	mov	r3, r9
 800c7a0:	f7f3 ff4a 	bl	8000638 <__aeabi_dmul>
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	460b      	mov	r3, r1
 800c7a8:	4630      	mov	r0, r6
 800c7aa:	4639      	mov	r1, r7
 800c7ac:	f7f3 fd8c 	bl	80002c8 <__aeabi_dsub>
 800c7b0:	9e01      	ldr	r6, [sp, #4]
 800c7b2:	9f04      	ldr	r7, [sp, #16]
 800c7b4:	3630      	adds	r6, #48	; 0x30
 800c7b6:	f805 6b01 	strb.w	r6, [r5], #1
 800c7ba:	9e00      	ldr	r6, [sp, #0]
 800c7bc:	1bae      	subs	r6, r5, r6
 800c7be:	42b7      	cmp	r7, r6
 800c7c0:	4602      	mov	r2, r0
 800c7c2:	460b      	mov	r3, r1
 800c7c4:	d134      	bne.n	800c830 <_dtoa_r+0x708>
 800c7c6:	f7f3 fd81 	bl	80002cc <__adddf3>
 800c7ca:	4642      	mov	r2, r8
 800c7cc:	464b      	mov	r3, r9
 800c7ce:	4606      	mov	r6, r0
 800c7d0:	460f      	mov	r7, r1
 800c7d2:	f7f4 f9c1 	bl	8000b58 <__aeabi_dcmpgt>
 800c7d6:	b9c8      	cbnz	r0, 800c80c <_dtoa_r+0x6e4>
 800c7d8:	4642      	mov	r2, r8
 800c7da:	464b      	mov	r3, r9
 800c7dc:	4630      	mov	r0, r6
 800c7de:	4639      	mov	r1, r7
 800c7e0:	f7f4 f992 	bl	8000b08 <__aeabi_dcmpeq>
 800c7e4:	b110      	cbz	r0, 800c7ec <_dtoa_r+0x6c4>
 800c7e6:	9b01      	ldr	r3, [sp, #4]
 800c7e8:	07db      	lsls	r3, r3, #31
 800c7ea:	d40f      	bmi.n	800c80c <_dtoa_r+0x6e4>
 800c7ec:	4651      	mov	r1, sl
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f000 fbcc 	bl	800cf8c <_Bfree>
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c7f8:	702b      	strb	r3, [r5, #0]
 800c7fa:	f10b 0301 	add.w	r3, fp, #1
 800c7fe:	6013      	str	r3, [r2, #0]
 800c800:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c802:	2b00      	cmp	r3, #0
 800c804:	f43f ace2 	beq.w	800c1cc <_dtoa_r+0xa4>
 800c808:	601d      	str	r5, [r3, #0]
 800c80a:	e4df      	b.n	800c1cc <_dtoa_r+0xa4>
 800c80c:	465f      	mov	r7, fp
 800c80e:	462b      	mov	r3, r5
 800c810:	461d      	mov	r5, r3
 800c812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c816:	2a39      	cmp	r2, #57	; 0x39
 800c818:	d106      	bne.n	800c828 <_dtoa_r+0x700>
 800c81a:	9a00      	ldr	r2, [sp, #0]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d1f7      	bne.n	800c810 <_dtoa_r+0x6e8>
 800c820:	9900      	ldr	r1, [sp, #0]
 800c822:	2230      	movs	r2, #48	; 0x30
 800c824:	3701      	adds	r7, #1
 800c826:	700a      	strb	r2, [r1, #0]
 800c828:	781a      	ldrb	r2, [r3, #0]
 800c82a:	3201      	adds	r2, #1
 800c82c:	701a      	strb	r2, [r3, #0]
 800c82e:	e790      	b.n	800c752 <_dtoa_r+0x62a>
 800c830:	4ba3      	ldr	r3, [pc, #652]	; (800cac0 <_dtoa_r+0x998>)
 800c832:	2200      	movs	r2, #0
 800c834:	f7f3 ff00 	bl	8000638 <__aeabi_dmul>
 800c838:	2200      	movs	r2, #0
 800c83a:	2300      	movs	r3, #0
 800c83c:	4606      	mov	r6, r0
 800c83e:	460f      	mov	r7, r1
 800c840:	f7f4 f962 	bl	8000b08 <__aeabi_dcmpeq>
 800c844:	2800      	cmp	r0, #0
 800c846:	d09e      	beq.n	800c786 <_dtoa_r+0x65e>
 800c848:	e7d0      	b.n	800c7ec <_dtoa_r+0x6c4>
 800c84a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c84c:	2a00      	cmp	r2, #0
 800c84e:	f000 80ca 	beq.w	800c9e6 <_dtoa_r+0x8be>
 800c852:	9a07      	ldr	r2, [sp, #28]
 800c854:	2a01      	cmp	r2, #1
 800c856:	f300 80ad 	bgt.w	800c9b4 <_dtoa_r+0x88c>
 800c85a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c85c:	2a00      	cmp	r2, #0
 800c85e:	f000 80a5 	beq.w	800c9ac <_dtoa_r+0x884>
 800c862:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c866:	9e08      	ldr	r6, [sp, #32]
 800c868:	9d05      	ldr	r5, [sp, #20]
 800c86a:	9a05      	ldr	r2, [sp, #20]
 800c86c:	441a      	add	r2, r3
 800c86e:	9205      	str	r2, [sp, #20]
 800c870:	9a06      	ldr	r2, [sp, #24]
 800c872:	2101      	movs	r1, #1
 800c874:	441a      	add	r2, r3
 800c876:	4620      	mov	r0, r4
 800c878:	9206      	str	r2, [sp, #24]
 800c87a:	f000 fc3d 	bl	800d0f8 <__i2b>
 800c87e:	4607      	mov	r7, r0
 800c880:	b165      	cbz	r5, 800c89c <_dtoa_r+0x774>
 800c882:	9b06      	ldr	r3, [sp, #24]
 800c884:	2b00      	cmp	r3, #0
 800c886:	dd09      	ble.n	800c89c <_dtoa_r+0x774>
 800c888:	42ab      	cmp	r3, r5
 800c88a:	9a05      	ldr	r2, [sp, #20]
 800c88c:	bfa8      	it	ge
 800c88e:	462b      	movge	r3, r5
 800c890:	1ad2      	subs	r2, r2, r3
 800c892:	9205      	str	r2, [sp, #20]
 800c894:	9a06      	ldr	r2, [sp, #24]
 800c896:	1aed      	subs	r5, r5, r3
 800c898:	1ad3      	subs	r3, r2, r3
 800c89a:	9306      	str	r3, [sp, #24]
 800c89c:	9b08      	ldr	r3, [sp, #32]
 800c89e:	b1f3      	cbz	r3, 800c8de <_dtoa_r+0x7b6>
 800c8a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	f000 80a3 	beq.w	800c9ee <_dtoa_r+0x8c6>
 800c8a8:	2e00      	cmp	r6, #0
 800c8aa:	dd10      	ble.n	800c8ce <_dtoa_r+0x7a6>
 800c8ac:	4639      	mov	r1, r7
 800c8ae:	4632      	mov	r2, r6
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	f000 fce1 	bl	800d278 <__pow5mult>
 800c8b6:	4652      	mov	r2, sl
 800c8b8:	4601      	mov	r1, r0
 800c8ba:	4607      	mov	r7, r0
 800c8bc:	4620      	mov	r0, r4
 800c8be:	f000 fc31 	bl	800d124 <__multiply>
 800c8c2:	4651      	mov	r1, sl
 800c8c4:	4680      	mov	r8, r0
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	f000 fb60 	bl	800cf8c <_Bfree>
 800c8cc:	46c2      	mov	sl, r8
 800c8ce:	9b08      	ldr	r3, [sp, #32]
 800c8d0:	1b9a      	subs	r2, r3, r6
 800c8d2:	d004      	beq.n	800c8de <_dtoa_r+0x7b6>
 800c8d4:	4651      	mov	r1, sl
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	f000 fcce 	bl	800d278 <__pow5mult>
 800c8dc:	4682      	mov	sl, r0
 800c8de:	2101      	movs	r1, #1
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	f000 fc09 	bl	800d0f8 <__i2b>
 800c8e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	4606      	mov	r6, r0
 800c8ec:	f340 8081 	ble.w	800c9f2 <_dtoa_r+0x8ca>
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	4601      	mov	r1, r0
 800c8f4:	4620      	mov	r0, r4
 800c8f6:	f000 fcbf 	bl	800d278 <__pow5mult>
 800c8fa:	9b07      	ldr	r3, [sp, #28]
 800c8fc:	2b01      	cmp	r3, #1
 800c8fe:	4606      	mov	r6, r0
 800c900:	dd7a      	ble.n	800c9f8 <_dtoa_r+0x8d0>
 800c902:	f04f 0800 	mov.w	r8, #0
 800c906:	6933      	ldr	r3, [r6, #16]
 800c908:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c90c:	6918      	ldr	r0, [r3, #16]
 800c90e:	f000 fba5 	bl	800d05c <__hi0bits>
 800c912:	f1c0 0020 	rsb	r0, r0, #32
 800c916:	9b06      	ldr	r3, [sp, #24]
 800c918:	4418      	add	r0, r3
 800c91a:	f010 001f 	ands.w	r0, r0, #31
 800c91e:	f000 8094 	beq.w	800ca4a <_dtoa_r+0x922>
 800c922:	f1c0 0320 	rsb	r3, r0, #32
 800c926:	2b04      	cmp	r3, #4
 800c928:	f340 8085 	ble.w	800ca36 <_dtoa_r+0x90e>
 800c92c:	9b05      	ldr	r3, [sp, #20]
 800c92e:	f1c0 001c 	rsb	r0, r0, #28
 800c932:	4403      	add	r3, r0
 800c934:	9305      	str	r3, [sp, #20]
 800c936:	9b06      	ldr	r3, [sp, #24]
 800c938:	4403      	add	r3, r0
 800c93a:	4405      	add	r5, r0
 800c93c:	9306      	str	r3, [sp, #24]
 800c93e:	9b05      	ldr	r3, [sp, #20]
 800c940:	2b00      	cmp	r3, #0
 800c942:	dd05      	ble.n	800c950 <_dtoa_r+0x828>
 800c944:	4651      	mov	r1, sl
 800c946:	461a      	mov	r2, r3
 800c948:	4620      	mov	r0, r4
 800c94a:	f000 fcef 	bl	800d32c <__lshift>
 800c94e:	4682      	mov	sl, r0
 800c950:	9b06      	ldr	r3, [sp, #24]
 800c952:	2b00      	cmp	r3, #0
 800c954:	dd05      	ble.n	800c962 <_dtoa_r+0x83a>
 800c956:	4631      	mov	r1, r6
 800c958:	461a      	mov	r2, r3
 800c95a:	4620      	mov	r0, r4
 800c95c:	f000 fce6 	bl	800d32c <__lshift>
 800c960:	4606      	mov	r6, r0
 800c962:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c964:	2b00      	cmp	r3, #0
 800c966:	d072      	beq.n	800ca4e <_dtoa_r+0x926>
 800c968:	4631      	mov	r1, r6
 800c96a:	4650      	mov	r0, sl
 800c96c:	f000 fd4a 	bl	800d404 <__mcmp>
 800c970:	2800      	cmp	r0, #0
 800c972:	da6c      	bge.n	800ca4e <_dtoa_r+0x926>
 800c974:	2300      	movs	r3, #0
 800c976:	4651      	mov	r1, sl
 800c978:	220a      	movs	r2, #10
 800c97a:	4620      	mov	r0, r4
 800c97c:	f000 fb28 	bl	800cfd0 <__multadd>
 800c980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c982:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c986:	4682      	mov	sl, r0
 800c988:	2b00      	cmp	r3, #0
 800c98a:	f000 81b0 	beq.w	800ccee <_dtoa_r+0xbc6>
 800c98e:	2300      	movs	r3, #0
 800c990:	4639      	mov	r1, r7
 800c992:	220a      	movs	r2, #10
 800c994:	4620      	mov	r0, r4
 800c996:	f000 fb1b 	bl	800cfd0 <__multadd>
 800c99a:	9b01      	ldr	r3, [sp, #4]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	4607      	mov	r7, r0
 800c9a0:	f300 8096 	bgt.w	800cad0 <_dtoa_r+0x9a8>
 800c9a4:	9b07      	ldr	r3, [sp, #28]
 800c9a6:	2b02      	cmp	r3, #2
 800c9a8:	dc59      	bgt.n	800ca5e <_dtoa_r+0x936>
 800c9aa:	e091      	b.n	800cad0 <_dtoa_r+0x9a8>
 800c9ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c9b2:	e758      	b.n	800c866 <_dtoa_r+0x73e>
 800c9b4:	9b04      	ldr	r3, [sp, #16]
 800c9b6:	1e5e      	subs	r6, r3, #1
 800c9b8:	9b08      	ldr	r3, [sp, #32]
 800c9ba:	42b3      	cmp	r3, r6
 800c9bc:	bfbf      	itttt	lt
 800c9be:	9b08      	ldrlt	r3, [sp, #32]
 800c9c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c9c2:	9608      	strlt	r6, [sp, #32]
 800c9c4:	1af3      	sublt	r3, r6, r3
 800c9c6:	bfb4      	ite	lt
 800c9c8:	18d2      	addlt	r2, r2, r3
 800c9ca:	1b9e      	subge	r6, r3, r6
 800c9cc:	9b04      	ldr	r3, [sp, #16]
 800c9ce:	bfbc      	itt	lt
 800c9d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c9d2:	2600      	movlt	r6, #0
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	bfb7      	itett	lt
 800c9d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c9dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c9e0:	1a9d      	sublt	r5, r3, r2
 800c9e2:	2300      	movlt	r3, #0
 800c9e4:	e741      	b.n	800c86a <_dtoa_r+0x742>
 800c9e6:	9e08      	ldr	r6, [sp, #32]
 800c9e8:	9d05      	ldr	r5, [sp, #20]
 800c9ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c9ec:	e748      	b.n	800c880 <_dtoa_r+0x758>
 800c9ee:	9a08      	ldr	r2, [sp, #32]
 800c9f0:	e770      	b.n	800c8d4 <_dtoa_r+0x7ac>
 800c9f2:	9b07      	ldr	r3, [sp, #28]
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	dc19      	bgt.n	800ca2c <_dtoa_r+0x904>
 800c9f8:	9b02      	ldr	r3, [sp, #8]
 800c9fa:	b9bb      	cbnz	r3, 800ca2c <_dtoa_r+0x904>
 800c9fc:	9b03      	ldr	r3, [sp, #12]
 800c9fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca02:	b99b      	cbnz	r3, 800ca2c <_dtoa_r+0x904>
 800ca04:	9b03      	ldr	r3, [sp, #12]
 800ca06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca0a:	0d1b      	lsrs	r3, r3, #20
 800ca0c:	051b      	lsls	r3, r3, #20
 800ca0e:	b183      	cbz	r3, 800ca32 <_dtoa_r+0x90a>
 800ca10:	9b05      	ldr	r3, [sp, #20]
 800ca12:	3301      	adds	r3, #1
 800ca14:	9305      	str	r3, [sp, #20]
 800ca16:	9b06      	ldr	r3, [sp, #24]
 800ca18:	3301      	adds	r3, #1
 800ca1a:	9306      	str	r3, [sp, #24]
 800ca1c:	f04f 0801 	mov.w	r8, #1
 800ca20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	f47f af6f 	bne.w	800c906 <_dtoa_r+0x7de>
 800ca28:	2001      	movs	r0, #1
 800ca2a:	e774      	b.n	800c916 <_dtoa_r+0x7ee>
 800ca2c:	f04f 0800 	mov.w	r8, #0
 800ca30:	e7f6      	b.n	800ca20 <_dtoa_r+0x8f8>
 800ca32:	4698      	mov	r8, r3
 800ca34:	e7f4      	b.n	800ca20 <_dtoa_r+0x8f8>
 800ca36:	d082      	beq.n	800c93e <_dtoa_r+0x816>
 800ca38:	9a05      	ldr	r2, [sp, #20]
 800ca3a:	331c      	adds	r3, #28
 800ca3c:	441a      	add	r2, r3
 800ca3e:	9205      	str	r2, [sp, #20]
 800ca40:	9a06      	ldr	r2, [sp, #24]
 800ca42:	441a      	add	r2, r3
 800ca44:	441d      	add	r5, r3
 800ca46:	9206      	str	r2, [sp, #24]
 800ca48:	e779      	b.n	800c93e <_dtoa_r+0x816>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	e7f4      	b.n	800ca38 <_dtoa_r+0x910>
 800ca4e:	9b04      	ldr	r3, [sp, #16]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	dc37      	bgt.n	800cac4 <_dtoa_r+0x99c>
 800ca54:	9b07      	ldr	r3, [sp, #28]
 800ca56:	2b02      	cmp	r3, #2
 800ca58:	dd34      	ble.n	800cac4 <_dtoa_r+0x99c>
 800ca5a:	9b04      	ldr	r3, [sp, #16]
 800ca5c:	9301      	str	r3, [sp, #4]
 800ca5e:	9b01      	ldr	r3, [sp, #4]
 800ca60:	b963      	cbnz	r3, 800ca7c <_dtoa_r+0x954>
 800ca62:	4631      	mov	r1, r6
 800ca64:	2205      	movs	r2, #5
 800ca66:	4620      	mov	r0, r4
 800ca68:	f000 fab2 	bl	800cfd0 <__multadd>
 800ca6c:	4601      	mov	r1, r0
 800ca6e:	4606      	mov	r6, r0
 800ca70:	4650      	mov	r0, sl
 800ca72:	f000 fcc7 	bl	800d404 <__mcmp>
 800ca76:	2800      	cmp	r0, #0
 800ca78:	f73f adbb 	bgt.w	800c5f2 <_dtoa_r+0x4ca>
 800ca7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca7e:	9d00      	ldr	r5, [sp, #0]
 800ca80:	ea6f 0b03 	mvn.w	fp, r3
 800ca84:	f04f 0800 	mov.w	r8, #0
 800ca88:	4631      	mov	r1, r6
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f000 fa7e 	bl	800cf8c <_Bfree>
 800ca90:	2f00      	cmp	r7, #0
 800ca92:	f43f aeab 	beq.w	800c7ec <_dtoa_r+0x6c4>
 800ca96:	f1b8 0f00 	cmp.w	r8, #0
 800ca9a:	d005      	beq.n	800caa8 <_dtoa_r+0x980>
 800ca9c:	45b8      	cmp	r8, r7
 800ca9e:	d003      	beq.n	800caa8 <_dtoa_r+0x980>
 800caa0:	4641      	mov	r1, r8
 800caa2:	4620      	mov	r0, r4
 800caa4:	f000 fa72 	bl	800cf8c <_Bfree>
 800caa8:	4639      	mov	r1, r7
 800caaa:	4620      	mov	r0, r4
 800caac:	f000 fa6e 	bl	800cf8c <_Bfree>
 800cab0:	e69c      	b.n	800c7ec <_dtoa_r+0x6c4>
 800cab2:	2600      	movs	r6, #0
 800cab4:	4637      	mov	r7, r6
 800cab6:	e7e1      	b.n	800ca7c <_dtoa_r+0x954>
 800cab8:	46bb      	mov	fp, r7
 800caba:	4637      	mov	r7, r6
 800cabc:	e599      	b.n	800c5f2 <_dtoa_r+0x4ca>
 800cabe:	bf00      	nop
 800cac0:	40240000 	.word	0x40240000
 800cac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	f000 80c8 	beq.w	800cc5c <_dtoa_r+0xb34>
 800cacc:	9b04      	ldr	r3, [sp, #16]
 800cace:	9301      	str	r3, [sp, #4]
 800cad0:	2d00      	cmp	r5, #0
 800cad2:	dd05      	ble.n	800cae0 <_dtoa_r+0x9b8>
 800cad4:	4639      	mov	r1, r7
 800cad6:	462a      	mov	r2, r5
 800cad8:	4620      	mov	r0, r4
 800cada:	f000 fc27 	bl	800d32c <__lshift>
 800cade:	4607      	mov	r7, r0
 800cae0:	f1b8 0f00 	cmp.w	r8, #0
 800cae4:	d05b      	beq.n	800cb9e <_dtoa_r+0xa76>
 800cae6:	6879      	ldr	r1, [r7, #4]
 800cae8:	4620      	mov	r0, r4
 800caea:	f000 fa0f 	bl	800cf0c <_Balloc>
 800caee:	4605      	mov	r5, r0
 800caf0:	b928      	cbnz	r0, 800cafe <_dtoa_r+0x9d6>
 800caf2:	4b83      	ldr	r3, [pc, #524]	; (800cd00 <_dtoa_r+0xbd8>)
 800caf4:	4602      	mov	r2, r0
 800caf6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cafa:	f7ff bb2e 	b.w	800c15a <_dtoa_r+0x32>
 800cafe:	693a      	ldr	r2, [r7, #16]
 800cb00:	3202      	adds	r2, #2
 800cb02:	0092      	lsls	r2, r2, #2
 800cb04:	f107 010c 	add.w	r1, r7, #12
 800cb08:	300c      	adds	r0, #12
 800cb0a:	f7ff fa74 	bl	800bff6 <memcpy>
 800cb0e:	2201      	movs	r2, #1
 800cb10:	4629      	mov	r1, r5
 800cb12:	4620      	mov	r0, r4
 800cb14:	f000 fc0a 	bl	800d32c <__lshift>
 800cb18:	9b00      	ldr	r3, [sp, #0]
 800cb1a:	3301      	adds	r3, #1
 800cb1c:	9304      	str	r3, [sp, #16]
 800cb1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb22:	4413      	add	r3, r2
 800cb24:	9308      	str	r3, [sp, #32]
 800cb26:	9b02      	ldr	r3, [sp, #8]
 800cb28:	f003 0301 	and.w	r3, r3, #1
 800cb2c:	46b8      	mov	r8, r7
 800cb2e:	9306      	str	r3, [sp, #24]
 800cb30:	4607      	mov	r7, r0
 800cb32:	9b04      	ldr	r3, [sp, #16]
 800cb34:	4631      	mov	r1, r6
 800cb36:	3b01      	subs	r3, #1
 800cb38:	4650      	mov	r0, sl
 800cb3a:	9301      	str	r3, [sp, #4]
 800cb3c:	f7ff fa69 	bl	800c012 <quorem>
 800cb40:	4641      	mov	r1, r8
 800cb42:	9002      	str	r0, [sp, #8]
 800cb44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cb48:	4650      	mov	r0, sl
 800cb4a:	f000 fc5b 	bl	800d404 <__mcmp>
 800cb4e:	463a      	mov	r2, r7
 800cb50:	9005      	str	r0, [sp, #20]
 800cb52:	4631      	mov	r1, r6
 800cb54:	4620      	mov	r0, r4
 800cb56:	f000 fc71 	bl	800d43c <__mdiff>
 800cb5a:	68c2      	ldr	r2, [r0, #12]
 800cb5c:	4605      	mov	r5, r0
 800cb5e:	bb02      	cbnz	r2, 800cba2 <_dtoa_r+0xa7a>
 800cb60:	4601      	mov	r1, r0
 800cb62:	4650      	mov	r0, sl
 800cb64:	f000 fc4e 	bl	800d404 <__mcmp>
 800cb68:	4602      	mov	r2, r0
 800cb6a:	4629      	mov	r1, r5
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	9209      	str	r2, [sp, #36]	; 0x24
 800cb70:	f000 fa0c 	bl	800cf8c <_Bfree>
 800cb74:	9b07      	ldr	r3, [sp, #28]
 800cb76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb78:	9d04      	ldr	r5, [sp, #16]
 800cb7a:	ea43 0102 	orr.w	r1, r3, r2
 800cb7e:	9b06      	ldr	r3, [sp, #24]
 800cb80:	4319      	orrs	r1, r3
 800cb82:	d110      	bne.n	800cba6 <_dtoa_r+0xa7e>
 800cb84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb88:	d029      	beq.n	800cbde <_dtoa_r+0xab6>
 800cb8a:	9b05      	ldr	r3, [sp, #20]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	dd02      	ble.n	800cb96 <_dtoa_r+0xa6e>
 800cb90:	9b02      	ldr	r3, [sp, #8]
 800cb92:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cb96:	9b01      	ldr	r3, [sp, #4]
 800cb98:	f883 9000 	strb.w	r9, [r3]
 800cb9c:	e774      	b.n	800ca88 <_dtoa_r+0x960>
 800cb9e:	4638      	mov	r0, r7
 800cba0:	e7ba      	b.n	800cb18 <_dtoa_r+0x9f0>
 800cba2:	2201      	movs	r2, #1
 800cba4:	e7e1      	b.n	800cb6a <_dtoa_r+0xa42>
 800cba6:	9b05      	ldr	r3, [sp, #20]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	db04      	blt.n	800cbb6 <_dtoa_r+0xa8e>
 800cbac:	9907      	ldr	r1, [sp, #28]
 800cbae:	430b      	orrs	r3, r1
 800cbb0:	9906      	ldr	r1, [sp, #24]
 800cbb2:	430b      	orrs	r3, r1
 800cbb4:	d120      	bne.n	800cbf8 <_dtoa_r+0xad0>
 800cbb6:	2a00      	cmp	r2, #0
 800cbb8:	dded      	ble.n	800cb96 <_dtoa_r+0xa6e>
 800cbba:	4651      	mov	r1, sl
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	4620      	mov	r0, r4
 800cbc0:	f000 fbb4 	bl	800d32c <__lshift>
 800cbc4:	4631      	mov	r1, r6
 800cbc6:	4682      	mov	sl, r0
 800cbc8:	f000 fc1c 	bl	800d404 <__mcmp>
 800cbcc:	2800      	cmp	r0, #0
 800cbce:	dc03      	bgt.n	800cbd8 <_dtoa_r+0xab0>
 800cbd0:	d1e1      	bne.n	800cb96 <_dtoa_r+0xa6e>
 800cbd2:	f019 0f01 	tst.w	r9, #1
 800cbd6:	d0de      	beq.n	800cb96 <_dtoa_r+0xa6e>
 800cbd8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cbdc:	d1d8      	bne.n	800cb90 <_dtoa_r+0xa68>
 800cbde:	9a01      	ldr	r2, [sp, #4]
 800cbe0:	2339      	movs	r3, #57	; 0x39
 800cbe2:	7013      	strb	r3, [r2, #0]
 800cbe4:	462b      	mov	r3, r5
 800cbe6:	461d      	mov	r5, r3
 800cbe8:	3b01      	subs	r3, #1
 800cbea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cbee:	2a39      	cmp	r2, #57	; 0x39
 800cbf0:	d06c      	beq.n	800cccc <_dtoa_r+0xba4>
 800cbf2:	3201      	adds	r2, #1
 800cbf4:	701a      	strb	r2, [r3, #0]
 800cbf6:	e747      	b.n	800ca88 <_dtoa_r+0x960>
 800cbf8:	2a00      	cmp	r2, #0
 800cbfa:	dd07      	ble.n	800cc0c <_dtoa_r+0xae4>
 800cbfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cc00:	d0ed      	beq.n	800cbde <_dtoa_r+0xab6>
 800cc02:	9a01      	ldr	r2, [sp, #4]
 800cc04:	f109 0301 	add.w	r3, r9, #1
 800cc08:	7013      	strb	r3, [r2, #0]
 800cc0a:	e73d      	b.n	800ca88 <_dtoa_r+0x960>
 800cc0c:	9b04      	ldr	r3, [sp, #16]
 800cc0e:	9a08      	ldr	r2, [sp, #32]
 800cc10:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d043      	beq.n	800cca0 <_dtoa_r+0xb78>
 800cc18:	4651      	mov	r1, sl
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	220a      	movs	r2, #10
 800cc1e:	4620      	mov	r0, r4
 800cc20:	f000 f9d6 	bl	800cfd0 <__multadd>
 800cc24:	45b8      	cmp	r8, r7
 800cc26:	4682      	mov	sl, r0
 800cc28:	f04f 0300 	mov.w	r3, #0
 800cc2c:	f04f 020a 	mov.w	r2, #10
 800cc30:	4641      	mov	r1, r8
 800cc32:	4620      	mov	r0, r4
 800cc34:	d107      	bne.n	800cc46 <_dtoa_r+0xb1e>
 800cc36:	f000 f9cb 	bl	800cfd0 <__multadd>
 800cc3a:	4680      	mov	r8, r0
 800cc3c:	4607      	mov	r7, r0
 800cc3e:	9b04      	ldr	r3, [sp, #16]
 800cc40:	3301      	adds	r3, #1
 800cc42:	9304      	str	r3, [sp, #16]
 800cc44:	e775      	b.n	800cb32 <_dtoa_r+0xa0a>
 800cc46:	f000 f9c3 	bl	800cfd0 <__multadd>
 800cc4a:	4639      	mov	r1, r7
 800cc4c:	4680      	mov	r8, r0
 800cc4e:	2300      	movs	r3, #0
 800cc50:	220a      	movs	r2, #10
 800cc52:	4620      	mov	r0, r4
 800cc54:	f000 f9bc 	bl	800cfd0 <__multadd>
 800cc58:	4607      	mov	r7, r0
 800cc5a:	e7f0      	b.n	800cc3e <_dtoa_r+0xb16>
 800cc5c:	9b04      	ldr	r3, [sp, #16]
 800cc5e:	9301      	str	r3, [sp, #4]
 800cc60:	9d00      	ldr	r5, [sp, #0]
 800cc62:	4631      	mov	r1, r6
 800cc64:	4650      	mov	r0, sl
 800cc66:	f7ff f9d4 	bl	800c012 <quorem>
 800cc6a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc6e:	9b00      	ldr	r3, [sp, #0]
 800cc70:	f805 9b01 	strb.w	r9, [r5], #1
 800cc74:	1aea      	subs	r2, r5, r3
 800cc76:	9b01      	ldr	r3, [sp, #4]
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	dd07      	ble.n	800cc8c <_dtoa_r+0xb64>
 800cc7c:	4651      	mov	r1, sl
 800cc7e:	2300      	movs	r3, #0
 800cc80:	220a      	movs	r2, #10
 800cc82:	4620      	mov	r0, r4
 800cc84:	f000 f9a4 	bl	800cfd0 <__multadd>
 800cc88:	4682      	mov	sl, r0
 800cc8a:	e7ea      	b.n	800cc62 <_dtoa_r+0xb3a>
 800cc8c:	9b01      	ldr	r3, [sp, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	bfc8      	it	gt
 800cc92:	461d      	movgt	r5, r3
 800cc94:	9b00      	ldr	r3, [sp, #0]
 800cc96:	bfd8      	it	le
 800cc98:	2501      	movle	r5, #1
 800cc9a:	441d      	add	r5, r3
 800cc9c:	f04f 0800 	mov.w	r8, #0
 800cca0:	4651      	mov	r1, sl
 800cca2:	2201      	movs	r2, #1
 800cca4:	4620      	mov	r0, r4
 800cca6:	f000 fb41 	bl	800d32c <__lshift>
 800ccaa:	4631      	mov	r1, r6
 800ccac:	4682      	mov	sl, r0
 800ccae:	f000 fba9 	bl	800d404 <__mcmp>
 800ccb2:	2800      	cmp	r0, #0
 800ccb4:	dc96      	bgt.n	800cbe4 <_dtoa_r+0xabc>
 800ccb6:	d102      	bne.n	800ccbe <_dtoa_r+0xb96>
 800ccb8:	f019 0f01 	tst.w	r9, #1
 800ccbc:	d192      	bne.n	800cbe4 <_dtoa_r+0xabc>
 800ccbe:	462b      	mov	r3, r5
 800ccc0:	461d      	mov	r5, r3
 800ccc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ccc6:	2a30      	cmp	r2, #48	; 0x30
 800ccc8:	d0fa      	beq.n	800ccc0 <_dtoa_r+0xb98>
 800ccca:	e6dd      	b.n	800ca88 <_dtoa_r+0x960>
 800cccc:	9a00      	ldr	r2, [sp, #0]
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d189      	bne.n	800cbe6 <_dtoa_r+0xabe>
 800ccd2:	f10b 0b01 	add.w	fp, fp, #1
 800ccd6:	2331      	movs	r3, #49	; 0x31
 800ccd8:	e796      	b.n	800cc08 <_dtoa_r+0xae0>
 800ccda:	4b0a      	ldr	r3, [pc, #40]	; (800cd04 <_dtoa_r+0xbdc>)
 800ccdc:	f7ff ba99 	b.w	800c212 <_dtoa_r+0xea>
 800cce0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	f47f aa6d 	bne.w	800c1c2 <_dtoa_r+0x9a>
 800cce8:	4b07      	ldr	r3, [pc, #28]	; (800cd08 <_dtoa_r+0xbe0>)
 800ccea:	f7ff ba92 	b.w	800c212 <_dtoa_r+0xea>
 800ccee:	9b01      	ldr	r3, [sp, #4]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	dcb5      	bgt.n	800cc60 <_dtoa_r+0xb38>
 800ccf4:	9b07      	ldr	r3, [sp, #28]
 800ccf6:	2b02      	cmp	r3, #2
 800ccf8:	f73f aeb1 	bgt.w	800ca5e <_dtoa_r+0x936>
 800ccfc:	e7b0      	b.n	800cc60 <_dtoa_r+0xb38>
 800ccfe:	bf00      	nop
 800cd00:	0800e2e4 	.word	0x0800e2e4
 800cd04:	0800e244 	.word	0x0800e244
 800cd08:	0800e268 	.word	0x0800e268

0800cd0c <_free_r>:
 800cd0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd0e:	2900      	cmp	r1, #0
 800cd10:	d044      	beq.n	800cd9c <_free_r+0x90>
 800cd12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd16:	9001      	str	r0, [sp, #4]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	f1a1 0404 	sub.w	r4, r1, #4
 800cd1e:	bfb8      	it	lt
 800cd20:	18e4      	addlt	r4, r4, r3
 800cd22:	f000 f8e7 	bl	800cef4 <__malloc_lock>
 800cd26:	4a1e      	ldr	r2, [pc, #120]	; (800cda0 <_free_r+0x94>)
 800cd28:	9801      	ldr	r0, [sp, #4]
 800cd2a:	6813      	ldr	r3, [r2, #0]
 800cd2c:	b933      	cbnz	r3, 800cd3c <_free_r+0x30>
 800cd2e:	6063      	str	r3, [r4, #4]
 800cd30:	6014      	str	r4, [r2, #0]
 800cd32:	b003      	add	sp, #12
 800cd34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd38:	f000 b8e2 	b.w	800cf00 <__malloc_unlock>
 800cd3c:	42a3      	cmp	r3, r4
 800cd3e:	d908      	bls.n	800cd52 <_free_r+0x46>
 800cd40:	6825      	ldr	r5, [r4, #0]
 800cd42:	1961      	adds	r1, r4, r5
 800cd44:	428b      	cmp	r3, r1
 800cd46:	bf01      	itttt	eq
 800cd48:	6819      	ldreq	r1, [r3, #0]
 800cd4a:	685b      	ldreq	r3, [r3, #4]
 800cd4c:	1949      	addeq	r1, r1, r5
 800cd4e:	6021      	streq	r1, [r4, #0]
 800cd50:	e7ed      	b.n	800cd2e <_free_r+0x22>
 800cd52:	461a      	mov	r2, r3
 800cd54:	685b      	ldr	r3, [r3, #4]
 800cd56:	b10b      	cbz	r3, 800cd5c <_free_r+0x50>
 800cd58:	42a3      	cmp	r3, r4
 800cd5a:	d9fa      	bls.n	800cd52 <_free_r+0x46>
 800cd5c:	6811      	ldr	r1, [r2, #0]
 800cd5e:	1855      	adds	r5, r2, r1
 800cd60:	42a5      	cmp	r5, r4
 800cd62:	d10b      	bne.n	800cd7c <_free_r+0x70>
 800cd64:	6824      	ldr	r4, [r4, #0]
 800cd66:	4421      	add	r1, r4
 800cd68:	1854      	adds	r4, r2, r1
 800cd6a:	42a3      	cmp	r3, r4
 800cd6c:	6011      	str	r1, [r2, #0]
 800cd6e:	d1e0      	bne.n	800cd32 <_free_r+0x26>
 800cd70:	681c      	ldr	r4, [r3, #0]
 800cd72:	685b      	ldr	r3, [r3, #4]
 800cd74:	6053      	str	r3, [r2, #4]
 800cd76:	440c      	add	r4, r1
 800cd78:	6014      	str	r4, [r2, #0]
 800cd7a:	e7da      	b.n	800cd32 <_free_r+0x26>
 800cd7c:	d902      	bls.n	800cd84 <_free_r+0x78>
 800cd7e:	230c      	movs	r3, #12
 800cd80:	6003      	str	r3, [r0, #0]
 800cd82:	e7d6      	b.n	800cd32 <_free_r+0x26>
 800cd84:	6825      	ldr	r5, [r4, #0]
 800cd86:	1961      	adds	r1, r4, r5
 800cd88:	428b      	cmp	r3, r1
 800cd8a:	bf04      	itt	eq
 800cd8c:	6819      	ldreq	r1, [r3, #0]
 800cd8e:	685b      	ldreq	r3, [r3, #4]
 800cd90:	6063      	str	r3, [r4, #4]
 800cd92:	bf04      	itt	eq
 800cd94:	1949      	addeq	r1, r1, r5
 800cd96:	6021      	streq	r1, [r4, #0]
 800cd98:	6054      	str	r4, [r2, #4]
 800cd9a:	e7ca      	b.n	800cd32 <_free_r+0x26>
 800cd9c:	b003      	add	sp, #12
 800cd9e:	bd30      	pop	{r4, r5, pc}
 800cda0:	20004aac 	.word	0x20004aac

0800cda4 <malloc>:
 800cda4:	4b02      	ldr	r3, [pc, #8]	; (800cdb0 <malloc+0xc>)
 800cda6:	4601      	mov	r1, r0
 800cda8:	6818      	ldr	r0, [r3, #0]
 800cdaa:	f000 b823 	b.w	800cdf4 <_malloc_r>
 800cdae:	bf00      	nop
 800cdb0:	20000080 	.word	0x20000080

0800cdb4 <sbrk_aligned>:
 800cdb4:	b570      	push	{r4, r5, r6, lr}
 800cdb6:	4e0e      	ldr	r6, [pc, #56]	; (800cdf0 <sbrk_aligned+0x3c>)
 800cdb8:	460c      	mov	r4, r1
 800cdba:	6831      	ldr	r1, [r6, #0]
 800cdbc:	4605      	mov	r5, r0
 800cdbe:	b911      	cbnz	r1, 800cdc6 <sbrk_aligned+0x12>
 800cdc0:	f000 fe40 	bl	800da44 <_sbrk_r>
 800cdc4:	6030      	str	r0, [r6, #0]
 800cdc6:	4621      	mov	r1, r4
 800cdc8:	4628      	mov	r0, r5
 800cdca:	f000 fe3b 	bl	800da44 <_sbrk_r>
 800cdce:	1c43      	adds	r3, r0, #1
 800cdd0:	d00a      	beq.n	800cde8 <sbrk_aligned+0x34>
 800cdd2:	1cc4      	adds	r4, r0, #3
 800cdd4:	f024 0403 	bic.w	r4, r4, #3
 800cdd8:	42a0      	cmp	r0, r4
 800cdda:	d007      	beq.n	800cdec <sbrk_aligned+0x38>
 800cddc:	1a21      	subs	r1, r4, r0
 800cdde:	4628      	mov	r0, r5
 800cde0:	f000 fe30 	bl	800da44 <_sbrk_r>
 800cde4:	3001      	adds	r0, #1
 800cde6:	d101      	bne.n	800cdec <sbrk_aligned+0x38>
 800cde8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800cdec:	4620      	mov	r0, r4
 800cdee:	bd70      	pop	{r4, r5, r6, pc}
 800cdf0:	20004ab0 	.word	0x20004ab0

0800cdf4 <_malloc_r>:
 800cdf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdf8:	1ccd      	adds	r5, r1, #3
 800cdfa:	f025 0503 	bic.w	r5, r5, #3
 800cdfe:	3508      	adds	r5, #8
 800ce00:	2d0c      	cmp	r5, #12
 800ce02:	bf38      	it	cc
 800ce04:	250c      	movcc	r5, #12
 800ce06:	2d00      	cmp	r5, #0
 800ce08:	4607      	mov	r7, r0
 800ce0a:	db01      	blt.n	800ce10 <_malloc_r+0x1c>
 800ce0c:	42a9      	cmp	r1, r5
 800ce0e:	d905      	bls.n	800ce1c <_malloc_r+0x28>
 800ce10:	230c      	movs	r3, #12
 800ce12:	603b      	str	r3, [r7, #0]
 800ce14:	2600      	movs	r6, #0
 800ce16:	4630      	mov	r0, r6
 800ce18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cef0 <_malloc_r+0xfc>
 800ce20:	f000 f868 	bl	800cef4 <__malloc_lock>
 800ce24:	f8d8 3000 	ldr.w	r3, [r8]
 800ce28:	461c      	mov	r4, r3
 800ce2a:	bb5c      	cbnz	r4, 800ce84 <_malloc_r+0x90>
 800ce2c:	4629      	mov	r1, r5
 800ce2e:	4638      	mov	r0, r7
 800ce30:	f7ff ffc0 	bl	800cdb4 <sbrk_aligned>
 800ce34:	1c43      	adds	r3, r0, #1
 800ce36:	4604      	mov	r4, r0
 800ce38:	d155      	bne.n	800cee6 <_malloc_r+0xf2>
 800ce3a:	f8d8 4000 	ldr.w	r4, [r8]
 800ce3e:	4626      	mov	r6, r4
 800ce40:	2e00      	cmp	r6, #0
 800ce42:	d145      	bne.n	800ced0 <_malloc_r+0xdc>
 800ce44:	2c00      	cmp	r4, #0
 800ce46:	d048      	beq.n	800ceda <_malloc_r+0xe6>
 800ce48:	6823      	ldr	r3, [r4, #0]
 800ce4a:	4631      	mov	r1, r6
 800ce4c:	4638      	mov	r0, r7
 800ce4e:	eb04 0903 	add.w	r9, r4, r3
 800ce52:	f000 fdf7 	bl	800da44 <_sbrk_r>
 800ce56:	4581      	cmp	r9, r0
 800ce58:	d13f      	bne.n	800ceda <_malloc_r+0xe6>
 800ce5a:	6821      	ldr	r1, [r4, #0]
 800ce5c:	1a6d      	subs	r5, r5, r1
 800ce5e:	4629      	mov	r1, r5
 800ce60:	4638      	mov	r0, r7
 800ce62:	f7ff ffa7 	bl	800cdb4 <sbrk_aligned>
 800ce66:	3001      	adds	r0, #1
 800ce68:	d037      	beq.n	800ceda <_malloc_r+0xe6>
 800ce6a:	6823      	ldr	r3, [r4, #0]
 800ce6c:	442b      	add	r3, r5
 800ce6e:	6023      	str	r3, [r4, #0]
 800ce70:	f8d8 3000 	ldr.w	r3, [r8]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d038      	beq.n	800ceea <_malloc_r+0xf6>
 800ce78:	685a      	ldr	r2, [r3, #4]
 800ce7a:	42a2      	cmp	r2, r4
 800ce7c:	d12b      	bne.n	800ced6 <_malloc_r+0xe2>
 800ce7e:	2200      	movs	r2, #0
 800ce80:	605a      	str	r2, [r3, #4]
 800ce82:	e00f      	b.n	800cea4 <_malloc_r+0xb0>
 800ce84:	6822      	ldr	r2, [r4, #0]
 800ce86:	1b52      	subs	r2, r2, r5
 800ce88:	d41f      	bmi.n	800ceca <_malloc_r+0xd6>
 800ce8a:	2a0b      	cmp	r2, #11
 800ce8c:	d917      	bls.n	800cebe <_malloc_r+0xca>
 800ce8e:	1961      	adds	r1, r4, r5
 800ce90:	42a3      	cmp	r3, r4
 800ce92:	6025      	str	r5, [r4, #0]
 800ce94:	bf18      	it	ne
 800ce96:	6059      	strne	r1, [r3, #4]
 800ce98:	6863      	ldr	r3, [r4, #4]
 800ce9a:	bf08      	it	eq
 800ce9c:	f8c8 1000 	streq.w	r1, [r8]
 800cea0:	5162      	str	r2, [r4, r5]
 800cea2:	604b      	str	r3, [r1, #4]
 800cea4:	4638      	mov	r0, r7
 800cea6:	f104 060b 	add.w	r6, r4, #11
 800ceaa:	f000 f829 	bl	800cf00 <__malloc_unlock>
 800ceae:	f026 0607 	bic.w	r6, r6, #7
 800ceb2:	1d23      	adds	r3, r4, #4
 800ceb4:	1af2      	subs	r2, r6, r3
 800ceb6:	d0ae      	beq.n	800ce16 <_malloc_r+0x22>
 800ceb8:	1b9b      	subs	r3, r3, r6
 800ceba:	50a3      	str	r3, [r4, r2]
 800cebc:	e7ab      	b.n	800ce16 <_malloc_r+0x22>
 800cebe:	42a3      	cmp	r3, r4
 800cec0:	6862      	ldr	r2, [r4, #4]
 800cec2:	d1dd      	bne.n	800ce80 <_malloc_r+0x8c>
 800cec4:	f8c8 2000 	str.w	r2, [r8]
 800cec8:	e7ec      	b.n	800cea4 <_malloc_r+0xb0>
 800ceca:	4623      	mov	r3, r4
 800cecc:	6864      	ldr	r4, [r4, #4]
 800cece:	e7ac      	b.n	800ce2a <_malloc_r+0x36>
 800ced0:	4634      	mov	r4, r6
 800ced2:	6876      	ldr	r6, [r6, #4]
 800ced4:	e7b4      	b.n	800ce40 <_malloc_r+0x4c>
 800ced6:	4613      	mov	r3, r2
 800ced8:	e7cc      	b.n	800ce74 <_malloc_r+0x80>
 800ceda:	230c      	movs	r3, #12
 800cedc:	603b      	str	r3, [r7, #0]
 800cede:	4638      	mov	r0, r7
 800cee0:	f000 f80e 	bl	800cf00 <__malloc_unlock>
 800cee4:	e797      	b.n	800ce16 <_malloc_r+0x22>
 800cee6:	6025      	str	r5, [r4, #0]
 800cee8:	e7dc      	b.n	800cea4 <_malloc_r+0xb0>
 800ceea:	605b      	str	r3, [r3, #4]
 800ceec:	deff      	udf	#255	; 0xff
 800ceee:	bf00      	nop
 800cef0:	20004aac 	.word	0x20004aac

0800cef4 <__malloc_lock>:
 800cef4:	4801      	ldr	r0, [pc, #4]	; (800cefc <__malloc_lock+0x8>)
 800cef6:	f7ff b87c 	b.w	800bff2 <__retarget_lock_acquire_recursive>
 800cefa:	bf00      	nop
 800cefc:	20004aa8 	.word	0x20004aa8

0800cf00 <__malloc_unlock>:
 800cf00:	4801      	ldr	r0, [pc, #4]	; (800cf08 <__malloc_unlock+0x8>)
 800cf02:	f7ff b877 	b.w	800bff4 <__retarget_lock_release_recursive>
 800cf06:	bf00      	nop
 800cf08:	20004aa8 	.word	0x20004aa8

0800cf0c <_Balloc>:
 800cf0c:	b570      	push	{r4, r5, r6, lr}
 800cf0e:	69c6      	ldr	r6, [r0, #28]
 800cf10:	4604      	mov	r4, r0
 800cf12:	460d      	mov	r5, r1
 800cf14:	b976      	cbnz	r6, 800cf34 <_Balloc+0x28>
 800cf16:	2010      	movs	r0, #16
 800cf18:	f7ff ff44 	bl	800cda4 <malloc>
 800cf1c:	4602      	mov	r2, r0
 800cf1e:	61e0      	str	r0, [r4, #28]
 800cf20:	b920      	cbnz	r0, 800cf2c <_Balloc+0x20>
 800cf22:	4b18      	ldr	r3, [pc, #96]	; (800cf84 <_Balloc+0x78>)
 800cf24:	4818      	ldr	r0, [pc, #96]	; (800cf88 <_Balloc+0x7c>)
 800cf26:	216b      	movs	r1, #107	; 0x6b
 800cf28:	f000 fd9c 	bl	800da64 <__assert_func>
 800cf2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf30:	6006      	str	r6, [r0, #0]
 800cf32:	60c6      	str	r6, [r0, #12]
 800cf34:	69e6      	ldr	r6, [r4, #28]
 800cf36:	68f3      	ldr	r3, [r6, #12]
 800cf38:	b183      	cbz	r3, 800cf5c <_Balloc+0x50>
 800cf3a:	69e3      	ldr	r3, [r4, #28]
 800cf3c:	68db      	ldr	r3, [r3, #12]
 800cf3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf42:	b9b8      	cbnz	r0, 800cf74 <_Balloc+0x68>
 800cf44:	2101      	movs	r1, #1
 800cf46:	fa01 f605 	lsl.w	r6, r1, r5
 800cf4a:	1d72      	adds	r2, r6, #5
 800cf4c:	0092      	lsls	r2, r2, #2
 800cf4e:	4620      	mov	r0, r4
 800cf50:	f000 fda6 	bl	800daa0 <_calloc_r>
 800cf54:	b160      	cbz	r0, 800cf70 <_Balloc+0x64>
 800cf56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf5a:	e00e      	b.n	800cf7a <_Balloc+0x6e>
 800cf5c:	2221      	movs	r2, #33	; 0x21
 800cf5e:	2104      	movs	r1, #4
 800cf60:	4620      	mov	r0, r4
 800cf62:	f000 fd9d 	bl	800daa0 <_calloc_r>
 800cf66:	69e3      	ldr	r3, [r4, #28]
 800cf68:	60f0      	str	r0, [r6, #12]
 800cf6a:	68db      	ldr	r3, [r3, #12]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d1e4      	bne.n	800cf3a <_Balloc+0x2e>
 800cf70:	2000      	movs	r0, #0
 800cf72:	bd70      	pop	{r4, r5, r6, pc}
 800cf74:	6802      	ldr	r2, [r0, #0]
 800cf76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf80:	e7f7      	b.n	800cf72 <_Balloc+0x66>
 800cf82:	bf00      	nop
 800cf84:	0800e275 	.word	0x0800e275
 800cf88:	0800e2f5 	.word	0x0800e2f5

0800cf8c <_Bfree>:
 800cf8c:	b570      	push	{r4, r5, r6, lr}
 800cf8e:	69c6      	ldr	r6, [r0, #28]
 800cf90:	4605      	mov	r5, r0
 800cf92:	460c      	mov	r4, r1
 800cf94:	b976      	cbnz	r6, 800cfb4 <_Bfree+0x28>
 800cf96:	2010      	movs	r0, #16
 800cf98:	f7ff ff04 	bl	800cda4 <malloc>
 800cf9c:	4602      	mov	r2, r0
 800cf9e:	61e8      	str	r0, [r5, #28]
 800cfa0:	b920      	cbnz	r0, 800cfac <_Bfree+0x20>
 800cfa2:	4b09      	ldr	r3, [pc, #36]	; (800cfc8 <_Bfree+0x3c>)
 800cfa4:	4809      	ldr	r0, [pc, #36]	; (800cfcc <_Bfree+0x40>)
 800cfa6:	218f      	movs	r1, #143	; 0x8f
 800cfa8:	f000 fd5c 	bl	800da64 <__assert_func>
 800cfac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cfb0:	6006      	str	r6, [r0, #0]
 800cfb2:	60c6      	str	r6, [r0, #12]
 800cfb4:	b13c      	cbz	r4, 800cfc6 <_Bfree+0x3a>
 800cfb6:	69eb      	ldr	r3, [r5, #28]
 800cfb8:	6862      	ldr	r2, [r4, #4]
 800cfba:	68db      	ldr	r3, [r3, #12]
 800cfbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfc0:	6021      	str	r1, [r4, #0]
 800cfc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cfc6:	bd70      	pop	{r4, r5, r6, pc}
 800cfc8:	0800e275 	.word	0x0800e275
 800cfcc:	0800e2f5 	.word	0x0800e2f5

0800cfd0 <__multadd>:
 800cfd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfd4:	690d      	ldr	r5, [r1, #16]
 800cfd6:	4607      	mov	r7, r0
 800cfd8:	460c      	mov	r4, r1
 800cfda:	461e      	mov	r6, r3
 800cfdc:	f101 0c14 	add.w	ip, r1, #20
 800cfe0:	2000      	movs	r0, #0
 800cfe2:	f8dc 3000 	ldr.w	r3, [ip]
 800cfe6:	b299      	uxth	r1, r3
 800cfe8:	fb02 6101 	mla	r1, r2, r1, r6
 800cfec:	0c1e      	lsrs	r6, r3, #16
 800cfee:	0c0b      	lsrs	r3, r1, #16
 800cff0:	fb02 3306 	mla	r3, r2, r6, r3
 800cff4:	b289      	uxth	r1, r1
 800cff6:	3001      	adds	r0, #1
 800cff8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cffc:	4285      	cmp	r5, r0
 800cffe:	f84c 1b04 	str.w	r1, [ip], #4
 800d002:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d006:	dcec      	bgt.n	800cfe2 <__multadd+0x12>
 800d008:	b30e      	cbz	r6, 800d04e <__multadd+0x7e>
 800d00a:	68a3      	ldr	r3, [r4, #8]
 800d00c:	42ab      	cmp	r3, r5
 800d00e:	dc19      	bgt.n	800d044 <__multadd+0x74>
 800d010:	6861      	ldr	r1, [r4, #4]
 800d012:	4638      	mov	r0, r7
 800d014:	3101      	adds	r1, #1
 800d016:	f7ff ff79 	bl	800cf0c <_Balloc>
 800d01a:	4680      	mov	r8, r0
 800d01c:	b928      	cbnz	r0, 800d02a <__multadd+0x5a>
 800d01e:	4602      	mov	r2, r0
 800d020:	4b0c      	ldr	r3, [pc, #48]	; (800d054 <__multadd+0x84>)
 800d022:	480d      	ldr	r0, [pc, #52]	; (800d058 <__multadd+0x88>)
 800d024:	21ba      	movs	r1, #186	; 0xba
 800d026:	f000 fd1d 	bl	800da64 <__assert_func>
 800d02a:	6922      	ldr	r2, [r4, #16]
 800d02c:	3202      	adds	r2, #2
 800d02e:	f104 010c 	add.w	r1, r4, #12
 800d032:	0092      	lsls	r2, r2, #2
 800d034:	300c      	adds	r0, #12
 800d036:	f7fe ffde 	bl	800bff6 <memcpy>
 800d03a:	4621      	mov	r1, r4
 800d03c:	4638      	mov	r0, r7
 800d03e:	f7ff ffa5 	bl	800cf8c <_Bfree>
 800d042:	4644      	mov	r4, r8
 800d044:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d048:	3501      	adds	r5, #1
 800d04a:	615e      	str	r6, [r3, #20]
 800d04c:	6125      	str	r5, [r4, #16]
 800d04e:	4620      	mov	r0, r4
 800d050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d054:	0800e2e4 	.word	0x0800e2e4
 800d058:	0800e2f5 	.word	0x0800e2f5

0800d05c <__hi0bits>:
 800d05c:	0c03      	lsrs	r3, r0, #16
 800d05e:	041b      	lsls	r3, r3, #16
 800d060:	b9d3      	cbnz	r3, 800d098 <__hi0bits+0x3c>
 800d062:	0400      	lsls	r0, r0, #16
 800d064:	2310      	movs	r3, #16
 800d066:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d06a:	bf04      	itt	eq
 800d06c:	0200      	lsleq	r0, r0, #8
 800d06e:	3308      	addeq	r3, #8
 800d070:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d074:	bf04      	itt	eq
 800d076:	0100      	lsleq	r0, r0, #4
 800d078:	3304      	addeq	r3, #4
 800d07a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d07e:	bf04      	itt	eq
 800d080:	0080      	lsleq	r0, r0, #2
 800d082:	3302      	addeq	r3, #2
 800d084:	2800      	cmp	r0, #0
 800d086:	db05      	blt.n	800d094 <__hi0bits+0x38>
 800d088:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d08c:	f103 0301 	add.w	r3, r3, #1
 800d090:	bf08      	it	eq
 800d092:	2320      	moveq	r3, #32
 800d094:	4618      	mov	r0, r3
 800d096:	4770      	bx	lr
 800d098:	2300      	movs	r3, #0
 800d09a:	e7e4      	b.n	800d066 <__hi0bits+0xa>

0800d09c <__lo0bits>:
 800d09c:	6803      	ldr	r3, [r0, #0]
 800d09e:	f013 0207 	ands.w	r2, r3, #7
 800d0a2:	d00c      	beq.n	800d0be <__lo0bits+0x22>
 800d0a4:	07d9      	lsls	r1, r3, #31
 800d0a6:	d422      	bmi.n	800d0ee <__lo0bits+0x52>
 800d0a8:	079a      	lsls	r2, r3, #30
 800d0aa:	bf49      	itett	mi
 800d0ac:	085b      	lsrmi	r3, r3, #1
 800d0ae:	089b      	lsrpl	r3, r3, #2
 800d0b0:	6003      	strmi	r3, [r0, #0]
 800d0b2:	2201      	movmi	r2, #1
 800d0b4:	bf5c      	itt	pl
 800d0b6:	6003      	strpl	r3, [r0, #0]
 800d0b8:	2202      	movpl	r2, #2
 800d0ba:	4610      	mov	r0, r2
 800d0bc:	4770      	bx	lr
 800d0be:	b299      	uxth	r1, r3
 800d0c0:	b909      	cbnz	r1, 800d0c6 <__lo0bits+0x2a>
 800d0c2:	0c1b      	lsrs	r3, r3, #16
 800d0c4:	2210      	movs	r2, #16
 800d0c6:	b2d9      	uxtb	r1, r3
 800d0c8:	b909      	cbnz	r1, 800d0ce <__lo0bits+0x32>
 800d0ca:	3208      	adds	r2, #8
 800d0cc:	0a1b      	lsrs	r3, r3, #8
 800d0ce:	0719      	lsls	r1, r3, #28
 800d0d0:	bf04      	itt	eq
 800d0d2:	091b      	lsreq	r3, r3, #4
 800d0d4:	3204      	addeq	r2, #4
 800d0d6:	0799      	lsls	r1, r3, #30
 800d0d8:	bf04      	itt	eq
 800d0da:	089b      	lsreq	r3, r3, #2
 800d0dc:	3202      	addeq	r2, #2
 800d0de:	07d9      	lsls	r1, r3, #31
 800d0e0:	d403      	bmi.n	800d0ea <__lo0bits+0x4e>
 800d0e2:	085b      	lsrs	r3, r3, #1
 800d0e4:	f102 0201 	add.w	r2, r2, #1
 800d0e8:	d003      	beq.n	800d0f2 <__lo0bits+0x56>
 800d0ea:	6003      	str	r3, [r0, #0]
 800d0ec:	e7e5      	b.n	800d0ba <__lo0bits+0x1e>
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	e7e3      	b.n	800d0ba <__lo0bits+0x1e>
 800d0f2:	2220      	movs	r2, #32
 800d0f4:	e7e1      	b.n	800d0ba <__lo0bits+0x1e>
	...

0800d0f8 <__i2b>:
 800d0f8:	b510      	push	{r4, lr}
 800d0fa:	460c      	mov	r4, r1
 800d0fc:	2101      	movs	r1, #1
 800d0fe:	f7ff ff05 	bl	800cf0c <_Balloc>
 800d102:	4602      	mov	r2, r0
 800d104:	b928      	cbnz	r0, 800d112 <__i2b+0x1a>
 800d106:	4b05      	ldr	r3, [pc, #20]	; (800d11c <__i2b+0x24>)
 800d108:	4805      	ldr	r0, [pc, #20]	; (800d120 <__i2b+0x28>)
 800d10a:	f240 1145 	movw	r1, #325	; 0x145
 800d10e:	f000 fca9 	bl	800da64 <__assert_func>
 800d112:	2301      	movs	r3, #1
 800d114:	6144      	str	r4, [r0, #20]
 800d116:	6103      	str	r3, [r0, #16]
 800d118:	bd10      	pop	{r4, pc}
 800d11a:	bf00      	nop
 800d11c:	0800e2e4 	.word	0x0800e2e4
 800d120:	0800e2f5 	.word	0x0800e2f5

0800d124 <__multiply>:
 800d124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d128:	4691      	mov	r9, r2
 800d12a:	690a      	ldr	r2, [r1, #16]
 800d12c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d130:	429a      	cmp	r2, r3
 800d132:	bfb8      	it	lt
 800d134:	460b      	movlt	r3, r1
 800d136:	460c      	mov	r4, r1
 800d138:	bfbc      	itt	lt
 800d13a:	464c      	movlt	r4, r9
 800d13c:	4699      	movlt	r9, r3
 800d13e:	6927      	ldr	r7, [r4, #16]
 800d140:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d144:	68a3      	ldr	r3, [r4, #8]
 800d146:	6861      	ldr	r1, [r4, #4]
 800d148:	eb07 060a 	add.w	r6, r7, sl
 800d14c:	42b3      	cmp	r3, r6
 800d14e:	b085      	sub	sp, #20
 800d150:	bfb8      	it	lt
 800d152:	3101      	addlt	r1, #1
 800d154:	f7ff feda 	bl	800cf0c <_Balloc>
 800d158:	b930      	cbnz	r0, 800d168 <__multiply+0x44>
 800d15a:	4602      	mov	r2, r0
 800d15c:	4b44      	ldr	r3, [pc, #272]	; (800d270 <__multiply+0x14c>)
 800d15e:	4845      	ldr	r0, [pc, #276]	; (800d274 <__multiply+0x150>)
 800d160:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d164:	f000 fc7e 	bl	800da64 <__assert_func>
 800d168:	f100 0514 	add.w	r5, r0, #20
 800d16c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d170:	462b      	mov	r3, r5
 800d172:	2200      	movs	r2, #0
 800d174:	4543      	cmp	r3, r8
 800d176:	d321      	bcc.n	800d1bc <__multiply+0x98>
 800d178:	f104 0314 	add.w	r3, r4, #20
 800d17c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d180:	f109 0314 	add.w	r3, r9, #20
 800d184:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d188:	9202      	str	r2, [sp, #8]
 800d18a:	1b3a      	subs	r2, r7, r4
 800d18c:	3a15      	subs	r2, #21
 800d18e:	f022 0203 	bic.w	r2, r2, #3
 800d192:	3204      	adds	r2, #4
 800d194:	f104 0115 	add.w	r1, r4, #21
 800d198:	428f      	cmp	r7, r1
 800d19a:	bf38      	it	cc
 800d19c:	2204      	movcc	r2, #4
 800d19e:	9201      	str	r2, [sp, #4]
 800d1a0:	9a02      	ldr	r2, [sp, #8]
 800d1a2:	9303      	str	r3, [sp, #12]
 800d1a4:	429a      	cmp	r2, r3
 800d1a6:	d80c      	bhi.n	800d1c2 <__multiply+0x9e>
 800d1a8:	2e00      	cmp	r6, #0
 800d1aa:	dd03      	ble.n	800d1b4 <__multiply+0x90>
 800d1ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d05b      	beq.n	800d26c <__multiply+0x148>
 800d1b4:	6106      	str	r6, [r0, #16]
 800d1b6:	b005      	add	sp, #20
 800d1b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1bc:	f843 2b04 	str.w	r2, [r3], #4
 800d1c0:	e7d8      	b.n	800d174 <__multiply+0x50>
 800d1c2:	f8b3 a000 	ldrh.w	sl, [r3]
 800d1c6:	f1ba 0f00 	cmp.w	sl, #0
 800d1ca:	d024      	beq.n	800d216 <__multiply+0xf2>
 800d1cc:	f104 0e14 	add.w	lr, r4, #20
 800d1d0:	46a9      	mov	r9, r5
 800d1d2:	f04f 0c00 	mov.w	ip, #0
 800d1d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d1da:	f8d9 1000 	ldr.w	r1, [r9]
 800d1de:	fa1f fb82 	uxth.w	fp, r2
 800d1e2:	b289      	uxth	r1, r1
 800d1e4:	fb0a 110b 	mla	r1, sl, fp, r1
 800d1e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d1ec:	f8d9 2000 	ldr.w	r2, [r9]
 800d1f0:	4461      	add	r1, ip
 800d1f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d1f6:	fb0a c20b 	mla	r2, sl, fp, ip
 800d1fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d1fe:	b289      	uxth	r1, r1
 800d200:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d204:	4577      	cmp	r7, lr
 800d206:	f849 1b04 	str.w	r1, [r9], #4
 800d20a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d20e:	d8e2      	bhi.n	800d1d6 <__multiply+0xb2>
 800d210:	9a01      	ldr	r2, [sp, #4]
 800d212:	f845 c002 	str.w	ip, [r5, r2]
 800d216:	9a03      	ldr	r2, [sp, #12]
 800d218:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d21c:	3304      	adds	r3, #4
 800d21e:	f1b9 0f00 	cmp.w	r9, #0
 800d222:	d021      	beq.n	800d268 <__multiply+0x144>
 800d224:	6829      	ldr	r1, [r5, #0]
 800d226:	f104 0c14 	add.w	ip, r4, #20
 800d22a:	46ae      	mov	lr, r5
 800d22c:	f04f 0a00 	mov.w	sl, #0
 800d230:	f8bc b000 	ldrh.w	fp, [ip]
 800d234:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d238:	fb09 220b 	mla	r2, r9, fp, r2
 800d23c:	4452      	add	r2, sl
 800d23e:	b289      	uxth	r1, r1
 800d240:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d244:	f84e 1b04 	str.w	r1, [lr], #4
 800d248:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d24c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d250:	f8be 1000 	ldrh.w	r1, [lr]
 800d254:	fb09 110a 	mla	r1, r9, sl, r1
 800d258:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d25c:	4567      	cmp	r7, ip
 800d25e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d262:	d8e5      	bhi.n	800d230 <__multiply+0x10c>
 800d264:	9a01      	ldr	r2, [sp, #4]
 800d266:	50a9      	str	r1, [r5, r2]
 800d268:	3504      	adds	r5, #4
 800d26a:	e799      	b.n	800d1a0 <__multiply+0x7c>
 800d26c:	3e01      	subs	r6, #1
 800d26e:	e79b      	b.n	800d1a8 <__multiply+0x84>
 800d270:	0800e2e4 	.word	0x0800e2e4
 800d274:	0800e2f5 	.word	0x0800e2f5

0800d278 <__pow5mult>:
 800d278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d27c:	4615      	mov	r5, r2
 800d27e:	f012 0203 	ands.w	r2, r2, #3
 800d282:	4606      	mov	r6, r0
 800d284:	460f      	mov	r7, r1
 800d286:	d007      	beq.n	800d298 <__pow5mult+0x20>
 800d288:	4c25      	ldr	r4, [pc, #148]	; (800d320 <__pow5mult+0xa8>)
 800d28a:	3a01      	subs	r2, #1
 800d28c:	2300      	movs	r3, #0
 800d28e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d292:	f7ff fe9d 	bl	800cfd0 <__multadd>
 800d296:	4607      	mov	r7, r0
 800d298:	10ad      	asrs	r5, r5, #2
 800d29a:	d03d      	beq.n	800d318 <__pow5mult+0xa0>
 800d29c:	69f4      	ldr	r4, [r6, #28]
 800d29e:	b97c      	cbnz	r4, 800d2c0 <__pow5mult+0x48>
 800d2a0:	2010      	movs	r0, #16
 800d2a2:	f7ff fd7f 	bl	800cda4 <malloc>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	61f0      	str	r0, [r6, #28]
 800d2aa:	b928      	cbnz	r0, 800d2b8 <__pow5mult+0x40>
 800d2ac:	4b1d      	ldr	r3, [pc, #116]	; (800d324 <__pow5mult+0xac>)
 800d2ae:	481e      	ldr	r0, [pc, #120]	; (800d328 <__pow5mult+0xb0>)
 800d2b0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d2b4:	f000 fbd6 	bl	800da64 <__assert_func>
 800d2b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d2bc:	6004      	str	r4, [r0, #0]
 800d2be:	60c4      	str	r4, [r0, #12]
 800d2c0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d2c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d2c8:	b94c      	cbnz	r4, 800d2de <__pow5mult+0x66>
 800d2ca:	f240 2171 	movw	r1, #625	; 0x271
 800d2ce:	4630      	mov	r0, r6
 800d2d0:	f7ff ff12 	bl	800d0f8 <__i2b>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2da:	4604      	mov	r4, r0
 800d2dc:	6003      	str	r3, [r0, #0]
 800d2de:	f04f 0900 	mov.w	r9, #0
 800d2e2:	07eb      	lsls	r3, r5, #31
 800d2e4:	d50a      	bpl.n	800d2fc <__pow5mult+0x84>
 800d2e6:	4639      	mov	r1, r7
 800d2e8:	4622      	mov	r2, r4
 800d2ea:	4630      	mov	r0, r6
 800d2ec:	f7ff ff1a 	bl	800d124 <__multiply>
 800d2f0:	4639      	mov	r1, r7
 800d2f2:	4680      	mov	r8, r0
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	f7ff fe49 	bl	800cf8c <_Bfree>
 800d2fa:	4647      	mov	r7, r8
 800d2fc:	106d      	asrs	r5, r5, #1
 800d2fe:	d00b      	beq.n	800d318 <__pow5mult+0xa0>
 800d300:	6820      	ldr	r0, [r4, #0]
 800d302:	b938      	cbnz	r0, 800d314 <__pow5mult+0x9c>
 800d304:	4622      	mov	r2, r4
 800d306:	4621      	mov	r1, r4
 800d308:	4630      	mov	r0, r6
 800d30a:	f7ff ff0b 	bl	800d124 <__multiply>
 800d30e:	6020      	str	r0, [r4, #0]
 800d310:	f8c0 9000 	str.w	r9, [r0]
 800d314:	4604      	mov	r4, r0
 800d316:	e7e4      	b.n	800d2e2 <__pow5mult+0x6a>
 800d318:	4638      	mov	r0, r7
 800d31a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d31e:	bf00      	nop
 800d320:	0800e440 	.word	0x0800e440
 800d324:	0800e275 	.word	0x0800e275
 800d328:	0800e2f5 	.word	0x0800e2f5

0800d32c <__lshift>:
 800d32c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d330:	460c      	mov	r4, r1
 800d332:	6849      	ldr	r1, [r1, #4]
 800d334:	6923      	ldr	r3, [r4, #16]
 800d336:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d33a:	68a3      	ldr	r3, [r4, #8]
 800d33c:	4607      	mov	r7, r0
 800d33e:	4691      	mov	r9, r2
 800d340:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d344:	f108 0601 	add.w	r6, r8, #1
 800d348:	42b3      	cmp	r3, r6
 800d34a:	db0b      	blt.n	800d364 <__lshift+0x38>
 800d34c:	4638      	mov	r0, r7
 800d34e:	f7ff fddd 	bl	800cf0c <_Balloc>
 800d352:	4605      	mov	r5, r0
 800d354:	b948      	cbnz	r0, 800d36a <__lshift+0x3e>
 800d356:	4602      	mov	r2, r0
 800d358:	4b28      	ldr	r3, [pc, #160]	; (800d3fc <__lshift+0xd0>)
 800d35a:	4829      	ldr	r0, [pc, #164]	; (800d400 <__lshift+0xd4>)
 800d35c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d360:	f000 fb80 	bl	800da64 <__assert_func>
 800d364:	3101      	adds	r1, #1
 800d366:	005b      	lsls	r3, r3, #1
 800d368:	e7ee      	b.n	800d348 <__lshift+0x1c>
 800d36a:	2300      	movs	r3, #0
 800d36c:	f100 0114 	add.w	r1, r0, #20
 800d370:	f100 0210 	add.w	r2, r0, #16
 800d374:	4618      	mov	r0, r3
 800d376:	4553      	cmp	r3, sl
 800d378:	db33      	blt.n	800d3e2 <__lshift+0xb6>
 800d37a:	6920      	ldr	r0, [r4, #16]
 800d37c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d380:	f104 0314 	add.w	r3, r4, #20
 800d384:	f019 091f 	ands.w	r9, r9, #31
 800d388:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d38c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d390:	d02b      	beq.n	800d3ea <__lshift+0xbe>
 800d392:	f1c9 0e20 	rsb	lr, r9, #32
 800d396:	468a      	mov	sl, r1
 800d398:	2200      	movs	r2, #0
 800d39a:	6818      	ldr	r0, [r3, #0]
 800d39c:	fa00 f009 	lsl.w	r0, r0, r9
 800d3a0:	4310      	orrs	r0, r2
 800d3a2:	f84a 0b04 	str.w	r0, [sl], #4
 800d3a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3aa:	459c      	cmp	ip, r3
 800d3ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800d3b0:	d8f3      	bhi.n	800d39a <__lshift+0x6e>
 800d3b2:	ebac 0304 	sub.w	r3, ip, r4
 800d3b6:	3b15      	subs	r3, #21
 800d3b8:	f023 0303 	bic.w	r3, r3, #3
 800d3bc:	3304      	adds	r3, #4
 800d3be:	f104 0015 	add.w	r0, r4, #21
 800d3c2:	4584      	cmp	ip, r0
 800d3c4:	bf38      	it	cc
 800d3c6:	2304      	movcc	r3, #4
 800d3c8:	50ca      	str	r2, [r1, r3]
 800d3ca:	b10a      	cbz	r2, 800d3d0 <__lshift+0xa4>
 800d3cc:	f108 0602 	add.w	r6, r8, #2
 800d3d0:	3e01      	subs	r6, #1
 800d3d2:	4638      	mov	r0, r7
 800d3d4:	612e      	str	r6, [r5, #16]
 800d3d6:	4621      	mov	r1, r4
 800d3d8:	f7ff fdd8 	bl	800cf8c <_Bfree>
 800d3dc:	4628      	mov	r0, r5
 800d3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3e6:	3301      	adds	r3, #1
 800d3e8:	e7c5      	b.n	800d376 <__lshift+0x4a>
 800d3ea:	3904      	subs	r1, #4
 800d3ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3f4:	459c      	cmp	ip, r3
 800d3f6:	d8f9      	bhi.n	800d3ec <__lshift+0xc0>
 800d3f8:	e7ea      	b.n	800d3d0 <__lshift+0xa4>
 800d3fa:	bf00      	nop
 800d3fc:	0800e2e4 	.word	0x0800e2e4
 800d400:	0800e2f5 	.word	0x0800e2f5

0800d404 <__mcmp>:
 800d404:	b530      	push	{r4, r5, lr}
 800d406:	6902      	ldr	r2, [r0, #16]
 800d408:	690c      	ldr	r4, [r1, #16]
 800d40a:	1b12      	subs	r2, r2, r4
 800d40c:	d10e      	bne.n	800d42c <__mcmp+0x28>
 800d40e:	f100 0314 	add.w	r3, r0, #20
 800d412:	3114      	adds	r1, #20
 800d414:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d418:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d41c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d420:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d424:	42a5      	cmp	r5, r4
 800d426:	d003      	beq.n	800d430 <__mcmp+0x2c>
 800d428:	d305      	bcc.n	800d436 <__mcmp+0x32>
 800d42a:	2201      	movs	r2, #1
 800d42c:	4610      	mov	r0, r2
 800d42e:	bd30      	pop	{r4, r5, pc}
 800d430:	4283      	cmp	r3, r0
 800d432:	d3f3      	bcc.n	800d41c <__mcmp+0x18>
 800d434:	e7fa      	b.n	800d42c <__mcmp+0x28>
 800d436:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d43a:	e7f7      	b.n	800d42c <__mcmp+0x28>

0800d43c <__mdiff>:
 800d43c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d440:	460c      	mov	r4, r1
 800d442:	4606      	mov	r6, r0
 800d444:	4611      	mov	r1, r2
 800d446:	4620      	mov	r0, r4
 800d448:	4690      	mov	r8, r2
 800d44a:	f7ff ffdb 	bl	800d404 <__mcmp>
 800d44e:	1e05      	subs	r5, r0, #0
 800d450:	d110      	bne.n	800d474 <__mdiff+0x38>
 800d452:	4629      	mov	r1, r5
 800d454:	4630      	mov	r0, r6
 800d456:	f7ff fd59 	bl	800cf0c <_Balloc>
 800d45a:	b930      	cbnz	r0, 800d46a <__mdiff+0x2e>
 800d45c:	4b3a      	ldr	r3, [pc, #232]	; (800d548 <__mdiff+0x10c>)
 800d45e:	4602      	mov	r2, r0
 800d460:	f240 2137 	movw	r1, #567	; 0x237
 800d464:	4839      	ldr	r0, [pc, #228]	; (800d54c <__mdiff+0x110>)
 800d466:	f000 fafd 	bl	800da64 <__assert_func>
 800d46a:	2301      	movs	r3, #1
 800d46c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d470:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d474:	bfa4      	itt	ge
 800d476:	4643      	movge	r3, r8
 800d478:	46a0      	movge	r8, r4
 800d47a:	4630      	mov	r0, r6
 800d47c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d480:	bfa6      	itte	ge
 800d482:	461c      	movge	r4, r3
 800d484:	2500      	movge	r5, #0
 800d486:	2501      	movlt	r5, #1
 800d488:	f7ff fd40 	bl	800cf0c <_Balloc>
 800d48c:	b920      	cbnz	r0, 800d498 <__mdiff+0x5c>
 800d48e:	4b2e      	ldr	r3, [pc, #184]	; (800d548 <__mdiff+0x10c>)
 800d490:	4602      	mov	r2, r0
 800d492:	f240 2145 	movw	r1, #581	; 0x245
 800d496:	e7e5      	b.n	800d464 <__mdiff+0x28>
 800d498:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d49c:	6926      	ldr	r6, [r4, #16]
 800d49e:	60c5      	str	r5, [r0, #12]
 800d4a0:	f104 0914 	add.w	r9, r4, #20
 800d4a4:	f108 0514 	add.w	r5, r8, #20
 800d4a8:	f100 0e14 	add.w	lr, r0, #20
 800d4ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d4b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d4b4:	f108 0210 	add.w	r2, r8, #16
 800d4b8:	46f2      	mov	sl, lr
 800d4ba:	2100      	movs	r1, #0
 800d4bc:	f859 3b04 	ldr.w	r3, [r9], #4
 800d4c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d4c4:	fa11 f88b 	uxtah	r8, r1, fp
 800d4c8:	b299      	uxth	r1, r3
 800d4ca:	0c1b      	lsrs	r3, r3, #16
 800d4cc:	eba8 0801 	sub.w	r8, r8, r1
 800d4d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d4d4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d4d8:	fa1f f888 	uxth.w	r8, r8
 800d4dc:	1419      	asrs	r1, r3, #16
 800d4de:	454e      	cmp	r6, r9
 800d4e0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d4e4:	f84a 3b04 	str.w	r3, [sl], #4
 800d4e8:	d8e8      	bhi.n	800d4bc <__mdiff+0x80>
 800d4ea:	1b33      	subs	r3, r6, r4
 800d4ec:	3b15      	subs	r3, #21
 800d4ee:	f023 0303 	bic.w	r3, r3, #3
 800d4f2:	3304      	adds	r3, #4
 800d4f4:	3415      	adds	r4, #21
 800d4f6:	42a6      	cmp	r6, r4
 800d4f8:	bf38      	it	cc
 800d4fa:	2304      	movcc	r3, #4
 800d4fc:	441d      	add	r5, r3
 800d4fe:	4473      	add	r3, lr
 800d500:	469e      	mov	lr, r3
 800d502:	462e      	mov	r6, r5
 800d504:	4566      	cmp	r6, ip
 800d506:	d30e      	bcc.n	800d526 <__mdiff+0xea>
 800d508:	f10c 0203 	add.w	r2, ip, #3
 800d50c:	1b52      	subs	r2, r2, r5
 800d50e:	f022 0203 	bic.w	r2, r2, #3
 800d512:	3d03      	subs	r5, #3
 800d514:	45ac      	cmp	ip, r5
 800d516:	bf38      	it	cc
 800d518:	2200      	movcc	r2, #0
 800d51a:	4413      	add	r3, r2
 800d51c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d520:	b17a      	cbz	r2, 800d542 <__mdiff+0x106>
 800d522:	6107      	str	r7, [r0, #16]
 800d524:	e7a4      	b.n	800d470 <__mdiff+0x34>
 800d526:	f856 8b04 	ldr.w	r8, [r6], #4
 800d52a:	fa11 f288 	uxtah	r2, r1, r8
 800d52e:	1414      	asrs	r4, r2, #16
 800d530:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d534:	b292      	uxth	r2, r2
 800d536:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d53a:	f84e 2b04 	str.w	r2, [lr], #4
 800d53e:	1421      	asrs	r1, r4, #16
 800d540:	e7e0      	b.n	800d504 <__mdiff+0xc8>
 800d542:	3f01      	subs	r7, #1
 800d544:	e7ea      	b.n	800d51c <__mdiff+0xe0>
 800d546:	bf00      	nop
 800d548:	0800e2e4 	.word	0x0800e2e4
 800d54c:	0800e2f5 	.word	0x0800e2f5

0800d550 <__d2b>:
 800d550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d554:	460f      	mov	r7, r1
 800d556:	2101      	movs	r1, #1
 800d558:	ec59 8b10 	vmov	r8, r9, d0
 800d55c:	4616      	mov	r6, r2
 800d55e:	f7ff fcd5 	bl	800cf0c <_Balloc>
 800d562:	4604      	mov	r4, r0
 800d564:	b930      	cbnz	r0, 800d574 <__d2b+0x24>
 800d566:	4602      	mov	r2, r0
 800d568:	4b24      	ldr	r3, [pc, #144]	; (800d5fc <__d2b+0xac>)
 800d56a:	4825      	ldr	r0, [pc, #148]	; (800d600 <__d2b+0xb0>)
 800d56c:	f240 310f 	movw	r1, #783	; 0x30f
 800d570:	f000 fa78 	bl	800da64 <__assert_func>
 800d574:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d578:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d57c:	bb2d      	cbnz	r5, 800d5ca <__d2b+0x7a>
 800d57e:	9301      	str	r3, [sp, #4]
 800d580:	f1b8 0300 	subs.w	r3, r8, #0
 800d584:	d026      	beq.n	800d5d4 <__d2b+0x84>
 800d586:	4668      	mov	r0, sp
 800d588:	9300      	str	r3, [sp, #0]
 800d58a:	f7ff fd87 	bl	800d09c <__lo0bits>
 800d58e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d592:	b1e8      	cbz	r0, 800d5d0 <__d2b+0x80>
 800d594:	f1c0 0320 	rsb	r3, r0, #32
 800d598:	fa02 f303 	lsl.w	r3, r2, r3
 800d59c:	430b      	orrs	r3, r1
 800d59e:	40c2      	lsrs	r2, r0
 800d5a0:	6163      	str	r3, [r4, #20]
 800d5a2:	9201      	str	r2, [sp, #4]
 800d5a4:	9b01      	ldr	r3, [sp, #4]
 800d5a6:	61a3      	str	r3, [r4, #24]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	bf14      	ite	ne
 800d5ac:	2202      	movne	r2, #2
 800d5ae:	2201      	moveq	r2, #1
 800d5b0:	6122      	str	r2, [r4, #16]
 800d5b2:	b1bd      	cbz	r5, 800d5e4 <__d2b+0x94>
 800d5b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d5b8:	4405      	add	r5, r0
 800d5ba:	603d      	str	r5, [r7, #0]
 800d5bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d5c0:	6030      	str	r0, [r6, #0]
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	b003      	add	sp, #12
 800d5c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d5ce:	e7d6      	b.n	800d57e <__d2b+0x2e>
 800d5d0:	6161      	str	r1, [r4, #20]
 800d5d2:	e7e7      	b.n	800d5a4 <__d2b+0x54>
 800d5d4:	a801      	add	r0, sp, #4
 800d5d6:	f7ff fd61 	bl	800d09c <__lo0bits>
 800d5da:	9b01      	ldr	r3, [sp, #4]
 800d5dc:	6163      	str	r3, [r4, #20]
 800d5de:	3020      	adds	r0, #32
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	e7e5      	b.n	800d5b0 <__d2b+0x60>
 800d5e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d5ec:	6038      	str	r0, [r7, #0]
 800d5ee:	6918      	ldr	r0, [r3, #16]
 800d5f0:	f7ff fd34 	bl	800d05c <__hi0bits>
 800d5f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5f8:	e7e2      	b.n	800d5c0 <__d2b+0x70>
 800d5fa:	bf00      	nop
 800d5fc:	0800e2e4 	.word	0x0800e2e4
 800d600:	0800e2f5 	.word	0x0800e2f5

0800d604 <__ssputs_r>:
 800d604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d608:	688e      	ldr	r6, [r1, #8]
 800d60a:	461f      	mov	r7, r3
 800d60c:	42be      	cmp	r6, r7
 800d60e:	680b      	ldr	r3, [r1, #0]
 800d610:	4682      	mov	sl, r0
 800d612:	460c      	mov	r4, r1
 800d614:	4690      	mov	r8, r2
 800d616:	d82c      	bhi.n	800d672 <__ssputs_r+0x6e>
 800d618:	898a      	ldrh	r2, [r1, #12]
 800d61a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d61e:	d026      	beq.n	800d66e <__ssputs_r+0x6a>
 800d620:	6965      	ldr	r5, [r4, #20]
 800d622:	6909      	ldr	r1, [r1, #16]
 800d624:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d628:	eba3 0901 	sub.w	r9, r3, r1
 800d62c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d630:	1c7b      	adds	r3, r7, #1
 800d632:	444b      	add	r3, r9
 800d634:	106d      	asrs	r5, r5, #1
 800d636:	429d      	cmp	r5, r3
 800d638:	bf38      	it	cc
 800d63a:	461d      	movcc	r5, r3
 800d63c:	0553      	lsls	r3, r2, #21
 800d63e:	d527      	bpl.n	800d690 <__ssputs_r+0x8c>
 800d640:	4629      	mov	r1, r5
 800d642:	f7ff fbd7 	bl	800cdf4 <_malloc_r>
 800d646:	4606      	mov	r6, r0
 800d648:	b360      	cbz	r0, 800d6a4 <__ssputs_r+0xa0>
 800d64a:	6921      	ldr	r1, [r4, #16]
 800d64c:	464a      	mov	r2, r9
 800d64e:	f7fe fcd2 	bl	800bff6 <memcpy>
 800d652:	89a3      	ldrh	r3, [r4, #12]
 800d654:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d65c:	81a3      	strh	r3, [r4, #12]
 800d65e:	6126      	str	r6, [r4, #16]
 800d660:	6165      	str	r5, [r4, #20]
 800d662:	444e      	add	r6, r9
 800d664:	eba5 0509 	sub.w	r5, r5, r9
 800d668:	6026      	str	r6, [r4, #0]
 800d66a:	60a5      	str	r5, [r4, #8]
 800d66c:	463e      	mov	r6, r7
 800d66e:	42be      	cmp	r6, r7
 800d670:	d900      	bls.n	800d674 <__ssputs_r+0x70>
 800d672:	463e      	mov	r6, r7
 800d674:	6820      	ldr	r0, [r4, #0]
 800d676:	4632      	mov	r2, r6
 800d678:	4641      	mov	r1, r8
 800d67a:	f000 f9c9 	bl	800da10 <memmove>
 800d67e:	68a3      	ldr	r3, [r4, #8]
 800d680:	1b9b      	subs	r3, r3, r6
 800d682:	60a3      	str	r3, [r4, #8]
 800d684:	6823      	ldr	r3, [r4, #0]
 800d686:	4433      	add	r3, r6
 800d688:	6023      	str	r3, [r4, #0]
 800d68a:	2000      	movs	r0, #0
 800d68c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d690:	462a      	mov	r2, r5
 800d692:	f000 fa2d 	bl	800daf0 <_realloc_r>
 800d696:	4606      	mov	r6, r0
 800d698:	2800      	cmp	r0, #0
 800d69a:	d1e0      	bne.n	800d65e <__ssputs_r+0x5a>
 800d69c:	6921      	ldr	r1, [r4, #16]
 800d69e:	4650      	mov	r0, sl
 800d6a0:	f7ff fb34 	bl	800cd0c <_free_r>
 800d6a4:	230c      	movs	r3, #12
 800d6a6:	f8ca 3000 	str.w	r3, [sl]
 800d6aa:	89a3      	ldrh	r3, [r4, #12]
 800d6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6b0:	81a3      	strh	r3, [r4, #12]
 800d6b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d6b6:	e7e9      	b.n	800d68c <__ssputs_r+0x88>

0800d6b8 <_svfiprintf_r>:
 800d6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6bc:	4698      	mov	r8, r3
 800d6be:	898b      	ldrh	r3, [r1, #12]
 800d6c0:	061b      	lsls	r3, r3, #24
 800d6c2:	b09d      	sub	sp, #116	; 0x74
 800d6c4:	4607      	mov	r7, r0
 800d6c6:	460d      	mov	r5, r1
 800d6c8:	4614      	mov	r4, r2
 800d6ca:	d50e      	bpl.n	800d6ea <_svfiprintf_r+0x32>
 800d6cc:	690b      	ldr	r3, [r1, #16]
 800d6ce:	b963      	cbnz	r3, 800d6ea <_svfiprintf_r+0x32>
 800d6d0:	2140      	movs	r1, #64	; 0x40
 800d6d2:	f7ff fb8f 	bl	800cdf4 <_malloc_r>
 800d6d6:	6028      	str	r0, [r5, #0]
 800d6d8:	6128      	str	r0, [r5, #16]
 800d6da:	b920      	cbnz	r0, 800d6e6 <_svfiprintf_r+0x2e>
 800d6dc:	230c      	movs	r3, #12
 800d6de:	603b      	str	r3, [r7, #0]
 800d6e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d6e4:	e0d0      	b.n	800d888 <_svfiprintf_r+0x1d0>
 800d6e6:	2340      	movs	r3, #64	; 0x40
 800d6e8:	616b      	str	r3, [r5, #20]
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	9309      	str	r3, [sp, #36]	; 0x24
 800d6ee:	2320      	movs	r3, #32
 800d6f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d6f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6f8:	2330      	movs	r3, #48	; 0x30
 800d6fa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d8a0 <_svfiprintf_r+0x1e8>
 800d6fe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d702:	f04f 0901 	mov.w	r9, #1
 800d706:	4623      	mov	r3, r4
 800d708:	469a      	mov	sl, r3
 800d70a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d70e:	b10a      	cbz	r2, 800d714 <_svfiprintf_r+0x5c>
 800d710:	2a25      	cmp	r2, #37	; 0x25
 800d712:	d1f9      	bne.n	800d708 <_svfiprintf_r+0x50>
 800d714:	ebba 0b04 	subs.w	fp, sl, r4
 800d718:	d00b      	beq.n	800d732 <_svfiprintf_r+0x7a>
 800d71a:	465b      	mov	r3, fp
 800d71c:	4622      	mov	r2, r4
 800d71e:	4629      	mov	r1, r5
 800d720:	4638      	mov	r0, r7
 800d722:	f7ff ff6f 	bl	800d604 <__ssputs_r>
 800d726:	3001      	adds	r0, #1
 800d728:	f000 80a9 	beq.w	800d87e <_svfiprintf_r+0x1c6>
 800d72c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d72e:	445a      	add	r2, fp
 800d730:	9209      	str	r2, [sp, #36]	; 0x24
 800d732:	f89a 3000 	ldrb.w	r3, [sl]
 800d736:	2b00      	cmp	r3, #0
 800d738:	f000 80a1 	beq.w	800d87e <_svfiprintf_r+0x1c6>
 800d73c:	2300      	movs	r3, #0
 800d73e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d742:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d746:	f10a 0a01 	add.w	sl, sl, #1
 800d74a:	9304      	str	r3, [sp, #16]
 800d74c:	9307      	str	r3, [sp, #28]
 800d74e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d752:	931a      	str	r3, [sp, #104]	; 0x68
 800d754:	4654      	mov	r4, sl
 800d756:	2205      	movs	r2, #5
 800d758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d75c:	4850      	ldr	r0, [pc, #320]	; (800d8a0 <_svfiprintf_r+0x1e8>)
 800d75e:	f7f2 fd57 	bl	8000210 <memchr>
 800d762:	9a04      	ldr	r2, [sp, #16]
 800d764:	b9d8      	cbnz	r0, 800d79e <_svfiprintf_r+0xe6>
 800d766:	06d0      	lsls	r0, r2, #27
 800d768:	bf44      	itt	mi
 800d76a:	2320      	movmi	r3, #32
 800d76c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d770:	0711      	lsls	r1, r2, #28
 800d772:	bf44      	itt	mi
 800d774:	232b      	movmi	r3, #43	; 0x2b
 800d776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d77a:	f89a 3000 	ldrb.w	r3, [sl]
 800d77e:	2b2a      	cmp	r3, #42	; 0x2a
 800d780:	d015      	beq.n	800d7ae <_svfiprintf_r+0xf6>
 800d782:	9a07      	ldr	r2, [sp, #28]
 800d784:	4654      	mov	r4, sl
 800d786:	2000      	movs	r0, #0
 800d788:	f04f 0c0a 	mov.w	ip, #10
 800d78c:	4621      	mov	r1, r4
 800d78e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d792:	3b30      	subs	r3, #48	; 0x30
 800d794:	2b09      	cmp	r3, #9
 800d796:	d94d      	bls.n	800d834 <_svfiprintf_r+0x17c>
 800d798:	b1b0      	cbz	r0, 800d7c8 <_svfiprintf_r+0x110>
 800d79a:	9207      	str	r2, [sp, #28]
 800d79c:	e014      	b.n	800d7c8 <_svfiprintf_r+0x110>
 800d79e:	eba0 0308 	sub.w	r3, r0, r8
 800d7a2:	fa09 f303 	lsl.w	r3, r9, r3
 800d7a6:	4313      	orrs	r3, r2
 800d7a8:	9304      	str	r3, [sp, #16]
 800d7aa:	46a2      	mov	sl, r4
 800d7ac:	e7d2      	b.n	800d754 <_svfiprintf_r+0x9c>
 800d7ae:	9b03      	ldr	r3, [sp, #12]
 800d7b0:	1d19      	adds	r1, r3, #4
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	9103      	str	r1, [sp, #12]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	bfbb      	ittet	lt
 800d7ba:	425b      	neglt	r3, r3
 800d7bc:	f042 0202 	orrlt.w	r2, r2, #2
 800d7c0:	9307      	strge	r3, [sp, #28]
 800d7c2:	9307      	strlt	r3, [sp, #28]
 800d7c4:	bfb8      	it	lt
 800d7c6:	9204      	strlt	r2, [sp, #16]
 800d7c8:	7823      	ldrb	r3, [r4, #0]
 800d7ca:	2b2e      	cmp	r3, #46	; 0x2e
 800d7cc:	d10c      	bne.n	800d7e8 <_svfiprintf_r+0x130>
 800d7ce:	7863      	ldrb	r3, [r4, #1]
 800d7d0:	2b2a      	cmp	r3, #42	; 0x2a
 800d7d2:	d134      	bne.n	800d83e <_svfiprintf_r+0x186>
 800d7d4:	9b03      	ldr	r3, [sp, #12]
 800d7d6:	1d1a      	adds	r2, r3, #4
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	9203      	str	r2, [sp, #12]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	bfb8      	it	lt
 800d7e0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d7e4:	3402      	adds	r4, #2
 800d7e6:	9305      	str	r3, [sp, #20]
 800d7e8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d8b0 <_svfiprintf_r+0x1f8>
 800d7ec:	7821      	ldrb	r1, [r4, #0]
 800d7ee:	2203      	movs	r2, #3
 800d7f0:	4650      	mov	r0, sl
 800d7f2:	f7f2 fd0d 	bl	8000210 <memchr>
 800d7f6:	b138      	cbz	r0, 800d808 <_svfiprintf_r+0x150>
 800d7f8:	9b04      	ldr	r3, [sp, #16]
 800d7fa:	eba0 000a 	sub.w	r0, r0, sl
 800d7fe:	2240      	movs	r2, #64	; 0x40
 800d800:	4082      	lsls	r2, r0
 800d802:	4313      	orrs	r3, r2
 800d804:	3401      	adds	r4, #1
 800d806:	9304      	str	r3, [sp, #16]
 800d808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d80c:	4825      	ldr	r0, [pc, #148]	; (800d8a4 <_svfiprintf_r+0x1ec>)
 800d80e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d812:	2206      	movs	r2, #6
 800d814:	f7f2 fcfc 	bl	8000210 <memchr>
 800d818:	2800      	cmp	r0, #0
 800d81a:	d038      	beq.n	800d88e <_svfiprintf_r+0x1d6>
 800d81c:	4b22      	ldr	r3, [pc, #136]	; (800d8a8 <_svfiprintf_r+0x1f0>)
 800d81e:	bb1b      	cbnz	r3, 800d868 <_svfiprintf_r+0x1b0>
 800d820:	9b03      	ldr	r3, [sp, #12]
 800d822:	3307      	adds	r3, #7
 800d824:	f023 0307 	bic.w	r3, r3, #7
 800d828:	3308      	adds	r3, #8
 800d82a:	9303      	str	r3, [sp, #12]
 800d82c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d82e:	4433      	add	r3, r6
 800d830:	9309      	str	r3, [sp, #36]	; 0x24
 800d832:	e768      	b.n	800d706 <_svfiprintf_r+0x4e>
 800d834:	fb0c 3202 	mla	r2, ip, r2, r3
 800d838:	460c      	mov	r4, r1
 800d83a:	2001      	movs	r0, #1
 800d83c:	e7a6      	b.n	800d78c <_svfiprintf_r+0xd4>
 800d83e:	2300      	movs	r3, #0
 800d840:	3401      	adds	r4, #1
 800d842:	9305      	str	r3, [sp, #20]
 800d844:	4619      	mov	r1, r3
 800d846:	f04f 0c0a 	mov.w	ip, #10
 800d84a:	4620      	mov	r0, r4
 800d84c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d850:	3a30      	subs	r2, #48	; 0x30
 800d852:	2a09      	cmp	r2, #9
 800d854:	d903      	bls.n	800d85e <_svfiprintf_r+0x1a6>
 800d856:	2b00      	cmp	r3, #0
 800d858:	d0c6      	beq.n	800d7e8 <_svfiprintf_r+0x130>
 800d85a:	9105      	str	r1, [sp, #20]
 800d85c:	e7c4      	b.n	800d7e8 <_svfiprintf_r+0x130>
 800d85e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d862:	4604      	mov	r4, r0
 800d864:	2301      	movs	r3, #1
 800d866:	e7f0      	b.n	800d84a <_svfiprintf_r+0x192>
 800d868:	ab03      	add	r3, sp, #12
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	462a      	mov	r2, r5
 800d86e:	4b0f      	ldr	r3, [pc, #60]	; (800d8ac <_svfiprintf_r+0x1f4>)
 800d870:	a904      	add	r1, sp, #16
 800d872:	4638      	mov	r0, r7
 800d874:	f7fd fdea 	bl	800b44c <_printf_float>
 800d878:	1c42      	adds	r2, r0, #1
 800d87a:	4606      	mov	r6, r0
 800d87c:	d1d6      	bne.n	800d82c <_svfiprintf_r+0x174>
 800d87e:	89ab      	ldrh	r3, [r5, #12]
 800d880:	065b      	lsls	r3, r3, #25
 800d882:	f53f af2d 	bmi.w	800d6e0 <_svfiprintf_r+0x28>
 800d886:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d888:	b01d      	add	sp, #116	; 0x74
 800d88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d88e:	ab03      	add	r3, sp, #12
 800d890:	9300      	str	r3, [sp, #0]
 800d892:	462a      	mov	r2, r5
 800d894:	4b05      	ldr	r3, [pc, #20]	; (800d8ac <_svfiprintf_r+0x1f4>)
 800d896:	a904      	add	r1, sp, #16
 800d898:	4638      	mov	r0, r7
 800d89a:	f7fe f87b 	bl	800b994 <_printf_i>
 800d89e:	e7eb      	b.n	800d878 <_svfiprintf_r+0x1c0>
 800d8a0:	0800e44c 	.word	0x0800e44c
 800d8a4:	0800e456 	.word	0x0800e456
 800d8a8:	0800b44d 	.word	0x0800b44d
 800d8ac:	0800d605 	.word	0x0800d605
 800d8b0:	0800e452 	.word	0x0800e452

0800d8b4 <__sflush_r>:
 800d8b4:	898a      	ldrh	r2, [r1, #12]
 800d8b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8ba:	4605      	mov	r5, r0
 800d8bc:	0710      	lsls	r0, r2, #28
 800d8be:	460c      	mov	r4, r1
 800d8c0:	d458      	bmi.n	800d974 <__sflush_r+0xc0>
 800d8c2:	684b      	ldr	r3, [r1, #4]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	dc05      	bgt.n	800d8d4 <__sflush_r+0x20>
 800d8c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	dc02      	bgt.n	800d8d4 <__sflush_r+0x20>
 800d8ce:	2000      	movs	r0, #0
 800d8d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d8d6:	2e00      	cmp	r6, #0
 800d8d8:	d0f9      	beq.n	800d8ce <__sflush_r+0x1a>
 800d8da:	2300      	movs	r3, #0
 800d8dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d8e0:	682f      	ldr	r7, [r5, #0]
 800d8e2:	6a21      	ldr	r1, [r4, #32]
 800d8e4:	602b      	str	r3, [r5, #0]
 800d8e6:	d032      	beq.n	800d94e <__sflush_r+0x9a>
 800d8e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d8ea:	89a3      	ldrh	r3, [r4, #12]
 800d8ec:	075a      	lsls	r2, r3, #29
 800d8ee:	d505      	bpl.n	800d8fc <__sflush_r+0x48>
 800d8f0:	6863      	ldr	r3, [r4, #4]
 800d8f2:	1ac0      	subs	r0, r0, r3
 800d8f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d8f6:	b10b      	cbz	r3, 800d8fc <__sflush_r+0x48>
 800d8f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d8fa:	1ac0      	subs	r0, r0, r3
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	4602      	mov	r2, r0
 800d900:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d902:	6a21      	ldr	r1, [r4, #32]
 800d904:	4628      	mov	r0, r5
 800d906:	47b0      	blx	r6
 800d908:	1c43      	adds	r3, r0, #1
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	d106      	bne.n	800d91c <__sflush_r+0x68>
 800d90e:	6829      	ldr	r1, [r5, #0]
 800d910:	291d      	cmp	r1, #29
 800d912:	d82b      	bhi.n	800d96c <__sflush_r+0xb8>
 800d914:	4a29      	ldr	r2, [pc, #164]	; (800d9bc <__sflush_r+0x108>)
 800d916:	410a      	asrs	r2, r1
 800d918:	07d6      	lsls	r6, r2, #31
 800d91a:	d427      	bmi.n	800d96c <__sflush_r+0xb8>
 800d91c:	2200      	movs	r2, #0
 800d91e:	6062      	str	r2, [r4, #4]
 800d920:	04d9      	lsls	r1, r3, #19
 800d922:	6922      	ldr	r2, [r4, #16]
 800d924:	6022      	str	r2, [r4, #0]
 800d926:	d504      	bpl.n	800d932 <__sflush_r+0x7e>
 800d928:	1c42      	adds	r2, r0, #1
 800d92a:	d101      	bne.n	800d930 <__sflush_r+0x7c>
 800d92c:	682b      	ldr	r3, [r5, #0]
 800d92e:	b903      	cbnz	r3, 800d932 <__sflush_r+0x7e>
 800d930:	6560      	str	r0, [r4, #84]	; 0x54
 800d932:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d934:	602f      	str	r7, [r5, #0]
 800d936:	2900      	cmp	r1, #0
 800d938:	d0c9      	beq.n	800d8ce <__sflush_r+0x1a>
 800d93a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d93e:	4299      	cmp	r1, r3
 800d940:	d002      	beq.n	800d948 <__sflush_r+0x94>
 800d942:	4628      	mov	r0, r5
 800d944:	f7ff f9e2 	bl	800cd0c <_free_r>
 800d948:	2000      	movs	r0, #0
 800d94a:	6360      	str	r0, [r4, #52]	; 0x34
 800d94c:	e7c0      	b.n	800d8d0 <__sflush_r+0x1c>
 800d94e:	2301      	movs	r3, #1
 800d950:	4628      	mov	r0, r5
 800d952:	47b0      	blx	r6
 800d954:	1c41      	adds	r1, r0, #1
 800d956:	d1c8      	bne.n	800d8ea <__sflush_r+0x36>
 800d958:	682b      	ldr	r3, [r5, #0]
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d0c5      	beq.n	800d8ea <__sflush_r+0x36>
 800d95e:	2b1d      	cmp	r3, #29
 800d960:	d001      	beq.n	800d966 <__sflush_r+0xb2>
 800d962:	2b16      	cmp	r3, #22
 800d964:	d101      	bne.n	800d96a <__sflush_r+0xb6>
 800d966:	602f      	str	r7, [r5, #0]
 800d968:	e7b1      	b.n	800d8ce <__sflush_r+0x1a>
 800d96a:	89a3      	ldrh	r3, [r4, #12]
 800d96c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d970:	81a3      	strh	r3, [r4, #12]
 800d972:	e7ad      	b.n	800d8d0 <__sflush_r+0x1c>
 800d974:	690f      	ldr	r7, [r1, #16]
 800d976:	2f00      	cmp	r7, #0
 800d978:	d0a9      	beq.n	800d8ce <__sflush_r+0x1a>
 800d97a:	0793      	lsls	r3, r2, #30
 800d97c:	680e      	ldr	r6, [r1, #0]
 800d97e:	bf08      	it	eq
 800d980:	694b      	ldreq	r3, [r1, #20]
 800d982:	600f      	str	r7, [r1, #0]
 800d984:	bf18      	it	ne
 800d986:	2300      	movne	r3, #0
 800d988:	eba6 0807 	sub.w	r8, r6, r7
 800d98c:	608b      	str	r3, [r1, #8]
 800d98e:	f1b8 0f00 	cmp.w	r8, #0
 800d992:	dd9c      	ble.n	800d8ce <__sflush_r+0x1a>
 800d994:	6a21      	ldr	r1, [r4, #32]
 800d996:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d998:	4643      	mov	r3, r8
 800d99a:	463a      	mov	r2, r7
 800d99c:	4628      	mov	r0, r5
 800d99e:	47b0      	blx	r6
 800d9a0:	2800      	cmp	r0, #0
 800d9a2:	dc06      	bgt.n	800d9b2 <__sflush_r+0xfe>
 800d9a4:	89a3      	ldrh	r3, [r4, #12]
 800d9a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9aa:	81a3      	strh	r3, [r4, #12]
 800d9ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9b0:	e78e      	b.n	800d8d0 <__sflush_r+0x1c>
 800d9b2:	4407      	add	r7, r0
 800d9b4:	eba8 0800 	sub.w	r8, r8, r0
 800d9b8:	e7e9      	b.n	800d98e <__sflush_r+0xda>
 800d9ba:	bf00      	nop
 800d9bc:	dfbffffe 	.word	0xdfbffffe

0800d9c0 <_fflush_r>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	690b      	ldr	r3, [r1, #16]
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	460c      	mov	r4, r1
 800d9c8:	b913      	cbnz	r3, 800d9d0 <_fflush_r+0x10>
 800d9ca:	2500      	movs	r5, #0
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	bd38      	pop	{r3, r4, r5, pc}
 800d9d0:	b118      	cbz	r0, 800d9da <_fflush_r+0x1a>
 800d9d2:	6a03      	ldr	r3, [r0, #32]
 800d9d4:	b90b      	cbnz	r3, 800d9da <_fflush_r+0x1a>
 800d9d6:	f7fe f98b 	bl	800bcf0 <__sinit>
 800d9da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d0f3      	beq.n	800d9ca <_fflush_r+0xa>
 800d9e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d9e4:	07d0      	lsls	r0, r2, #31
 800d9e6:	d404      	bmi.n	800d9f2 <_fflush_r+0x32>
 800d9e8:	0599      	lsls	r1, r3, #22
 800d9ea:	d402      	bmi.n	800d9f2 <_fflush_r+0x32>
 800d9ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d9ee:	f7fe fb00 	bl	800bff2 <__retarget_lock_acquire_recursive>
 800d9f2:	4628      	mov	r0, r5
 800d9f4:	4621      	mov	r1, r4
 800d9f6:	f7ff ff5d 	bl	800d8b4 <__sflush_r>
 800d9fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d9fc:	07da      	lsls	r2, r3, #31
 800d9fe:	4605      	mov	r5, r0
 800da00:	d4e4      	bmi.n	800d9cc <_fflush_r+0xc>
 800da02:	89a3      	ldrh	r3, [r4, #12]
 800da04:	059b      	lsls	r3, r3, #22
 800da06:	d4e1      	bmi.n	800d9cc <_fflush_r+0xc>
 800da08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da0a:	f7fe faf3 	bl	800bff4 <__retarget_lock_release_recursive>
 800da0e:	e7dd      	b.n	800d9cc <_fflush_r+0xc>

0800da10 <memmove>:
 800da10:	4288      	cmp	r0, r1
 800da12:	b510      	push	{r4, lr}
 800da14:	eb01 0402 	add.w	r4, r1, r2
 800da18:	d902      	bls.n	800da20 <memmove+0x10>
 800da1a:	4284      	cmp	r4, r0
 800da1c:	4623      	mov	r3, r4
 800da1e:	d807      	bhi.n	800da30 <memmove+0x20>
 800da20:	1e43      	subs	r3, r0, #1
 800da22:	42a1      	cmp	r1, r4
 800da24:	d008      	beq.n	800da38 <memmove+0x28>
 800da26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da2e:	e7f8      	b.n	800da22 <memmove+0x12>
 800da30:	4402      	add	r2, r0
 800da32:	4601      	mov	r1, r0
 800da34:	428a      	cmp	r2, r1
 800da36:	d100      	bne.n	800da3a <memmove+0x2a>
 800da38:	bd10      	pop	{r4, pc}
 800da3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da42:	e7f7      	b.n	800da34 <memmove+0x24>

0800da44 <_sbrk_r>:
 800da44:	b538      	push	{r3, r4, r5, lr}
 800da46:	4d06      	ldr	r5, [pc, #24]	; (800da60 <_sbrk_r+0x1c>)
 800da48:	2300      	movs	r3, #0
 800da4a:	4604      	mov	r4, r0
 800da4c:	4608      	mov	r0, r1
 800da4e:	602b      	str	r3, [r5, #0]
 800da50:	f7f3 ffe8 	bl	8001a24 <_sbrk>
 800da54:	1c43      	adds	r3, r0, #1
 800da56:	d102      	bne.n	800da5e <_sbrk_r+0x1a>
 800da58:	682b      	ldr	r3, [r5, #0]
 800da5a:	b103      	cbz	r3, 800da5e <_sbrk_r+0x1a>
 800da5c:	6023      	str	r3, [r4, #0]
 800da5e:	bd38      	pop	{r3, r4, r5, pc}
 800da60:	20004aa4 	.word	0x20004aa4

0800da64 <__assert_func>:
 800da64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da66:	4614      	mov	r4, r2
 800da68:	461a      	mov	r2, r3
 800da6a:	4b09      	ldr	r3, [pc, #36]	; (800da90 <__assert_func+0x2c>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	4605      	mov	r5, r0
 800da70:	68d8      	ldr	r0, [r3, #12]
 800da72:	b14c      	cbz	r4, 800da88 <__assert_func+0x24>
 800da74:	4b07      	ldr	r3, [pc, #28]	; (800da94 <__assert_func+0x30>)
 800da76:	9100      	str	r1, [sp, #0]
 800da78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da7c:	4906      	ldr	r1, [pc, #24]	; (800da98 <__assert_func+0x34>)
 800da7e:	462b      	mov	r3, r5
 800da80:	f000 f872 	bl	800db68 <fiprintf>
 800da84:	f000 f882 	bl	800db8c <abort>
 800da88:	4b04      	ldr	r3, [pc, #16]	; (800da9c <__assert_func+0x38>)
 800da8a:	461c      	mov	r4, r3
 800da8c:	e7f3      	b.n	800da76 <__assert_func+0x12>
 800da8e:	bf00      	nop
 800da90:	20000080 	.word	0x20000080
 800da94:	0800e467 	.word	0x0800e467
 800da98:	0800e474 	.word	0x0800e474
 800da9c:	0800e4a2 	.word	0x0800e4a2

0800daa0 <_calloc_r>:
 800daa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800daa2:	fba1 2402 	umull	r2, r4, r1, r2
 800daa6:	b94c      	cbnz	r4, 800dabc <_calloc_r+0x1c>
 800daa8:	4611      	mov	r1, r2
 800daaa:	9201      	str	r2, [sp, #4]
 800daac:	f7ff f9a2 	bl	800cdf4 <_malloc_r>
 800dab0:	9a01      	ldr	r2, [sp, #4]
 800dab2:	4605      	mov	r5, r0
 800dab4:	b930      	cbnz	r0, 800dac4 <_calloc_r+0x24>
 800dab6:	4628      	mov	r0, r5
 800dab8:	b003      	add	sp, #12
 800daba:	bd30      	pop	{r4, r5, pc}
 800dabc:	220c      	movs	r2, #12
 800dabe:	6002      	str	r2, [r0, #0]
 800dac0:	2500      	movs	r5, #0
 800dac2:	e7f8      	b.n	800dab6 <_calloc_r+0x16>
 800dac4:	4621      	mov	r1, r4
 800dac6:	f7fe f9c0 	bl	800be4a <memset>
 800daca:	e7f4      	b.n	800dab6 <_calloc_r+0x16>

0800dacc <__ascii_mbtowc>:
 800dacc:	b082      	sub	sp, #8
 800dace:	b901      	cbnz	r1, 800dad2 <__ascii_mbtowc+0x6>
 800dad0:	a901      	add	r1, sp, #4
 800dad2:	b142      	cbz	r2, 800dae6 <__ascii_mbtowc+0x1a>
 800dad4:	b14b      	cbz	r3, 800daea <__ascii_mbtowc+0x1e>
 800dad6:	7813      	ldrb	r3, [r2, #0]
 800dad8:	600b      	str	r3, [r1, #0]
 800dada:	7812      	ldrb	r2, [r2, #0]
 800dadc:	1e10      	subs	r0, r2, #0
 800dade:	bf18      	it	ne
 800dae0:	2001      	movne	r0, #1
 800dae2:	b002      	add	sp, #8
 800dae4:	4770      	bx	lr
 800dae6:	4610      	mov	r0, r2
 800dae8:	e7fb      	b.n	800dae2 <__ascii_mbtowc+0x16>
 800daea:	f06f 0001 	mvn.w	r0, #1
 800daee:	e7f8      	b.n	800dae2 <__ascii_mbtowc+0x16>

0800daf0 <_realloc_r>:
 800daf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daf4:	4680      	mov	r8, r0
 800daf6:	4614      	mov	r4, r2
 800daf8:	460e      	mov	r6, r1
 800dafa:	b921      	cbnz	r1, 800db06 <_realloc_r+0x16>
 800dafc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db00:	4611      	mov	r1, r2
 800db02:	f7ff b977 	b.w	800cdf4 <_malloc_r>
 800db06:	b92a      	cbnz	r2, 800db14 <_realloc_r+0x24>
 800db08:	f7ff f900 	bl	800cd0c <_free_r>
 800db0c:	4625      	mov	r5, r4
 800db0e:	4628      	mov	r0, r5
 800db10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db14:	f000 f841 	bl	800db9a <_malloc_usable_size_r>
 800db18:	4284      	cmp	r4, r0
 800db1a:	4607      	mov	r7, r0
 800db1c:	d802      	bhi.n	800db24 <_realloc_r+0x34>
 800db1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db22:	d812      	bhi.n	800db4a <_realloc_r+0x5a>
 800db24:	4621      	mov	r1, r4
 800db26:	4640      	mov	r0, r8
 800db28:	f7ff f964 	bl	800cdf4 <_malloc_r>
 800db2c:	4605      	mov	r5, r0
 800db2e:	2800      	cmp	r0, #0
 800db30:	d0ed      	beq.n	800db0e <_realloc_r+0x1e>
 800db32:	42bc      	cmp	r4, r7
 800db34:	4622      	mov	r2, r4
 800db36:	4631      	mov	r1, r6
 800db38:	bf28      	it	cs
 800db3a:	463a      	movcs	r2, r7
 800db3c:	f7fe fa5b 	bl	800bff6 <memcpy>
 800db40:	4631      	mov	r1, r6
 800db42:	4640      	mov	r0, r8
 800db44:	f7ff f8e2 	bl	800cd0c <_free_r>
 800db48:	e7e1      	b.n	800db0e <_realloc_r+0x1e>
 800db4a:	4635      	mov	r5, r6
 800db4c:	e7df      	b.n	800db0e <_realloc_r+0x1e>

0800db4e <__ascii_wctomb>:
 800db4e:	b149      	cbz	r1, 800db64 <__ascii_wctomb+0x16>
 800db50:	2aff      	cmp	r2, #255	; 0xff
 800db52:	bf85      	ittet	hi
 800db54:	238a      	movhi	r3, #138	; 0x8a
 800db56:	6003      	strhi	r3, [r0, #0]
 800db58:	700a      	strbls	r2, [r1, #0]
 800db5a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800db5e:	bf98      	it	ls
 800db60:	2001      	movls	r0, #1
 800db62:	4770      	bx	lr
 800db64:	4608      	mov	r0, r1
 800db66:	4770      	bx	lr

0800db68 <fiprintf>:
 800db68:	b40e      	push	{r1, r2, r3}
 800db6a:	b503      	push	{r0, r1, lr}
 800db6c:	4601      	mov	r1, r0
 800db6e:	ab03      	add	r3, sp, #12
 800db70:	4805      	ldr	r0, [pc, #20]	; (800db88 <fiprintf+0x20>)
 800db72:	f853 2b04 	ldr.w	r2, [r3], #4
 800db76:	6800      	ldr	r0, [r0, #0]
 800db78:	9301      	str	r3, [sp, #4]
 800db7a:	f000 f83f 	bl	800dbfc <_vfiprintf_r>
 800db7e:	b002      	add	sp, #8
 800db80:	f85d eb04 	ldr.w	lr, [sp], #4
 800db84:	b003      	add	sp, #12
 800db86:	4770      	bx	lr
 800db88:	20000080 	.word	0x20000080

0800db8c <abort>:
 800db8c:	b508      	push	{r3, lr}
 800db8e:	2006      	movs	r0, #6
 800db90:	f000 fa0c 	bl	800dfac <raise>
 800db94:	2001      	movs	r0, #1
 800db96:	f7f3 fecd 	bl	8001934 <_exit>

0800db9a <_malloc_usable_size_r>:
 800db9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db9e:	1f18      	subs	r0, r3, #4
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	bfbc      	itt	lt
 800dba4:	580b      	ldrlt	r3, [r1, r0]
 800dba6:	18c0      	addlt	r0, r0, r3
 800dba8:	4770      	bx	lr

0800dbaa <__sfputc_r>:
 800dbaa:	6893      	ldr	r3, [r2, #8]
 800dbac:	3b01      	subs	r3, #1
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	b410      	push	{r4}
 800dbb2:	6093      	str	r3, [r2, #8]
 800dbb4:	da08      	bge.n	800dbc8 <__sfputc_r+0x1e>
 800dbb6:	6994      	ldr	r4, [r2, #24]
 800dbb8:	42a3      	cmp	r3, r4
 800dbba:	db01      	blt.n	800dbc0 <__sfputc_r+0x16>
 800dbbc:	290a      	cmp	r1, #10
 800dbbe:	d103      	bne.n	800dbc8 <__sfputc_r+0x1e>
 800dbc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbc4:	f000 b934 	b.w	800de30 <__swbuf_r>
 800dbc8:	6813      	ldr	r3, [r2, #0]
 800dbca:	1c58      	adds	r0, r3, #1
 800dbcc:	6010      	str	r0, [r2, #0]
 800dbce:	7019      	strb	r1, [r3, #0]
 800dbd0:	4608      	mov	r0, r1
 800dbd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbd6:	4770      	bx	lr

0800dbd8 <__sfputs_r>:
 800dbd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbda:	4606      	mov	r6, r0
 800dbdc:	460f      	mov	r7, r1
 800dbde:	4614      	mov	r4, r2
 800dbe0:	18d5      	adds	r5, r2, r3
 800dbe2:	42ac      	cmp	r4, r5
 800dbe4:	d101      	bne.n	800dbea <__sfputs_r+0x12>
 800dbe6:	2000      	movs	r0, #0
 800dbe8:	e007      	b.n	800dbfa <__sfputs_r+0x22>
 800dbea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbee:	463a      	mov	r2, r7
 800dbf0:	4630      	mov	r0, r6
 800dbf2:	f7ff ffda 	bl	800dbaa <__sfputc_r>
 800dbf6:	1c43      	adds	r3, r0, #1
 800dbf8:	d1f3      	bne.n	800dbe2 <__sfputs_r+0xa>
 800dbfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dbfc <_vfiprintf_r>:
 800dbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc00:	460d      	mov	r5, r1
 800dc02:	b09d      	sub	sp, #116	; 0x74
 800dc04:	4614      	mov	r4, r2
 800dc06:	4698      	mov	r8, r3
 800dc08:	4606      	mov	r6, r0
 800dc0a:	b118      	cbz	r0, 800dc14 <_vfiprintf_r+0x18>
 800dc0c:	6a03      	ldr	r3, [r0, #32]
 800dc0e:	b90b      	cbnz	r3, 800dc14 <_vfiprintf_r+0x18>
 800dc10:	f7fe f86e 	bl	800bcf0 <__sinit>
 800dc14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc16:	07d9      	lsls	r1, r3, #31
 800dc18:	d405      	bmi.n	800dc26 <_vfiprintf_r+0x2a>
 800dc1a:	89ab      	ldrh	r3, [r5, #12]
 800dc1c:	059a      	lsls	r2, r3, #22
 800dc1e:	d402      	bmi.n	800dc26 <_vfiprintf_r+0x2a>
 800dc20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc22:	f7fe f9e6 	bl	800bff2 <__retarget_lock_acquire_recursive>
 800dc26:	89ab      	ldrh	r3, [r5, #12]
 800dc28:	071b      	lsls	r3, r3, #28
 800dc2a:	d501      	bpl.n	800dc30 <_vfiprintf_r+0x34>
 800dc2c:	692b      	ldr	r3, [r5, #16]
 800dc2e:	b99b      	cbnz	r3, 800dc58 <_vfiprintf_r+0x5c>
 800dc30:	4629      	mov	r1, r5
 800dc32:	4630      	mov	r0, r6
 800dc34:	f000 f93a 	bl	800deac <__swsetup_r>
 800dc38:	b170      	cbz	r0, 800dc58 <_vfiprintf_r+0x5c>
 800dc3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dc3c:	07dc      	lsls	r4, r3, #31
 800dc3e:	d504      	bpl.n	800dc4a <_vfiprintf_r+0x4e>
 800dc40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc44:	b01d      	add	sp, #116	; 0x74
 800dc46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc4a:	89ab      	ldrh	r3, [r5, #12]
 800dc4c:	0598      	lsls	r0, r3, #22
 800dc4e:	d4f7      	bmi.n	800dc40 <_vfiprintf_r+0x44>
 800dc50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dc52:	f7fe f9cf 	bl	800bff4 <__retarget_lock_release_recursive>
 800dc56:	e7f3      	b.n	800dc40 <_vfiprintf_r+0x44>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	9309      	str	r3, [sp, #36]	; 0x24
 800dc5c:	2320      	movs	r3, #32
 800dc5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dc62:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc66:	2330      	movs	r3, #48	; 0x30
 800dc68:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800de1c <_vfiprintf_r+0x220>
 800dc6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dc70:	f04f 0901 	mov.w	r9, #1
 800dc74:	4623      	mov	r3, r4
 800dc76:	469a      	mov	sl, r3
 800dc78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc7c:	b10a      	cbz	r2, 800dc82 <_vfiprintf_r+0x86>
 800dc7e:	2a25      	cmp	r2, #37	; 0x25
 800dc80:	d1f9      	bne.n	800dc76 <_vfiprintf_r+0x7a>
 800dc82:	ebba 0b04 	subs.w	fp, sl, r4
 800dc86:	d00b      	beq.n	800dca0 <_vfiprintf_r+0xa4>
 800dc88:	465b      	mov	r3, fp
 800dc8a:	4622      	mov	r2, r4
 800dc8c:	4629      	mov	r1, r5
 800dc8e:	4630      	mov	r0, r6
 800dc90:	f7ff ffa2 	bl	800dbd8 <__sfputs_r>
 800dc94:	3001      	adds	r0, #1
 800dc96:	f000 80a9 	beq.w	800ddec <_vfiprintf_r+0x1f0>
 800dc9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc9c:	445a      	add	r2, fp
 800dc9e:	9209      	str	r2, [sp, #36]	; 0x24
 800dca0:	f89a 3000 	ldrb.w	r3, [sl]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	f000 80a1 	beq.w	800ddec <_vfiprintf_r+0x1f0>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dcb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcb4:	f10a 0a01 	add.w	sl, sl, #1
 800dcb8:	9304      	str	r3, [sp, #16]
 800dcba:	9307      	str	r3, [sp, #28]
 800dcbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dcc0:	931a      	str	r3, [sp, #104]	; 0x68
 800dcc2:	4654      	mov	r4, sl
 800dcc4:	2205      	movs	r2, #5
 800dcc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcca:	4854      	ldr	r0, [pc, #336]	; (800de1c <_vfiprintf_r+0x220>)
 800dccc:	f7f2 faa0 	bl	8000210 <memchr>
 800dcd0:	9a04      	ldr	r2, [sp, #16]
 800dcd2:	b9d8      	cbnz	r0, 800dd0c <_vfiprintf_r+0x110>
 800dcd4:	06d1      	lsls	r1, r2, #27
 800dcd6:	bf44      	itt	mi
 800dcd8:	2320      	movmi	r3, #32
 800dcda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dcde:	0713      	lsls	r3, r2, #28
 800dce0:	bf44      	itt	mi
 800dce2:	232b      	movmi	r3, #43	; 0x2b
 800dce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dce8:	f89a 3000 	ldrb.w	r3, [sl]
 800dcec:	2b2a      	cmp	r3, #42	; 0x2a
 800dcee:	d015      	beq.n	800dd1c <_vfiprintf_r+0x120>
 800dcf0:	9a07      	ldr	r2, [sp, #28]
 800dcf2:	4654      	mov	r4, sl
 800dcf4:	2000      	movs	r0, #0
 800dcf6:	f04f 0c0a 	mov.w	ip, #10
 800dcfa:	4621      	mov	r1, r4
 800dcfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd00:	3b30      	subs	r3, #48	; 0x30
 800dd02:	2b09      	cmp	r3, #9
 800dd04:	d94d      	bls.n	800dda2 <_vfiprintf_r+0x1a6>
 800dd06:	b1b0      	cbz	r0, 800dd36 <_vfiprintf_r+0x13a>
 800dd08:	9207      	str	r2, [sp, #28]
 800dd0a:	e014      	b.n	800dd36 <_vfiprintf_r+0x13a>
 800dd0c:	eba0 0308 	sub.w	r3, r0, r8
 800dd10:	fa09 f303 	lsl.w	r3, r9, r3
 800dd14:	4313      	orrs	r3, r2
 800dd16:	9304      	str	r3, [sp, #16]
 800dd18:	46a2      	mov	sl, r4
 800dd1a:	e7d2      	b.n	800dcc2 <_vfiprintf_r+0xc6>
 800dd1c:	9b03      	ldr	r3, [sp, #12]
 800dd1e:	1d19      	adds	r1, r3, #4
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	9103      	str	r1, [sp, #12]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	bfbb      	ittet	lt
 800dd28:	425b      	neglt	r3, r3
 800dd2a:	f042 0202 	orrlt.w	r2, r2, #2
 800dd2e:	9307      	strge	r3, [sp, #28]
 800dd30:	9307      	strlt	r3, [sp, #28]
 800dd32:	bfb8      	it	lt
 800dd34:	9204      	strlt	r2, [sp, #16]
 800dd36:	7823      	ldrb	r3, [r4, #0]
 800dd38:	2b2e      	cmp	r3, #46	; 0x2e
 800dd3a:	d10c      	bne.n	800dd56 <_vfiprintf_r+0x15a>
 800dd3c:	7863      	ldrb	r3, [r4, #1]
 800dd3e:	2b2a      	cmp	r3, #42	; 0x2a
 800dd40:	d134      	bne.n	800ddac <_vfiprintf_r+0x1b0>
 800dd42:	9b03      	ldr	r3, [sp, #12]
 800dd44:	1d1a      	adds	r2, r3, #4
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	9203      	str	r2, [sp, #12]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	bfb8      	it	lt
 800dd4e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800dd52:	3402      	adds	r4, #2
 800dd54:	9305      	str	r3, [sp, #20]
 800dd56:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800de2c <_vfiprintf_r+0x230>
 800dd5a:	7821      	ldrb	r1, [r4, #0]
 800dd5c:	2203      	movs	r2, #3
 800dd5e:	4650      	mov	r0, sl
 800dd60:	f7f2 fa56 	bl	8000210 <memchr>
 800dd64:	b138      	cbz	r0, 800dd76 <_vfiprintf_r+0x17a>
 800dd66:	9b04      	ldr	r3, [sp, #16]
 800dd68:	eba0 000a 	sub.w	r0, r0, sl
 800dd6c:	2240      	movs	r2, #64	; 0x40
 800dd6e:	4082      	lsls	r2, r0
 800dd70:	4313      	orrs	r3, r2
 800dd72:	3401      	adds	r4, #1
 800dd74:	9304      	str	r3, [sp, #16]
 800dd76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd7a:	4829      	ldr	r0, [pc, #164]	; (800de20 <_vfiprintf_r+0x224>)
 800dd7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dd80:	2206      	movs	r2, #6
 800dd82:	f7f2 fa45 	bl	8000210 <memchr>
 800dd86:	2800      	cmp	r0, #0
 800dd88:	d03f      	beq.n	800de0a <_vfiprintf_r+0x20e>
 800dd8a:	4b26      	ldr	r3, [pc, #152]	; (800de24 <_vfiprintf_r+0x228>)
 800dd8c:	bb1b      	cbnz	r3, 800ddd6 <_vfiprintf_r+0x1da>
 800dd8e:	9b03      	ldr	r3, [sp, #12]
 800dd90:	3307      	adds	r3, #7
 800dd92:	f023 0307 	bic.w	r3, r3, #7
 800dd96:	3308      	adds	r3, #8
 800dd98:	9303      	str	r3, [sp, #12]
 800dd9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd9c:	443b      	add	r3, r7
 800dd9e:	9309      	str	r3, [sp, #36]	; 0x24
 800dda0:	e768      	b.n	800dc74 <_vfiprintf_r+0x78>
 800dda2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dda6:	460c      	mov	r4, r1
 800dda8:	2001      	movs	r0, #1
 800ddaa:	e7a6      	b.n	800dcfa <_vfiprintf_r+0xfe>
 800ddac:	2300      	movs	r3, #0
 800ddae:	3401      	adds	r4, #1
 800ddb0:	9305      	str	r3, [sp, #20]
 800ddb2:	4619      	mov	r1, r3
 800ddb4:	f04f 0c0a 	mov.w	ip, #10
 800ddb8:	4620      	mov	r0, r4
 800ddba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddbe:	3a30      	subs	r2, #48	; 0x30
 800ddc0:	2a09      	cmp	r2, #9
 800ddc2:	d903      	bls.n	800ddcc <_vfiprintf_r+0x1d0>
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d0c6      	beq.n	800dd56 <_vfiprintf_r+0x15a>
 800ddc8:	9105      	str	r1, [sp, #20]
 800ddca:	e7c4      	b.n	800dd56 <_vfiprintf_r+0x15a>
 800ddcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddd0:	4604      	mov	r4, r0
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	e7f0      	b.n	800ddb8 <_vfiprintf_r+0x1bc>
 800ddd6:	ab03      	add	r3, sp, #12
 800ddd8:	9300      	str	r3, [sp, #0]
 800ddda:	462a      	mov	r2, r5
 800dddc:	4b12      	ldr	r3, [pc, #72]	; (800de28 <_vfiprintf_r+0x22c>)
 800ddde:	a904      	add	r1, sp, #16
 800dde0:	4630      	mov	r0, r6
 800dde2:	f7fd fb33 	bl	800b44c <_printf_float>
 800dde6:	4607      	mov	r7, r0
 800dde8:	1c78      	adds	r0, r7, #1
 800ddea:	d1d6      	bne.n	800dd9a <_vfiprintf_r+0x19e>
 800ddec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ddee:	07d9      	lsls	r1, r3, #31
 800ddf0:	d405      	bmi.n	800ddfe <_vfiprintf_r+0x202>
 800ddf2:	89ab      	ldrh	r3, [r5, #12]
 800ddf4:	059a      	lsls	r2, r3, #22
 800ddf6:	d402      	bmi.n	800ddfe <_vfiprintf_r+0x202>
 800ddf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ddfa:	f7fe f8fb 	bl	800bff4 <__retarget_lock_release_recursive>
 800ddfe:	89ab      	ldrh	r3, [r5, #12]
 800de00:	065b      	lsls	r3, r3, #25
 800de02:	f53f af1d 	bmi.w	800dc40 <_vfiprintf_r+0x44>
 800de06:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de08:	e71c      	b.n	800dc44 <_vfiprintf_r+0x48>
 800de0a:	ab03      	add	r3, sp, #12
 800de0c:	9300      	str	r3, [sp, #0]
 800de0e:	462a      	mov	r2, r5
 800de10:	4b05      	ldr	r3, [pc, #20]	; (800de28 <_vfiprintf_r+0x22c>)
 800de12:	a904      	add	r1, sp, #16
 800de14:	4630      	mov	r0, r6
 800de16:	f7fd fdbd 	bl	800b994 <_printf_i>
 800de1a:	e7e4      	b.n	800dde6 <_vfiprintf_r+0x1ea>
 800de1c:	0800e44c 	.word	0x0800e44c
 800de20:	0800e456 	.word	0x0800e456
 800de24:	0800b44d 	.word	0x0800b44d
 800de28:	0800dbd9 	.word	0x0800dbd9
 800de2c:	0800e452 	.word	0x0800e452

0800de30 <__swbuf_r>:
 800de30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de32:	460e      	mov	r6, r1
 800de34:	4614      	mov	r4, r2
 800de36:	4605      	mov	r5, r0
 800de38:	b118      	cbz	r0, 800de42 <__swbuf_r+0x12>
 800de3a:	6a03      	ldr	r3, [r0, #32]
 800de3c:	b90b      	cbnz	r3, 800de42 <__swbuf_r+0x12>
 800de3e:	f7fd ff57 	bl	800bcf0 <__sinit>
 800de42:	69a3      	ldr	r3, [r4, #24]
 800de44:	60a3      	str	r3, [r4, #8]
 800de46:	89a3      	ldrh	r3, [r4, #12]
 800de48:	071a      	lsls	r2, r3, #28
 800de4a:	d525      	bpl.n	800de98 <__swbuf_r+0x68>
 800de4c:	6923      	ldr	r3, [r4, #16]
 800de4e:	b31b      	cbz	r3, 800de98 <__swbuf_r+0x68>
 800de50:	6823      	ldr	r3, [r4, #0]
 800de52:	6922      	ldr	r2, [r4, #16]
 800de54:	1a98      	subs	r0, r3, r2
 800de56:	6963      	ldr	r3, [r4, #20]
 800de58:	b2f6      	uxtb	r6, r6
 800de5a:	4283      	cmp	r3, r0
 800de5c:	4637      	mov	r7, r6
 800de5e:	dc04      	bgt.n	800de6a <__swbuf_r+0x3a>
 800de60:	4621      	mov	r1, r4
 800de62:	4628      	mov	r0, r5
 800de64:	f7ff fdac 	bl	800d9c0 <_fflush_r>
 800de68:	b9e0      	cbnz	r0, 800dea4 <__swbuf_r+0x74>
 800de6a:	68a3      	ldr	r3, [r4, #8]
 800de6c:	3b01      	subs	r3, #1
 800de6e:	60a3      	str	r3, [r4, #8]
 800de70:	6823      	ldr	r3, [r4, #0]
 800de72:	1c5a      	adds	r2, r3, #1
 800de74:	6022      	str	r2, [r4, #0]
 800de76:	701e      	strb	r6, [r3, #0]
 800de78:	6962      	ldr	r2, [r4, #20]
 800de7a:	1c43      	adds	r3, r0, #1
 800de7c:	429a      	cmp	r2, r3
 800de7e:	d004      	beq.n	800de8a <__swbuf_r+0x5a>
 800de80:	89a3      	ldrh	r3, [r4, #12]
 800de82:	07db      	lsls	r3, r3, #31
 800de84:	d506      	bpl.n	800de94 <__swbuf_r+0x64>
 800de86:	2e0a      	cmp	r6, #10
 800de88:	d104      	bne.n	800de94 <__swbuf_r+0x64>
 800de8a:	4621      	mov	r1, r4
 800de8c:	4628      	mov	r0, r5
 800de8e:	f7ff fd97 	bl	800d9c0 <_fflush_r>
 800de92:	b938      	cbnz	r0, 800dea4 <__swbuf_r+0x74>
 800de94:	4638      	mov	r0, r7
 800de96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de98:	4621      	mov	r1, r4
 800de9a:	4628      	mov	r0, r5
 800de9c:	f000 f806 	bl	800deac <__swsetup_r>
 800dea0:	2800      	cmp	r0, #0
 800dea2:	d0d5      	beq.n	800de50 <__swbuf_r+0x20>
 800dea4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800dea8:	e7f4      	b.n	800de94 <__swbuf_r+0x64>
	...

0800deac <__swsetup_r>:
 800deac:	b538      	push	{r3, r4, r5, lr}
 800deae:	4b2a      	ldr	r3, [pc, #168]	; (800df58 <__swsetup_r+0xac>)
 800deb0:	4605      	mov	r5, r0
 800deb2:	6818      	ldr	r0, [r3, #0]
 800deb4:	460c      	mov	r4, r1
 800deb6:	b118      	cbz	r0, 800dec0 <__swsetup_r+0x14>
 800deb8:	6a03      	ldr	r3, [r0, #32]
 800deba:	b90b      	cbnz	r3, 800dec0 <__swsetup_r+0x14>
 800debc:	f7fd ff18 	bl	800bcf0 <__sinit>
 800dec0:	89a3      	ldrh	r3, [r4, #12]
 800dec2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dec6:	0718      	lsls	r0, r3, #28
 800dec8:	d422      	bmi.n	800df10 <__swsetup_r+0x64>
 800deca:	06d9      	lsls	r1, r3, #27
 800decc:	d407      	bmi.n	800dede <__swsetup_r+0x32>
 800dece:	2309      	movs	r3, #9
 800ded0:	602b      	str	r3, [r5, #0]
 800ded2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ded6:	81a3      	strh	r3, [r4, #12]
 800ded8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dedc:	e034      	b.n	800df48 <__swsetup_r+0x9c>
 800dede:	0758      	lsls	r0, r3, #29
 800dee0:	d512      	bpl.n	800df08 <__swsetup_r+0x5c>
 800dee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dee4:	b141      	cbz	r1, 800def8 <__swsetup_r+0x4c>
 800dee6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800deea:	4299      	cmp	r1, r3
 800deec:	d002      	beq.n	800def4 <__swsetup_r+0x48>
 800deee:	4628      	mov	r0, r5
 800def0:	f7fe ff0c 	bl	800cd0c <_free_r>
 800def4:	2300      	movs	r3, #0
 800def6:	6363      	str	r3, [r4, #52]	; 0x34
 800def8:	89a3      	ldrh	r3, [r4, #12]
 800defa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800defe:	81a3      	strh	r3, [r4, #12]
 800df00:	2300      	movs	r3, #0
 800df02:	6063      	str	r3, [r4, #4]
 800df04:	6923      	ldr	r3, [r4, #16]
 800df06:	6023      	str	r3, [r4, #0]
 800df08:	89a3      	ldrh	r3, [r4, #12]
 800df0a:	f043 0308 	orr.w	r3, r3, #8
 800df0e:	81a3      	strh	r3, [r4, #12]
 800df10:	6923      	ldr	r3, [r4, #16]
 800df12:	b94b      	cbnz	r3, 800df28 <__swsetup_r+0x7c>
 800df14:	89a3      	ldrh	r3, [r4, #12]
 800df16:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800df1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df1e:	d003      	beq.n	800df28 <__swsetup_r+0x7c>
 800df20:	4621      	mov	r1, r4
 800df22:	4628      	mov	r0, r5
 800df24:	f000 f884 	bl	800e030 <__smakebuf_r>
 800df28:	89a0      	ldrh	r0, [r4, #12]
 800df2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800df2e:	f010 0301 	ands.w	r3, r0, #1
 800df32:	d00a      	beq.n	800df4a <__swsetup_r+0x9e>
 800df34:	2300      	movs	r3, #0
 800df36:	60a3      	str	r3, [r4, #8]
 800df38:	6963      	ldr	r3, [r4, #20]
 800df3a:	425b      	negs	r3, r3
 800df3c:	61a3      	str	r3, [r4, #24]
 800df3e:	6923      	ldr	r3, [r4, #16]
 800df40:	b943      	cbnz	r3, 800df54 <__swsetup_r+0xa8>
 800df42:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800df46:	d1c4      	bne.n	800ded2 <__swsetup_r+0x26>
 800df48:	bd38      	pop	{r3, r4, r5, pc}
 800df4a:	0781      	lsls	r1, r0, #30
 800df4c:	bf58      	it	pl
 800df4e:	6963      	ldrpl	r3, [r4, #20]
 800df50:	60a3      	str	r3, [r4, #8]
 800df52:	e7f4      	b.n	800df3e <__swsetup_r+0x92>
 800df54:	2000      	movs	r0, #0
 800df56:	e7f7      	b.n	800df48 <__swsetup_r+0x9c>
 800df58:	20000080 	.word	0x20000080

0800df5c <_raise_r>:
 800df5c:	291f      	cmp	r1, #31
 800df5e:	b538      	push	{r3, r4, r5, lr}
 800df60:	4604      	mov	r4, r0
 800df62:	460d      	mov	r5, r1
 800df64:	d904      	bls.n	800df70 <_raise_r+0x14>
 800df66:	2316      	movs	r3, #22
 800df68:	6003      	str	r3, [r0, #0]
 800df6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df6e:	bd38      	pop	{r3, r4, r5, pc}
 800df70:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800df72:	b112      	cbz	r2, 800df7a <_raise_r+0x1e>
 800df74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df78:	b94b      	cbnz	r3, 800df8e <_raise_r+0x32>
 800df7a:	4620      	mov	r0, r4
 800df7c:	f000 f830 	bl	800dfe0 <_getpid_r>
 800df80:	462a      	mov	r2, r5
 800df82:	4601      	mov	r1, r0
 800df84:	4620      	mov	r0, r4
 800df86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df8a:	f000 b817 	b.w	800dfbc <_kill_r>
 800df8e:	2b01      	cmp	r3, #1
 800df90:	d00a      	beq.n	800dfa8 <_raise_r+0x4c>
 800df92:	1c59      	adds	r1, r3, #1
 800df94:	d103      	bne.n	800df9e <_raise_r+0x42>
 800df96:	2316      	movs	r3, #22
 800df98:	6003      	str	r3, [r0, #0]
 800df9a:	2001      	movs	r0, #1
 800df9c:	e7e7      	b.n	800df6e <_raise_r+0x12>
 800df9e:	2400      	movs	r4, #0
 800dfa0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	4798      	blx	r3
 800dfa8:	2000      	movs	r0, #0
 800dfaa:	e7e0      	b.n	800df6e <_raise_r+0x12>

0800dfac <raise>:
 800dfac:	4b02      	ldr	r3, [pc, #8]	; (800dfb8 <raise+0xc>)
 800dfae:	4601      	mov	r1, r0
 800dfb0:	6818      	ldr	r0, [r3, #0]
 800dfb2:	f7ff bfd3 	b.w	800df5c <_raise_r>
 800dfb6:	bf00      	nop
 800dfb8:	20000080 	.word	0x20000080

0800dfbc <_kill_r>:
 800dfbc:	b538      	push	{r3, r4, r5, lr}
 800dfbe:	4d07      	ldr	r5, [pc, #28]	; (800dfdc <_kill_r+0x20>)
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	4604      	mov	r4, r0
 800dfc4:	4608      	mov	r0, r1
 800dfc6:	4611      	mov	r1, r2
 800dfc8:	602b      	str	r3, [r5, #0]
 800dfca:	f7f3 fca3 	bl	8001914 <_kill>
 800dfce:	1c43      	adds	r3, r0, #1
 800dfd0:	d102      	bne.n	800dfd8 <_kill_r+0x1c>
 800dfd2:	682b      	ldr	r3, [r5, #0]
 800dfd4:	b103      	cbz	r3, 800dfd8 <_kill_r+0x1c>
 800dfd6:	6023      	str	r3, [r4, #0]
 800dfd8:	bd38      	pop	{r3, r4, r5, pc}
 800dfda:	bf00      	nop
 800dfdc:	20004aa4 	.word	0x20004aa4

0800dfe0 <_getpid_r>:
 800dfe0:	f7f3 bc90 	b.w	8001904 <_getpid>

0800dfe4 <__swhatbuf_r>:
 800dfe4:	b570      	push	{r4, r5, r6, lr}
 800dfe6:	460c      	mov	r4, r1
 800dfe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfec:	2900      	cmp	r1, #0
 800dfee:	b096      	sub	sp, #88	; 0x58
 800dff0:	4615      	mov	r5, r2
 800dff2:	461e      	mov	r6, r3
 800dff4:	da0d      	bge.n	800e012 <__swhatbuf_r+0x2e>
 800dff6:	89a3      	ldrh	r3, [r4, #12]
 800dff8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800dffc:	f04f 0100 	mov.w	r1, #0
 800e000:	bf0c      	ite	eq
 800e002:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e006:	2340      	movne	r3, #64	; 0x40
 800e008:	2000      	movs	r0, #0
 800e00a:	6031      	str	r1, [r6, #0]
 800e00c:	602b      	str	r3, [r5, #0]
 800e00e:	b016      	add	sp, #88	; 0x58
 800e010:	bd70      	pop	{r4, r5, r6, pc}
 800e012:	466a      	mov	r2, sp
 800e014:	f000 f848 	bl	800e0a8 <_fstat_r>
 800e018:	2800      	cmp	r0, #0
 800e01a:	dbec      	blt.n	800dff6 <__swhatbuf_r+0x12>
 800e01c:	9901      	ldr	r1, [sp, #4]
 800e01e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e022:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e026:	4259      	negs	r1, r3
 800e028:	4159      	adcs	r1, r3
 800e02a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e02e:	e7eb      	b.n	800e008 <__swhatbuf_r+0x24>

0800e030 <__smakebuf_r>:
 800e030:	898b      	ldrh	r3, [r1, #12]
 800e032:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e034:	079d      	lsls	r5, r3, #30
 800e036:	4606      	mov	r6, r0
 800e038:	460c      	mov	r4, r1
 800e03a:	d507      	bpl.n	800e04c <__smakebuf_r+0x1c>
 800e03c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e040:	6023      	str	r3, [r4, #0]
 800e042:	6123      	str	r3, [r4, #16]
 800e044:	2301      	movs	r3, #1
 800e046:	6163      	str	r3, [r4, #20]
 800e048:	b002      	add	sp, #8
 800e04a:	bd70      	pop	{r4, r5, r6, pc}
 800e04c:	ab01      	add	r3, sp, #4
 800e04e:	466a      	mov	r2, sp
 800e050:	f7ff ffc8 	bl	800dfe4 <__swhatbuf_r>
 800e054:	9900      	ldr	r1, [sp, #0]
 800e056:	4605      	mov	r5, r0
 800e058:	4630      	mov	r0, r6
 800e05a:	f7fe fecb 	bl	800cdf4 <_malloc_r>
 800e05e:	b948      	cbnz	r0, 800e074 <__smakebuf_r+0x44>
 800e060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e064:	059a      	lsls	r2, r3, #22
 800e066:	d4ef      	bmi.n	800e048 <__smakebuf_r+0x18>
 800e068:	f023 0303 	bic.w	r3, r3, #3
 800e06c:	f043 0302 	orr.w	r3, r3, #2
 800e070:	81a3      	strh	r3, [r4, #12]
 800e072:	e7e3      	b.n	800e03c <__smakebuf_r+0xc>
 800e074:	89a3      	ldrh	r3, [r4, #12]
 800e076:	6020      	str	r0, [r4, #0]
 800e078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e07c:	81a3      	strh	r3, [r4, #12]
 800e07e:	9b00      	ldr	r3, [sp, #0]
 800e080:	6163      	str	r3, [r4, #20]
 800e082:	9b01      	ldr	r3, [sp, #4]
 800e084:	6120      	str	r0, [r4, #16]
 800e086:	b15b      	cbz	r3, 800e0a0 <__smakebuf_r+0x70>
 800e088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e08c:	4630      	mov	r0, r6
 800e08e:	f000 f81d 	bl	800e0cc <_isatty_r>
 800e092:	b128      	cbz	r0, 800e0a0 <__smakebuf_r+0x70>
 800e094:	89a3      	ldrh	r3, [r4, #12]
 800e096:	f023 0303 	bic.w	r3, r3, #3
 800e09a:	f043 0301 	orr.w	r3, r3, #1
 800e09e:	81a3      	strh	r3, [r4, #12]
 800e0a0:	89a3      	ldrh	r3, [r4, #12]
 800e0a2:	431d      	orrs	r5, r3
 800e0a4:	81a5      	strh	r5, [r4, #12]
 800e0a6:	e7cf      	b.n	800e048 <__smakebuf_r+0x18>

0800e0a8 <_fstat_r>:
 800e0a8:	b538      	push	{r3, r4, r5, lr}
 800e0aa:	4d07      	ldr	r5, [pc, #28]	; (800e0c8 <_fstat_r+0x20>)
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	4604      	mov	r4, r0
 800e0b0:	4608      	mov	r0, r1
 800e0b2:	4611      	mov	r1, r2
 800e0b4:	602b      	str	r3, [r5, #0]
 800e0b6:	f7f3 fc8c 	bl	80019d2 <_fstat>
 800e0ba:	1c43      	adds	r3, r0, #1
 800e0bc:	d102      	bne.n	800e0c4 <_fstat_r+0x1c>
 800e0be:	682b      	ldr	r3, [r5, #0]
 800e0c0:	b103      	cbz	r3, 800e0c4 <_fstat_r+0x1c>
 800e0c2:	6023      	str	r3, [r4, #0]
 800e0c4:	bd38      	pop	{r3, r4, r5, pc}
 800e0c6:	bf00      	nop
 800e0c8:	20004aa4 	.word	0x20004aa4

0800e0cc <_isatty_r>:
 800e0cc:	b538      	push	{r3, r4, r5, lr}
 800e0ce:	4d06      	ldr	r5, [pc, #24]	; (800e0e8 <_isatty_r+0x1c>)
 800e0d0:	2300      	movs	r3, #0
 800e0d2:	4604      	mov	r4, r0
 800e0d4:	4608      	mov	r0, r1
 800e0d6:	602b      	str	r3, [r5, #0]
 800e0d8:	f7f3 fc8b 	bl	80019f2 <_isatty>
 800e0dc:	1c43      	adds	r3, r0, #1
 800e0de:	d102      	bne.n	800e0e6 <_isatty_r+0x1a>
 800e0e0:	682b      	ldr	r3, [r5, #0]
 800e0e2:	b103      	cbz	r3, 800e0e6 <_isatty_r+0x1a>
 800e0e4:	6023      	str	r3, [r4, #0]
 800e0e6:	bd38      	pop	{r3, r4, r5, pc}
 800e0e8:	20004aa4 	.word	0x20004aa4

0800e0ec <_init>:
 800e0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ee:	bf00      	nop
 800e0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0f2:	bc08      	pop	{r3}
 800e0f4:	469e      	mov	lr, r3
 800e0f6:	4770      	bx	lr

0800e0f8 <_fini>:
 800e0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0fa:	bf00      	nop
 800e0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0fe:	bc08      	pop	{r3}
 800e100:	469e      	mov	lr, r3
 800e102:	4770      	bx	lr
