<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/channel.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>channel.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../imxrt_dma/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
</pre><pre class="rust"><code><span class="doccomment">//! DMA channels
//!
//! `channel` contains the DMA [`Channel`] type, along with helper functions for
//! defining transfers.
//!
//! `Channel` methods that specify memory involved in transfers are marked `unsafe`. You must
//! be very careful when calling these methods, particuarly when a channel is already
//! enabled.

</span><span class="kw">use crate</span>::{
    element::Element,
    ral::{<span class="self">self</span>, dma, dmamux, tcd::BandwidthControl, Static},
    Error,
};

<span class="kw">impl</span>&lt;<span class="kw">const </span>CHANNELS: usize&gt; <span class="kw">super</span>::Dma&lt;CHANNELS&gt; {
    <span class="doccomment">/// Creates the DMA channel described by `index`.
    ///
    /// # Safety
    ///
    /// This will create a handle that may alias global, mutable state. You should only create
    /// one channel per index. If there are multiple channels for the same index, you&#39;re
    /// responsible for ensuring synchronized access.
    ///
    /// # Panics
    ///
    /// Panics if `index` is greater than or equal to the maximum number of channels.
    </span><span class="kw">pub unsafe fn </span>channel(<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span><span class="self">self</span>, index: usize) -&gt; Channel {
        <span class="macro">assert!</span>(index &lt; CHANNELS);
        Channel {
            index,
            registers: <span class="self">self</span>.controller,
            multiplexer: <span class="self">self</span>.multiplexer,
            waker: <span class="kw-2">&amp;</span><span class="self">self</span>.wakers[index],
        }
    }
}

<span class="doccomment">/// A DMA channel
///
/// You should rely on your HAL to allocate `Channel`s. If your HAL does not allocate channels,
/// or if you&#39;re desigining the HAL, use [`Dma`](crate::Dma) to create channels.
///
/// The `Channel` stores memory addresses independent of the memory lifetime. You must make
/// sure that the channel&#39;s state is valid before enabling a transfer!
</span><span class="kw">pub struct </span>Channel {
    <span class="doccomment">/// Our channel number, expected to be between [0, 32)
    </span>index: usize,
    <span class="doccomment">/// Reference to the DMA registers
    </span>registers: Static&lt;dma::RegisterBlock&gt;,
    <span class="doccomment">/// Reference to the DMA multiplexer
    </span>multiplexer: Static&lt;dmamux::RegisterBlock&gt;,
    <span class="doccomment">/// This channel&#39;s waker.
    </span><span class="kw">pub</span>(<span class="kw">crate</span>) waker: <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span><span class="kw">super</span>::SharedWaker,
}

<span class="kw">impl </span>Channel {
    <span class="doccomment">/// Enable the DMA channel for transfers
    ///
    /// # Safety
    ///
    /// `enable()` allows the DMA controller to read and write from the memory
    /// addresses stored in the channel. This is very unsafe:
    ///
    /// - you must ensure that the lifetime of all memory is greater than the
    ///   lifetime of the transfer
    /// - you must ensure that no one else is using this channel for anything
    ///   else
    /// - if the transfer uses a circular buffer, you must ensure that the circular
    ///   buffer is correctly sized and aligned.
    </span><span class="kw">pub unsafe fn </span>enable(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods directly modify ERQ.
        </span><span class="self">self</span>.registers.SERQ.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Returns the DMA channel number
    ///
    /// Channels are unique and numbered within the half-open range `[0, 32)`.
    </span><span class="kw">pub fn </span>channel(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
        <span class="self">self</span>.index
    }

    <span class="doccomment">/// Set the channel&#39;s bandwidth control
    ///
    /// - `None` disables bandwidth control (default setting)
    /// - `Some(bwc)` sets the bandwidth control to `bwc`
    </span><span class="kw">pub fn </span>set_bandwidth_control(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bandwidth: <span class="prelude-ty">Option</span>&lt;BandwidthControl&gt;) {
        <span class="kw">let </span>raw = BandwidthControl::raw(bandwidth);
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, BWC: raw);
    }

    <span class="doccomment">/// Reset the transfer control descriptor owned by the DMA channel
    ///
    /// `reset` should be called during channel initialization to put the
    /// channel into a known, good state.
    </span><span class="kw">pub fn </span>reset(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
        <span class="self">self</span>.tcd().reset();
    }

    <span class="doccomment">/// Returns a handle to this channel&#39;s transfer control descriptor
    </span><span class="kw">fn </span>tcd(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="kw">crate</span>::ral::tcd::RegisterBlock {
        <span class="kw-2">&amp;</span><span class="self">self</span>.registers.TCD[<span class="self">self</span>.index]
    }

    <span class="doccomment">/// Set the source address for a DMA transfer
    ///
    /// `saddr` should be a memory location that can provide the DMA controller
    /// with data.
    ///
    /// # Safety
    ///
    /// If the DMA channel is already enabled, the DMA engine may start reading this
    /// memory location. You must ensure that reads to `saddr` do not perform
    /// inappropriate side effects. You must ensure `saddr` is valid for the
    /// lifetime of the transfer.
    </span><span class="kw">pub unsafe fn </span>set_source_address&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, saddr: <span class="kw-2">*const </span>E) {
        <span class="comment">// Immutable write OK. 32-bit aligned store on SADDR.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, SADDR, saddr <span class="kw">as </span>u32);
    }

    <span class="doccomment">/// Set the source offset *in bytes*
    ///
    /// `offset` could be negative, which would decrement the address.
    ///
    /// # Safety
    ///
    /// This method could allow a DMA engine to read beyond a buffer or
    /// address. You must ensure that the source is valid for these offsets.
    </span><span class="kw">pub unsafe fn </span>set_source_offset(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: i16) {
        <span class="comment">// Immutable write OK. 16-bit aligned store on SOFF.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, SOFF, offset);
    }

    <span class="doccomment">/// Set the destination address for a DMA transfer
    ///
    /// `daddr` should be a memory location that can store data from the
    /// DMA controller.
    ///
    /// # Safety
    ///
    /// If the DMA channel is already enabled, the DMA engine may start
    /// writing to this address. You must ensure that writes to `daddr`
    /// are safe, and that the memory is valid for the lifetime of the
    /// transfer.
    </span><span class="kw">pub unsafe fn </span>set_destination_address&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, daddr: <span class="kw-2">*const </span>E) {
        <span class="comment">// Immutable write OK. 32-bit aligned store on DADDR.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, DADDR, daddr <span class="kw">as </span>u32);
    }

    <span class="doccomment">/// Set the destination offset *in bytes*
    ///
    /// `offset` could be negative, which would decrement the address.
    ///
    /// # Safety
    ///
    /// This method could allow a DMA engine to write beyond the range of
    /// a buffer. You must ensure that the destination is valid for these
    /// offsets.
    </span><span class="kw">pub unsafe fn </span>set_destination_offset(<span class="kw-2">&amp;</span><span class="self">self</span>, offset: i16) {
        <span class="comment">// Immutable write OK. 16-bit aligned store on DOFF.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, DOFF, offset);
    }

    <span class="doccomment">/// Set the transfer attributes for the source
    ///
    /// # Safety
    ///
    /// An incorrect `modulo` value may allow the DMA engine to loop back
    /// to an incorrect address. You must ensure that `modulo` is valid
    /// for your source.
    </span><span class="kw">pub unsafe fn </span>set_source_attributes&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, modulo: u8) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(
            <span class="kw">crate</span>::ral::tcd,
            tcd,
            SATTR,
            MOD: modulo,
            SIZE: E::DATA_TRANSFER_ID
        );
    }

    <span class="doccomment">/// Set the source last address adjustment *in bytes*
    ///
    /// # Safety
    ///
    /// This could allow the DMA engine to reference an invalid source buffer.
    /// You must ensure that the adjustment performed by the DMA engine is
    /// valid, assuming that another DMA transfer immediately runs after the
    /// current transfer completes.
    </span><span class="kw">pub unsafe fn </span>set_source_last_address_adjustment(<span class="kw-2">&amp;</span><span class="self">self</span>, adjustment: i32) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, SLAST, adjustment);
    }

    <span class="doccomment">/// Set the destination last addrss adjustment *in bytes*
    ///
    /// # Safety
    ///
    /// This could allow the DMA engine to reference an invalid destination address.
    /// You must ensure that the adjustment performed by the DMA engine is
    /// valid, assuming that another DMA transfer immediately runs after the
    /// current transfer completes.
    </span><span class="kw">pub unsafe fn </span>set_destination_last_address_adjustment(<span class="kw-2">&amp;</span><span class="self">self</span>, adjustment: i32) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, DLAST_SGA, adjustment);
    }

    <span class="doccomment">/// Set the transfer attributes for the destination
    ///
    /// # Safety
    ///
    /// An incorrect `modulo` value may allow the DMA engine to loop back
    /// to an incorrect address. You must ensure that `modulo` is valid
    /// for your destination.
    </span><span class="kw">pub unsafe fn </span>set_destination_attributes&lt;E: Element&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, modulo: u8) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(
            <span class="kw">crate</span>::ral::tcd,
            tcd,
            DATTR,
            MOD: modulo,
            SIZE: E::DATA_TRANSFER_ID
        );
    }

    <span class="doccomment">/// Set the number of *bytes* to transfer per minor loop
    ///
    /// Describes how many bytes we should transfer for each DMA service request.
    /// Note that `nbytes` of `0` is interpreted as a 4GB transfer.
    ///
    /// # Safety
    ///
    /// This might allow the DMA engine to read beyond the source, or write beyond
    /// the destination. Caller must ensure that the number of bytes per minor loop
    /// is valid for the given transfer.
    </span><span class="kw">pub unsafe fn </span>set_minor_loop_bytes(<span class="kw-2">&amp;</span><span class="self">self</span>, nbytes: u32) {
        <span class="comment">// Immutable write OK. 32-bit store on NBYTES.
        </span><span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::write_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, NBYTES, nbytes);
    }

    <span class="doccomment">/// Tells the DMA channel how many transfer iterations to perform
    ///
    /// A &#39;transfer iteration&#39; is a read from a source, and a write to a destination, with
    /// read and write sizes described by a minor loop. Each iteration requires a DMA
    /// service request, either from hardware or from software. The maximum number of iterations
    /// is 2^15.
    ///
    /// # Safety
    ///
    /// This may allow the DMA engine to read beyond the source, or write beyond
    /// the destination. Caller must ensure that the number of iterations is valid
    /// for the transfer.
    </span><span class="kw">pub unsafe fn </span>set_transfer_iterations(<span class="kw-2">&amp;mut </span><span class="self">self</span>, iterations: u16) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="comment">// Note that this is clearing the ELINK bit. We don&#39;t have support
        // for channel-to-channel linking right now. Clearing ELINK is intentional
        // to use the whole 15 bits for iterations.
        </span><span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CITER, CITER: iterations);
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, BITER, BITER: iterations);
    }

    <span class="doccomment">/// Returns the beginning transfer iterations setting for the channel.
    ///
    /// This reflects the last call to `set_transfer_iterations`.
    </span><span class="kw">pub fn </span>beginning_transfer_iterations(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, BITER, BITER)
    }

    <span class="doccomment">/// Set the DMAMUX channel configuration
    ///
    /// See the [`Configuration`](crate::channel::Configuration) documentation
    /// for more information.
    ///
    /// # Panics
    ///
    /// Only the first four DMA channels support periodic triggering from PIT timers. This method
    /// panics if `triggering` is set for the [`Enable`](crate::channel::Configuration)
    /// variant, but the channel does not support triggering.
    </span><span class="kw">pub fn </span>set_channel_configuration(<span class="kw-2">&amp;mut </span><span class="self">self</span>, configuration: Configuration) {
        <span class="comment">// Immutable write OK. 32-bit store on configuration register.
        </span><span class="kw">let </span>chcfg = <span class="kw-2">&amp;</span><span class="self">self</span>.multiplexer.chcfg[<span class="self">self</span>.index];
        <span class="kw">match </span>configuration {
            Configuration::Off =&gt; chcfg.write(<span class="number">0</span>),
            Configuration::Enable { source, periodic } =&gt; {
                <span class="kw">let </span><span class="kw-2">mut </span>v = source | dmamux::RegisterBlock::ENBL;
                <span class="kw">if </span>periodic {
                    <span class="macro">assert!</span>(
                        <span class="self">self</span>.channel() &lt; <span class="number">4</span>,
                        <span class="string">&quot;Requested DMA periodic triggering on an unsupported channel.&quot;
                    </span>);
                    v |= dmamux::RegisterBlock::TRIG;
                }
                chcfg.write(v);
            }
            Configuration::AlwaysOn =&gt; {
                <span class="comment">// See note in reference manual: when A_ON is high, SOURCE is ignored.
                </span>chcfg.write(dmamux::RegisterBlock::ENBL | dmamux::RegisterBlock::A_ON)
            }
        }
    }

    <span class="doccomment">/// Returns `true` if the DMA channel is receiving a service signal from hardware
    </span><span class="kw">pub fn </span>is_hardware_signaling(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.HRS.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Disable the DMA channel, preventing any DMA transfers
    </span><span class="kw">pub fn </span>disable(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods directly modify ERQ.
        </span><span class="self">self</span>.registers.CERQ.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Returns `true` if this DMA channel generated an interrupt
    </span><span class="kw">pub fn </span>is_interrupt(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.INT.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Clear the interrupt flag from this DMA channel
    </span><span class="kw">pub fn </span>clear_interrupt(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. No other methods modify INT.
        </span><span class="self">self</span>.registers.CINT.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Enable or disable &#39;disable on completion&#39;
    ///
    /// &#39;Disable on completion&#39; lets the DMA channel automatically clear the request signal
    /// when it completes a transfer.
    </span><span class="kw">pub fn </span>set_disable_on_completion(<span class="kw-2">&amp;mut </span><span class="self">self</span>, dreq: bool) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, DREQ: dreq <span class="kw">as </span>u16);
    }

    <span class="doccomment">/// Enable or disable interrupt generation when the transfer completes
    ///
    /// You&#39;re responsible for registering your interrupt handler.
    </span><span class="kw">pub fn </span>set_interrupt_on_completion(<span class="kw-2">&amp;mut </span><span class="self">self</span>, intr: bool) {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::modify_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, INTMAJOR: intr <span class="kw">as </span>u16);
    }

    <span class="doccomment">/// Indicates if the DMA transfer has completed
    </span><span class="kw">pub fn </span>is_complete(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, DONE == <span class="number">1</span>)
    }

    <span class="doccomment">/// Clears completion indication
    </span><span class="kw">pub fn </span>clear_complete(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. CDNE affects a bit in TCD. But, other writes to
        // TCD require &amp;mut reference. Existence of &amp;mut reference blocks
        // clear_complete calls.
        </span><span class="self">self</span>.registers.CDNE.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Indicates if the DMA channel is in an error state
    </span><span class="kw">pub fn </span>is_error(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.ERR.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Clears the error flag
    </span><span class="kw">pub fn </span>clear_error(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. CERR affects a bit in ERR, which is
        // not written to elsewhere.
        </span><span class="self">self</span>.registers.CERR.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }

    <span class="doccomment">/// Indicates if this DMA channel is actively transferring data
    </span><span class="kw">pub fn </span>is_active(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="kw">let </span>tcd = <span class="self">self</span>.tcd();
        <span class="macro">ral::read_reg!</span>(<span class="kw">crate</span>::ral::tcd, tcd, CSR, ACTIVE == <span class="number">1</span>)
    }

    <span class="doccomment">/// Indicates if this DMA channel is enabled
    </span><span class="kw">pub fn </span>is_enabled(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.registers.ERQ.read() &amp; (<span class="number">1 </span>&lt;&lt; <span class="self">self</span>.index) != <span class="number">0
    </span>}

    <span class="doccomment">/// Returns the value from the **global** error status register
    ///
    /// It may reflect the last channel that produced an error, and that
    /// may not be related to this channel.
    </span><span class="kw">pub fn </span>error_status(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Error {
        Error::new(<span class="self">self</span>.registers.ES.read())
    }

    <span class="doccomment">/// Start a DMA transfer
    ///
    /// `start()` should be used to request service from the DMA controller. It&#39;s
    /// necessary for in-memory DMA transfers. Do not use it for hardware-initiated
    /// DMA transfers. DMA transfers that involve hardware will rely on the hardware
    /// to request DMA service.
    ///
    /// Flag is automatically cleared by hardware after it&#39;s asserted.
    </span><span class="kw">pub fn </span>start(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Immutable write OK. SSRT affects a bit in TCD. But, other writes to
        // TCD require &amp;mut reference. Existence of &amp;mut reference blocks
        // start calls.
        </span><span class="self">self</span>.registers.SSRT.write(<span class="self">self</span>.index <span class="kw">as </span>u8);
    }
}

<span class="comment">// It&#39;s OK to send a channel across an execution context.
// They can&#39;t be cloned or copied, so there&#39;s no chance of
// them being (mutably) shared.
</span><span class="kw">unsafe impl </span>Send <span class="kw">for </span>Channel {}

<span class="doccomment">/// DMAMUX channel configuration
</span><span class="attribute">#[derive(Debug, Clone, Copy, PartialEq, Eq)]
#[non_exhaustive]
</span><span class="kw">pub enum </span>Configuration {
    <span class="doccomment">/// The DMAMUX channel is disabled
    </span>Off,
    <span class="doccomment">/// The DMAMUX is enabled, permitting hardware triggering.
    /// See [`enable`](Configuration::enable) to enable
    /// the channel without periodic triggering.
    </span>Enable {
        <span class="doccomment">/// The DMA channel source (slot number)
        ///
        /// Specifies which DMA source is routed to the DMA channel.
        </span>source: u32,
        <span class="doccomment">/// Set the periodic triggering flag to schedule DMA transfers on PIT
        /// timer scheduling.
        ///
        /// `periodic` only works for the first four DMA channels, since
        /// it corresponds to the PIT timers.
        </span>periodic: bool,
    },
    <span class="doccomment">/// The DMAMUX is always on, and there&#39;s no need for software
    /// or hardware activation
    ///
    /// Use `AlwaysOn` for
    /// - memory-to-memory transfers
    /// - memory to external bus transfers
    </span>AlwaysOn,
}

<span class="kw">impl </span>Configuration {
    <span class="doccomment">/// Enable the channel without triggering
    ///
    /// Shorthand for `ChannelConfiguration::Enable { source, periodic: false }`.
    /// Use `enable()` to avoid possible panics in
    /// [`set_channel_configuration`](crate::channel::Channel::set_channel_configuration).
    </span><span class="kw">pub const fn </span>enable(source: u32) -&gt; <span class="self">Self </span>{
        Configuration::Enable {
            source,
            periodic: <span class="bool-val">false</span>,
        }
    }
}

<span class="doccomment">/// Set a hardware peripheral as the source for a DMA transfer
///
/// `hardware_source` is expected to be a pointer to a peripheral register that
/// can provide DMA data. This function configures the DMA channel always read from
/// this register.
///
/// # Safety
///
/// Caller must ensure that `hardware_source` is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this address.
</span><span class="kw">pub unsafe fn </span>set_source_hardware&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, hardware_source: <span class="kw-2">*const </span>E) {
    chan.set_source_address(hardware_source);
    chan.set_source_offset(<span class="number">0</span>);
    chan.set_source_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_source_last_address_adjustment(<span class="number">0</span>);
}

<span class="doccomment">/// Set a hardware peripheral as the destination for a DMA transfer
///
/// `hardware_destination` is expected to point at a peripheral register that can
/// receive DMA data. This function configures the DMA channel to always write to
/// this register.
///
/// # Safety
///
/// Caller must ensure that `hardware_destination` is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this address.
</span><span class="kw">pub unsafe fn </span>set_destination_hardware&lt;E: Element&gt;(
    chan: <span class="kw-2">&amp;mut </span>Channel,
    hardware_destination: <span class="kw-2">*const </span>E,
) {
    chan.set_destination_address(hardware_destination);
    chan.set_destination_offset(<span class="number">0</span>);
    chan.set_destination_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_destination_last_address_adjustment(<span class="number">0</span>);
}

<span class="doccomment">/// Set a linear buffer as the source for a DMA transfer
///
/// When the transfer completes, the DMA channel will point at the
/// start of the buffer.
///
/// # Safety
///
/// Caller must ensure that the source is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this buffer.
</span><span class="kw">pub unsafe fn </span>set_source_linear_buffer&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, source: <span class="kw-2">&amp;</span>[E]) {
    chan.set_source_address(source.as_ptr());
    chan.set_source_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_source_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_source_last_address_adjustment(
        ((source.len() * core::mem::size_of::&lt;E&gt;()) <span class="kw">as </span>i32).wrapping_neg(),
    );
}

<span class="doccomment">/// Set a linear buffer as the destination for a DMA transfer
///
/// When the transfer completes, the DMA channel will point at the
/// start of the buffer.
///
/// # Safety
///
/// Caller must ensure that the destination is valid for the lifetime of the transfer,
/// and valid for all subsequent transfers performed by this DMA channel with this buffer.
</span><span class="kw">pub unsafe fn </span>set_destination_linear_buffer&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, destination: <span class="kw-2">&amp;mut </span>[E]) {
    chan.set_destination_address(destination.as_ptr());
    chan.set_destination_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_destination_attributes::&lt;E&gt;(<span class="number">0</span>);
    chan.set_destination_last_address_adjustment(
        ((destination.len() * core::mem::size_of::&lt;E&gt;()) <span class="kw">as </span>i32).wrapping_neg(),
    );
}

<span class="doccomment">/// Assert properties about the circular buffer
</span><span class="kw">fn </span>circular_buffer_asserts&lt;E&gt;(buffer: <span class="kw-2">&amp;</span>[E]) {
    <span class="kw">let </span>len = buffer.len();
    <span class="macro">assert!</span>(
        len.is_power_of_two(),
        <span class="string">&quot;DMA circular buffer size is not power of two&quot;
    </span>);
    <span class="kw">let </span>start = buffer.as_ptr();
    <span class="kw">let </span>size = len * core::mem::size_of::&lt;E&gt;();
    <span class="macro">assert!</span>(
        (start <span class="kw">as </span>usize) % size == <span class="number">0</span>,
        <span class="string">&quot;DMA circular buffer is not properly aligned&quot;
    </span>);
}

<span class="doccomment">/// Compute the circular buffer modulo value
</span><span class="kw">fn </span>circular_buffer_modulo&lt;E&gt;(buffer: <span class="kw-2">&amp;</span>[E]) -&gt; u32 {
    <span class="number">31 </span>- (buffer.len() * core::mem::size_of::&lt;E&gt;()).leading_zeros()
}

<span class="doccomment">/// Set a circular buffer as the source for a DMA transfer
///
/// When the transfer completes, the DMA channel remain at the
/// next element in the circular buffer.
///
/// # Safety
///
/// Caller must ensure that the source is valid for the lifetime of the transfer,
/// and for all subsequent transfers performed by this DMA channel with this buffer.
///
/// # Panics
///
/// Panics if
///
/// - the capacity is not a power of two
/// - the alignment is not a multiple of the buffer&#39;s size in bytes
</span><span class="kw">pub unsafe fn </span>set_source_circular_buffer&lt;E: Element&gt;(chan: <span class="kw-2">&amp;mut </span>Channel, source: <span class="kw-2">&amp;</span>[E]) {
    circular_buffer_asserts(source);
    <span class="kw">let </span>modulo = circular_buffer_modulo(source);

    chan.set_source_address(source.as_ptr());
    chan.set_source_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_source_attributes::&lt;E&gt;(modulo <span class="kw">as </span>u8);
    chan.set_source_last_address_adjustment(<span class="number">0</span>);
}

<span class="doccomment">/// Set a circular buffer as the destination for a DMA transfer
///
/// When the transfer completes, the DMA channel remain at the
/// next element in the circular buffer.
///
/// # Safety
///
/// Caller must ensure that the destination is valid for the lifetime of the transfer,
/// and for all subsequent transfers performed by this DMA channel with this buffer.
///
/// # Panics
///
/// Panics if
///
/// - the capacity is not a power of two
/// - the alignment is not a multiple of the buffer&#39;s size in bytes
</span><span class="kw">pub unsafe fn </span>set_destination_circular_buffer&lt;E: Element&gt;(
    chan: <span class="kw-2">&amp;mut </span>Channel,
    destination: <span class="kw-2">&amp;mut </span>[E],
) {
    circular_buffer_asserts(destination);
    <span class="kw">let </span>modulo = circular_buffer_modulo(destination);

    chan.set_destination_address(destination.as_ptr());
    chan.set_destination_offset(core::mem::size_of::&lt;E&gt;() <span class="kw">as </span>i16);
    chan.set_destination_attributes::&lt;E&gt;(modulo <span class="kw">as </span>u8);
    chan.set_destination_last_address_adjustment(<span class="number">0</span>);
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="imxrt_dma" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div></body></html>