// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mlp_monte_carlo_HH_
#define _mlp_monte_carlo_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "relu_16_s.h"
#include "dut_mac_muladd_16tde.h"
#include "dut_mac_muladd_16udo.h"
#include "dut_mac_muladd_16vdy.h"
#include "dut_mac_muladd_12wdI.h"
#include "dut_mul_mul_18ns_xdS.h"
#include "dut_mac_muladd_17yd2.h"
#include "mlp_monte_carlo_bbkb.h"
#include "mlp_monte_carlo_wcud.h"
#include "mlp_monte_carlo_bdEe.h"
#include "mlp_monte_carlo_weOg.h"
#include "mlp_monte_carlo_bfYi.h"
#include "mlp_monte_carlo_wg8j.h"
#include "mlp_monte_carlo_bhbi.h"
#include "mlp_monte_carlo_wibs.h"
#include "mlp_monte_carlo_wjbC.h"
#include "mlp_monte_carlo_okbM.h"
#include "mlp_monte_carlo_dlbW.h"
#include "mlp_monte_carlo_dmb6.h"
#include "mlp_monte_carlo_dncg.h"

namespace ap_rtl {

struct mlp_monte_carlo : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_in< sc_lv<16> > input_V_q0;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;


    // Module declarations
    mlp_monte_carlo(sc_module_name name);
    SC_HAS_PROCESS(mlp_monte_carlo);

    ~mlp_monte_carlo();

    sc_trace_file* mVcdFile;

    mlp_monte_carlo_bbkb* b1_V_U;
    mlp_monte_carlo_wcud* w1_V_U;
    mlp_monte_carlo_bdEe* b2_V_U;
    mlp_monte_carlo_weOg* w2_V_U;
    mlp_monte_carlo_bfYi* b3_V_U;
    mlp_monte_carlo_wg8j* w3_V_U;
    mlp_monte_carlo_bhbi* b4_V_U;
    mlp_monte_carlo_wibs* w4_V_U;
    mlp_monte_carlo_wjbC* w5_V_0_U;
    mlp_monte_carlo_okbM* outputs_V_U;
    mlp_monte_carlo_dlbW* dense0_V_U;
    mlp_monte_carlo_dmb6* dense1_V_U;
    mlp_monte_carlo_dncg* dense2_V_U;
    mlp_monte_carlo_dncg* dense3_V_U;
    mlp_monte_carlo_dlbW* dropout0_V_U;
    mlp_monte_carlo_dmb6* dropout1_V_U;
    mlp_monte_carlo_dncg* dropout2_V_U;
    mlp_monte_carlo_dncg* dropout3_V_U;
    relu_16_s* grp_relu_16_s_fu_818;
    dut_mac_muladd_16tde<1,1,16,15,26,26>* dut_mac_muladd_16tde_U2;
    dut_mac_muladd_16tde<1,1,16,15,26,26>* dut_mac_muladd_16tde_U3;
    dut_mac_muladd_16udo<1,1,16,13,26,26>* dut_mac_muladd_16udo_U4;
    dut_mac_muladd_16vdy<1,1,16,14,26,26>* dut_mac_muladd_16vdy_U5;
    dut_mac_muladd_12wdI<1,1,12,16,26,26>* dut_mac_muladd_12wdI_U6;
    dut_mul_mul_18ns_xdS<1,1,18,16,34>* dut_mul_mul_18ns_xdS_U7;
    dut_mul_mul_18ns_xdS<1,1,18,16,34>* dut_mul_mul_18ns_xdS_U8;
    dut_mac_muladd_17yd2<1,1,17,17,26,26>* dut_mac_muladd_17yd2_U9;
    sc_signal< sc_lv<50> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > b1_V_address0;
    sc_signal< sc_logic > b1_V_ce0;
    sc_signal< sc_lv<16> > b1_V_q0;
    sc_signal< sc_lv<10> > w1_V_address0;
    sc_signal< sc_logic > w1_V_ce0;
    sc_signal< sc_lv<15> > w1_V_q0;
    sc_signal< sc_lv<5> > b2_V_address0;
    sc_signal< sc_logic > b2_V_ce0;
    sc_signal< sc_lv<15> > b2_V_q0;
    sc_signal< sc_lv<11> > w2_V_address0;
    sc_signal< sc_logic > w2_V_ce0;
    sc_signal< sc_lv<15> > w2_V_q0;
    sc_signal< sc_lv<4> > b3_V_address0;
    sc_signal< sc_logic > b3_V_ce0;
    sc_signal< sc_lv<15> > b3_V_q0;
    sc_signal< sc_lv<9> > w3_V_address0;
    sc_signal< sc_logic > w3_V_ce0;
    sc_signal< sc_lv<13> > w3_V_q0;
    sc_signal< sc_lv<4> > b4_V_address0;
    sc_signal< sc_logic > b4_V_ce0;
    sc_signal< sc_lv<15> > b4_V_q0;
    sc_signal< sc_lv<8> > w4_V_address0;
    sc_signal< sc_logic > w4_V_ce0;
    sc_signal< sc_lv<14> > w4_V_q0;
    sc_signal< sc_lv<4> > w5_V_0_address0;
    sc_signal< sc_logic > w5_V_0_ce0;
    sc_signal< sc_lv<12> > w5_V_0_q0;
    sc_signal< sc_lv<7> > outputs_V_address0;
    sc_signal< sc_logic > outputs_V_ce0;
    sc_signal< sc_logic > outputs_V_we0;
    sc_signal< sc_lv<16> > outputs_V_q0;
    sc_signal< sc_lv<7> > i_12_fu_829_p2;
    sc_signal< sc_lv<7> > i_12_reg_1687;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > add_ln63_fu_835_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > add_ln64_fu_847_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > add_ln65_fu_859_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > add_ln66_fu_871_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<7> > i_2_fu_889_p2;
    sc_signal< sc_lv<7> > i_2_reg_1727;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > zext_ln15_fu_895_p1;
    sc_signal< sc_lv<64> > zext_ln15_reg_1732;
    sc_signal< sc_lv<1> > icmp_ln14_fu_883_p2;
    sc_signal< sc_lv<11> > zext_ln15_4_fu_900_p1;
    sc_signal< sc_lv<11> > zext_ln15_4_reg_1742;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > j_fu_910_p2;
    sc_signal< sc_lv<4> > j_reg_1755;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln16_fu_904_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<15> > w1_V_load_reg_1770;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<7> > i_3_fu_973_p2;
    sc_signal< sc_lv<7> > i_3_reg_1783;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<6> > dense0_V_addr_reg_1788;
    sc_signal< sc_lv<1> > icmp_ln25_fu_967_p2;
    sc_signal< sc_lv<7> > i_4_fu_998_p2;
    sc_signal< sc_lv<7> > i_4_reg_1799;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > zext_ln35_fu_1004_p1;
    sc_signal< sc_lv<64> > zext_ln35_reg_1804;
    sc_signal< sc_lv<1> > icmp_ln34_fu_992_p2;
    sc_signal< sc_lv<6> > i_5_fu_1015_p2;
    sc_signal< sc_lv<6> > i_5_reg_1817;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<64> > zext_ln15_1_fu_1021_p1;
    sc_signal< sc_lv<64> > zext_ln15_1_reg_1822;
    sc_signal< sc_lv<1> > icmp_ln14_1_fu_1009_p2;
    sc_signal< sc_lv<13> > zext_ln15_5_fu_1026_p1;
    sc_signal< sc_lv<13> > zext_ln15_5_reg_1832;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > sext_ln15_fu_1030_p1;
    sc_signal< sc_lv<7> > j_1_fu_1040_p2;
    sc_signal< sc_lv<7> > j_1_reg_1845;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > icmp_ln16_1_fu_1034_p2;
    sc_signal< sc_lv<16> > dropout0_V_q0;
    sc_signal< sc_lv<16> > dropout0_V_load_reg_1860;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<15> > w2_V_load_reg_1865;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<6> > i_6_fu_1102_p2;
    sc_signal< sc_lv<6> > i_6_reg_1878;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<5> > dense1_V_addr_reg_1883;
    sc_signal< sc_lv<1> > icmp_ln25_1_fu_1096_p2;
    sc_signal< sc_lv<6> > i_7_fu_1127_p2;
    sc_signal< sc_lv<6> > i_7_reg_1894;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<64> > zext_ln35_1_fu_1133_p1;
    sc_signal< sc_lv<64> > zext_ln35_1_reg_1899;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_1121_p2;
    sc_signal< sc_lv<5> > i_9_fu_1144_p2;
    sc_signal< sc_lv<5> > i_9_reg_1912;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln15_2_fu_1150_p1;
    sc_signal< sc_lv<64> > zext_ln15_2_reg_1917;
    sc_signal< sc_lv<1> > icmp_ln14_2_fu_1138_p2;
    sc_signal< sc_lv<11> > zext_ln15_6_fu_1155_p1;
    sc_signal< sc_lv<11> > zext_ln15_6_reg_1927;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<16> > sext_ln15_1_fu_1159_p1;
    sc_signal< sc_lv<6> > j_2_fu_1169_p2;
    sc_signal< sc_lv<6> > j_2_reg_1940;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<1> > icmp_ln16_2_fu_1163_p2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<13> > w3_V_load_reg_1955;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<5> > i_8_fu_1232_p2;
    sc_signal< sc_lv<5> > i_8_reg_1968;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<64> > zext_ln35_2_fu_1238_p1;
    sc_signal< sc_lv<64> > zext_ln35_2_reg_1973;
    sc_signal< sc_lv<1> > icmp_ln34_2_fu_1226_p2;
    sc_signal< sc_lv<5> > i_11_fu_1249_p2;
    sc_signal< sc_lv<5> > i_11_reg_1986;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<64> > zext_ln15_3_fu_1255_p1;
    sc_signal< sc_lv<64> > zext_ln15_3_reg_1991;
    sc_signal< sc_lv<1> > icmp_ln14_3_fu_1243_p2;
    sc_signal< sc_lv<10> > zext_ln15_7_fu_1260_p1;
    sc_signal< sc_lv<10> > zext_ln15_7_reg_2001;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<16> > sext_ln15_2_fu_1264_p1;
    sc_signal< sc_lv<5> > j_3_fu_1274_p2;
    sc_signal< sc_lv<5> > j_3_reg_2014;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<1> > icmp_ln16_4_fu_1268_p2;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<14> > w4_V_load_reg_2029;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<5> > i_10_fu_1337_p2;
    sc_signal< sc_lv<5> > i_10_reg_2042;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<64> > zext_ln35_3_fu_1343_p1;
    sc_signal< sc_lv<64> > zext_ln35_3_reg_2047;
    sc_signal< sc_lv<1> > icmp_ln34_3_fu_1331_p2;
    sc_signal< sc_lv<5> > add_ln16_fu_1354_p2;
    sc_signal< sc_lv<5> > add_ln16_reg_2060;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > icmp_ln16_3_fu_1348_p2;
    sc_signal< sc_lv<16> > dropout3_V_q0;
    sc_signal< sc_lv<16> > dropout3_V_load_reg_2075;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<12> > w5_V_0_load_reg_2080;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<7> > i_fu_1400_p2;
    sc_signal< sc_lv<7> > i_reg_2093;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1394_p2;
    sc_signal< sc_lv<33> > trunc_ln1148_fu_1415_p1;
    sc_signal< sc_lv<33> > trunc_ln1148_reg_2103;
    sc_signal< sc_lv<11> > tmp_reg_2108;
    sc_signal< sc_lv<16> > sum_V_fu_1427_p2;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<16> > p_Val2_3_fu_1477_p3;
    sc_signal< sc_lv<16> > p_Val2_3_reg_2118;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<17> > rhs_V_fu_1485_p1;
    sc_signal< sc_lv<17> > rhs_V_reg_2123;
    sc_signal< sc_lv<7> > i_1_fu_1495_p2;
    sc_signal< sc_lv<7> > i_1_reg_2131;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > icmp_ln49_fu_1489_p2;
    sc_signal< sc_lv<33> > trunc_ln1148_1_fu_1510_p1;
    sc_signal< sc_lv<33> > trunc_ln1148_1_reg_2141;
    sc_signal< sc_lv<11> > tmp_12_reg_2146;
    sc_signal< sc_lv<17> > ret_V_fu_1526_p2;
    sc_signal< sc_lv<17> > ret_V_reg_2151;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<6> > dense0_V_address0;
    sc_signal< sc_logic > dense0_V_ce0;
    sc_signal< sc_logic > dense0_V_we0;
    sc_signal< sc_lv<16> > dense0_V_d0;
    sc_signal< sc_lv<16> > dense0_V_q0;
    sc_signal< sc_lv<5> > dense1_V_address0;
    sc_signal< sc_logic > dense1_V_ce0;
    sc_signal< sc_logic > dense1_V_we0;
    sc_signal< sc_lv<16> > dense1_V_d0;
    sc_signal< sc_lv<16> > dense1_V_q0;
    sc_signal< sc_lv<4> > dense2_V_address0;
    sc_signal< sc_logic > dense2_V_ce0;
    sc_signal< sc_logic > dense2_V_we0;
    sc_signal< sc_lv<16> > dense2_V_d0;
    sc_signal< sc_lv<16> > dense2_V_q0;
    sc_signal< sc_lv<4> > dense3_V_address0;
    sc_signal< sc_logic > dense3_V_ce0;
    sc_signal< sc_logic > dense3_V_we0;
    sc_signal< sc_lv<16> > dense3_V_d0;
    sc_signal< sc_lv<16> > dense3_V_q0;
    sc_signal< sc_lv<6> > dropout0_V_address0;
    sc_signal< sc_logic > dropout0_V_ce0;
    sc_signal< sc_logic > dropout0_V_we0;
    sc_signal< sc_lv<5> > dropout1_V_address0;
    sc_signal< sc_logic > dropout1_V_ce0;
    sc_signal< sc_logic > dropout1_V_we0;
    sc_signal< sc_lv<16> > dropout1_V_q0;
    sc_signal< sc_lv<4> > dropout2_V_address0;
    sc_signal< sc_logic > dropout2_V_ce0;
    sc_signal< sc_logic > dropout2_V_we0;
    sc_signal< sc_lv<16> > dropout2_V_q0;
    sc_signal< sc_lv<4> > dropout3_V_address0;
    sc_signal< sc_logic > dropout3_V_ce0;
    sc_signal< sc_logic > dropout3_V_we0;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_ap_start;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_ap_done;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_ap_idle;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_ap_ready;
    sc_signal< sc_lv<4> > grp_relu_16_s_fu_818_data_V_address0;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_data_V_ce0;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_data_V_we0;
    sc_signal< sc_lv<16> > grp_relu_16_s_fu_818_data_V_d0;
    sc_signal< sc_lv<16> > grp_relu_16_s_fu_818_data_V_q0;
    sc_signal< sc_lv<7> > i_0_reg_487;
    sc_signal< sc_lv<6> > phi_ln63_reg_499;
    sc_signal< sc_lv<1> > icmp_ln63_fu_841_p2;
    sc_signal< sc_lv<1> > icmp_ln50_fu_823_p2;
    sc_signal< sc_lv<5> > phi_ln64_reg_510;
    sc_signal< sc_lv<1> > icmp_ln64_fu_853_p2;
    sc_signal< sc_lv<4> > phi_ln65_reg_521;
    sc_signal< sc_lv<1> > icmp_ln65_fu_865_p2;
    sc_signal< sc_lv<4> > phi_ln66_reg_532;
    sc_signal< sc_lv<1> > icmp_ln66_fu_877_p2;
    sc_signal< sc_lv<7> > i_0_i_reg_543;
    sc_signal< sc_lv<16> > p_Val2_6_reg_555;
    sc_signal< sc_lv<4> > j_0_i_reg_566;
    sc_signal< sc_lv<7> > i_0_i2_reg_578;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > i_0_i4_reg_589;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<6> > i_0_i10_reg_600;
    sc_signal< sc_lv<16> > p_Val2_8_reg_612;
    sc_signal< sc_lv<7> > j_0_i15_reg_623;
    sc_signal< sc_lv<6> > i_0_i30_reg_634;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<6> > i_0_i40_reg_645;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<5> > i_0_i51_reg_656;
    sc_signal< sc_lv<16> > p_Val2_10_reg_668;
    sc_signal< sc_lv<6> > j_0_i56_reg_679;
    sc_signal< sc_lv<5> > i_0_i3_reg_691;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<5> > i_0_i71_reg_702;
    sc_signal< sc_lv<16> > p_Val2_12_reg_714;
    sc_signal< sc_lv<5> > j_0_i76_reg_725;
    sc_signal< sc_lv<5> > i_0_i5_reg_737;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<16> > dense4_0_V_reg_748;
    sc_signal< sc_lv<5> > j_0_0_i_reg_761;
    sc_signal< sc_lv<16> > p_Val2_s_reg_772;
    sc_signal< sc_lv<7> > i_0_i100_reg_784;
    sc_signal< sc_lv<16> > p_Val2_4_reg_795;
    sc_signal< sc_lv<7> > i_0_i104_reg_807;
    sc_signal< sc_logic > grp_relu_16_s_fu_818_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln1117_1_fu_933_p1;
    sc_signal< sc_lv<64> > zext_ln17_fu_938_p1;
    sc_signal< sc_lv<64> > zext_ln26_fu_979_p1;
    sc_signal< sc_lv<64> > zext_ln1117_3_fu_1068_p1;
    sc_signal< sc_lv<64> > zext_ln17_1_fu_1046_p1;
    sc_signal< sc_lv<64> > zext_ln26_1_fu_1108_p1;
    sc_signal< sc_lv<64> > zext_ln1117_5_fu_1192_p1;
    sc_signal< sc_lv<64> > zext_ln17_2_fu_1197_p1;
    sc_signal< sc_lv<64> > zext_ln1117_7_fu_1297_p1;
    sc_signal< sc_lv<64> > zext_ln17_4_fu_1302_p1;
    sc_signal< sc_lv<64> > zext_ln17_3_fu_1360_p1;
    sc_signal< sc_lv<64> > zext_ln86_fu_1366_p1;
    sc_signal< sc_lv<64> > zext_ln42_fu_1406_p1;
    sc_signal< sc_lv<64> > zext_ln50_fu_1501_p1;
    sc_signal< sc_lv<1> > tmp_13_fu_984_p3;
    sc_signal< sc_lv<1> > tmp_14_fu_1113_p3;
    sc_signal< sc_lv<10> > tmp_4_fu_916_p3;
    sc_signal< sc_lv<11> > zext_ln1117_fu_924_p1;
    sc_signal< sc_lv<11> > add_ln1117_fu_928_p2;
    sc_signal< sc_lv<26> > grp_fu_1614_p3;
    sc_signal< sc_lv<12> > tmp_5_fu_1051_p3;
    sc_signal< sc_lv<13> > zext_ln1117_2_fu_1059_p1;
    sc_signal< sc_lv<13> > add_ln1117_1_fu_1063_p2;
    sc_signal< sc_lv<26> > grp_fu_1623_p3;
    sc_signal< sc_lv<10> > tmp_6_fu_1175_p3;
    sc_signal< sc_lv<11> > zext_ln1117_4_fu_1183_p1;
    sc_signal< sc_lv<11> > add_ln1117_2_fu_1187_p2;
    sc_signal< sc_lv<26> > grp_fu_1632_p3;
    sc_signal< sc_lv<9> > tmp_7_fu_1280_p3;
    sc_signal< sc_lv<10> > zext_ln1117_6_fu_1288_p1;
    sc_signal< sc_lv<10> > add_ln1117_3_fu_1292_p2;
    sc_signal< sc_lv<26> > grp_fu_1641_p3;
    sc_signal< sc_lv<26> > grp_fu_1650_p3;
    sc_signal< sc_lv<34> > mul_ln1148_fu_1659_p2;
    sc_signal< sc_lv<33> > sub_ln1148_fu_1433_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_1446_p4;
    sc_signal< sc_lv<1> > tmp_8_fu_1438_p3;
    sc_signal< sc_lv<16> > sext_ln1148_1_fu_1456_p1;
    sc_signal< sc_lv<16> > sext_ln1148_2_fu_1460_p1;
    sc_signal< sc_lv<16> > select_ln1148_fu_1463_p3;
    sc_signal< sc_lv<16> > sub_ln1148_1_fu_1471_p2;
    sc_signal< sc_lv<34> > mul_ln1148_1_fu_1667_p2;
    sc_signal< sc_lv<17> > lhs_V_fu_1522_p1;
    sc_signal< sc_lv<26> > grp_fu_1675_p3;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<33> > sub_ln1148_2_fu_1551_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_1564_p4;
    sc_signal< sc_lv<1> > tmp_10_fu_1556_p3;
    sc_signal< sc_lv<16> > sext_ln1148_4_fu_1574_p1;
    sc_signal< sc_lv<16> > sext_ln1148_5_fu_1578_p1;
    sc_signal< sc_lv<16> > select_ln1148_2_fu_1581_p3;
    sc_signal< sc_lv<16> > sub_ln1148_3_fu_1589_p2;
    sc_signal< sc_lv<16> > select_ln1148_3_fu_1595_p3;
    sc_signal< sc_lv<26> > grp_fu_1614_p2;
    sc_signal< sc_lv<26> > grp_fu_1623_p2;
    sc_signal< sc_lv<26> > grp_fu_1632_p2;
    sc_signal< sc_lv<26> > grp_fu_1641_p2;
    sc_signal< sc_lv<26> > grp_fu_1650_p2;
    sc_signal< sc_lv<18> > mul_ln1148_fu_1659_p0;
    sc_signal< sc_lv<18> > mul_ln1148_1_fu_1667_p0;
    sc_signal< sc_lv<17> > grp_fu_1675_p0;
    sc_signal< sc_lv<26> > sext_ln1118_fu_1531_p1;
    sc_signal< sc_lv<17> > grp_fu_1675_p1;
    sc_signal< sc_lv<26> > grp_fu_1675_p2;
    sc_signal< sc_lv<50> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<50> ap_ST_fsm_state1;
    static const sc_lv<50> ap_ST_fsm_state2;
    static const sc_lv<50> ap_ST_fsm_state3;
    static const sc_lv<50> ap_ST_fsm_state4;
    static const sc_lv<50> ap_ST_fsm_state5;
    static const sc_lv<50> ap_ST_fsm_state6;
    static const sc_lv<50> ap_ST_fsm_state7;
    static const sc_lv<50> ap_ST_fsm_state8;
    static const sc_lv<50> ap_ST_fsm_state9;
    static const sc_lv<50> ap_ST_fsm_state10;
    static const sc_lv<50> ap_ST_fsm_state11;
    static const sc_lv<50> ap_ST_fsm_state12;
    static const sc_lv<50> ap_ST_fsm_state13;
    static const sc_lv<50> ap_ST_fsm_state14;
    static const sc_lv<50> ap_ST_fsm_state15;
    static const sc_lv<50> ap_ST_fsm_state16;
    static const sc_lv<50> ap_ST_fsm_state17;
    static const sc_lv<50> ap_ST_fsm_state18;
    static const sc_lv<50> ap_ST_fsm_state19;
    static const sc_lv<50> ap_ST_fsm_state20;
    static const sc_lv<50> ap_ST_fsm_state21;
    static const sc_lv<50> ap_ST_fsm_state22;
    static const sc_lv<50> ap_ST_fsm_state23;
    static const sc_lv<50> ap_ST_fsm_state24;
    static const sc_lv<50> ap_ST_fsm_state25;
    static const sc_lv<50> ap_ST_fsm_state26;
    static const sc_lv<50> ap_ST_fsm_state27;
    static const sc_lv<50> ap_ST_fsm_state28;
    static const sc_lv<50> ap_ST_fsm_state29;
    static const sc_lv<50> ap_ST_fsm_state30;
    static const sc_lv<50> ap_ST_fsm_state31;
    static const sc_lv<50> ap_ST_fsm_state32;
    static const sc_lv<50> ap_ST_fsm_state33;
    static const sc_lv<50> ap_ST_fsm_state34;
    static const sc_lv<50> ap_ST_fsm_state35;
    static const sc_lv<50> ap_ST_fsm_state36;
    static const sc_lv<50> ap_ST_fsm_state37;
    static const sc_lv<50> ap_ST_fsm_state38;
    static const sc_lv<50> ap_ST_fsm_state39;
    static const sc_lv<50> ap_ST_fsm_state40;
    static const sc_lv<50> ap_ST_fsm_state41;
    static const sc_lv<50> ap_ST_fsm_state42;
    static const sc_lv<50> ap_ST_fsm_state43;
    static const sc_lv<50> ap_ST_fsm_state44;
    static const sc_lv<50> ap_ST_fsm_state45;
    static const sc_lv<50> ap_ST_fsm_state46;
    static const sc_lv<50> ap_ST_fsm_state47;
    static const sc_lv<50> ap_ST_fsm_state48;
    static const sc_lv<50> ap_ST_fsm_state49;
    static const sc_lv<50> ap_ST_fsm_state50;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<16> ap_const_lv16_25CE;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<7> ap_const_lv7_64;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<34> ap_const_lv34_147AF;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1117_1_fu_1063_p2();
    void thread_add_ln1117_2_fu_1187_p2();
    void thread_add_ln1117_3_fu_1292_p2();
    void thread_add_ln1117_fu_928_p2();
    void thread_add_ln16_fu_1354_p2();
    void thread_add_ln63_fu_835_p2();
    void thread_add_ln64_fu_847_p2();
    void thread_add_ln65_fu_859_p2();
    void thread_add_ln66_fu_871_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_b1_V_address0();
    void thread_b1_V_ce0();
    void thread_b2_V_address0();
    void thread_b2_V_ce0();
    void thread_b3_V_address0();
    void thread_b3_V_ce0();
    void thread_b4_V_address0();
    void thread_b4_V_ce0();
    void thread_dense0_V_address0();
    void thread_dense0_V_ce0();
    void thread_dense0_V_d0();
    void thread_dense0_V_we0();
    void thread_dense1_V_address0();
    void thread_dense1_V_ce0();
    void thread_dense1_V_d0();
    void thread_dense1_V_we0();
    void thread_dense2_V_address0();
    void thread_dense2_V_ce0();
    void thread_dense2_V_d0();
    void thread_dense2_V_we0();
    void thread_dense3_V_address0();
    void thread_dense3_V_ce0();
    void thread_dense3_V_d0();
    void thread_dense3_V_we0();
    void thread_dropout0_V_address0();
    void thread_dropout0_V_ce0();
    void thread_dropout0_V_we0();
    void thread_dropout1_V_address0();
    void thread_dropout1_V_ce0();
    void thread_dropout1_V_we0();
    void thread_dropout2_V_address0();
    void thread_dropout2_V_ce0();
    void thread_dropout2_V_we0();
    void thread_dropout3_V_address0();
    void thread_dropout3_V_ce0();
    void thread_dropout3_V_we0();
    void thread_grp_fu_1614_p2();
    void thread_grp_fu_1623_p2();
    void thread_grp_fu_1632_p2();
    void thread_grp_fu_1641_p2();
    void thread_grp_fu_1650_p2();
    void thread_grp_fu_1675_p0();
    void thread_grp_fu_1675_p1();
    void thread_grp_fu_1675_p2();
    void thread_grp_relu_16_s_fu_818_ap_start();
    void thread_grp_relu_16_s_fu_818_data_V_q0();
    void thread_i_10_fu_1337_p2();
    void thread_i_11_fu_1249_p2();
    void thread_i_12_fu_829_p2();
    void thread_i_1_fu_1495_p2();
    void thread_i_2_fu_889_p2();
    void thread_i_3_fu_973_p2();
    void thread_i_4_fu_998_p2();
    void thread_i_5_fu_1015_p2();
    void thread_i_6_fu_1102_p2();
    void thread_i_7_fu_1127_p2();
    void thread_i_8_fu_1232_p2();
    void thread_i_9_fu_1144_p2();
    void thread_i_fu_1400_p2();
    void thread_icmp_ln14_1_fu_1009_p2();
    void thread_icmp_ln14_2_fu_1138_p2();
    void thread_icmp_ln14_3_fu_1243_p2();
    void thread_icmp_ln14_fu_883_p2();
    void thread_icmp_ln16_1_fu_1034_p2();
    void thread_icmp_ln16_2_fu_1163_p2();
    void thread_icmp_ln16_3_fu_1348_p2();
    void thread_icmp_ln16_4_fu_1268_p2();
    void thread_icmp_ln16_fu_904_p2();
    void thread_icmp_ln25_1_fu_1096_p2();
    void thread_icmp_ln25_fu_967_p2();
    void thread_icmp_ln34_1_fu_1121_p2();
    void thread_icmp_ln34_2_fu_1226_p2();
    void thread_icmp_ln34_3_fu_1331_p2();
    void thread_icmp_ln34_fu_992_p2();
    void thread_icmp_ln41_fu_1394_p2();
    void thread_icmp_ln49_fu_1489_p2();
    void thread_icmp_ln50_fu_823_p2();
    void thread_icmp_ln63_fu_841_p2();
    void thread_icmp_ln64_fu_853_p2();
    void thread_icmp_ln65_fu_865_p2();
    void thread_icmp_ln66_fu_877_p2();
    void thread_input_V_address0();
    void thread_input_V_ce0();
    void thread_j_1_fu_1040_p2();
    void thread_j_2_fu_1169_p2();
    void thread_j_3_fu_1274_p2();
    void thread_j_fu_910_p2();
    void thread_lhs_V_fu_1522_p1();
    void thread_mul_ln1148_1_fu_1667_p0();
    void thread_mul_ln1148_fu_1659_p0();
    void thread_outputs_V_address0();
    void thread_outputs_V_ce0();
    void thread_outputs_V_we0();
    void thread_p_Val2_3_fu_1477_p3();
    void thread_ret_V_fu_1526_p2();
    void thread_rhs_V_fu_1485_p1();
    void thread_select_ln1148_2_fu_1581_p3();
    void thread_select_ln1148_3_fu_1595_p3();
    void thread_select_ln1148_fu_1463_p3();
    void thread_sext_ln1118_fu_1531_p1();
    void thread_sext_ln1148_1_fu_1456_p1();
    void thread_sext_ln1148_2_fu_1460_p1();
    void thread_sext_ln1148_4_fu_1574_p1();
    void thread_sext_ln1148_5_fu_1578_p1();
    void thread_sext_ln15_1_fu_1159_p1();
    void thread_sext_ln15_2_fu_1264_p1();
    void thread_sext_ln15_fu_1030_p1();
    void thread_sub_ln1148_1_fu_1471_p2();
    void thread_sub_ln1148_2_fu_1551_p2();
    void thread_sub_ln1148_3_fu_1589_p2();
    void thread_sub_ln1148_fu_1433_p2();
    void thread_sum_V_fu_1427_p2();
    void thread_tmp_10_fu_1556_p3();
    void thread_tmp_11_fu_1564_p4();
    void thread_tmp_13_fu_984_p3();
    void thread_tmp_14_fu_1113_p3();
    void thread_tmp_4_fu_916_p3();
    void thread_tmp_5_fu_1051_p3();
    void thread_tmp_6_fu_1175_p3();
    void thread_tmp_7_fu_1280_p3();
    void thread_tmp_8_fu_1438_p3();
    void thread_tmp_9_fu_1446_p4();
    void thread_trunc_ln1148_1_fu_1510_p1();
    void thread_trunc_ln1148_fu_1415_p1();
    void thread_w1_V_address0();
    void thread_w1_V_ce0();
    void thread_w2_V_address0();
    void thread_w2_V_ce0();
    void thread_w3_V_address0();
    void thread_w3_V_ce0();
    void thread_w4_V_address0();
    void thread_w4_V_ce0();
    void thread_w5_V_0_address0();
    void thread_w5_V_0_ce0();
    void thread_zext_ln1117_1_fu_933_p1();
    void thread_zext_ln1117_2_fu_1059_p1();
    void thread_zext_ln1117_3_fu_1068_p1();
    void thread_zext_ln1117_4_fu_1183_p1();
    void thread_zext_ln1117_5_fu_1192_p1();
    void thread_zext_ln1117_6_fu_1288_p1();
    void thread_zext_ln1117_7_fu_1297_p1();
    void thread_zext_ln1117_fu_924_p1();
    void thread_zext_ln15_1_fu_1021_p1();
    void thread_zext_ln15_2_fu_1150_p1();
    void thread_zext_ln15_3_fu_1255_p1();
    void thread_zext_ln15_4_fu_900_p1();
    void thread_zext_ln15_5_fu_1026_p1();
    void thread_zext_ln15_6_fu_1155_p1();
    void thread_zext_ln15_7_fu_1260_p1();
    void thread_zext_ln15_fu_895_p1();
    void thread_zext_ln17_1_fu_1046_p1();
    void thread_zext_ln17_2_fu_1197_p1();
    void thread_zext_ln17_3_fu_1360_p1();
    void thread_zext_ln17_4_fu_1302_p1();
    void thread_zext_ln17_fu_938_p1();
    void thread_zext_ln26_1_fu_1108_p1();
    void thread_zext_ln26_fu_979_p1();
    void thread_zext_ln35_1_fu_1133_p1();
    void thread_zext_ln35_2_fu_1238_p1();
    void thread_zext_ln35_3_fu_1343_p1();
    void thread_zext_ln35_fu_1004_p1();
    void thread_zext_ln42_fu_1406_p1();
    void thread_zext_ln50_fu_1501_p1();
    void thread_zext_ln86_fu_1366_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
