module wideexpr_00471(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[5]?-($unsigned(4'sb0111)):((((s4)<<<(6'sb111010))<<<((ctrl[6]?4'sb1100:s0)))^((3'sb010)>>((4'sb1001)<<<(s3))))^~((-($signed(s6)))<<<($signed(s0))));
  assign y1 = ((s4)^~((ctrl[2]?1'sb0:(ctrl[1]?(5'sb01101)-(2'sb11):s0))))<<(((s3)&(+((ctrl[5]?~^((2'sb11)+(s5)):(s4)>=((ctrl[2]?s7:5'sb11100))))))&($signed(u2)));
  assign y2 = ((6'sb010000)|(+(+(+(+(s5))))))&(-(u0));
  assign y3 = (((ctrl[7]?((~(s7))>>>((6'b010110)>>>(6'sb000101)))>>((-(1'sb0))+((ctrl[6]?s3:4'sb1100))):{3{+({s7})}}))>>(+((ctrl[6]?s1:((ctrl[0]?1'sb1:s5))&((s6)^~(s2))))))+($unsigned(1'sb1));
  assign y4 = {(ctrl[5]?((ctrl[3]?((s5)<<((s0)^~(3'sb010)))<<(($unsigned(u7))>>>(3'sb101)):4'sb0010))>>(1'sb0):+((~|({2{s3}}))|((~^(-(s0)))+(!(s2))))),(ctrl[7]?3'sb100:$signed($signed(((5'sb10110)==((s6)-(s5)))&((ctrl[1]?{1'sb1,4'sb0010,5'sb00101,u0}:{s3,5'sb00001}))))),{3{(ctrl[0]?+(~&($signed(u3))):-(((ctrl[4]?s7:3'sb001))>>($signed((s5)<<(u0)))))}},5'sb11000};
  assign y5 = {1{|((2'sb10)^(6'sb001000))}};
  assign y6 = $signed((ctrl[2]?(6'sb111010)>>>((s4)>>((ctrl[6]?(ctrl[6]?3'sb111:3'sb001):$signed(s4)))):$signed($unsigned(((ctrl[6]?s3:4'sb1111))+((ctrl[5]?s5:s4))))));
  assign y7 = -((2'sb00)>=(3'sb111));
endmodule
