=====
SETUP
28.519
9.409
37.928
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_14_s0
0.926
1.158
uart_rx_inst/n275_s5
1.565
2.120
uart_rx_inst/n275_s3
2.517
2.970
uart_rx_inst/bit_cnt_2_s4
3.393
3.910
uart_rx_inst/next_state_2_s13
4.491
4.862
uart_rx_inst/next_state_0_s13
5.284
5.655
uart_rx_inst/next_state_0_s12
5.659
6.176
uart_rx_inst/n55_s0
6.594
7.143
uart_rx_inst/n56_s0
7.143
7.178
uart_rx_inst/n57_s0
7.178
7.213
uart_rx_inst/n167_s3
7.867
8.320
uart_rx_inst/n156_s2
8.839
9.409
uart_rx_inst/cycle_cnt_12_s0
9.409
=====
SETUP
33.762
4.166
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.677
iic_ctrl_m0/n313_s15
2.852
3.422
iic_ctrl_m0/n313_s13
3.596
4.166
iic_ctrl_m0/state_main_0_s2
4.166
=====
SETUP
33.870
4.058
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.677
iic_ctrl_m0/n313_s15
2.852
3.422
iic_ctrl_m0/n311_s13
3.596
4.058
iic_ctrl_m0/state_main_2_s2
4.058
=====
SETUP
34.018
3.910
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/n312_s15
3.073
3.444
iic_ctrl_m0/n312_s17
3.448
3.910
iic_ctrl_m0/state_main_1_s3
3.910
=====
SETUP
34.162
3.766
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_1_s0
3.766
=====
SETUP
34.162
3.766
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_3_s0
3.766
=====
SETUP
34.162
3.766
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_2_s0
3.766
=====
SETUP
34.162
3.766
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_4_s0
3.766
=====
SETUP
34.166
3.762
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_5_s0
3.762
=====
SETUP
34.166
3.762
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_6_s0
3.762
=====
SETUP
34.166
3.762
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_0_s0
3.762
=====
SETUP
34.169
3.758
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_10_s0
3.758
=====
SETUP
34.322
3.553
37.876
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_8_s0
0.926
1.158
iic_ctrl_m0/n624_s6
1.585
2.155
iic_ctrl_m0/n624_s8
2.332
2.703
iic_ctrl_m0/n719_s1
2.712
3.039
iic_ctrl_m0/init_cmd_init_cmd_0_0_s
3.553
=====
SETUP
34.333
3.595
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_7_s0
3.595
=====
SETUP
34.333
3.595
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_9_s0
3.595
=====
SETUP
34.333
3.595
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_0_s0
0.926
1.158
iic_ctrl_m0/n624_s5
1.582
1.953
iic_ctrl_m0/n624_s3
2.128
2.645
iic_ctrl_m0/send_cnt_10_s2
3.073
3.400
iic_ctrl_m0/send_cnt_8_s0
3.595
=====
SETUP
34.387
3.541
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_8_s0
0.926
1.158
iic_ctrl_m0/n624_s6
1.585
2.155
iic_ctrl_m0/n624_s8
2.332
2.703
iic_ctrl_m0/n719_s1
2.712
3.039
iic_ctrl_m0/pre_state_2_s0
3.541
=====
SETUP
34.387
3.541
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_8_s0
0.926
1.158
iic_ctrl_m0/n624_s6
1.585
2.155
iic_ctrl_m0/n624_s8
2.332
2.703
iic_ctrl_m0/n719_s1
2.712
3.039
iic_ctrl_m0/pre_state_0_s0
3.541
=====
SETUP
34.558
3.370
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_8_s0
0.926
1.158
iic_ctrl_m0/n624_s6
1.585
2.155
iic_ctrl_m0/n624_s8
2.332
2.703
iic_ctrl_m0/n719_s1
2.712
3.039
iic_ctrl_m0/pre_state_1_s0
3.370
=====
SETUP
34.845
3.083
37.928
clk_ibuf
0.000
0.683
iic_ctrl_m0/send_cnt_8_s0
0.926
1.158
iic_ctrl_m0/n624_s6
1.585
2.155
iic_ctrl_m0/n624_s8
2.332
2.703
iic_ctrl_m0/send_en_s0
3.083
=====
SETUP
28.519
9.409
37.928
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_14_s0
0.926
1.158
uart_rx_inst/n275_s5
1.565
2.120
uart_rx_inst/n275_s3
2.517
2.970
uart_rx_inst/bit_cnt_2_s4
3.393
3.910
uart_rx_inst/next_state_2_s13
4.491
4.862
uart_rx_inst/next_state_0_s13
5.284
5.655
uart_rx_inst/next_state_0_s12
5.659
6.176
uart_rx_inst/n55_s0
6.594
7.143
uart_rx_inst/n56_s0
7.143
7.178
uart_rx_inst/n57_s0
7.178
7.213
uart_rx_inst/n167_s3
7.867
8.320
uart_rx_inst/n155_s2
8.839
9.409
uart_rx_inst/cycle_cnt_13_s0
9.409
=====
SETUP
28.537
9.391
37.928
clk_ibuf
0.000
0.683
flag_2_s5
0.926
1.158
n7682_s4
1.847
2.300
n7679_s4
2.737
3.108
n7676_s4
4.178
4.549
n7673_s4
5.378
5.831
n7663_s4
6.597
6.968
n7657_s4
7.638
8.155
n7656_s3
8.821
9.391
flag_30_s0
9.391
=====
SETUP
28.537
9.391
37.928
clk_ibuf
0.000
0.683
flag_2_s5
0.926
1.158
n7682_s4
1.847
2.300
n7679_s4
2.737
3.108
n7676_s4
4.178
4.549
n7673_s4
5.378
5.831
n7663_s4
6.597
6.968
n7657_s4
7.638
8.155
n7655_s2
8.821
9.391
flag_31_s0
9.391
=====
SETUP
28.613
9.315
37.928
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_14_s0
0.926
1.158
uart_rx_inst/n275_s5
1.565
2.120
uart_rx_inst/n275_s3
2.517
2.970
uart_rx_inst/bit_cnt_2_s4
3.393
3.910
uart_rx_inst/next_state_2_s13
4.491
4.862
uart_rx_inst/next_state_0_s13
5.284
5.655
uart_rx_inst/next_state_0_s12
5.659
6.176
uart_rx_inst/n55_s0
6.594
7.143
uart_rx_inst/n56_s0
7.143
7.178
uart_rx_inst/n57_s0
7.178
7.213
uart_rx_inst/n167_s3
7.867
8.320
uart_rx_inst/n164_s2
8.766
9.315
uart_rx_inst/cycle_cnt_4_s0
9.315
=====
SETUP
28.613
9.315
37.928
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_14_s0
0.926
1.158
uart_rx_inst/n275_s5
1.565
2.120
uart_rx_inst/n275_s3
2.517
2.970
uart_rx_inst/bit_cnt_2_s4
3.393
3.910
uart_rx_inst/next_state_2_s13
4.491
4.862
uart_rx_inst/next_state_0_s13
5.284
5.655
uart_rx_inst/next_state_0_s12
5.659
6.176
uart_rx_inst/n55_s0
6.594
7.143
uart_rx_inst/n56_s0
7.143
7.178
uart_rx_inst/n57_s0
7.178
7.213
uart_rx_inst/n167_s3
7.867
8.320
uart_rx_inst/n163_s2
8.766
9.315
uart_rx_inst/cycle_cnt_5_s0
9.315
=====
HOLD
0.318
1.189
0.871
clk_ibuf
0.000
0.675
rfs_s0
0.860
1.062
jdq_s2
1.189
=====
HOLD
0.344
1.321
0.978
clk_ibuf
0.000
0.675
iic_ctrl_m0/send_cnt_0_s0
0.860
1.062
iic_ctrl_m0/init_cmd_init_cmd_0_0_s
1.321
=====
HOLD
0.348
1.326
0.978
clk_ibuf
0.000
0.675
iic_ctrl_m0/send_cnt_3_s0
0.860
1.062
iic_ctrl_m0/init_cmd_init_cmd_0_0_s
1.326
=====
HOLD
0.349
1.327
0.978
clk_ibuf
0.000
0.675
iic_ctrl_m0/send_cnt_4_s0
0.860
1.062
iic_ctrl_m0/init_cmd_init_cmd_0_0_s
1.327
=====
HOLD
0.362
1.340
0.978
clk_ibuf
0.000
0.675
iic_ctrl_m0/send_cnt_6_s0
0.860
1.062
iic_ctrl_m0/init_cmd_init_cmd_0_0_s
1.340
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/iic_master_m0/clk_delay_2_s0
0.860
1.062
iic_ctrl_m0/iic_master_m0/n20_s
1.064
1.296
iic_ctrl_m0/iic_master_m0/clk_delay_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/iic_master_m0/clk_delay_8_s0
0.860
1.062
iic_ctrl_m0/iic_master_m0/n14_s
1.064
1.296
iic_ctrl_m0/iic_master_m0/clk_delay_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_0_s0
0.860
1.062
iic_ctrl_m0/n52_s2
1.064
1.296
iic_ctrl_m0/clk_delay_0_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_2_s0
0.860
1.062
iic_ctrl_m0/n50_s
1.064
1.296
iic_ctrl_m0/clk_delay_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_6_s0
0.860
1.062
iic_ctrl_m0/n46_s
1.064
1.296
iic_ctrl_m0/clk_delay_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_8_s0
0.860
1.062
iic_ctrl_m0/n44_s
1.064
1.296
iic_ctrl_m0/clk_delay_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_12_s0
0.860
1.062
iic_ctrl_m0/n40_s
1.064
1.296
iic_ctrl_m0/clk_delay_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_14_s0
0.860
1.062
iic_ctrl_m0/n38_s
1.064
1.296
iic_ctrl_m0/clk_delay_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_18_s0
0.860
1.062
iic_ctrl_m0/n34_s
1.064
1.296
iic_ctrl_m0/clk_delay_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_20_s0
0.860
1.062
iic_ctrl_m0/n32_s
1.064
1.296
iic_ctrl_m0/clk_delay_20_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_24_s0
0.860
1.062
iic_ctrl_m0/n28_s
1.064
1.296
iic_ctrl_m0/clk_delay_24_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_26_s0
0.860
1.062
iic_ctrl_m0/n26_s
1.064
1.296
iic_ctrl_m0/clk_delay_26_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
iic_ctrl_m0/clk_delay_30_s0
0.860
1.062
iic_ctrl_m0/n22_s
1.064
1.296
iic_ctrl_m0/clk_delay_30_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_10_s0
0.860
1.062
uart_tx_inst/n165_s2
1.064
1.296
uart_tx_inst/cycle_cnt_10_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_15_s0
0.860
1.062
uart_tx_inst/n160_s2
1.064
1.296
uart_tx_inst/cycle_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_15_s0
0.860
1.062
uart_rx_inst/n153_s2
1.064
1.296
uart_rx_inst/cycle_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_31_s1
0.860
1.062
n169_s5
1.064
1.296
wait_cnt_31_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_7_s1
0.860
1.062
n217_s5
1.064
1.296
wait_cnt_7_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_14_s1
0.860
1.062
n203_s5
1.064
1.296
wait_cnt_14_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_19_s1
0.860
1.062
n193_s5
1.064
1.296
wait_cnt_19_s1
1.296
