@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
postSimFile = /home/tjx/DIY_CPU/tb.fsdb
syncTime = 310000
viewport = 65 24 2239 1223 741 519 59 944
activeNode = "openmips_min_sopc_tb.openmips_min_sopc0.openmips0.regfile1"
activeScope = "openmips_min_sopc_tb.openmips_min_sopc0.openmips0.regfile1"
activeFile = "./src/regfile.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 14
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "openmips_min_sopc_tb.openmips_min_sopc0.openmips0.regfile1"
Scope2 = "openmips_min_sopc_tb.openmips_min_sopc0.openmips0"
Scope3 = "openmips_min_sopc_tb.openmips_min_sopc0.openmips0.id0"
Scope4 = "openmips_min_sopc_tb.openmips_min_sopc0"
Scope5 = "openmips_min_sopc_tb"
multipleSelection = 1 26 1 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = openmips_min_sopc_tb.openmips_min_sopc0.openmips0.regfile1
File = /home/tjx/DIY_CPU/src/regfile.v
Line = 15
[imp.design1]
dbEnum =  oh
invokeDir = /home/tjx/DIY_CPU
design = DebussyLib
hostCommand = hostCommand -f filelist.f
[nMemoryManager]
FsdbFile = /home/tjx/DIY_CPU/tb.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 28 2239 516 293 65
SessionFile = /home/tjx/DIY_CPU/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
