INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/archi/OneDrive/Desktop/ECE 410/Labs/Lab 1/lab1_part2/lab1_part2.sim/sim_1/synth/func/xsim/priority_encoder_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_7_3'
