/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  reg [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [16:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [11:0] celloutsig_0_44z;
  wire [11:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [14:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [27:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  reg [2:0] celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [15:0] celloutsig_0_67z;
  wire [6:0] celloutsig_0_68z;
  wire [5:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_72z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_77z;
  wire [10:0] celloutsig_0_78z;
  wire [2:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_23z ? celloutsig_0_11z : celloutsig_0_25z[6];
  assign celloutsig_0_88z = celloutsig_0_44z[10] ? celloutsig_0_9z : celloutsig_0_52z[13];
  assign celloutsig_0_12z = celloutsig_0_8z ? celloutsig_0_9z : celloutsig_0_4z[1];
  assign celloutsig_0_21z = celloutsig_0_7z[1] ? celloutsig_0_11z : celloutsig_0_14z[3];
  assign celloutsig_0_0z = ~(in_data[84] & in_data[63]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[5] & in_data[119]);
  assign celloutsig_1_16z = ~(celloutsig_1_0z[4] & celloutsig_1_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_7z[2]);
  assign celloutsig_0_19z = ~(celloutsig_0_11z & celloutsig_0_12z);
  assign celloutsig_0_20z = ~(in_data[87] & celloutsig_0_1z);
  assign celloutsig_0_34z = ~(celloutsig_0_29z[2] | in_data[29]);
  assign celloutsig_0_40z = ~celloutsig_0_4z[3];
  assign celloutsig_0_9z = ~celloutsig_0_5z[1];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] | celloutsig_1_0z[4]) & in_data[136]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | in_data[126]) & (in_data[109] | celloutsig_1_2z[6]));
  assign celloutsig_0_35z = celloutsig_0_0z | ~(celloutsig_0_25z[5]);
  assign celloutsig_0_37z = celloutsig_0_26z[6] | ~(celloutsig_0_29z[3]);
  assign celloutsig_0_46z = celloutsig_0_21z ^ celloutsig_0_22z;
  assign celloutsig_0_55z = celloutsig_0_22z ^ celloutsig_0_16z[10];
  assign celloutsig_0_77z = celloutsig_0_2z[8] ^ celloutsig_0_39z;
  assign celloutsig_1_5z = celloutsig_1_0z[1] ^ celloutsig_1_1z;
  assign celloutsig_0_17z = celloutsig_0_1z ^ celloutsig_0_5z[2];
  assign celloutsig_0_28z = celloutsig_0_15z[4] ^ celloutsig_0_26z[1];
  assign celloutsig_0_41z = { celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_26z } + { celloutsig_0_26z[9:3], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_7z = celloutsig_0_5z + celloutsig_0_3z[5:3];
  assign celloutsig_0_10z = { celloutsig_0_3z[5:4], celloutsig_0_4z } + { celloutsig_0_5z[2:1], celloutsig_0_4z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_49z = { celloutsig_0_36z[11:1], celloutsig_0_40z, celloutsig_0_9z } & { celloutsig_0_44z[11:2], celloutsig_0_5z };
  assign celloutsig_0_67z = { celloutsig_0_38z[3:2], celloutsig_0_2z, celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_64z } & { celloutsig_0_52z, celloutsig_0_66z };
  assign celloutsig_1_0z = in_data[184:180] & in_data[143:139];
  assign celloutsig_0_25z = { celloutsig_0_6z[0], celloutsig_0_3z } & { celloutsig_0_16z[5:3], celloutsig_0_2z };
  assign celloutsig_0_72z = { celloutsig_0_44z[4:2], celloutsig_0_42z, celloutsig_0_7z } / { 1'h1, celloutsig_0_38z, celloutsig_0_61z };
  assign celloutsig_0_2z = in_data[69:61] / { 1'h1, in_data[20:14], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z[4:0], celloutsig_0_5z, celloutsig_0_5z } > { celloutsig_0_3z[7:4], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_87z = celloutsig_0_86z[9:4] > { celloutsig_0_67z[12:9], celloutsig_0_42z, celloutsig_0_37z };
  assign celloutsig_1_19z = celloutsig_1_10z[3:1] > celloutsig_1_2z[5:3];
  assign celloutsig_0_23z = { celloutsig_0_14z[12:10], celloutsig_0_7z, celloutsig_0_21z } <= { celloutsig_0_18z[2:1], celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_3z[4:0] && celloutsig_1_0z;
  assign celloutsig_0_27z = { in_data[73], celloutsig_0_11z, celloutsig_0_8z } && { celloutsig_0_14z[13:12], celloutsig_0_13z };
  assign celloutsig_0_11z = ! { in_data[84:74], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_18z[1], celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_11z } < celloutsig_0_32z[3:0];
  assign celloutsig_0_42z = { celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_0z } < celloutsig_0_3z[8:6];
  assign celloutsig_0_61z = celloutsig_0_49z[7:0] < { celloutsig_0_41z[9:3], celloutsig_0_21z };
  assign celloutsig_0_66z = { celloutsig_0_16z[16:13], celloutsig_0_1z } < celloutsig_0_41z[15:11];
  assign celloutsig_1_17z = { celloutsig_1_12z[7:6], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z } < celloutsig_1_9z;
  assign celloutsig_1_18z = { celloutsig_1_11z[3:2], celloutsig_1_8z } < { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[42:35] < in_data[8:1];
  assign celloutsig_0_22z = { in_data[52:49], celloutsig_0_0z } < celloutsig_0_15z;
  assign celloutsig_0_68z = celloutsig_0_41z[6:0] % { 1'h1, celloutsig_0_56z[11:10], celloutsig_0_12z, celloutsig_0_54z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_25z[10:5], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_29z = celloutsig_0_6z[5:1] * in_data[14:10];
  assign celloutsig_0_78z = celloutsig_0_33z ? { celloutsig_0_12z, celloutsig_0_72z, celloutsig_0_77z, celloutsig_0_8z, celloutsig_0_21z } : { celloutsig_0_41z[13:6], celloutsig_0_46z, celloutsig_0_55z, celloutsig_0_46z };
  assign celloutsig_0_5z = ~ in_data[35:33];
  assign celloutsig_0_4z = celloutsig_0_3z[4:0] | celloutsig_0_2z[5:1];
  assign celloutsig_0_38z = { celloutsig_0_4z[3:0], celloutsig_0_23z } >> celloutsig_0_32z[7:3];
  assign celloutsig_1_10z = { celloutsig_1_2z[4], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z } >> { celloutsig_1_9z[4:3], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_14z = { in_data[94:87], celloutsig_0_3z } >> { celloutsig_0_2z[6:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_14z[15:13], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z } << celloutsig_0_14z[16:0];
  assign celloutsig_0_3z = { celloutsig_0_2z[8], celloutsig_0_2z, celloutsig_0_0z } <<< { in_data[65], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_44z = { in_data[63:53], celloutsig_0_20z } <<< celloutsig_0_36z[12:1];
  assign celloutsig_0_52z = { celloutsig_0_41z[11:4], celloutsig_0_30z, celloutsig_0_17z } <<< { celloutsig_0_32z[3:2], celloutsig_0_42z, celloutsig_0_44z };
  assign celloutsig_1_2z = in_data[113:107] <<< in_data[137:131];
  assign celloutsig_0_6z = celloutsig_0_3z[9:4] >>> celloutsig_0_3z[7:2];
  assign celloutsig_0_74z = celloutsig_0_6z[3:0] >>> celloutsig_0_45z[3:0];
  assign celloutsig_1_9z = in_data[170:165] >>> { in_data[144:140], celloutsig_1_4z };
  assign celloutsig_0_36z = { celloutsig_0_5z[1], celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_21z } - { celloutsig_0_16z[11:1], celloutsig_0_34z, celloutsig_0_35z };
  assign celloutsig_0_54z = { celloutsig_0_3z[6:5], celloutsig_0_40z } - { celloutsig_0_35z, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_0_86z = { celloutsig_0_78z[6:5], celloutsig_0_77z, celloutsig_0_18z, celloutsig_0_74z, celloutsig_0_1z } - { celloutsig_0_29z, celloutsig_0_68z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_0z } - in_data[176:171];
  assign celloutsig_1_11z = { celloutsig_1_2z[6:3], celloutsig_1_4z } - celloutsig_1_9z[4:0];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z } - in_data[114:104];
  assign celloutsig_0_45z = { celloutsig_0_26z[1:0], celloutsig_0_2z, celloutsig_0_20z } ~^ { celloutsig_0_16z[5:2], _00_, celloutsig_0_39z, celloutsig_0_27z };
  assign celloutsig_0_30z = { celloutsig_0_14z[7:4], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[52:47];
  assign celloutsig_0_56z = { celloutsig_0_41z[6:0], celloutsig_0_21z, celloutsig_0_51z, celloutsig_0_28z, celloutsig_0_41z, celloutsig_0_17z } ^ { in_data[68:54], celloutsig_0_25z, celloutsig_0_55z };
  assign celloutsig_0_18z = celloutsig_0_16z[9:6] ^ celloutsig_0_6z[5:2];
  always_latch
    if (!clkin_data[0]) celloutsig_0_64z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_64z = celloutsig_0_41z[11:9];
  always_latch
    if (!clkin_data[0]) celloutsig_0_15z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_15z = { in_data[80:77], celloutsig_0_9z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_32z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_32z = { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_30z };
  assign celloutsig_0_51z = ~((_00_[3] & celloutsig_0_32z[4]) | (celloutsig_0_38z[2] & celloutsig_0_45z[10]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
