// Seed: 3715524339
`define pp_1 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    input id_2,
    input id_3,
    input reg id_4,
    input logic id_5
);
  type_11(
      1
  );
  reg id_6;
  assign id_3 = id_5;
  type_13(
      id_1 ? id_5 ** 1'b0 : id_2, id_3
  );
  logic id_7;
  assign id_2 = id_1 ? (id_3) : id_1;
  always
    if (id_7) id_4 <= id_6;
    else SystemTFIdentifier(id_5[(1'd0)]);
endmodule
