Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.12.1.454
Tue Nov 22 21:46:40 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n FIFO -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ebfifo -depth 32 -width 32 -rwidth 32 -pfu_fifo -no_enable -pe -1 -pf -1 
    Circuit name     : FIFO
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[31:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[31:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : FIFO.edn
    VHDL output      : FIFO.vhd
    VHDL template    : FIFO_tmpl.vhd
    VHDL testbench   : tb_FIFO_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : FIFO.srp
    Estimated Resource Usage:
            LUT : 97
           DRAM : 16
            Reg : 94

END   SCUBA Module Synthesis

File: FIFO.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


