// Seed: 1336087978
module module_0 (
    input  tri1 id_0,
    input  wand id_1,
    output wand id_2,
    input  wand id_3
);
  tri0 id_5;
  generate
    always @(posedge ({1, 1})) id_5 = 1 <-> id_3;
  endgenerate
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    input wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12,
    output wand id_13
);
  assign id_3 = {1, 1};
  module_0(
      id_6, id_10, id_12, id_9
  );
endmodule
