<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>STR (table) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STR (table)</h2><p>Store ZT0 register</p>
      <p class="aml">This instruction stores the 64-byte ZT0 register to the memory address provided in the 64-bit scalar
base register.
This instruction is unpredicated.</p>
      <p class="aml">The store is performed as contiguous byte accesses, with no endian conversion
and no guarantee of single-copy atomicity larger than a byte.
However, if alignment is checked, then the base register must be aligned to 16 bytes.</p>
      <p class="aml">This instruction does not require the PE to be in Streaming SVE mode,
and it is expected that this instruction will not experience a significant slowdown
due to contention with other PEs that are executing in Streaming SVE mode.</p>
    
    <h3 class="classheading"><a id="iclass_sme2"/>SME2<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="3"/><td colspan="6" class="droppedname">opc</td><td/><td colspan="5"/><td colspan="5"/><td colspan="3"/><td colspan="2" class="droppedname">opc2</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="str_zt_br_"/><p class="asm-code">STR  ZT0, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let n : integer = UInt(Rn);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSMEEnabled();
CheckSMEZT0Enabled();
let elements : integer = 512 DIV 8;
var addr : bits(64);
let table : bits(512) = ZT0{}();
let contiguous : boolean = TRUE;
let nontemporal : boolean = FALSE;
let tagchecked : boolean = n != 31;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescSME(MemOp_STORE, nontemporal, contiguous,
                                                     tagchecked);

if n == 31 then
    CheckSPAlignment();
    addr = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    addr = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

let aligned : boolean = IsAlignedSize(addr, 16);

if !aligned &amp;&amp; <a href="shared_pseudocode.html#func_AlignmentEnforced_0" title="">AlignmentEnforced</a>() then
    let fault : <a href="shared_pseudocode.html#type_FaultRecord" title="">FaultRecord</a> = <a href="shared_pseudocode.html#func_AlignmentFault_2" title="">AlignmentFault</a>(accdesc, addr);
    AArch64_Abort(fault);
end;

for e = 0 to elements-1 do
    <a href="shared_pseudocode.html#accessor_AArch64_MemSingle_4" title="">AArch64_MemSingle</a>{8}(addr, accdesc, aligned) = table[e*:8];
    addr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(addr, 1, accdesc);
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
