<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_xlconstant_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_xlconstant_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_1_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_v_tc_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rgb2dvi_0_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_rgb2dvi_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_vdma_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_axi_vdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dvi2rgb_1_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_dvi2rgb_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_vid_in_axi4s_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_v_vid_in_axi4s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_axi4s_vid_out_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_v_axi4s_vid_out_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_1_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_ila_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dynclk_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_axi_dynclk_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_0_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_axis_subset_converter_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_v_tc_0_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_v_tc_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_3_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_ila_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_1_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_ila_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axis_subset_converter_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_axis_subset_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_4_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_ila_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconstant_0_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_xlconstant_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_5_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_ila_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_image_filter_0_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_image_filter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_1_0_synth_1"/>
		<Parent Id="design_1_rgb2dvi_0_1_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_1_dvi2rgb_1_1_synth_1"/>
		<Parent Id="design_1_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_ila_1_1_synth_1"/>
		<Parent Id="design_1_axi_dynclk_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_0_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_0_1_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_ila_3_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_ila_1_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_0_0_synth_1"/>
		<Parent Id="design_1_ila_4_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_1_synth_1"/>
		<Parent Id="design_1_ila_5_0_synth_1"/>
		<Parent Id="design_1_image_filter_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/hdl_projects/block_compile/block_compile.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_xlconstant_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_1_0_synth_1"/>
		<Parent Id="design_1_rgb2dvi_0_1_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_vdma_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_1_dvi2rgb_1_1_synth_1"/>
		<Parent Id="design_1_v_vid_in_axi4s_0_0_synth_1"/>
		<Parent Id="design_1_v_axi4s_vid_out_0_0_synth_1"/>
		<Parent Id="design_1_ila_1_1_synth_1"/>
		<Parent Id="design_1_axi_dynclk_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_0_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_v_tc_0_1_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_ila_3_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_ila_1_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_axis_subset_converter_0_0_synth_1"/>
		<Parent Id="design_1_ila_4_0_synth_1"/>
		<Parent Id="design_1_xlconstant_0_1_synth_1"/>
		<Parent Id="design_1_ila_5_0_synth_1"/>
		<Parent Id="design_1_image_filter_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
</Runs>

