INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sim_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sources_1/new/decoder_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sources_1/new/decoder_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sim_1/new/edge_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detect'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sim_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sim_1/new/morse_to8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'morse_to8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sources_1/new/stopwatch1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sources_1/new/stopwatch2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/xshish01/Desktop/digital-electronics-1/projekt_vhdl/projekt_1/projekt_1.srcs/sim_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
