Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 11:52:04 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Start_btn/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.453        0.000                      0                   93        0.190        0.000                      0                   93        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.453        0.000                      0                   93        0.190        0.000                      0                   93        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 U_BIT_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/bit_position_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.028ns (33.584%)  route 2.033ns (66.416%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  U_BIT_COUNTER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.651 f  U_BIT_COUNTER/count_reg[3]/Q
                         net (fo=3, routed)           0.872     6.522    U_BIT_COUNTER/count_reg[3]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.153     6.675 r  U_BIT_COUNTER/bit_position[3]_i_2/O
                         net (fo=4, routed)           0.684     7.359    U_BIT_COUNTER/bit_position[3]_i_2_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.357     7.716 r  U_BIT_COUNTER/bit_position[3]_i_1/O
                         net (fo=4, routed)           0.478     8.194    U_BIT_COUNTER/bit_position[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[0]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.429    14.647    U_BIT_COUNTER/bit_position_reg[0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 U_BIT_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/bit_position_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.028ns (33.584%)  route 2.033ns (66.416%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  U_BIT_COUNTER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.651 f  U_BIT_COUNTER/count_reg[3]/Q
                         net (fo=3, routed)           0.872     6.522    U_BIT_COUNTER/count_reg[3]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.153     6.675 r  U_BIT_COUNTER/bit_position[3]_i_2/O
                         net (fo=4, routed)           0.684     7.359    U_BIT_COUNTER/bit_position[3]_i_2_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.357     7.716 r  U_BIT_COUNTER/bit_position[3]_i_1/O
                         net (fo=4, routed)           0.478     8.194    U_BIT_COUNTER/bit_position[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[1]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.429    14.647    U_BIT_COUNTER/bit_position_reg[1]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 U_BIT_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/bit_position_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.028ns (33.584%)  route 2.033ns (66.416%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  U_BIT_COUNTER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.651 f  U_BIT_COUNTER/count_reg[3]/Q
                         net (fo=3, routed)           0.872     6.522    U_BIT_COUNTER/count_reg[3]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.153     6.675 r  U_BIT_COUNTER/bit_position[3]_i_2/O
                         net (fo=4, routed)           0.684     7.359    U_BIT_COUNTER/bit_position[3]_i_2_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.357     7.716 r  U_BIT_COUNTER/bit_position[3]_i_1/O
                         net (fo=4, routed)           0.478     8.194    U_BIT_COUNTER/bit_position[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[2]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.429    14.647    U_BIT_COUNTER/bit_position_reg[2]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 U_BIT_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/bit_position_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.028ns (33.584%)  route 2.033ns (66.416%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  U_BIT_COUNTER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.518     5.651 f  U_BIT_COUNTER/count_reg[3]/Q
                         net (fo=3, routed)           0.872     6.522    U_BIT_COUNTER/count_reg[3]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.153     6.675 r  U_BIT_COUNTER/bit_position[3]_i_2/O
                         net (fo=4, routed)           0.684     7.359    U_BIT_COUNTER/bit_position[3]_i_2_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I0_O)        0.357     7.716 r  U_BIT_COUNTER/bit_position[3]_i_1/O
                         net (fo=4, routed)           0.478     8.194    U_BIT_COUNTER/bit_position[3]_i_1_n_0
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[3]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X65Y78         FDCE (Setup_fdce_C_CE)      -0.429    14.647    U_BIT_COUNTER/bit_position_reg[3]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 2.057ns (60.483%)  route 1.344ns (39.517%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.606     5.127    U_Start_btn/clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U_Start_btn/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.518     5.645 r  U_Start_btn/counter_reg[2]/Q
                         net (fo=2, routed)           0.484     6.128    U_Start_btn/counter[2]
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     6.811    U_Start_btn/counter0_carry_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    U_Start_btn/counter0_carry__0_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    U_Start_btn/counter0_carry__1_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.373 r  U_Start_btn/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.851     8.225    U_Start_btn/data0[14]
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.303     8.528 r  U_Start_btn/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.528    U_Start_btn/counter_0[14]
    SLICE_X62Y77         FDCE                                         r  U_Start_btn/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.495    14.836    U_Start_btn/clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U_Start_btn/counter_reg[14]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.031    15.090    U_Start_btn/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.603ns  (required time - arrival time)
  Source:                 U_UART/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.198ns (35.331%)  route 2.193ns (64.669%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_UART/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.419     5.552 f  U_UART/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.987     6.539    U_UART/count_reg[3]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.299     6.838 r  U_UART/count_reg[9]_i_4/O
                         net (fo=2, routed)           0.563     7.401    U_UART/count_reg[9]_i_4_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I2_O)        0.153     7.554 r  U_UART/count_reg[9]_i_2/O
                         net (fo=8, routed)           0.643     8.197    U_UART/count_reg[9]_i_2_n_0
    SLICE_X58Y79         LUT4 (Prop_lut4_I0_O)        0.327     8.524 r  U_UART/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.524    U_UART/count_next[2]
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_UART/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[2]/C
                         clock pessimism              0.295    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)        0.029    15.127    U_UART/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 U_UART/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.224ns (35.823%)  route 2.193ns (64.177%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_UART/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.419     5.552 f  U_UART/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.987     6.539    U_UART/count_reg[3]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.299     6.838 r  U_UART/count_reg[9]_i_4/O
                         net (fo=2, routed)           0.563     7.401    U_UART/count_reg[9]_i_4_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I2_O)        0.153     7.554 r  U_UART/count_reg[9]_i_2/O
                         net (fo=8, routed)           0.643     8.197    U_UART/count_reg[9]_i_2_n_0
    SLICE_X58Y79         LUT5 (Prop_lut5_I0_O)        0.353     8.550 r  U_UART/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.550    U_UART/count_next[3]
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_UART/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[3]/C
                         clock pessimism              0.295    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X58Y79         FDCE (Setup_fdce_C_D)        0.075    15.173    U_UART/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 U_Start_btn/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 1.941ns (58.811%)  route 1.359ns (41.189%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.606     5.127    U_Start_btn/clk_IBUF_BUFG
    SLICE_X64Y74         FDCE                                         r  U_Start_btn/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.518     5.645 r  U_Start_btn/counter_reg[2]/Q
                         net (fo=2, routed)           0.484     6.128    U_Start_btn/counter[2]
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.802 r  U_Start_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     6.811    U_Start_btn/counter0_carry_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  U_Start_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.925    U_Start_btn/counter0_carry__0_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  U_Start_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.039    U_Start_btn/counter0_carry__1_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.261 r  U_Start_btn/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.867     8.128    U_Start_btn/data0[13]
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.299     8.427 r  U_Start_btn/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.427    U_Start_btn/counter_0[13]
    SLICE_X62Y77         FDCE                                         r  U_Start_btn/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.495    14.836    U_Start_btn/clk_IBUF_BUFG
    SLICE_X62Y77         FDCE                                         r  U_Start_btn/counter_reg[13]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.029    15.088    U_Start_btn/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 U_UART/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.198ns (36.275%)  route 2.105ns (63.725%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_UART/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.419     5.552 f  U_UART/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.987     6.539    U_UART/count_reg[3]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.299     6.838 r  U_UART/count_reg[9]_i_4/O
                         net (fo=2, routed)           0.563     7.401    U_UART/count_reg[9]_i_4_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I2_O)        0.153     7.554 r  U_UART/count_reg[9]_i_2/O
                         net (fo=8, routed)           0.554     8.108    U_UART/count_reg[9]_i_2_n_0
    SLICE_X58Y80         LUT4 (Prop_lut4_I0_O)        0.327     8.435 r  U_UART/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.435    U_UART/count_next[7]
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_UART/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[7]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y80         FDCE (Setup_fdce_C_D)        0.029    15.104    U_UART/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 U_UART/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.198ns (36.362%)  route 2.097ns (63.638%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.612     5.133    U_UART/clk_IBUF_BUFG
    SLICE_X58Y79         FDCE                                         r  U_UART/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.419     5.552 f  U_UART/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.987     6.539    U_UART/count_reg[3]
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.299     6.838 r  U_UART/count_reg[9]_i_4/O
                         net (fo=2, routed)           0.563     7.401    U_UART/count_reg[9]_i_4_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I2_O)        0.153     7.554 r  U_UART/count_reg[9]_i_2/O
                         net (fo=8, routed)           0.546     8.100    U_UART/count_reg[9]_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.327     8.427 r  U_UART/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.427    U_UART/count_next[9]
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.497    14.838    U_UART/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[9]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X58Y80         FDCE (Setup_fdce_C_D)        0.031    15.106    U_UART/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_UART/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    U_UART/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_UART/count_reg_reg[7]/Q
                         net (fo=7, routed)           0.108     1.716    U_UART/count_reg[7]
    SLICE_X59Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  U_UART/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    U_UART/count_next[0]
    SLICE_X59Y80         FDCE                                         r  U_UART/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    U_UART/clk_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  U_UART/count_reg_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X59Y80         FDCE (Hold_fdce_C_D)         0.091     1.571    U_UART/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_BIT_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/bit_position_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.825%)  route 0.130ns (44.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  U_BIT_COUNTER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U_BIT_COUNTER/count_reg[3]/Q
                         net (fo=3, routed)           0.130     1.760    U_BIT_COUNTER/count_reg[3]
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.072     1.551    U_BIT_COUNTER/bit_position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_UART/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    U_UART/clk_IBUF_BUFG
    SLICE_X58Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.132     1.741    U_UART/FSM_sequential_state_reg_n_0_[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.786 r  U_UART/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_UART/FSM_sequential_state[0]_i_1_n_0
    SLICE_X59Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    U_UART/clk_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y81         FDCE (Hold_fdce_C_D)         0.091     1.572    U_UART/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_UART/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/tx_done_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    U_UART/clk_IBUF_BUFG
    SLICE_X58Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.133     1.742    U_UART/FSM_sequential_state_reg_n_0_[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  U_UART/tx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.787    U_UART/tx_done_reg_i_1_n_0
    SLICE_X59Y81         FDPE                                         r  U_UART/tx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    U_UART/clk_IBUF_BUFG
    SLICE_X59Y81         FDPE                                         r  U_UART/tx_done_reg_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X59Y81         FDPE (Hold_fdpe_C_D)         0.092     1.573    U_UART/tx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_Start_btn/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/active_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    U_Start_btn/clk_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  U_Start_btn/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.148     1.615 f  U_Start_btn/edge_detect_reg/Q
                         net (fo=7, routed)           0.090     1.706    U_BIT_COUNTER/edge_detect
    SLICE_X64Y79         LUT5 (Prop_lut5_I4_O)        0.098     1.804 r  U_BIT_COUNTER/active_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_BIT_COUNTER/active_i_1_n_0
    SLICE_X64Y79         FDCE                                         r  U_BIT_COUNTER/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.852     1.980    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y79         FDCE                                         r  U_BIT_COUNTER/active_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X64Y79         FDCE (Hold_fdce_C_D)         0.120     1.587    U_BIT_COUNTER/active_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_BAUD_Tick_Gen/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BAUD_Tick_Gen/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  U_BAUD_Tick_Gen/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.148     1.620 r  U_BAUD_Tick_Gen/count_reg_reg[4]/Q
                         net (fo=5, routed)           0.100     1.720    U_BAUD_Tick_Gen/count_reg_reg_n_0_[4]
    SLICE_X64Y86         LUT6 (Prop_lut6_I4_O)        0.098     1.818 r  U_BAUD_Tick_Gen/count_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    U_BAUD_Tick_Gen/count_next[5]
    SLICE_X64Y86         FDCE                                         r  U_BAUD_Tick_Gen/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.986    U_BAUD_Tick_Gen/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  U_BAUD_Tick_Gen/count_reg_reg[5]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.121     1.593    U_BAUD_Tick_Gen/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_UART/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.585     1.468    U_UART/clk_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.143     1.753    U_UART/FSM_sequential_state_reg_n_0_[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  U_UART/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_UART/FSM_sequential_state[1]_i_1_n_0
    SLICE_X58Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.853     1.980    U_UART/clk_IBUF_BUFG
    SLICE_X58Y81         FDCE                                         r  U_UART/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y81         FDCE (Hold_fdce_C_D)         0.091     1.572    U_UART/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_BIT_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BIT_COUNTER/bit_position_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.145%)  route 0.151ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X64Y78         FDCE                                         r  U_BIT_COUNTER/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  U_BIT_COUNTER/count_reg[2]/Q
                         net (fo=4, routed)           0.151     1.781    U_BIT_COUNTER/count_reg[2]
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    U_BIT_COUNTER/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  U_BIT_COUNTER/bit_position_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X65Y78         FDCE (Hold_fdce_C_D)         0.070     1.549    U_BIT_COUNTER/bit_position_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_UART/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/tick_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    U_UART/clk_IBUF_BUFG
    SLICE_X59Y82         FDCE                                         r  U_UART/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_UART/tick_count_reg_reg[0]/Q
                         net (fo=6, routed)           0.144     1.754    U_UART/tick_count_reg[0]
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  U_UART/tick_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_UART/tick_count_reg[0]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  U_UART/tick_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.854     1.981    U_UART/clk_IBUF_BUFG
    SLICE_X59Y82         FDCE                                         r  U_UART/tick_count_reg_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092     1.561    U_UART/tick_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_UART/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.584     1.467    U_UART/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_UART/count_reg_reg[8]/Q
                         net (fo=6, routed)           0.104     1.699    U_UART/count_reg[8]
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.099     1.798 r  U_UART/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_UART/count_next[9]
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.979    U_UART/clk_IBUF_BUFG
    SLICE_X58Y80         FDCE                                         r  U_UART/count_reg_reg[9]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y80         FDCE (Hold_fdce_C_D)         0.092     1.559    U_UART/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y81   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   U_BAUD_Tick_Gen/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   U_BAUD_Tick_Gen/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   U_BAUD_Tick_Gen/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   U_BAUD_Tick_Gen/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   U_BAUD_Tick_Gen/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   U_BAUD_Tick_Gen/count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   U_BAUD_Tick_Gen/count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   U_BAUD_Tick_Gen/count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   U_BAUD_Tick_Gen/count_reg_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   U_BIT_COUNTER/active_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   U_BIT_COUNTER/done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   U_Start_btn/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   U_Start_btn/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   U_Start_btn/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   U_Start_btn/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   U_Start_btn/counter_reg[4]/C



