/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:41 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_L2_1_0_H__
#define BCHP_MEMC_L2_1_0_H__

/***************************************************************************
 *MEMC_L2_1_0 - MEMSYS L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC_L2_1_0_CPU_STATUS              0x0001b03000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_MEMC_L2_1_0_CPU_SET                 0x0001b03004 /* [WO][32] CPU interrupt Set Register */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR               0x0001b03008 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS         0x0001b0300c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET            0x0001b03010 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR          0x0001b03014 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_0_PCI_STATUS              0x0001b03018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_MEMC_L2_1_0_PCI_SET                 0x0001b0301c /* [WO][32] PCI interrupt Set Register */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR               0x0001b03020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS         0x0001b03024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET            0x0001b03028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR          0x0001b0302c /* [WO][32] PCI interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS             0x0001b03030 /* [RO][32] SCPU interrupt Status Register */
#define BCHP_MEMC_L2_1_0_SCPU_SET                0x0001b03034 /* [WO][32] SCPU interrupt Set Register */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR              0x0001b03038 /* [WO][32] SCPU interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS        0x0001b0303c /* [RO][32] SCPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET           0x0001b03040 /* [WO][32] SCPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR         0x0001b03044 /* [WO][32] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_STATUS :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved0_MASK                 0xf0000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved0_SHIFT                28

/* MEMC_L2_1_0 :: CPU_STATUS :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_DTU_ACCESS_ERR_INTR_MASK       0x08000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_DTU_ACCESS_ERR_INTR_SHIFT      27
#define BCHP_MEMC_L2_1_0_CPU_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_ARCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_ARCH_INTR_SHIFT            26
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_ARCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_WRCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_WRCH_INTR_SHIFT            25
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_WRCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ALIAS_INTR_MASK                0x01000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ALIAS_INTR_SHIFT               24
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ALIAS_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved1_MASK                 0x00f00000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved1_SHIFT                20

/* MEMC_L2_1_0 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_MASK      0x000f0000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_SHIFT     16
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved2_MASK                 0x0000ff00
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved2_SHIFT                8

/* MEMC_L2_1_0 :: CPU_STATUS :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_INTR_MASK                  0x000000ff
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_INTR_SHIFT                 0
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_SET :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved0_MASK                    0xf0000000
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved0_SHIFT                   28

/* MEMC_L2_1_0 :: CPU_SET :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_SET_DTU_ACCESS_ERR_INTR_MASK          0x08000000
#define BCHP_MEMC_L2_1_0_CPU_SET_DTU_ACCESS_ERR_INTR_SHIFT         27
#define BCHP_MEMC_L2_1_0_CPU_SET_DTU_ACCESS_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_ARCH_INTR_MASK                0x04000000
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_ARCH_INTR_SHIFT               26
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_ARCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_WRCH_INTR_MASK                0x02000000
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_WRCH_INTR_SHIFT               25
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_WRCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_SET_ALIAS_INTR_MASK                   0x01000000
#define BCHP_MEMC_L2_1_0_CPU_SET_ALIAS_INTR_SHIFT                  24
#define BCHP_MEMC_L2_1_0_CPU_SET_ALIAS_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved1_MASK                    0x00f00000
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved1_SHIFT                   20

/* MEMC_L2_1_0 :: CPU_SET :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_MASK         0x000f0000
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_SHIFT        16
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved2_MASK                    0x0000ff00
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved2_SHIFT                   8

/* MEMC_L2_1_0 :: CPU_SET :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_INTR_MASK                     0x000000ff
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_INTR_SHIFT                    0
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_CLEAR :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved0_MASK                  0xf0000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved0_SHIFT                 28

/* MEMC_L2_1_0 :: CPU_CLEAR :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_DTU_ACCESS_ERR_INTR_MASK        0x08000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT       27
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_ARCH_INTR_MASK              0x04000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_ARCH_INTR_SHIFT             26
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_ARCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_WRCH_INTR_MASK              0x02000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_WRCH_INTR_SHIFT             25
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_WRCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ALIAS_INTR_MASK                 0x01000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ALIAS_INTR_SHIFT                24
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ALIAS_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved1_MASK                  0x00f00000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved1_SHIFT                 20

/* MEMC_L2_1_0 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_MASK       0x000f0000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_SHIFT      16
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved2_MASK                  0x0000ff00
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved2_SHIFT                 8

/* MEMC_L2_1_0 :: CPU_CLEAR :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_INTR_MASK                   0x000000ff
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_INTR_SHIFT                  0
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_INTR_DEFAULT                0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved0_MASK            0xf0000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved0_SHIFT           28

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_MASK  0x08000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_ARCH_INTR_MASK        0x04000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_ARCH_INTR_SHIFT       26
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_ARCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_WRCH_INTR_MASK        0x02000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_WRCH_INTR_SHIFT       25
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_WRCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ALIAS_INTR_MASK           0x01000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ALIAS_INTR_SHIFT          24
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ALIAS_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved1_MASK            0x00f00000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved1_SHIFT           20

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_MASK 0x000f0000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_SHIFT 16
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved2_MASK            0x0000ff00
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved2_SHIFT           8

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_INTR_MASK             0x000000ff
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_INTR_SHIFT            0
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_INTR_DEFAULT          0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_MASK_SET :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved0_MASK               0xf0000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved0_SHIFT              28

/* MEMC_L2_1_0 :: CPU_MASK_SET :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_DTU_ACCESS_ERR_INTR_MASK     0x08000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_DTU_ACCESS_ERR_INTR_SHIFT    27
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_DTU_ACCESS_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_ARCH_INTR_MASK           0x04000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_ARCH_INTR_SHIFT          26
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_ARCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_WRCH_INTR_MASK           0x02000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_WRCH_INTR_SHIFT          25
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_WRCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ALIAS_INTR_MASK              0x01000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ALIAS_INTR_SHIFT             24
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ALIAS_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved1_MASK               0x00f00000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved1_SHIFT              20

/* MEMC_L2_1_0 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_MASK    0x000f0000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_SHIFT   16
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved2_MASK               0x0000ff00
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved2_SHIFT              8

/* MEMC_L2_1_0 :: CPU_MASK_SET :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_INTR_MASK                0x000000ff
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_INTR_SHIFT               0
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_INTR_DEFAULT             0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved0_MASK             0xf0000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved0_SHIFT            28

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT  27
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_ARCH_INTR_MASK         0x04000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_ARCH_INTR_SHIFT        26
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_ARCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_WRCH_INTR_MASK         0x02000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_WRCH_INTR_SHIFT        25
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_WRCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ALIAS_INTR_MASK            0x01000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ALIAS_INTR_SHIFT           24
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ALIAS_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved1_MASK             0x00f00000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved1_SHIFT            20

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_MASK  0x000f0000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_SHIFT 16
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved2_MASK             0x0000ff00
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved2_SHIFT            8

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_INTR_MASK              0x000000ff
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_INTR_SHIFT             0
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_INTR_DEFAULT           0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_STATUS :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved0_MASK                 0xf0000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved0_SHIFT                28

/* MEMC_L2_1_0 :: PCI_STATUS :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_DTU_ACCESS_ERR_INTR_MASK       0x08000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_DTU_ACCESS_ERR_INTR_SHIFT      27
#define BCHP_MEMC_L2_1_0_PCI_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_ARCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_ARCH_INTR_SHIFT            26
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_ARCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_WRCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_WRCH_INTR_SHIFT            25
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_WRCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ALIAS_INTR_MASK                0x01000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ALIAS_INTR_SHIFT               24
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ALIAS_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved1_MASK                 0x00f00000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved1_SHIFT                20

/* MEMC_L2_1_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_MASK      0x000f0000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_SHIFT     16
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved2_MASK                 0x0000ff00
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved2_SHIFT                8

/* MEMC_L2_1_0 :: PCI_STATUS :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_INTR_MASK                  0x000000ff
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_INTR_SHIFT                 0
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_SET :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved0_MASK                    0xf0000000
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved0_SHIFT                   28

/* MEMC_L2_1_0 :: PCI_SET :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_SET_DTU_ACCESS_ERR_INTR_MASK          0x08000000
#define BCHP_MEMC_L2_1_0_PCI_SET_DTU_ACCESS_ERR_INTR_SHIFT         27
#define BCHP_MEMC_L2_1_0_PCI_SET_DTU_ACCESS_ERR_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_ARCH_INTR_MASK                0x04000000
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_ARCH_INTR_SHIFT               26
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_ARCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_WRCH_INTR_MASK                0x02000000
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_WRCH_INTR_SHIFT               25
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_WRCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_SET_ALIAS_INTR_MASK                   0x01000000
#define BCHP_MEMC_L2_1_0_PCI_SET_ALIAS_INTR_SHIFT                  24
#define BCHP_MEMC_L2_1_0_PCI_SET_ALIAS_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved1_MASK                    0x00f00000
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved1_SHIFT                   20

/* MEMC_L2_1_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_MASK         0x000f0000
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_SHIFT        16
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved2_MASK                    0x0000ff00
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved2_SHIFT                   8

/* MEMC_L2_1_0 :: PCI_SET :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_INTR_MASK                     0x000000ff
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_INTR_SHIFT                    0
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_CLEAR :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved0_MASK                  0xf0000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved0_SHIFT                 28

/* MEMC_L2_1_0 :: PCI_CLEAR :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_DTU_ACCESS_ERR_INTR_MASK        0x08000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT       27
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_ARCH_INTR_MASK              0x04000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_ARCH_INTR_SHIFT             26
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_ARCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_WRCH_INTR_MASK              0x02000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_WRCH_INTR_SHIFT             25
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_WRCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ALIAS_INTR_MASK                 0x01000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ALIAS_INTR_SHIFT                24
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ALIAS_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved1_MASK                  0x00f00000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved1_SHIFT                 20

/* MEMC_L2_1_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_MASK       0x000f0000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_SHIFT      16
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved2_MASK                  0x0000ff00
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved2_SHIFT                 8

/* MEMC_L2_1_0 :: PCI_CLEAR :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_INTR_MASK                   0x000000ff
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_INTR_SHIFT                  0
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_INTR_DEFAULT                0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved0_MASK            0xf0000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved0_SHIFT           28

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_DTU_ACCESS_ERR_INTR_MASK  0x08000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_DTU_ACCESS_ERR_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_ARCH_INTR_MASK        0x04000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_ARCH_INTR_SHIFT       26
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_ARCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_WRCH_INTR_MASK        0x02000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_WRCH_INTR_SHIFT       25
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_WRCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ALIAS_INTR_MASK           0x01000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ALIAS_INTR_SHIFT          24
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ALIAS_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved1_MASK            0x00f00000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved1_SHIFT           20

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_MASK 0x000f0000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_SHIFT 16
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved2_MASK            0x0000ff00
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved2_SHIFT           8

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_INTR_MASK             0x000000ff
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_INTR_SHIFT            0
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_SET :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved0_MASK               0xf0000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved0_SHIFT              28

/* MEMC_L2_1_0 :: PCI_MASK_SET :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_DTU_ACCESS_ERR_INTR_MASK     0x08000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_DTU_ACCESS_ERR_INTR_SHIFT    27
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_DTU_ACCESS_ERR_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_ARCH_INTR_MASK           0x04000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_ARCH_INTR_SHIFT          26
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_ARCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_WRCH_INTR_MASK           0x02000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_WRCH_INTR_SHIFT          25
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_WRCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ALIAS_INTR_MASK              0x01000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ALIAS_INTR_SHIFT             24
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ALIAS_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved1_MASK               0x00f00000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved1_SHIFT              20

/* MEMC_L2_1_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_MASK    0x000f0000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_SHIFT   16
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved2_MASK               0x0000ff00
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved2_SHIFT              8

/* MEMC_L2_1_0 :: PCI_MASK_SET :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_INTR_MASK                0x000000ff
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_INTR_SHIFT               0
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_INTR_DEFAULT             0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved0_MASK             0xf0000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved0_SHIFT            28

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_DTU_ACCESS_ERR_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT  27
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_MASK         0x04000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_SHIFT        26
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_MASK         0x02000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_SHIFT        25
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ALIAS_INTR_MASK            0x01000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ALIAS_INTR_SHIFT           24
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ALIAS_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved1_MASK             0x00f00000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved1_SHIFT            20

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_MASK  0x000f0000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_SHIFT 16
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved2_MASK             0x0000ff00
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved2_SHIFT            8

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_INTR_MASK              0x000000ff
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_INTR_SHIFT             0
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_INTR_DEFAULT           0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_STATUS :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved0_MASK                0xf0000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved0_SHIFT               28

/* MEMC_L2_1_0 :: SCPU_STATUS :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_DTU_ACCESS_ERR_INTR_MASK      0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_DTU_ACCESS_ERR_INTR_SHIFT     27
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_ARCH_INTR_MASK            0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_ARCH_INTR_SHIFT           26
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_ARCH_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_WRCH_INTR_MASK            0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_WRCH_INTR_SHIFT           25
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_WRCH_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ALIAS_INTR_MASK               0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ALIAS_INTR_SHIFT              24
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ALIAS_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved1_MASK                0x00f00000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved1_SHIFT               20

/* MEMC_L2_1_0 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_MASK     0x000f0000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_SHIFT    16
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved2_MASK                0x0000ff00
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved2_SHIFT               8

/* MEMC_L2_1_0 :: SCPU_STATUS :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_INTR_MASK                 0x000000ff
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_INTR_SHIFT                0
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_INTR_DEFAULT              0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_SET :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved0_MASK                   0xf0000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved0_SHIFT                  28

/* MEMC_L2_1_0 :: SCPU_SET :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_DTU_ACCESS_ERR_INTR_MASK         0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_DTU_ACCESS_ERR_INTR_SHIFT        27
#define BCHP_MEMC_L2_1_0_SCPU_SET_DTU_ACCESS_ERR_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_ARCH_INTR_MASK               0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_ARCH_INTR_SHIFT              26
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_ARCH_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_WRCH_INTR_MASK               0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_WRCH_INTR_SHIFT              25
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_WRCH_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_ALIAS_INTR_MASK                  0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_ALIAS_INTR_SHIFT                 24
#define BCHP_MEMC_L2_1_0_SCPU_SET_ALIAS_INTR_DEFAULT               0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved1_MASK                   0x00f00000
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved1_SHIFT                  20

/* MEMC_L2_1_0 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_MASK        0x000f0000
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_SHIFT       16
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved2_MASK                   0x0000ff00
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved2_SHIFT                  8

/* MEMC_L2_1_0 :: SCPU_SET :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_INTR_MASK                    0x000000ff
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_INTR_SHIFT                   0
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_CLEAR :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved0_MASK                 0xf0000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved0_SHIFT                28

/* MEMC_L2_1_0 :: SCPU_CLEAR :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_DTU_ACCESS_ERR_INTR_MASK       0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT      27
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_ARCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_ARCH_INTR_SHIFT            26
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_ARCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_WRCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_WRCH_INTR_SHIFT            25
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_WRCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ALIAS_INTR_MASK                0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ALIAS_INTR_SHIFT               24
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ALIAS_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved1_MASK                 0x00f00000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved1_SHIFT                20

/* MEMC_L2_1_0 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_MASK      0x000f0000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_SHIFT     16
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved2_MASK                 0x0000ff00
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved2_SHIFT                8

/* MEMC_L2_1_0 :: SCPU_CLEAR :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_INTR_MASK                  0x000000ff
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_INTR_SHIFT                 0
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_INTR_DEFAULT               0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved0_MASK           0xf0000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved0_SHIFT          28

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_ARCH_INTR_MASK       0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_ARCH_INTR_SHIFT      26
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_ARCH_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_WRCH_INTR_MASK       0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_WRCH_INTR_SHIFT      25
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_WRCH_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ALIAS_INTR_MASK          0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ALIAS_INTR_SHIFT         24
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ALIAS_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved1_MASK           0x00f00000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved1_SHIFT          20

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_MASK 0x000f0000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_SHIFT 16
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved2_MASK           0x0000ff00
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved2_SHIFT          8

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_INTR_MASK            0x000000ff
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_INTR_SHIFT           0
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_INTR_DEFAULT         0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_MASK_SET :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved0_MASK              0xf0000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved0_SHIFT             28

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_DTU_ACCESS_ERR_INTR_MASK    0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_DTU_ACCESS_ERR_INTR_SHIFT   27
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_ARCH_INTR_MASK          0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_ARCH_INTR_SHIFT         26
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_ARCH_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_WRCH_INTR_MASK          0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_WRCH_INTR_SHIFT         25
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_WRCH_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ALIAS_INTR_MASK             0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ALIAS_INTR_SHIFT            24
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ALIAS_INTR_DEFAULT          0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved1_MASK              0x00f00000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved1_SHIFT             20

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_MASK   0x000f0000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_SHIFT  16
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved2_MASK              0x0000ff00
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved2_SHIFT             8

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_INTR_MASK               0x000000ff
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_INTR_SHIFT              0
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_INTR_DEFAULT            0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: reserved0 [31:28] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved0_MASK            0xf0000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved0_SHIFT           28

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: DTU_ACCESS_ERR_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_MASK  0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_DTU_ACCESS_ERR_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: BSP_ARCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_ARCH_INTR_MASK        0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_ARCH_INTR_SHIFT       26
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_ARCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: BSP_WRCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_WRCH_INTR_MASK        0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_WRCH_INTR_SHIFT       25
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_WRCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: ALIAS_INTR [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ALIAS_INTR_MASK           0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ALIAS_INTR_SHIFT          24
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ALIAS_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: reserved1 [23:20] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved1_MASK            0x00f00000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved1_SHIFT           20

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI [19:16] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_MASK 0x000f0000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_SHIFT 16
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: reserved2 [15:08] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved2_MASK            0x0000ff00
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved2_SHIFT           8

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: ARC_INTR [07:00] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_INTR_MASK             0x000000ff
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_INTR_SHIFT            0
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_INTR_DEFAULT          0x00000001

#endif /* #ifndef BCHP_MEMC_L2_1_0_H__ */

/* End of File */
