                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 7]         [8]       [9]
Mult.d F2 F1 F0     [2]       [9, 23]        []             [24]      [25]
Add.d F3 F3 F2      [3]       [25, 27]       []             [28]      [29]
Mult.d F2 F1 F1     [4]       [9, 23]        []             [25]      [30]
Ld F1 0(R1)         [5]       [6, 6]         [8, 12]        [13]      [31]
Addi R1 R1 4        [6]       [7, 7]         []             [9]       [32]
Add.d F4 F2 F4      [7]       [26, 28]       []             [29]      [33]
Addi R1 R1 8        [8]       [10, 10]       []             [11]      [34]
Ld F1 0(R1)         [9]       [10, 10]       [13, 17]       [18]      [35]
Mult.d F2 F1 F0     [10]      [19, 33]       []             [34]      [36]
Add.d F3 F3 F2      [11]      [35, 37]       []             [38]      [39]
Mult.d F2 F1 F1     [12]      [19, 33]       []             [35]      [40]
Ld F1 0(R1)         [13]      [14, 14]       [18, 22]       [23]      [41]
Mult.d F2 F1 F0     [19]      [24, 38]       []             [39]      [42]
Add.d F3 F3 F2      [25]      [40, 42]       []             [43]      [44]
Mult.d F2 F1 F1     [26]      [27, 41]       []             [42]      [45]
Add.d F4 F2 F4      [27]      [43, 45]       []             [46]      [47]
