// Seed: 264130186
module module_0 (
    id_1,
    .id_3(id_2)
);
  inout wire id_2;
  output wire id_1;
  logic [1  ||  1  ||  -1  ||  -1 : -1] id_4;
  integer id_5;
  ;
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wor id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  output wire id_1;
  assign id_9 = -1;
  wire [(  -1  &&  id_4  ) : 1] id_11;
endmodule
