Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd" in Library work.
Architecture behavioral of Entity clk25gen is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Entity <vga_imagegenerator> compiled.
Entity <vga_imagegenerator> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Architecture behavioral of Entity ov7670_registers is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_PB_BITS = 24

Analyzing hierarchy for entity <clk25gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 19200

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	PIXELS = 19200

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_PB_BITS = 24
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 226: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 234: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 242: Instantiating black box module <frame_buffer>.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 250: Instantiating black box module <frame_buffer>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clk25gen> in library <work> (Architecture <behavioral>).
Entity <clk25gen> analyzed. Unit <clk25gen> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	PIXELS = 19200
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	PIXELS = 19200
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk25gen>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clk25gen.vhd".
    Found 1-bit register for signal <clkbuf>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clk25gen> synthesized.


Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found 15-bit register for signal <addr>.
    Found 15-bit adder for signal <addr$addsub0000> created at line 33.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:1780 - Signal <o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <d5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <RGB_out>.
    Found 4-bit register for signal <c>.
    Found 8-bit register for signal <d1>.
    Found 8-bit register for signal <d2>.
    Found 8-bit register for signal <d3>.
    Found 8-bit register for signal <d4>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
WARNING:Xst:1780 - Signal <ph> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 101 is never reached in FSM <state0>.
    Found finite state machine <FSM_0> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_vga                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_vga                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <activeArea1>.
    Found 1-bit register for signal <activeArea2>.
    Found 1-bit register for signal <activeArea3>.
    Found 1-bit register for signal <activeArea4>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$addsub0000> created at line 160.
    Found 1-bit register for signal <h>.
    Found 10-bit comparator greatequal for signal <h$cmp_ge0000> created at line 64.
    Found 10-bit comparator lessequal for signal <h$cmp_le0000> created at line 64.
    Found 10-bit up counter for signal <hcnt>.
    Found 1-bit register for signal <pv>.
    Found 1-bit register for signal <v>.
    Found 10-bit comparator greatequal for signal <v$cmp_ge0000> created at line 76.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 76.
    Found 1-bit register for signal <v120>.
    Found 10-bit up counter for signal <vcnt>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 57x16-bit ROM for signal <cmd_reg$rom0000> created at line 102.
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit register for signal <sequence>.
    Found 6-bit adder for signal <sequence$addsub0000> created at line 99.
    Summary:
	inferred   1 ROM(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit register for signal <data_sr>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   1 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
    Found finite state machine <FSM_2> for signal <row>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | pclk                      (rising_edge)        |
    | Clock enable       | row$not0000               (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 81.
    Found 6-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 7-bit register for signal <href_last>.
    Found 3-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | cc                        (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <send>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 57x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 15-bit adder                                          : 8
 6-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 65
 1-bit register                                        : 34
 10-bit register                                       : 1
 15-bit register                                       : 8
 16-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 2
 4-bit register                                        : 1
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 5
# Comparators                                          : 4
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_ov7670capt1/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt2/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt3/row/FSM> on signal <row[1:2]> with gray encoding.
Optimizing FSM <inst_ov7670capt4/row/FSM> on signal <row[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_vgatiming/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_vgatiming/state0/FSM> on signal <state0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | unreached
-------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer2>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer3>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer4>.
INFO:Xst:2261 - The FF/Latch <d1_0> in Unit <inst_imagegen> is equivalent to the following 19 FFs/Latches, which will be removed : <d1_2> <d1_3> <d1_5> <d1_6> <d4_0> <d4_2> <d4_3> <d4_5> <d4_6> <d2_0> <d2_2> <d2_3> <d2_5> <d2_6> <d3_0> <d3_2> <d3_3> <d3_5> <d3_6> 
WARNING:Xst:1710 - FF/Latch <d1_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <inst_imagegen>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 57x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 15-bit adder                                          : 8
 6-bit adder                                           : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 358
 Flip-Flops                                            : 358
# Comparators                                          : 4
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <d3_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d3_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d2_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d4_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RGB_out_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_6> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_5> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_3> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_2> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d1_0> (without init value) has a constant value of 0 in block <vga_imagegenerator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <d_latch_3> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_4> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2677 - Node <d_latch_5> of sequential type is unconnected in block <ov7670_capture>.
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <address_generator> ...

Optimizing unit <vga_imagegenerator> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Optimizing unit <ov7670_capture> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 4.
FlipFlop Registers/sequence_0 has been replicated 1 time(s)
FlipFlop Registers/sequence_1 has been replicated 1 time(s)
FlipFlop Registers/sequence_2 has been replicated 1 time(s)
FlipFlop SCCB/busy_sr_31 has been replicated 1 time(s)
FlipFlop inst_ov7670capt1/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt1/latched_vsync connected to a primary input has been replicated
FlipFlop inst_ov7670capt2/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt2/latched_vsync connected to a primary input has been replicated
FlipFlop inst_ov7670capt3/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt3/latched_vsync connected to a primary input has been replicated
FlipFlop inst_ov7670capt4/latched_vsync has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop inst_ov7670capt4/latched_vsync connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 401
 Flip-Flops                                            : 401

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 1125
#      GND                         : 5
#      INV                         : 25
#      LUT1                        : 169
#      LUT2                        : 183
#      LUT2_L                      : 2
#      LUT3                        : 88
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 209
#      LUT4_D                      : 14
#      LUT4_L                      : 13
#      MUXCY                       : 175
#      MUXF5                       : 37
#      MUXF6                       : 16
#      VCC                         : 5
#      XORCY                       : 182
# FlipFlops/Latches                : 413
#      FDC                         : 94
#      FDC_1                       : 28
#      FDCE                        : 232
#      FDE                         : 32
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 25
# RAMS                             : 16
#      RAMB16_S1_S1                : 12
#      RAMB16_S4_S4                : 4
# Clock Buffers                    : 7
#      BUFG                        : 2
#      BUFGP                       : 5
# IO Buffers                       : 61
#      IBUF                        : 23
#      OBUF                        : 38
# Others                           : 12
#      KEEPER                      : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      382  out of   8672     4%  
 Number of Slice Flip Flops:            413  out of  17344     2%  
 Number of 4 input LUTs:                705  out of  17344     4%  
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    250    26%  
 Number of BRAMs:                        16  out of     28    57%  
 Number of GCLKs:                         7  out of     24    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
inst_clk25/clkbuf1                 | BUFG                   | 150   |
ov7670_pclk1                       | BUFGP                  | 40    |
ov7670_pclk2                       | BUFGP                  | 40    |
ov7670_pclk3                       | BUFGP                  | 40    |
ov7670_pclk4                       | BUFGP                  | 40    |
ov7670_xclk4_OBUF1(cc1:O)          | BUFG(*)(resend2)       | 109   |
clk50                              | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 356   |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.732ns (Maximum Frequency: 148.544MHz)
   Minimum input arrival time before clock: 4.707ns
   Maximum output required time after clock: 7.995ns
   Maximum combinational path delay: 6.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_clk25/clkbuf1'
  Clock period: 6.561ns (frequency: 152.416MHz)
  Total number of paths / destination ports: 2643 / 437
-------------------------------------------------------------------------
Delay:               6.561ns (Levels of Logic = 4)
  Source:            inst_addrgen4/addr_4 (FF)
  Destination:       inst_addrgen4/addr_14 (FF)
  Source Clock:      inst_clk25/clkbuf1 rising
  Destination Clock: inst_clk25/clkbuf1 rising

  Data Path: inst_addrgen4/addr_4 to inst_addrgen4/addr_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.844  inst_addrgen4/addr_4 (inst_addrgen4/addr_4)
     LUT4:I0->O            1   0.704   0.499  inst_addrgen4/addr_mux0001<0>150 (inst_addrgen4/addr_mux0001<0>150)
     LUT2:I1->O            1   0.704   0.424  inst_addrgen4/addr_mux0001<0>151 (inst_addrgen4/addr_mux0001<0>151)
     LUT4_D:I3->O         14   0.704   1.079  inst_addrgen4/addr_mux0001<0>179 (inst_addrgen4/N01)
     LUT2:I1->O            1   0.704   0.000  inst_addrgen4/addr_mux0001<13>1 (inst_addrgen4/addr_mux0001<13>)
     FDCE:D                    0.308          inst_addrgen4/addr_1
    ----------------------------------------
    Total                      6.561ns (3.715ns logic, 2.846ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk1'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclk1 falling
  Destination Clock: ov7670_pclk1 rising

  Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt1/latched_vsync_1 (inst_ov7670capt1/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk2'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt2/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt2/address_14 (FF)
  Source Clock:      ov7670_pclk2 falling
  Destination Clock: ov7670_pclk2 rising

  Data Path: inst_ov7670capt2/latched_vsync_1 to inst_ov7670capt2/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt2/latched_vsync_1 (inst_ov7670capt2/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt2/address_not00011 (inst_ov7670capt2/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt2/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk3'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt3/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt3/address_14 (FF)
  Source Clock:      ov7670_pclk3 falling
  Destination Clock: ov7670_pclk3 rising

  Data Path: inst_ov7670capt3/latched_vsync_1 to inst_ov7670capt3/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt3/latched_vsync_1 (inst_ov7670capt3/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt3/address_not00011 (inst_ov7670capt3/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt3/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclk4'
  Clock period: 6.732ns (frequency: 148.544MHz)
  Total number of paths / destination ports: 502 / 117
-------------------------------------------------------------------------
Delay:               3.366ns (Levels of Logic = 1)
  Source:            inst_ov7670capt4/latched_vsync_1 (FF)
  Destination:       inst_ov7670capt4/address_14 (FF)
  Source Clock:      ov7670_pclk4 falling
  Destination Clock: ov7670_pclk4 rising

  Data Path: inst_ov7670capt4/latched_vsync_1 to inst_ov7670capt4/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.591   0.499  inst_ov7670capt4/latched_vsync_1 (inst_ov7670capt4/latched_vsync_1)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt4/address_not00011 (inst_ov7670capt4/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt4/address_0
    ----------------------------------------
    Total                      3.366ns (1.850ns logic, 1.516ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_xclk4_OBUF1'
  Clock period: 6.281ns (frequency: 159.220MHz)
  Total number of paths / destination ports: 2140 / 190
-------------------------------------------------------------------------
Delay:               6.281ns (Levels of Logic = 3)
  Source:            SCCB/scaler_6 (FF)
  Destination:       SCCB/data_sr_31 (FF)
  Source Clock:      ov7670_xclk4_OBUF1 rising
  Destination Clock: ov7670_xclk4_OBUF1 rising

  Data Path: SCCB/scaler_6 to SCCB/data_sr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.673  SCCB/scaler_6 (SCCB/scaler_6)
     LUT4:I3->O            1   0.704   0.455  SCCB/busy_sr_not0003115 (SCCB/busy_sr_not0003115)
     LUT4:I2->O            2   0.704   0.622  SCCB/busy_sr_not0003138 (SCCB/taken_mux0003)
     LUT2:I0->O           65   0.704   1.273  SCCB/busy_sr_not00032 (SCCB/busy_sr_not0003)
     FDCE:CE                   0.555          SCCB/busy_sr_0
    ----------------------------------------
    Total                      6.281ns (3.258ns logic, 3.023ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 6.469ns (frequency: 154.583MHz)
  Total number of paths / destination ports: 901 / 50
-------------------------------------------------------------------------
Delay:               6.469ns (Levels of Logic = 8)
  Source:            inst_debounce/counter_8 (FF)
  Destination:       inst_debounce/counter_0 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: inst_debounce/counter_8 to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  inst_debounce/counter_8 (inst_debounce/counter_8)
     LUT4:I0->O            1   0.704   0.000  inst_debounce/counter_cmp_eq0000_wg_lut<0> (inst_debounce/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<0> (inst_debounce/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<1> (inst_debounce/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<2> (inst_debounce/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<3> (inst_debounce/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  inst_debounce/counter_cmp_eq0000_wg_cy<4> (inst_debounce/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.459   0.526  inst_debounce/counter_cmp_eq0000_wg_cy<5> (inst_debounce/counter_cmp_eq0000)
     LUT2:I1->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      6.469ns (4.069ns logic, 2.400ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.707ns (Levels of Logic = 2)
  Source:            pb (PAD)
  Destination:       inst_debounce/counter_0 (FF)
  Destination Clock: clk50 rising

  Data Path: pb to inst_debounce/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  pb_IBUF (pb_IBUF)
     LUT2:I0->O           24   0.704   1.252  inst_debounce/counter_or00001 (inst_debounce/counter_or0000)
     FDR:R                     0.911          inst_debounce/counter_0
    ----------------------------------------
    Total                      4.707ns (2.833ns logic, 1.874ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk4'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync4 (PAD)
  Destination:       inst_ov7670capt4/latched_vsync (FF)
  Destination Clock: ov7670_pclk4 falling

  Data Path: ov7670_vsync4 to inst_ov7670capt4/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync4_IBUF (ov7670_vsync4_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt4/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk3'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync3 (PAD)
  Destination:       inst_ov7670capt3/latched_vsync (FF)
  Destination Clock: ov7670_pclk3 falling

  Data Path: ov7670_vsync3 to inst_ov7670capt3/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync3_IBUF (ov7670_vsync3_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt3/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk2'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync2 (PAD)
  Destination:       inst_ov7670capt2/latched_vsync (FF)
  Destination Clock: ov7670_pclk2 falling

  Data Path: ov7670_vsync2 to inst_ov7670capt2/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync2_IBUF (ov7670_vsync2_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt2/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclk1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ov7670_vsync1 (PAD)
  Destination:       inst_ov7670capt1/latched_vsync (FF)
  Destination Clock: ov7670_pclk1 falling

  Data Path: ov7670_vsync1 to inst_ov7670capt1/latched_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  ov7670_vsync1_IBUF (ov7670_vsync1_IBUF)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_vsync
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.995ns (Levels of Logic = 3)
  Source:            inst_debounce/output (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clk50 rising

  Data Path: inst_debounce/output to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            363   0.591   1.542  inst_debounce/output (inst_debounce/output)
     LUT4:I0->O            4   0.704   0.762  SCCB/siodLogicTrst7 (SCCB/siodLogicTrst7)
     LUT3:I0->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      7.995ns (5.271ns logic, 2.724ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ov7670_xclk4_OBUF1'
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Offset:              6.981ns (Levels of Logic = 3)
  Source:            SCCB/busy_sr_29 (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      ov7670_xclk4_OBUF1 rising

  Data Path: SCCB/busy_sr_29 to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.668  SCCB/busy_sr_29 (SCCB/busy_sr_29)
     LUT4:I2->O            4   0.704   0.622  SCCB/siodLogicTrst18 (SCCB/siodLogicTrst18)
     LUT3:I2->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      6.981ns (5.271ns logic, 1.710ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_clk25/clkbuf1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.796ns (Levels of Logic = 1)
  Source:            inst_vgatiming/v (FF)
  Destination:       vga_vsync (PAD)
  Source Clock:      inst_clk25/clkbuf1 rising

  Data Path: inst_vgatiming/v to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.591   0.933  inst_vgatiming/v (inst_vgatiming/v)
     OBUF:I->O                 3.272          vga_vsync_OBUF (vga_vsync)
    ----------------------------------------
    Total                      4.796ns (3.863ns logic, 0.933ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 8
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 3)
  Source:            sw (PAD)
  Destination:       ov7670_xclk1 (PAD)

  Data Path: sw to ov7670_xclk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  sw_IBUF (sw_IBUF)
     LUT3:I0->O            5   0.704   0.633  cc1 (ov7670_xclk4_OBUF1)
     OBUF:I->O                 3.272          ov7670_xclk1_OBUF (ov7670_xclk1)
    ----------------------------------------
    Total                      6.422ns (5.194ns logic, 1.228ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.28 secs
 
--> 


Total memory usage is 551060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    6 (   0 filtered)

