-- generated by newgenasym Wed Aug 11 11:16:35 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SN74LVC2G74 is
    port (    
	CLK:       IN     STD_LOGIC;    
	\clr*\:    IN     STD_LOGIC;    
	D:         IN     STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	\pre*\:    IN     STD_LOGIC;    
	Q:         OUT    STD_LOGIC;    
	\q*\:      OUT    STD_LOGIC;    
	VCC:       IN     STD_LOGIC);
end SN74LVC2G74;
