// Seed: 3477922493
module module_0 ();
  assign id_1 = 1;
  module_2 modCall_1 ();
  wire id_2;
  assign id_1 = 1 & 1;
  tri0 id_3, id_4, id_5, id_6;
  wire id_7;
  assign id_3 = 1;
endmodule
module module_1 (
    output wand id_0
);
  assign id_0 = -1 && id_2;
  wire id_3, id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    begin : LABEL_0
      id_7 = -1'b0 - id_1;
    end
  end
  module_2 modCall_1 ();
  wire id_10;
  assign id_8 = id_4;
endmodule
