Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 16:14:32 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Task3_top_timing_summary_routed.rpt -pb Task3_top_timing_summary_routed.pb -rpx Task3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Task3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 62 register/latch pins with no clock driven by root clock pin: u_vga_core/vga_timing/clk_div_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: u_vga_core/vga_timing/clk_div_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.954        0.000                      0                 8498        0.039        0.000                      0                 8498        3.750        0.000                       0                  1256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.954        0.000                      0                 8498        0.039        0.000                      0                 8498        3.750        0.000                       0                  1256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 2.509ns (30.086%)  route 5.830ns (69.914%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.152 r  u_Task3/ram_reg_0_63_0_2_i_10/O[2]
                         net (fo=1, routed)           0.616     7.768    u_Task3/write_address1[8]
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     8.317 r  u_Task3/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.999    10.316    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.334    10.650 f  u_vga_core/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          1.974    12.623    u_Task3/ram_reg_10560_10623_0_2
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.332    12.955 r  u_Task3/ram_reg_9536_9599_0_2_i_1/O
                         net (fo=4, routed)           0.626    13.581    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WE
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.502    14.924    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WCLK
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMA/CLK
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X34Y108        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.536    u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 2.509ns (30.086%)  route 5.830ns (69.914%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.152 r  u_Task3/ram_reg_0_63_0_2_i_10/O[2]
                         net (fo=1, routed)           0.616     7.768    u_Task3/write_address1[8]
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     8.317 r  u_Task3/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.999    10.316    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.334    10.650 f  u_vga_core/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          1.974    12.623    u_Task3/ram_reg_10560_10623_0_2
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.332    12.955 r  u_Task3/ram_reg_9536_9599_0_2_i_1/O
                         net (fo=4, routed)           0.626    13.581    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WE
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.502    14.924    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WCLK
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMB/CLK
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X34Y108        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.536    u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 2.509ns (30.086%)  route 5.830ns (69.914%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.152 r  u_Task3/ram_reg_0_63_0_2_i_10/O[2]
                         net (fo=1, routed)           0.616     7.768    u_Task3/write_address1[8]
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     8.317 r  u_Task3/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.999    10.316    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.334    10.650 f  u_vga_core/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          1.974    12.623    u_Task3/ram_reg_10560_10623_0_2
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.332    12.955 r  u_Task3/ram_reg_9536_9599_0_2_i_1/O
                         net (fo=4, routed)           0.626    13.581    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WE
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.502    14.924    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WCLK
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMC/CLK
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X34Y108        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.536    u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 2.509ns (30.086%)  route 5.830ns (69.914%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.152 r  u_Task3/ram_reg_0_63_0_2_i_10/O[2]
                         net (fo=1, routed)           0.616     7.768    u_Task3/write_address1[8]
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.549     8.317 r  u_Task3/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.999    10.316    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.334    10.650 f  u_vga_core/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          1.974    12.623    u_Task3/ram_reg_10560_10623_0_2
    SLICE_X43Y108        LUT6 (Prop_lut6_I3_O)        0.332    12.955 r  u_Task3/ram_reg_9536_9599_0_2_i_1/O
                         net (fo=4, routed)           0.626    13.581    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WE
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.502    14.924    u_vga_core/video_mem/ram_reg_9536_9599_0_2/WCLK
    SLICE_X34Y108        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMD/CLK
                         clock pessimism              0.180    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X34Y108        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.536    u_vga_core/video_mem/ram_reg_9536_9599_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.308ns (39.673%)  route 5.030ns (60.327%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.107 r  u_Task3/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_Task3/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  u_Task3/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.904    u_Task3/write_address1[10]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.749 r  u_Task3/ram_reg_0_63_0_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_Task3/ram_reg_0_63_0_2_i_7_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 f  u_Task3/ram_reg_0_63_0_2_i_4/O[1]
                         net (fo=88, routed)          1.616    10.699    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[8]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.329    11.028 f  u_vga_core/video_mem/ram_reg_64_127_0_2_i_4/O
                         net (fo=106, routed)         1.601    12.629    u_Task3/ram_reg_7680_7743_0_2
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.332    12.961 r  u_Task3/ram_reg_4480_4543_0_2_i_1/O
                         net (fo=4, routed)           0.619    13.580    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WE
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.507    14.930    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WCLK
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMA/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X46Y84         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.620    u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.308ns (39.673%)  route 5.030ns (60.327%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.107 r  u_Task3/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_Task3/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  u_Task3/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.904    u_Task3/write_address1[10]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.749 r  u_Task3/ram_reg_0_63_0_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_Task3/ram_reg_0_63_0_2_i_7_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 f  u_Task3/ram_reg_0_63_0_2_i_4/O[1]
                         net (fo=88, routed)          1.616    10.699    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[8]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.329    11.028 f  u_vga_core/video_mem/ram_reg_64_127_0_2_i_4/O
                         net (fo=106, routed)         1.601    12.629    u_Task3/ram_reg_7680_7743_0_2
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.332    12.961 r  u_Task3/ram_reg_4480_4543_0_2_i_1/O
                         net (fo=4, routed)           0.619    13.580    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WE
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.507    14.930    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WCLK
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMB/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X46Y84         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.620    u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.308ns (39.673%)  route 5.030ns (60.327%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.107 r  u_Task3/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_Task3/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  u_Task3/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.904    u_Task3/write_address1[10]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.749 r  u_Task3/ram_reg_0_63_0_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_Task3/ram_reg_0_63_0_2_i_7_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 f  u_Task3/ram_reg_0_63_0_2_i_4/O[1]
                         net (fo=88, routed)          1.616    10.699    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[8]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.329    11.028 f  u_vga_core/video_mem/ram_reg_64_127_0_2_i_4/O
                         net (fo=106, routed)         1.601    12.629    u_Task3/ram_reg_7680_7743_0_2
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.332    12.961 r  u_Task3/ram_reg_4480_4543_0_2_i_1/O
                         net (fo=4, routed)           0.619    13.580    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WE
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.507    14.930    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WCLK
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMC/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X46Y84         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.620    u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 3.308ns (39.673%)  route 5.030ns (60.327%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.107 r  u_Task3/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_Task3/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  u_Task3/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.904    u_Task3/write_address1[10]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.749 r  u_Task3/ram_reg_0_63_0_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_Task3/ram_reg_0_63_0_2_i_7_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 f  u_Task3/ram_reg_0_63_0_2_i_4/O[1]
                         net (fo=88, routed)          1.616    10.699    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[8]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.329    11.028 f  u_vga_core/video_mem/ram_reg_64_127_0_2_i_4/O
                         net (fo=106, routed)         1.601    12.629    u_Task3/ram_reg_7680_7743_0_2
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.332    12.961 r  u_Task3/ram_reg_4480_4543_0_2_i_1/O
                         net (fo=4, routed)           0.619    13.580    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WE
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.507    14.930    u_vga_core/video_mem/ram_reg_4480_4543_0_2/WCLK
    SLICE_X46Y84         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMD/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X46Y84         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.620    u_vga_core/video_mem/ram_reg_4480_4543_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.308ns (39.706%)  route 5.023ns (60.294%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.107 r  u_Task3/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_Task3/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  u_Task3/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.904    u_Task3/write_address1[10]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.749 r  u_Task3/ram_reg_0_63_0_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_Task3/ram_reg_0_63_0_2_i_7_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 f  u_Task3/ram_reg_0_63_0_2_i_4/O[1]
                         net (fo=88, routed)          1.616    10.699    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[8]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.329    11.028 f  u_vga_core/video_mem/ram_reg_64_127_0_2_i_4/O
                         net (fo=106, routed)         1.597    12.625    u_Task3/ram_reg_7680_7743_0_2
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.332    12.957 r  u_Task3/ram_reg_4288_4351_0_2_i_1/O
                         net (fo=4, routed)           0.616    13.573    u_vga_core/video_mem/ram_reg_4288_4351_0_2/WE
    SLICE_X46Y85         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.508    14.931    u_vga_core/video_mem/ram_reg_4288_4351_0_2/WCLK
    SLICE_X46Y85         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMA/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X46Y85         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.621    u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 u_Task3/Yo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 3.308ns (39.706%)  route 5.023ns (60.294%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.639     5.242    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y96         FDCE                                         r  u_Task3/Yo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.419     5.661 r  u_Task3/Yo_reg[0]/Q
                         net (fo=9, routed)           0.617     6.277    u_vga_core/DI[0]
    SLICE_X38Y96         LUT2 (Prop_lut2_I0_O)        0.297     6.574 r  u_vga_core/ram_reg_0_63_0_2_i_15/O
                         net (fo=1, routed)           0.000     6.574    u_Task3/S[0]
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.107 r  u_Task3/ram_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.107    u_Task3/ram_reg_0_63_0_2_i_10_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.326 r  u_Task3/ram_reg_0_63_0_2_i_9/O[0]
                         net (fo=1, routed)           0.578     7.904    u_Task3/write_address1[10]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.749 r  u_Task3/ram_reg_0_63_0_2_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.749    u_Task3/ram_reg_0_63_0_2_i_7_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.083 f  u_Task3/ram_reg_0_63_0_2_i_4/O[1]
                         net (fo=88, routed)          1.616    10.699    u_vga_core/video_mem/ram_reg_7680_7743_0_2_i_1[8]
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.329    11.028 f  u_vga_core/video_mem/ram_reg_64_127_0_2_i_4/O
                         net (fo=106, routed)         1.597    12.625    u_Task3/ram_reg_7680_7743_0_2
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.332    12.957 r  u_Task3/ram_reg_4288_4351_0_2_i_1/O
                         net (fo=4, routed)           0.616    13.573    u_vga_core/video_mem/ram_reg_4288_4351_0_2/WE
    SLICE_X46Y85         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        1.508    14.931    u_vga_core/video_mem/ram_reg_4288_4351_0_2/WCLK
    SLICE_X46Y85         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMB/CLK
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X46Y85         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.621    u_vga_core/video_mem/ram_reg_4288_4351_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.178%)  route 0.467ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[1]_rep__1/Q
                         net (fo=320, routed)         0.467     2.097    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD1
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.178%)  route 0.467ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[1]_rep__1/Q
                         net (fo=320, routed)         0.467     2.097    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD1
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.178%)  route 0.467ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[1]_rep__1/Q
                         net (fo=320, routed)         0.467     2.097    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD1
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[1]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.178%)  route 0.467ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[1]_rep__1/Q
                         net (fo=320, routed)         0.467     2.097    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD1
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.057    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.875%)  route 0.475ns (77.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[0]_rep__1/Q
                         net (fo=320, routed)         0.475     2.105    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD0
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.058    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.875%)  route 0.475ns (77.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[0]_rep__1/Q
                         net (fo=320, routed)         0.475     2.105    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD0
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.058    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.875%)  route 0.475ns (77.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[0]_rep__1/Q
                         net (fo=320, routed)         0.475     2.105    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD0
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.058    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.875%)  route 0.475ns (77.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[0]_rep__1/Q
                         net (fo=320, routed)         0.475     2.105    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD0
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.058    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.097%)  route 0.421ns (74.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[2]_rep__1/Q
                         net (fo=320, routed)         0.421     2.050    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD2
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.002    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.097%)  route 0.421ns (74.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.569     1.488    u_Task3/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y97         FDCE                                         r  u_Task3/Xo_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  u_Task3/Xo_reg[2]_rep__1/Q
                         net (fo=320, routed)         0.421     2.050    u_vga_core/video_mem/ram_reg_15360_15423_0_2/ADDRD2
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1255, routed)        0.829     1.994    u_vga_core/video_mem/ram_reg_15360_15423_0_2/WCLK
    SLICE_X50Y103        RAMD64E                                      r  u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X50Y103        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     2.002    u_vga_core/video_mem/ram_reg_15360_15423_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    u_Task3/Count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    u_Task3/Count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    u_Task3/Count_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    u_Task3/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y94    u_Task3/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    u_Task3/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    u_Task3/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    u_Task3/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    u_Task3/FSM_onehot_current_state_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   u_vga_core/video_mem/ram_reg_10624_10687_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y85    u_vga_core/video_mem/ram_reg_1600_1663_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y85    u_vga_core/video_mem/ram_reg_1600_1663_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y85    u_vga_core/video_mem/ram_reg_1600_1663_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y85    u_vga_core/video_mem/ram_reg_1600_1663_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y88    u_vga_core/video_mem/ram_reg_7872_7935_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y88    u_vga_core/video_mem/ram_reg_7872_7935_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y109   u_vga_core/video_mem/ram_reg_17152_17215_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y109   u_vga_core/video_mem/ram_reg_17152_17215_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y109   u_vga_core/video_mem/ram_reg_17152_17215_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y107   u_vga_core/video_mem/ram_reg_18496_18559_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y92    u_vga_core/video_mem/ram_reg_7680_7743_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y100   u_vga_core/video_mem/ram_reg_13312_13375_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y100   u_vga_core/video_mem/ram_reg_13312_13375_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y100   u_vga_core/video_mem/ram_reg_13312_13375_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y109   u_vga_core/video_mem/ram_reg_17152_17215_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y112   u_vga_core/video_mem/ram_reg_17216_17279_0_2/RAMA/CLK



