

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Wed Jul 31 17:02:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   221427|   221427|  2.214 ms|  2.214 ms|  221427|  221427|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |                                       |                                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
        |                Instance               |               Module               |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-------+-------+----------+
        |dataflow_in_loop_ln171_for_block_y_U0  |dataflow_in_loop_ln171_for_block_y  |    27714|    27714|  0.277 ms|  0.277 ms|  27673|  27673|  dataflow|
        +---------------------------------------+------------------------------------+---------+---------+----------+----------+-------+-------+----------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln171_for_block_y  |   221426|   221426|     27716|          -|          -|     8|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|      70|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       58|   256|   27579|   47620|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       58|   256|   27657|   47657|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       20|    20|      11|      40|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_ln171_for_block_y_U0  |dataflow_in_loop_ln171_for_block_y  |       58|  256|  27579|  47620|    0|
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                                    |       58|  256|  27579|  47620|    0|
    +---------------------------------------+------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  22|   6|           4|           1|
    |loop_dataflow_output_count  |         +|   0|  22|   6|           4|           1|
    |bound_minus_1               |         -|   0|  26|   7|           5|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  70|  19|          13|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    4|          8|
    |loop_dataflow_output_count  |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    8|         16|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  4|   0|    4|          0|
    |loop_dataflow_output_count  |  4|   0|    4|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+---------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+------------------------------+-----+------+------------+---------------------------+--------------+
|m_axi_inout1_AWVALID          |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWREADY          |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWADDR           |  out|    64|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWID             |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWLEN            |  out|    32|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWSIZE           |  out|     3|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWBURST          |  out|     2|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWLOCK           |  out|     2|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWCACHE          |  out|     4|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWPROT           |  out|     3|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWQOS            |  out|     4|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWREGION         |  out|     4|       m_axi|                     inout1|       pointer|
|m_axi_inout1_AWUSER           |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WVALID           |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WREADY           |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WDATA            |  out|   256|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WSTRB            |  out|    32|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WLAST            |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WID              |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_WUSER            |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARVALID          |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARREADY          |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARADDR           |  out|    64|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARID             |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARLEN            |  out|    32|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARSIZE           |  out|     3|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARBURST          |  out|     2|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARLOCK           |  out|     2|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARCACHE          |  out|     4|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARPROT           |  out|     3|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARQOS            |  out|     4|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARREGION         |  out|     4|       m_axi|                     inout1|       pointer|
|m_axi_inout1_ARUSER           |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RVALID           |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RREADY           |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RDATA            |   in|   256|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RLAST            |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RID              |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RFIFONUM         |   in|     9|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RUSER            |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_RRESP            |   in|     2|       m_axi|                     inout1|       pointer|
|m_axi_inout1_BVALID           |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_BREADY           |  out|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_BRESP            |   in|     2|       m_axi|                     inout1|       pointer|
|m_axi_inout1_BID              |   in|     1|       m_axi|                     inout1|       pointer|
|m_axi_inout1_BUSER            |   in|     1|       m_axi|                     inout1|       pointer|
|x                             |   in|    64|     ap_none|                          x|        scalar|
|x_ap_vld                      |   in|     1|     ap_none|                          x|        scalar|
|m_axi_inout2_AWVALID          |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWREADY          |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWADDR           |  out|    64|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWID             |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWLEN            |  out|    32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWSIZE           |  out|     3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWBURST          |  out|     2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWLOCK           |  out|     2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWCACHE          |  out|     4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWPROT           |  out|     3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWQOS            |  out|     4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWREGION         |  out|     4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWUSER           |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WVALID           |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WREADY           |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WDATA            |  out|   256|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WSTRB            |  out|    32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WLAST            |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WID              |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WUSER            |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARVALID          |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARREADY          |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARADDR           |  out|    64|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARID             |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARLEN            |  out|    32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARSIZE           |  out|     3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARBURST          |  out|     2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARLOCK           |  out|     2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARCACHE          |  out|     4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARPROT           |  out|     3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARQOS            |  out|     4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARREGION         |  out|     4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARUSER           |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RVALID           |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RREADY           |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RDATA            |   in|   256|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RLAST            |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RID              |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RFIFONUM         |   in|     9|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RUSER            |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RRESP            |   in|     2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BVALID           |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BREADY           |  out|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BRESP            |   in|     2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BID              |   in|     1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BUSER            |   in|     1|       m_axi|                     inout2|       pointer|
|out_r                         |   in|    64|     ap_none|                      out_r|        scalar|
|out_r_ap_vld                  |   in|     1|     ap_none|                      out_r|        scalar|
|m_axi_weights_AWVALID         |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_AWREADY         |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_AWADDR          |  out|    64|       m_axi|                    weights|       pointer|
|m_axi_weights_AWID            |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_AWLEN           |  out|    32|       m_axi|                    weights|       pointer|
|m_axi_weights_AWSIZE          |  out|     3|       m_axi|                    weights|       pointer|
|m_axi_weights_AWBURST         |  out|     2|       m_axi|                    weights|       pointer|
|m_axi_weights_AWLOCK          |  out|     2|       m_axi|                    weights|       pointer|
|m_axi_weights_AWCACHE         |  out|     4|       m_axi|                    weights|       pointer|
|m_axi_weights_AWPROT          |  out|     3|       m_axi|                    weights|       pointer|
|m_axi_weights_AWQOS           |  out|     4|       m_axi|                    weights|       pointer|
|m_axi_weights_AWREGION        |  out|     4|       m_axi|                    weights|       pointer|
|m_axi_weights_AWUSER          |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_WVALID          |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_WREADY          |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_WDATA           |  out|   256|       m_axi|                    weights|       pointer|
|m_axi_weights_WSTRB           |  out|    32|       m_axi|                    weights|       pointer|
|m_axi_weights_WLAST           |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_WID             |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_WUSER           |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_ARVALID         |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_ARREADY         |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_ARADDR          |  out|    64|       m_axi|                    weights|       pointer|
|m_axi_weights_ARID            |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_ARLEN           |  out|    32|       m_axi|                    weights|       pointer|
|m_axi_weights_ARSIZE          |  out|     3|       m_axi|                    weights|       pointer|
|m_axi_weights_ARBURST         |  out|     2|       m_axi|                    weights|       pointer|
|m_axi_weights_ARLOCK          |  out|     2|       m_axi|                    weights|       pointer|
|m_axi_weights_ARCACHE         |  out|     4|       m_axi|                    weights|       pointer|
|m_axi_weights_ARPROT          |  out|     3|       m_axi|                    weights|       pointer|
|m_axi_weights_ARQOS           |  out|     4|       m_axi|                    weights|       pointer|
|m_axi_weights_ARREGION        |  out|     4|       m_axi|                    weights|       pointer|
|m_axi_weights_ARUSER          |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_RVALID          |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_RREADY          |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_RDATA           |   in|   256|       m_axi|                    weights|       pointer|
|m_axi_weights_RLAST           |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_RID             |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_RFIFONUM        |   in|     9|       m_axi|                    weights|       pointer|
|m_axi_weights_RUSER           |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_RRESP           |   in|     2|       m_axi|                    weights|       pointer|
|m_axi_weights_BVALID          |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_BREADY          |  out|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_BRESP           |   in|     2|       m_axi|                    weights|       pointer|
|m_axi_weights_BID             |   in|     1|       m_axi|                    weights|       pointer|
|m_axi_weights_BUSER           |   in|     1|       m_axi|                    weights|       pointer|
|pos_embed                     |   in|    64|     ap_none|                  pos_embed|        scalar|
|pos_embed_ap_vld              |   in|     1|     ap_none|                  pos_embed|        scalar|
|patch_embed_bias_address0     |  out|     5|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_ce0          |  out|     1|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_d0           |  out|   128|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_q0           |   in|   128|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_we0          |  out|     1|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_address1     |  out|     5|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_ce1          |  out|     1|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_d1           |  out|   128|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_q1           |   in|   128|   ap_memory|           patch_embed_bias|         array|
|patch_embed_bias_we1          |  out|     1|   ap_memory|           patch_embed_bias|         array|
|patch_embed_weights_address0  |  out|    11|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_ce0       |  out|     1|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_d0        |  out|  2048|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_q0        |   in|  2048|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_we0       |  out|     1|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_address1  |  out|    11|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_ce1       |  out|     1|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_d1        |  out|  2048|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_q1        |   in|  2048|   ap_memory|        patch_embed_weights|         array|
|patch_embed_weights_we1       |  out|     1|   ap_memory|        patch_embed_weights|         array|
|ap_clk                        |   in|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue                   |   in|     1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+------------------------------+-----+------+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pos_embed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pos_embed"   --->   Operation 7 'read' 'pos_embed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 8 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 9 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.26>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%y_block = phi i4 0, void %newFuncRoot, i4 %y_block_2, void %for.inc.i.i"   --->   Operation 11 'phi' 'y_block' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln171 = icmp_eq  i4 %y_block, i4 8" [Deit_cpp/src/conv.cpp:171]   --->   Operation 12 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln171 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i4 %y_block, i4 8, i32 0" [Deit_cpp/src/conv.cpp:171]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.79ns)   --->   "%y_block_2 = add i4 %y_block, i4 1" [Deit_cpp/src/conv.cpp:171]   --->   Operation 15 'add' 'y_block_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc.i.i, void %compute_patch_embed_for.cond.i.exit.split.exitStub" [Deit_cpp/src/conv.cpp:171]   --->   Operation 16 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (4.54ns)   --->   "%call_ln180 = call void @dataflow_in_loop__ln171_for_block_y, i256 %inout1, i64 %x_read, i4 %y_block, i256 %inout2, i64 %out_read, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias, i2048 %patch_embed_weights" [Deit_cpp/src/conv.cpp:180]   --->   Operation 17 'call' 'call_ln180' <Predicate = (!icmp_ln171)> <Delay = 4.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Deit_cpp/src/conv.cpp:178]   --->   Operation 19 'specloopname' 'specloopname_ln178' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln180 = call void @dataflow_in_loop__ln171_for_block_y, i256 %inout1, i64 %x_read, i4 %y_block, i256 %inout2, i64 %out_read, i256 %weights, i64 %pos_embed_read, i128 %patch_embed_bias, i2048 %patch_embed_weights" [Deit_cpp/src/conv.cpp:180]   --->   Operation 20 'call' 'call_ln180' <Predicate = (!icmp_ln171)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.cond.i.i" [Deit_cpp/src/conv.cpp:171]   --->   Operation 21 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pos_embed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patch_embed_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
pos_embed_read             (read                ) [ 0011]
out_read                   (read                ) [ 0011]
x_read                     (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
y_block                    (phi                 ) [ 0011]
icmp_ln171                 (icmp                ) [ 0011]
speclooptripcount_ln0      (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln171 (specdataflowpipeline) [ 0000]
y_block_2                  (add                 ) [ 0111]
br_ln171                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
specloopname_ln178         (specloopname        ) [ 0000]
call_ln180                 (call                ) [ 0000]
br_ln171                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pos_embed">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_embed"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patch_embed_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="patch_embed_weights">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop__ln171_for_block_y"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="pos_embed_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_embed_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="out_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="y_block_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_block (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="y_block_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_block/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_dataflow_in_loop_ln171_for_block_y_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="1"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="256" slack="0"/>
<pin id="96" dir="0" index="5" bw="64" slack="1"/>
<pin id="97" dir="0" index="6" bw="256" slack="0"/>
<pin id="98" dir="0" index="7" bw="64" slack="1"/>
<pin id="99" dir="0" index="8" bw="128" slack="0"/>
<pin id="100" dir="0" index="9" bw="2048" slack="0"/>
<pin id="101" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln171_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="4" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="y_block_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_block_2/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="pos_embed_read_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pos_embed_read "/>
</bind>
</comp>

<comp id="126" class="1005" name="out_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="131" class="1005" name="x_read_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="icmp_ln171_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="140" class="1005" name="y_block_2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y_block_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="104"><net_src comp="82" pin="4"/><net_sink comp="90" pin=3"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="90" pin=9"/></net>

<net id="113"><net_src comp="82" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="82" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="60" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="90" pin=7"/></net>

<net id="129"><net_src comp="66" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="134"><net_src comp="72" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="139"><net_src comp="109" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="115" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {}
	Port: inout2 | {2 3 }
	Port: weights | {}
	Port: patch_embed_bias | {}
	Port: patch_embed_weights | {}
 - Input state : 
	Port: dataflow_parent_loop_proc : inout1 | {2 3 }
	Port: dataflow_parent_loop_proc : x | {1 }
	Port: dataflow_parent_loop_proc : inout2 | {}
	Port: dataflow_parent_loop_proc : out_r | {1 }
	Port: dataflow_parent_loop_proc : weights | {2 3 }
	Port: dataflow_parent_loop_proc : pos_embed | {1 }
	Port: dataflow_parent_loop_proc : patch_embed_bias | {2 3 }
	Port: dataflow_parent_loop_proc : patch_embed_weights | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln171 : 1
		specdataflowpipeline_ln171 : 1
		y_block_2 : 1
		br_ln171 : 2
		call_ln180 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_ln171_for_block_y_fu_90 |    58   |   256   | 244.643 |  48854  |  48410  |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |               y_block_2_fu_115               |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln171_fu_109              |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |           pos_embed_read_read_fu_60          |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |              out_read_read_fu_66             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               x_read_read_fu_72              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                              |    58   |   256   | 244.643 |  48854  |  48431  |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln171_reg_136  |    1   |
|   out_read_reg_126   |   64   |
|pos_embed_read_reg_121|   64   |
|    x_read_reg_131    |   64   |
|   y_block_2_reg_140  |    4   |
|    y_block_reg_78    |    4   |
+----------------------+--------+
|         Total        |   201  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| y_block_reg_78 |  p0  |   2  |   4  |    8   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |    8   ||  0.427  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   58   |   256  |   244  |  48854 |  48431 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   201  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   58   |   256  |   245  |  49055 |  48440 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
