Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/adam/RO-PUF/XPS-workspace/hw/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/adam/RO-PUF/XPS-workspace/hw/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc4vlx60ff668-10
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2257: Unconnected output port 'GenerateOut0' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2257: Unconnected output port 'GenerateOut1' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2257: Unconnected output port 'PWM0' of component 'system_xps_timer_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'Peripheral_Reset' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2358: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'SLEEP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DBG_WAKEUP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL0_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL0_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL0_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL0_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2384: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Clk_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_TDI_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Reg_En_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Capture_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Shift_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Update_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Dbg_Rst_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'bscan_ext_tdo' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 2988: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'MPLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3337: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl1_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl1_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl1_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl1_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl1_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl2_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl2_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl2_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl2_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl2_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl3_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl3_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl3_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl3_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Sl3_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'Interrupt' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3456: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl1_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl1_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl1_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl1_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl1_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl2_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl2_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl2_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl2_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl2_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl3_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl3_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl3_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl3_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Sl3_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'Interrupt' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3656: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT1' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT2' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT3' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3804: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3833: Unconnected output port 'Interrupt' of component 'system_rs232_uart_1_wrapper'.
WARNING:Xst:753 - "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd" line 3882: Unconnected output port 'Res' of component 'system_orgate_1_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/home/adam/RO-PUF/XPS-workspace/hw/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_xps_timer_0_wrapper.ngc>.
Reading core <../implementation/system_xps_intc_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dut_control_core_0_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_orgate_1_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_0_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_1_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_2_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_3_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_4_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_5_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_6_wrapper.ngc>.
Reading core <../implementation/system_ring_osc_7_wrapper.ngc>.
Loading core <system_xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <system_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dut_control_core_0_wrapper> for timing and area information for instance <dut_control_core_0>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_orgate_1_wrapper> for timing and area information for instance <ORGate_1>.
Loading core <system_ring_osc_0_wrapper> for timing and area information for instance <ring_osc_0>.
Loading core <system_ring_osc_1_wrapper> for timing and area information for instance <ring_osc_1>.
Loading core <system_ring_osc_2_wrapper> for timing and area information for instance <ring_osc_2>.
Loading core <system_ring_osc_3_wrapper> for timing and area information for instance <ring_osc_3>.
Loading core <system_ring_osc_4_wrapper> for timing and area information for instance <ring_osc_4>.
Loading core <system_ring_osc_5_wrapper> for timing and area information for instance <ring_osc_5>.
Loading core <system_ring_osc_6_wrapper> for timing and area information for instance <ring_osc_6>.
Loading core <system_ring_osc_7_wrapper> for timing and area information for instance <ring_osc_7>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 15 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_0> is equivalent to the following FF/Latch : <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_0> is equivalent to the following FF/Latch : <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_1> is equivalent to the following FF/Latch : <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_1> is equivalent to the following FF/Latch : <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_2> is equivalent to the following FF/Latch : <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_2> is equivalent to the following FF/Latch : <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_3> is equivalent to the following FF/Latch : <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_3> is equivalent to the following FF/Latch : <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_4> is equivalent to the following FF/Latch : <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_4> is equivalent to the following FF/Latch : <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_5> is equivalent to the following FF/Latch : <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_5> is equivalent to the following FF/Latch : <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_6> is equivalent to the following FF/Latch : <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_6> is equivalent to the following FF/Latch : <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_7> is equivalent to the following FF/Latch : <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_7> is equivalent to the following FF/Latch : <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 15 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_0> is equivalent to the following FF/Latch : <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_0> is equivalent to the following FF/Latch : <ring_osc_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_1> is equivalent to the following FF/Latch : <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_1> is equivalent to the following FF/Latch : <ring_osc_1/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_2> is equivalent to the following FF/Latch : <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_2> is equivalent to the following FF/Latch : <ring_osc_2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_3> is equivalent to the following FF/Latch : <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_3> is equivalent to the following FF/Latch : <ring_osc_3/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_4> is equivalent to the following FF/Latch : <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_4> is equivalent to the following FF/Latch : <ring_osc_4/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_5> is equivalent to the following FF/Latch : <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_5> is equivalent to the following FF/Latch : <ring_osc_5/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_6> is equivalent to the following FF/Latch : <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_6> is equivalent to the following FF/Latch : <ring_osc_6/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <ring_osc_7> is equivalent to the following FF/Latch : <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <ring_osc_7> is equivalent to the following FF/Latch : <ring_osc_7/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 8334
#      GND                         : 24
#      INV                         : 64
#      LUT1                        : 604
#      LUT2                        : 485
#      LUT2_D                      : 14
#      LUT2_L                      : 27
#      LUT3                        : 1364
#      LUT3_D                      : 101
#      LUT3_L                      : 285
#      LUT4                        : 2859
#      LUT4_D                      : 158
#      LUT4_L                      : 86
#      MULT_AND                    : 34
#      MUXCY                       : 790
#      MUXCY_L                     : 238
#      MUXF5                       : 476
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 18
#      XORCY                       : 698
# FlipFlops/Latches                : 5330
#      FD                          : 935
#      FDC                         : 21
#      FDC_1                       : 5
#      FDCE                        : 15
#      FDE                         : 319
#      FDE_1                       : 8
#      FDP                         : 9
#      FDR                         : 2239
#      FDRE                        : 1512
#      FDRE_1                      : 1
#      FDRS                        : 35
#      FDRSE                       : 112
#      FDS                         : 68
#      FDSE                        : 51
# RAMS                             : 208
#      RAM16X1D                    : 192
#      RAMB16                      : 16
# Shift Registers                  : 133
#      SRL16                       : 7
#      SRL16E                      : 118
#      SRLC16E                     : 8
# Clock Buffers                    : 14
#      BUFG                        : 14
# IO Buffers                       : 9
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 4
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 3
#      DSP48                       : 3
# Others                           : 17
#      BSCAN_VIRTEX4               : 1
#      inverter                    : 8
#      nandgate                    : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vlx60ff668-10 

 Number of Slices:                     4790  out of  26624    17%  
 Number of Slice Flip Flops:           5330  out of  53248    10%  
 Number of 4 input LUTs:               6572  out of  53248    12%  
    Number used as logic:              6055
    Number used as Shift registers:     133
    Number used as RAMs:                384
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    448     2%  
 Number of FIFO16/RAMB16s:               16  out of    160    10%  
    Number used as RAMB16s:              16
 Number of GCLKs:                        14  out of     32    43%  
 Number of DCM_ADVs:                      1  out of      8    12%  
 Number of DSP48s:                        3  out of     64     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------------------------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)                                      | Load  |
---------------------------------------------------+------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                           | clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST:CLK0| 4906  |
xps_timer_0/Interrupt                              | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)        | 1     |
mdm_0/mdm_0/drck_i                                 | BUFG                                                       | 212   |
mdm_0/mdm_0/update1                                | BUFG                                                       | 43    |
ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output1| BUFG                                                       | 64    |
---------------------------------------------------+------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                            | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                             | NONE(lmb_bram/lmb_bram/ramb16_0)                                                                                           | 32    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                 | 23    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                           | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                              | 12    |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                   | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                            | 4     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)         | 2     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                   | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                       | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                         | 1     |
mdm_0/mdm_0/update1(mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:UPDATE)                                                                                                                                                                 | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)         | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)| 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)       | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping1_INV_0:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup)            | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)      | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)      | 1     |
xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000(xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or00001:O)                                                                                                                                   | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync_0)                                                                        | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 9.456ns (Maximum Frequency: 105.755MHz)
   Minimum input arrival time before clock: 3.293ns
   Maximum output required time after clock: 8.978ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 8.022ns (frequency: 124.660MHz)
  Total number of paths / destination ports: 355377 / 12484
-------------------------------------------------------------------------
Delay:               8.022ns (Levels of Logic = 7)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             75   0.360   1.259  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF (microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<4>)
     LUT4:I3->O            1   0.195   0.523  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000073 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000073)
     LUT4:I3->O            1   0.195   0.523  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000089_SW0 (N696)
     LUT4_D:I3->O          2   0.195   0.540  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict_0_and000089 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_ex_write_op3_conflict)
     LUT3:I2->O            1   0.195   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_8_mux00001 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<8>)
     MUXCY_L:S->LO         1   0.366   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO      391   0.045   2.495  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT4:I3->O            6   0.195   0.397  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_not0001 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_not0001)
     FDSE:CE                   0.540          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/sel_input_4
    ----------------------------------------
    Total                      8.022ns (2.286ns logic, 5.736ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 8.278ns (frequency: 120.798MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               4.139ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.307   0.585  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.195   0.523  JTAG_CONTROL_I/shifting_Data_SW0 (N40)
     LUT4:I3->O            9   0.195   0.469  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.358   0.445  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     1.062          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      4.139ns (2.117ns logic, 2.022ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 9.456ns (frequency: 105.755MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               4.728ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.307   0.778  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.195   0.758  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.195   0.537  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6)
     LUT3:I2->O            2   0.195   0.540  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16)
     LUT3:I2->O           10   0.195   0.488  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.540          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Wakeup
    ----------------------------------------
    Total                      4.728ns (1.627ns logic, 3.101ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_0/ring_osc_0/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_0/ring_osc_0/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_0/ring_osc_0/USER_LOGIC_I/counter0_8 to ring_osc_0/ring_osc_0/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_0/USER_LOGIC_I/counter0_8 (ring_osc_0/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_0/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_0/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_1/ring_osc_1/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_1/ring_osc_1/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_1/ring_osc_1/USER_LOGIC_I/counter0_8 to ring_osc_1/ring_osc_1/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_1/USER_LOGIC_I/counter0_8 (ring_osc_1/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_1/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_1/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_2/ring_osc_2/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_2/ring_osc_2/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_2/ring_osc_2/USER_LOGIC_I/counter0_8 to ring_osc_2/ring_osc_2/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_2/USER_LOGIC_I/counter0_8 (ring_osc_2/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_2/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_2/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_3/ring_osc_3/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_3/ring_osc_3/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_3/ring_osc_3/USER_LOGIC_I/counter0_8 to ring_osc_3/ring_osc_3/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_3/USER_LOGIC_I/counter0_8 (ring_osc_3/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_3/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_3/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_4/ring_osc_4/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_4/ring_osc_4/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_4/ring_osc_4/USER_LOGIC_I/counter0_8 to ring_osc_4/ring_osc_4/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_4/USER_LOGIC_I/counter0_8 (ring_osc_4/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_4/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_4/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_5/ring_osc_5/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_5/ring_osc_5/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_5/ring_osc_5/USER_LOGIC_I/counter0_8 to ring_osc_5/ring_osc_5/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_5/USER_LOGIC_I/counter0_8 (ring_osc_5/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_5/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_5/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_6/ring_osc_6/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_6/ring_osc_6/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_6/ring_osc_6/USER_LOGIC_I/counter0_8 to ring_osc_6/ring_osc_6/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_6/USER_LOGIC_I/counter0_8 (ring_osc_6/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_6/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_6/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output1'
  Clock period: 4.424ns (frequency: 226.041MHz)
  Total number of paths / destination ports: 3104 / 96
-------------------------------------------------------------------------
Delay:               4.424ns (Levels of Logic = 8)
  Source:            ring_osc_7/ring_osc_7/USER_LOGIC_I/counter0_8 (FF)
  Destination:       ring_osc_7/ring_osc_7/USER_LOGIC_I/counter1_0 (FF)
  Source Clock:      ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output1 rising
  Destination Clock: ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output1 rising

  Data Path: ring_osc_7/ring_osc_7/USER_LOGIC_I/counter0_8 to ring_osc_7/ring_osc_7/USER_LOGIC_I/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.756  ring_osc_7/USER_LOGIC_I/counter0_8 (ring_osc_7/USER_LOGIC_I/counter0<8>)
     LUT4:I0->O            1   0.195   0.000  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           4   0.369   0.537  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5> (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           32   0.195   0.928  ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000_wg_cy<7>1 (ring_osc_7/USER_LOGIC_I/counter1_cmp_eq0000)
     FDRE:CE                   0.540          ring_osc_7/USER_LOGIC_I/counter1_0
    ----------------------------------------
    Total                      4.424ns (2.204ns logic, 2.220ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.423ns (Levels of Logic = 4)
  Source:            dut_uart_granted (PAD)
  Destination:       dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: dut_uart_granted to dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.965   0.523  dut_uart_granted_IBUF (dut_uart_granted_IBUF)
     begin scope: 'dut_control_core_0'
     LUT4:I3->O            1   0.195   0.523  dut_control_core_0/USER_LOGIC_I/IP2Bus_Data<29>_SW0 (N20)
     LUT4:I3->O            1   0.195   0.000  dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29_rstpot (dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29_rstpot)
     FD:D                      0.022          dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29
    ----------------------------------------
    Total                      2.423ns (1.377ns logic, 1.046ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 123 / 99
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.195   0.469  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.358   0.445  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     1.062          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.293ns (2.379ns logic, 0.914ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.753ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:SEL to mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX4:SEL      2   0.000   0.000  mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.195   0.744  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            4   0.195   0.374  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.540          PORT_Selector_1_0
    ----------------------------------------
    Total                      2.753ns (1.635ns logic, 1.118ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 2)
  Source:            dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1 (FF)
  Destination:       dut_uart_request (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1 to dut_uart_request
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.377  dut_control_core_0/USER_LOGIC_I/ctrl_reg_1 (dut_uart_request)
     end scope: 'dut_control_core_0'
     OBUF:I->O                 3.957          dut_uart_request_OBUF (dut_uart_request)
    ----------------------------------------
    Total                      4.694ns (4.317ns logic, 0.377ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 134 / 1
-------------------------------------------------------------------------
Offset:              8.978ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.203   0.585  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<8>)
     LUT3:I1->O            1   0.195   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_11 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           1   0.382   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_9_f5 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.195   0.523  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO30 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO30)
     LUT3:I2->O            1   0.195   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84_G (N855)
     MUXF5:I1->O           1   0.374   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84)
     LUT4:I1->O            1   0.195   0.741  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138_SW0 (N694)
     LUT4:I0->O            1   0.195   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.195   0.741  TDO_i79 (TDO_i79)
     LUT4:I0->O            0   0.195   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      8.978ns (4.324ns logic, 4.654ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              5.861ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.307   0.778  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.195   0.416  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.527   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO84)
     LUT4:I1->O            1   0.195   0.741  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138_SW0 (N694)
     LUT4:I0->O            1   0.195   0.688  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.195   0.741  TDO_i79 (TDO_i79)
     LUT4:I0->O            0   0.195   0.000  TDO_i215 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX4:TDO          0.000          mdm_0/Use_Virtex4.BSCAN_VIRTEX4_I
    ----------------------------------------
    Total                      5.861ns (1.809ns logic, 4.052ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            ring_osc_0/ring_osc_0/USER_LOGIC_I/my_nandgate:Y (PAD)
  Destination:       ring_osc_0/ring_osc_0/USER_LOGIC_I/my_inverter:G3 (PAD)

  Data Path: ring_osc_0/ring_osc_0/USER_LOGIC_I/my_nandgate:Y to ring_osc_0/ring_osc_0/USER_LOGIC_I/my_inverter:G3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    nandgate:Y             0   0.000   0.000  ring_osc_0/USER_LOGIC_I/my_nandgate (ring_osc_0/USER_LOGIC_I/nand_output)
    inverter:G3                0.000          ring_osc_0/USER_LOGIC_I/my_inverter
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 89.00 secs
Total CPU time to Xst completion: 89.43 secs
 
--> 


Total memory usage is 649888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  696 (   0 filtered)
Number of infos    :   51 (   0 filtered)

