INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sources_1/new/new_full_scheme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity new_full_scheme
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sources_1/new/c_new_full_scheme.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_new_full_scheme
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sim_1/new/inst_test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inst_test_bench
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sim_1/new/l_block_wrr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l_block_wrr_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sim_1/new/full_scheme_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_scheme_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sim_1/new/c_block_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_block_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/mist/semestr-7/APPMS/sem7-ACMSD-labs/Daniil_and_Michail/lab_1/lab_1.srcs/sim_1/new/new_full_shcheme_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity new_full_shcheme_tb
