
---------- Begin Simulation Statistics ----------
final_tick                                 6438259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100172                       # Simulator instruction rate (inst/s)
host_mem_usage                                 808264                       # Number of bytes of host memory used
host_op_rate                                   194960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.21                       # Real time elapsed on the host
host_tick_rate                              164220243                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006438                       # Number of seconds simulated
sim_ticks                                  6438259000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1852665                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              33731                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            215646                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2095713                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             520955                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1852665                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1331710                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2095713                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  151935                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       151743                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5623457                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3294923                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            216304                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     900607                       # Number of branches committed
system.cpu.commit.bw_lim_events                353426                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5346654                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3927224                       # Number of instructions committed
system.cpu.commit.committedOps                7643389                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5205512                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.468326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.371052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3058077     58.75%     58.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       579637     11.14%     69.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       327049      6.28%     76.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       451948      8.68%     84.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       168514      3.24%     88.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       122303      2.35%     90.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71075      1.37%     91.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        73483      1.41%     93.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       353426      6.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5205512                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152176                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                62734                       # Number of function calls committed.
system.cpu.commit.int_insts                   7508678                       # Number of committed integer instructions.
system.cpu.commit.loads                        900022                       # Number of loads committed
system.cpu.commit.membars                         102                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        47627      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6094220     79.73%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             165      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            26281      0.34%     80.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5002      0.07%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2272      0.03%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           21016      0.27%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27054      0.35%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          54090      0.71%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           25      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875293     11.45%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         459203      6.01%     99.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24729      0.32%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6356      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7643389                       # Class of committed instruction
system.cpu.commit.refs                        1365581                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3927224                       # Number of Instructions Simulated
system.cpu.committedOps                       7643389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.639392                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.639392                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1180839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1180839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80685.904777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80685.904777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77396.396932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77396.396932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1131943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1131943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3945218000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3945218000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        48896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32077                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32077                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1301730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1301730000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16819                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89385.292162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89385.292162                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87537.253372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87537.253372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       461292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    405987997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    405987997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         4542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    395930997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    395930997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4523                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.935484                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    30.750000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               403                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18109                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          369                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      1646673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1646673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81425.315263                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81425.315263                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79545.543857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79545.543857                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      1593235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1593235                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4351205997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4351205997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032452                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        53438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53438                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        32096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1697660997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1697660997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        21342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      1646673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1646673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81425.315263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81425.315263                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79545.543857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79545.543857                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      1593235                       # number of overall hits
system.cpu.dcache.overall_hits::total         1593235                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4351205997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4351205997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032452                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        53438                       # number of overall misses
system.cpu.dcache.overall_misses::total         53438                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        32096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1697660997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1697660997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21342                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  20316                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             75.659653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3314686                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.566493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             21340                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3314686                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1007.566493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1614577                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8395                       # number of writebacks
system.cpu.dcache.writebacks::total              8395                       # number of writebacks
system.cpu.decode.BlockedCycles               1408055                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               15544370                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2118144                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2112052                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 216507                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                203012                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1249049                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         11166                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      616619                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4551                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2095713                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1169306                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3448217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 87495                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8288495                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  739                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          203                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5129                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  433014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         10                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.325509                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2386888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             672890                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.287381                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6057770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.765559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.514725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3414726     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   176596      2.92%     59.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    93214      1.54%     60.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   221771      3.66%     64.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   181932      3.00%     67.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   135318      2.23%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   117405      1.94%     71.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   118429      1.95%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1598379     26.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6057770                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    275402                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   139595                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1169304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1169304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30050.208244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30050.208244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29447.693995                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29447.693995                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1081191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1081191                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2647813999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2647813999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        88113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88113                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10598                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10598                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2282638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2282638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        77515                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77515                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.040000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          552                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1169304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1169304                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30050.208244                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30050.208244                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29447.693995                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29447.693995                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1081191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1081191                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2647813999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2647813999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075355                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075355                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        88113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88113                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10598                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10598                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2282638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2282638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        77515                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77515                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1169304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1169304                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30050.208244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30050.208244                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29447.693995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29447.693995                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1081191                       # number of overall hits
system.cpu.icache.overall_hits::total         1081191                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2647813999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2647813999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075355                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075355                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        88113                       # number of overall misses
system.cpu.icache.overall_misses::total         88113                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10598                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10598                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2282638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2282638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        77515                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77515                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  77256                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             14.948332                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2416122                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.236195                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             77514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2416122                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.236195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1158705                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        77256                       # number of writebacks
system.cpu.icache.writebacks::total             77256                       # number of writebacks
system.cpu.idleCycles                          380490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               290466                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1153698                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.648467                       # Inst execution rate
system.cpu.iew.exec_refs                      1863084                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     615988                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  962638                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1581128                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              17024                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             17218                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               817180                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12989589                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1247096                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            489475                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10613261                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4572                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28826                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 216507                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 36112                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           359                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            58270                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          722                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       681106                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       351621                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            345                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       228232                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          62234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12552478                       # num instructions consuming a value
system.cpu.iew.wb_count                      10434220                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.600607                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7539102                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.620658                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10507334                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14871078                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8556048                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.609982                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.609982                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            117676      1.06%      1.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8818361     79.43%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  269      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 29288      0.26%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5678      0.05%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2410      0.02%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                30388      0.27%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                33979      0.31%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61251      0.55%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 41      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              31      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1293619     11.65%     93.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              664648      5.99%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           38638      0.35%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6420      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11102736                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  195334                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              387959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       180327                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             288170                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      179021                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016124                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  159796     89.26%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2291      1.28%     90.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    313      0.17%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    18      0.01%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     90.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8953      5.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6689      3.74%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               864      0.48%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               93      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10968747                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28104879                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10253893                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18047865                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12942032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11102736                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               47557                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5346199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             50575                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          46061                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7662882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6057770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.832809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.360750                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3091523     51.03%     51.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              522085      8.62%     59.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              499018      8.24%     67.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              445510      7.35%     75.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              388081      6.41%     81.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              413716      6.83%     88.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              365597      6.04%     94.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              226321      3.74%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              105919      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6057770                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.724493                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1170183                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1313                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             47071                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40645                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1581128                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              817180                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4441074                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1278                       # number of misc regfile writes
system.cpu.numCycles                          6438260                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      6438259000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1123345                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9067067                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               55                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 138164                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2255697                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15038                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 12402                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              36674429                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14693866                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16422813                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2153516                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 106810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 216507                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                287693                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7355746                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            359178                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21680634                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21012                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1610                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    471700                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1570                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17842129                       # The number of ROB reads
system.cpu.rob.rob_writes                    26853542                       # The number of ROB writes
system.cpu.timesIdled                           32123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          306                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           306                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100398.228925                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100398.228925                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    259629820                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    259629820                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2586                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2586                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        77502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          77502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112851.922527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112851.922527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92772.701706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92772.701706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          73862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    410780998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    410780998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.046967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.046967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    337135998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    337135998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.046889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.046889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3634                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          4524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115541.707880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115541.707880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95541.707880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95541.707880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              1491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1491                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    350438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     350438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.670424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.670424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            3033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3033                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    289778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    289778000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.670424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.670424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         3033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3033                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        16816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109985.786701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109985.786701                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90171.711118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90171.711118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1106567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1106567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.598299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.598299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        10061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           50                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           50                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    902709000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    902709000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.595326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10011                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10011                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        76862                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76862                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76862                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76862                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8395                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            77502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                98842                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112851.922527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111272.720330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111616.230310                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92772.701706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91420.346519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91715.013671                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                73862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8246                       # number of demand (read+write) hits
system.l2.demand_hits::total                    82108                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    410780998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1457005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1867785998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.046967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.613590                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169300                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13094                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16734                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    337135998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1192487000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1529622998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.046889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.611246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16678                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           77502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               98842                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112851.922527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111272.720330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111616.230310                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92772.701706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91420.346519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100398.228925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92880.648775                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               73862                       # number of overall hits
system.l2.overall_hits::.cpu.data                8246                       # number of overall hits
system.l2.overall_hits::total                   82108                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    410780998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1457005000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1867785998                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.046967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.613590                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169300                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3640                       # number of overall misses
system.l2.overall_misses::.cpu.data             13094                       # number of overall misses
system.l2.overall_misses::total                 16734                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 56                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    337135998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1192487000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    259629820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1789252818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.046889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.611246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19264                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued             3739                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                   13                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                3771                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   116                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          15947                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1831                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          525                       # Occupied blocks per task id
system.l2.tags.avg_refs                      9.888889                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1587939                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     128.529527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       735.304114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2430.629050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   649.024862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.179518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.593415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.158453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           889                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3207                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.217041                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.782959                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     20043                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1587939                       # Number of tag accesses
system.l2.tags.tagsinuse                  3943.487553                       # Cycle average of tags in use
system.l2.tags.total_refs                      198203                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       472                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3313                       # number of writebacks
system.l2.writebacks::total                      3313                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     285263.33                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44418.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      2570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25668.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       190.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        32.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.65                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     36114111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36114111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          36114111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         129664867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     25636744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191415723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32933127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         36114111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        129664867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     25636744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224348850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32933127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32933127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         6805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.223512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.038579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.343814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2725     40.04%     40.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2276     33.45%     73.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          688     10.11%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      5.78%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          232      3.41%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          137      2.01%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      1.03%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.82%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          228      3.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6805                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1229248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1232384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  210432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               212032                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       232512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        232512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         232512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         834816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       165056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1232384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       212032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          212032                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        13044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         2579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41423.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40063.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69823.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       232512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       832256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       164480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 36114110.973168365657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129267244.452265739441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 25547279.163512993604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    150490259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    522585292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    180074467                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3313                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  43744651.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       210432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 32684612.408416621387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 144926030000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               42198                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3124                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           13044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         2579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3313                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    69.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              287                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001640787750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.875000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.451419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    247.413521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           157     81.77%     81.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32     16.67%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   12995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     19256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19256                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       19256                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 69.40                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    13329                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   96035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    6438108000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               853150018                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    493018768                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.125000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.088339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.127941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               92     47.92%     47.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               87     45.31%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      5.21%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3313                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3313                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.84                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2347                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            247938030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 22176840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1642049160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            505.023327                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     34387000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     186160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    830476750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1408986004                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     377158208                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3601091038                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             20769120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 11756910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       541053120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                63567420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         440082240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        255641880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3251470980                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5840246042                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6436260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            281622180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 26510820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1420938750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            456.850850                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12729000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     146900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2022705750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    652970004                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     486760952                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3116193294                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             11080800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 14068065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       250756320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                73570560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         347271600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        504777900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2941324095                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5791869048                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10727100                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        53630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        53630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  53630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1444416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1444416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1444416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            47805821                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102130772                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19256                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              16223                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3313                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11805                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3033                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       232272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        63000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                295272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9904448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1903040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11807488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6438259000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          367738997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         232548993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64061960                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    212864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           118426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114807                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 116847     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1578      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             118426                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       196434                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1141                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           19580                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             94330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        77256                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24555                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         77515                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16816                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
