Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_11-39-07/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000039    0.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002985    0.020207    0.160924    0.280091 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020207    0.000004    0.280095 v fanout70/A (sg13g2_buf_2)
     5    0.026452    0.052110    0.095894    0.375989 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052110    0.000072    0.376061 v _199_/A (sg13g2_xnor2_1)
     2    0.008849    0.065983    0.095381    0.471442 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065983    0.000004    0.471446 v _200_/B (sg13g2_xor2_1)
     1    0.002155    0.025241    0.062183    0.533630 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025241    0.000005    0.533634 v _296_/D (sg13g2_dfrbpq_1)
                                              0.533634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000039    0.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319167   clock uncertainty
                                  0.000000    0.319167   clock reconvergence pessimism
                                 -0.035568    0.283599   library hold time
                                              0.283599   data required time
---------------------------------------------------------------------------------------------
                                              0.283599   data required time
                                             -0.533634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.250035   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008184    0.034006    0.173634    0.292781 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034006    0.000011    0.292793 v fanout68/A (sg13g2_buf_2)
     6    0.025708    0.051271    0.101383    0.394176 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.051271    0.000154    0.394330 v _202_/A (sg13g2_xor2_1)
     2    0.009575    0.046827    0.094016    0.488346 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046827    0.000014    0.488360 v _204_/A (sg13g2_xor2_1)
     1    0.001840    0.024640    0.058428    0.546789 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024640    0.000002    0.546791 v _297_/D (sg13g2_dfrbpq_1)
                                              0.546791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319147   clock uncertainty
                                  0.000000    0.319147   clock reconvergence pessimism
                                 -0.035377    0.283770   library hold time
                                              0.283770   data required time
---------------------------------------------------------------------------------------------
                                              0.283770   data required time
                                             -0.546791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263021   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031281    0.027424    0.087617    0.391892 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027424    0.000073    0.391965 v _206_/A (sg13g2_xnor2_1)
     2    0.009639    0.069143    0.088787    0.480752 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.069143    0.000012    0.480764 v _208_/A (sg13g2_xor2_1)
     1    0.001830    0.024693    0.066787    0.547551 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024693    0.000002    0.547554 v _298_/D (sg13g2_dfrbpq_1)
                                              0.547554   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319145   clock uncertainty
                                  0.000000    0.319145   clock reconvergence pessimism
                                 -0.035394    0.283750   library hold time
                                              0.283750   data required time
---------------------------------------------------------------------------------------------
                                              0.283750   data required time
                                             -0.547554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.263803   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031281    0.027424    0.087617    0.391892 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027424    0.000080    0.391973 v _205_/A (sg13g2_nand2_1)
     1    0.004764    0.030011    0.036273    0.428246 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.030011    0.000022    0.428268 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006887    0.051872    0.059214    0.487483 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.051872    0.000029    0.487512 v _211_/A (sg13g2_xnor2_1)
     1    0.001786    0.027131    0.064158    0.551669 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027131    0.000002    0.551671 v _299_/D (sg13g2_dfrbpq_1)
                                              0.551671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319149   clock uncertainty
                                  0.000000    0.319149   clock reconvergence pessimism
                                 -0.036167    0.282982   library hold time
                                              0.282982   data required time
---------------------------------------------------------------------------------------------
                                              0.282982   data required time
                                             -0.551671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.268689   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007505    0.040639    0.177351    0.297083 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.040639    0.000031    0.297114 ^ _127_/A (sg13g2_inv_1)
     1    0.007055    0.031037    0.041553    0.338667 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031037    0.000077    0.338744 v output3/A (sg13g2_buf_2)
     1    0.050875    0.086627    0.133036    0.471780 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086627    0.000165    0.471945 v signB (out)
                                              0.471945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.471945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271945   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012364    0.046218    0.183859    0.303008 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.046218    0.000036    0.303044 v fanout59/A (sg13g2_buf_8)
     8    0.031448    0.027432    0.086838    0.389882 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027439    0.000529    0.390411 v _182_/B (sg13g2_nand2_1)
     1    0.004240    0.031444    0.038902    0.429314 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.031444    0.000017    0.429330 ^ _217_/A (sg13g2_nor3_1)
     1    0.004244    0.028862    0.040684    0.470014 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.028862    0.000014    0.470029 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003044    0.043785    0.076833    0.546862 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.043785    0.000001    0.546863 ^ _219_/A (sg13g2_inv_1)
     1    0.002115    0.018037    0.029294    0.576157 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018037    0.000005    0.576161 v _301_/D (sg13g2_dfrbpq_1)
                                              0.576161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319704   clock uncertainty
                                  0.000000    0.319704   clock reconvergence pessimism
                                 -0.033147    0.286557   library hold time
                                              0.286557   data required time
---------------------------------------------------------------------------------------------
                                              0.286557   data required time
                                             -0.576161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289604   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009010    0.036389    0.175982    0.295684 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036389    0.000019    0.295703 v fanout72/A (sg13g2_buf_8)
     8    0.038322    0.029373    0.084664    0.380367 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029373    0.000094    0.380461 v fanout71/A (sg13g2_buf_8)
     8    0.033581    0.027592    0.079626    0.460087 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027592    0.000024    0.460111 v _195_/A (sg13g2_xor2_1)
     2    0.009266    0.045694    0.082904    0.543015 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045694    0.000016    0.543030 v _196_/B (sg13g2_xor2_1)
     1    0.003357    0.028779    0.059709    0.602739 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.028779    0.000017    0.602756 v _295_/D (sg13g2_dfrbpq_1)
                                              0.602756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319702   clock uncertainty
                                  0.000000    0.319702   clock reconvergence pessimism
                                 -0.036551    0.283151   library hold time
                                              0.283151   data required time
---------------------------------------------------------------------------------------------
                                              0.283151   data required time
                                             -0.602756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319605   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000501    0.400142 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003769    0.038393    0.049785    0.449928 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.038393    0.000014    0.449941 v output15/A (sg13g2_buf_2)
     1    0.052699    0.089475    0.138414    0.588356 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089477    0.000492    0.588847 v sine_out[1] (out)
                                              0.588847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.588847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388847   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000073    0.426007 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003987    0.027857    0.042654    0.468661 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.027857    0.000017    0.468678 v output16/A (sg13g2_buf_2)
     1    0.051911    0.088194    0.132547    0.601225 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088194    0.000346    0.601570 v sine_out[20] (out)
                                              0.601570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.601570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401570   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000072    0.426005 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005071    0.030672    0.045845    0.471850 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.030672    0.000036    0.471886 v output11/A (sg13g2_buf_2)
     1    0.051812    0.088061    0.133805    0.605691 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088061    0.000326    0.606017 v sine_out[16] (out)
                                              0.606017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.606017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000076    0.426010 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004377    0.032245    0.048333    0.474343 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.032245    0.000023    0.474366 v output12/A (sg13g2_buf_2)
     1    0.051781    0.088024    0.134533    0.608899 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088024    0.000320    0.609219 v sine_out[17] (out)
                                              0.609219   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.609219   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409219   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000043    0.425977 ^ _167_/A (sg13g2_nor2_1)
     1    0.005060    0.028972    0.051460    0.477437 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028972    0.000034    0.477471 v output19/A (sg13g2_buf_2)
     1    0.052072    0.088449    0.133243    0.610714 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088450    0.000378    0.611091 v sine_out[23] (out)
                                              0.611091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.611091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411091   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000037    0.425971 ^ _160_/A (sg13g2_nor2_1)
     1    0.005503    0.028555    0.052701    0.478671 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.028555    0.000043    0.478714 v output14/A (sg13g2_buf_2)
     1    0.051868    0.088132    0.132840    0.611554 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088132    0.000337    0.611891 v sine_out[19] (out)
                                              0.611891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.611891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411891   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000086    0.426020 ^ _281_/A (sg13g2_nor2_1)
     1    0.006939    0.032902    0.056729    0.482749 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.032902    0.000079    0.482827 v output35/A (sg13g2_buf_2)
     1    0.052301    0.088827    0.135370    0.618197 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088828    0.000417    0.618614 v sine_out[8] (out)
                                              0.618614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.618614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418614   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008359    0.043837    0.179516    0.298663 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.043837    0.000012    0.298675 ^ fanout68/A (sg13g2_buf_2)
     6    0.026046    0.062881    0.106583    0.405258 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062881    0.000279    0.405537 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004569    0.044118    0.077481    0.483019 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.044118    0.000027    0.483046 v output29/A (sg13g2_buf_2)
     1    0.053531    0.090789    0.142006    0.625052 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.090792    0.000649    0.625701 v sine_out[32] (out)
                                              0.625701   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.625701   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425701   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000062    0.449047 v _284_/A (sg13g2_and2_1)
     1    0.003488    0.022094    0.072089    0.521136 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.022094    0.000011    0.521147 v output7/A (sg13g2_buf_2)
     1    0.051955    0.088221    0.129812    0.650959 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088221    0.000354    0.651313 v sine_out[12] (out)
                                              0.651313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.651313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451313   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031805    0.030288    0.089248    0.402168 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030288    0.000087    0.402254 ^ fanout62/A (sg13g2_buf_8)
     8    0.027773    0.027078    0.071995    0.474249 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027078    0.000128    0.474377 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003690    0.021057    0.054203    0.528580 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.021057    0.000013    0.528593 v output13/A (sg13g2_buf_2)
     1    0.051824    0.088014    0.129183    0.657777 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088014    0.000328    0.658105 v sine_out[18] (out)
                                              0.658105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.658105   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458105   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031805    0.030288    0.089248    0.402168 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030288    0.000063    0.402231 ^ _135_/A (sg13g2_nor2_1)
     1    0.002975    0.022643    0.033897    0.436127 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.022643    0.000001    0.436129 v _174_/A (sg13g2_nand2_1)
     1    0.004239    0.027117    0.033237    0.469366 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.027117    0.000015    0.469381 ^ _175_/B (sg13g2_nand2_1)
     1    0.004563    0.037264    0.052764    0.522145 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037264    0.000026    0.522171 v output22/A (sg13g2_buf_2)
     1    0.052419    0.089039    0.137584    0.659755 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.089040    0.000447    0.660202 v sine_out[26] (out)
                                              0.660202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.660202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.460202   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009297    0.047371    0.182573    0.302275 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047371    0.000019    0.302295 ^ fanout72/A (sg13g2_buf_8)
     8    0.039679    0.033091    0.084991    0.387286 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033091    0.000097    0.387382 ^ fanout71/A (sg13g2_buf_8)
     8    0.034962    0.030393    0.076169    0.463551 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030393    0.000196    0.463748 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004547    0.046471    0.065648    0.529395 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046471    0.000027    0.529422 v output28/A (sg13g2_buf_2)
     1    0.053389    0.090586    0.142999    0.672421 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090589    0.000620    0.673040 v sine_out[31] (out)
                                              0.673040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.673040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473041   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031805    0.030288    0.089248    0.402168 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030288    0.000087    0.402254 ^ fanout62/A (sg13g2_buf_8)
     8    0.027773    0.027078    0.071995    0.474249 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027078    0.000127    0.474376 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.003982    0.036541    0.062031    0.536406 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.036541    0.000017    0.536424 v output23/A (sg13g2_buf_2)
     1    0.052462    0.089101    0.137278    0.673702 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.089102    0.000455    0.674158 v sine_out[27] (out)
                                              0.674158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.674158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474158   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030191    0.000266    0.399907 ^ _255_/A (sg13g2_nor4_1)
     1    0.003612    0.032455    0.041210    0.441116 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032455    0.000008    0.441124 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005694    0.071669    0.072448    0.513572 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071669    0.000048    0.513619 ^ output4/A (sg13g2_buf_2)
     1    0.053090    0.114765    0.160856    0.674475 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114766    0.000564    0.675039 ^ sine_out[0] (out)
                                              0.675039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.675039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475039   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031805    0.030288    0.089248    0.402168 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030288    0.000072    0.402240 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.002986    0.019568    0.029909    0.432149 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.019568    0.000001    0.432150 v _179_/B (sg13g2_nand2_1)
     2    0.008795    0.047092    0.049045    0.481195 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.047092    0.000027    0.481222 ^ _180_/B (sg13g2_nand2_1)
     1    0.003824    0.035252    0.056355    0.537577 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.035252    0.000014    0.537591 v output24/A (sg13g2_buf_2)
     1    0.052830    0.089654    0.137029    0.674620 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.089655    0.000518    0.675138 v sine_out[28] (out)
                                              0.675138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.675138   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475138   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000080    0.499540 ^ _279_/A (sg13g2_nor2_1)
     1    0.004425    0.029063    0.043173    0.542713 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029063    0.000024    0.542737 v output34/A (sg13g2_buf_2)
     1    0.052613    0.089278    0.133831    0.676568 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089280    0.000474    0.677042 v sine_out[7] (out)
                                              0.677042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.677042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000048    0.447060 v _147_/A (sg13g2_nand2_1)
     2    0.010851    0.054962    0.058028    0.505088 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054963    0.000142    0.505230 ^ _275_/B (sg13g2_nor2_1)
     1    0.004324    0.025739    0.041244    0.546474 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025739    0.000022    0.546496 v output30/A (sg13g2_buf_2)
     1    0.052644    0.089303    0.132259    0.678755 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089305    0.000480    0.679235 v sine_out[3] (out)
                                              0.679235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.679235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479235   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000113    0.499573 ^ _277_/A (sg13g2_nor2_1)
     1    0.005292    0.031353    0.045434    0.545007 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.031353    0.000040    0.545047 v output32/A (sg13g2_buf_2)
     1    0.052246    0.088732    0.134563    0.679611 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088733    0.000412    0.680023 v sine_out[5] (out)
                                              0.680023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.680023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480023   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000108    0.499568 ^ _276_/A (sg13g2_nor2_1)
     1    0.005335    0.031468    0.045547    0.545115 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031468    0.000041    0.545156 v output31/A (sg13g2_buf_2)
     1    0.052289    0.088800    0.134661    0.679818 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088800    0.000421    0.680238 v sine_out[4] (out)
                                              0.680238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.680238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480238   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000129    0.499590 ^ _278_/A (sg13g2_nor2_1)
     1    0.006482    0.034522    0.048536    0.548126 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.034522    0.000066    0.548191 v output33/A (sg13g2_buf_2)
     1    0.052202    0.088687    0.136048    0.684239 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088688    0.000403    0.684642 v sine_out[6] (out)
                                              0.684642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.684642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484642   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031281    0.027424    0.087617    0.391892 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027424    0.000092    0.391984 v _150_/A (sg13g2_and2_1)
     3    0.010366    0.041106    0.083612    0.475596 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041106    0.000021    0.475617 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003425    0.037062    0.068813    0.544430 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.037062    0.000008    0.544438 ^ output18/A (sg13g2_buf_2)
     1    0.051998    0.112436    0.142367    0.686806 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112436    0.000363    0.687168 ^ sine_out[22] (out)
                                              0.687168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.687168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487168   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031281    0.027424    0.087617    0.391892 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027424    0.000092    0.391984 v _150_/A (sg13g2_and2_1)
     3    0.010366    0.041106    0.083612    0.475596 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041106    0.000018    0.475613 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003734    0.037736    0.070662    0.546275 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.037736    0.000013    0.546288 ^ output17/A (sg13g2_buf_2)
     1    0.051954    0.112350    0.142645    0.688933 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.112350    0.000354    0.689287 ^ sine_out[21] (out)
                                              0.689287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.689287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489287   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000022    0.447034 v _144_/B (sg13g2_nand2_1)
     2    0.008101    0.044542    0.054033    0.501067 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044542    0.000035    0.501102 ^ _212_/B (sg13g2_nor2_1)
     2    0.009524    0.040052    0.051839    0.552941 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040052    0.000008    0.552950 v output26/A (sg13g2_buf_2)
     1    0.052289    0.088857    0.138804    0.691754 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088858    0.000414    0.692168 v sine_out[2] (out)
                                              0.692168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.692168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492168   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008359    0.043837    0.179516    0.298663 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.043837    0.000051    0.298715 ^ fanout66/A (sg13g2_buf_2)
     6    0.030439    0.071504    0.113265    0.411980 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.071505    0.000405    0.412385 ^ fanout64/A (sg13g2_buf_8)
     8    0.034736    0.031956    0.094808    0.507193 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031956    0.000007    0.507200 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003121    0.032762    0.053660    0.560860 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032762    0.000006    0.560865 v output5/A (sg13g2_buf_2)
     1    0.052041    0.088428    0.135040    0.695905 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088428    0.000371    0.696276 v sine_out[10] (out)
                                              0.696276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.696276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496276   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000022    0.447034 v _144_/B (sg13g2_nand2_1)
     2    0.008101    0.044542    0.054033    0.501067 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044542    0.000028    0.501095 ^ _145_/B (sg13g2_nand2_1)
     1    0.004966    0.041227    0.060449    0.561544 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.041227    0.000033    0.561577 v output9/A (sg13g2_buf_2)
     1    0.051868    0.088219    0.138948    0.700525 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088220    0.000337    0.700862 v sine_out[14] (out)
                                              0.700862   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.700862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500862   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400166 ^ _131_/B (sg13g2_or2_1)
     6    0.022348    0.097547    0.119867    0.520033 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097547    0.000079    0.520112 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003170    0.032902    0.050683    0.570795 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032902    0.000006    0.570801 v output6/A (sg13g2_buf_2)
     1    0.052029    0.088410    0.135095    0.705896 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088410    0.000369    0.706265 v sine_out[11] (out)
                                              0.706265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.706265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506265   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400166 ^ _131_/B (sg13g2_or2_1)
     6    0.022348    0.097547    0.119867    0.520033 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097547    0.000085    0.520118 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003213    0.033025    0.050832    0.570950 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033025    0.000007    0.570957 v output8/A (sg13g2_buf_2)
     1    0.051942    0.088277    0.135069    0.706025 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088278    0.000352    0.706377 v sine_out[13] (out)
                                              0.706377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.706377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506377   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400166 ^ _131_/B (sg13g2_or2_1)
     6    0.022348    0.097547    0.119867    0.520033 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097547    0.000074    0.520107 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003387    0.032841    0.051427    0.571533 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032841    0.000009    0.571542 v output36/A (sg13g2_buf_2)
     1    0.052116    0.088543    0.135152    0.706694 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088543    0.000386    0.707080 v sine_out[9] (out)
                                              0.707080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.707080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507080   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001882    0.020543    0.160976    0.280698 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020543    0.000002    0.280701 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009476    0.057640    0.375530    0.656231 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.057640    0.000025    0.656255 ^ fanout77/A (sg13g2_buf_8)
     7    0.042492    0.034737    0.091007    0.747262 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034737    0.000161    0.747424 ^ _128_/A (sg13g2_inv_2)
     5    0.022431    0.042004    0.048933    0.796357 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042004    0.000029    0.796386 v _293_/D (sg13g2_dfrbpq_1)
                                              0.796386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319723   clock uncertainty
                                  0.000000    0.319723   clock reconvergence pessimism
                                 -0.040743    0.278980   library hold time
                                              0.278980   data required time
---------------------------------------------------------------------------------------------
                                              0.278980   data required time
                                             -0.796386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.517406   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000048    0.447060 v _147_/A (sg13g2_nand2_1)
     2    0.010851    0.054962    0.058028    0.505088 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054963    0.000140    0.505228 ^ _149_/B (sg13g2_nand2_1)
     1    0.006736    0.051549    0.071822    0.577050 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051549    0.000071    0.577122 v output10/A (sg13g2_buf_2)
     1    0.051825    0.088224    0.143880    0.721002 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088224    0.000328    0.721330 v sine_out[15] (out)
                                              0.721330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.721330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521330   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001882    0.020543    0.160976    0.280698 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020543    0.000002    0.280701 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009476    0.057640    0.375530    0.656231 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.057640    0.000025    0.656255 ^ fanout77/A (sg13g2_buf_8)
     7    0.042492    0.034737    0.091007    0.747262 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034738    0.000172    0.747434 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002071    0.029225    0.059022    0.806456 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.029225    0.000004    0.806460 v _294_/D (sg13g2_dfrbpq_1)
                                              0.806460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319725   clock uncertainty
                                  0.000000    0.319725   clock reconvergence pessimism
                                 -0.036693    0.283033   library hold time
                                              0.283033   data required time
---------------------------------------------------------------------------------------------
                                              0.283033   data required time
                                             -0.806460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523428   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009297    0.047371    0.182573    0.302275 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047371    0.000019    0.302295 ^ fanout72/A (sg13g2_buf_8)
     8    0.039679    0.033091    0.084991    0.387286 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033091    0.000097    0.387382 ^ fanout71/A (sg13g2_buf_8)
     8    0.034962    0.030393    0.076169    0.463551 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030393    0.000203    0.463755 ^ _140_/B (sg13g2_nor2_2)
     5    0.019269    0.038050    0.047836    0.511590 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.038050    0.000002    0.511592 v _169_/A (sg13g2_nand2_1)
     1    0.003553    0.028543    0.035876    0.547468 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028543    0.000005    0.547473 ^ _170_/B (sg13g2_nand2_1)
     1    0.004422    0.036689    0.052655    0.600129 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036689    0.000024    0.600153 v output20/A (sg13g2_buf_2)
     1    0.052115    0.088569    0.137006    0.737159 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088569    0.000386    0.737546 v sine_out[24] (out)
                                              0.737546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.737546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537546   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031805    0.030288    0.089248    0.402168 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030288    0.000087    0.402254 ^ fanout62/A (sg13g2_buf_8)
     8    0.027773    0.027078    0.071995    0.474249 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027078    0.000131    0.474380 ^ _168_/A (sg13g2_nor2_1)
     2    0.006414    0.030925    0.040981    0.515362 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.030925    0.000014    0.515376 v _171_/B (sg13g2_nand2_1)
     1    0.003810    0.030563    0.038891    0.554267 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030563    0.000009    0.554276 ^ _172_/B (sg13g2_nand2_1)
     1    0.004162    0.035569    0.052241    0.606517 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035569    0.000020    0.606537 v output21/A (sg13g2_buf_2)
     1    0.052159    0.088628    0.136509    0.743046 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.088628    0.000395    0.743441 v sine_out[25] (out)
                                              0.743441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.743441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543441   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031281    0.027424    0.087617    0.391892 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027424    0.000085    0.391977 v fanout62/A (sg13g2_buf_8)
     8    0.027660    0.025577    0.076612    0.468589 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025577    0.000071    0.468660 v _181_/A (sg13g2_and2_1)
     4    0.014540    0.053563    0.093219    0.561879 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053563    0.000021    0.561900 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003648    0.042495    0.051364    0.613264 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.042495    0.000012    0.613276 ^ output25/A (sg13g2_buf_2)
     1    0.052904    0.114294    0.146210    0.759485 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.114294    0.000533    0.760018 ^ sine_out[29] (out)
                                              0.760018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.760018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.560018   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031281    0.027424    0.087617    0.391892 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027424    0.000085    0.391977 v fanout62/A (sg13g2_buf_8)
     8    0.027660    0.025577    0.076612    0.468589 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025577    0.000071    0.468660 v _181_/A (sg13g2_and2_1)
     4    0.014540    0.053563    0.093219    0.561879 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053563    0.000073    0.561952 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005294    0.051282    0.059111    0.621063 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.051282    0.000040    0.621102 ^ output27/A (sg13g2_buf_2)
     1    0.053294    0.115114    0.151049    0.772151 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115115    0.000605    0.772756 ^ sine_out[30] (out)
                                              0.772756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.772756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572756   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007505    0.040639    0.177351    0.297083 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.040639    0.000024    0.297107 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004099    0.038375    0.367302    0.664409 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.038375    0.000018    0.664427 ^ output2/A (sg13g2_buf_2)
     1    0.050709    0.109823    0.141359    0.805787 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.109823    0.000135    0.805922 ^ sign (out)
                                              0.805922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.805922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605922   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000022    0.447034 v _144_/B (sg13g2_nand2_1)
     2    0.008101    0.044542    0.054033    0.501067 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044542    0.000035    0.501102 ^ _212_/B (sg13g2_nor2_1)
     2    0.009524    0.040052    0.051839    0.552941 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040052    0.000054    0.552995 v _213_/C (sg13g2_nand3_1)
     2    0.010488    0.055026    0.068602    0.621597 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.055026    0.000042    0.621640 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002155    0.030035    0.058946    0.680586 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030035    0.000004    0.680590 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001759    0.033613    0.367902    1.048492 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.033613    0.000002    1.048494 v _300_/D (sg13g2_dfrbpq_1)
                                              1.048494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319732   clock uncertainty
                                  0.000000    0.319732   clock reconvergence pessimism
                                 -0.038083    0.281648   library hold time
                                              0.281648   data required time
---------------------------------------------------------------------------------------------
                                              0.281648   data required time
                                             -1.048494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766845   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000001    1.088842 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007858    0.084684    0.131490    1.220332 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084684    0.000009    1.220340 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003895    0.079806    0.111680    1.332021 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079806    0.000012    1.332033 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.049895    0.072650    1.404682 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.049895    0.000002    1.404684 v _273_/A (sg13g2_nor2_1)
     1    0.003923    0.057668    0.068921    1.473605 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057668    0.000010    1.473614 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003769    0.053927    0.064437    1.538051 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053927    0.000014    1.538065 v output15/A (sg13g2_buf_2)
     1    0.052699    0.089581    0.145902    1.683967 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089583    0.000492    1.684459 v sine_out[1] (out)
                                              1.684459   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.684459   data arrival time
---------------------------------------------------------------------------------------------
                                              2.115541   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000001    1.088842 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007858    0.084684    0.131490    1.220332 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084684    0.000024    1.220355 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003285    0.078349    0.100049    1.320404 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.078349    0.000008    1.320412 ^ _239_/B (sg13g2_and3_1)
     1    0.003241    0.033814    0.130209    1.450621 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033814    0.000001    1.450622 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005606    0.076103    0.074075    1.524697 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.076103    0.000047    1.524744 v output4/A (sg13g2_buf_2)
     1    0.053090    0.090330    0.156984    1.681728 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.090332    0.000564    1.682291 v sine_out[0] (out)
                                              1.682291   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.682291   data arrival time
---------------------------------------------------------------------------------------------
                                              2.117709   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000011    1.088851 ^ _185_/B (sg13g2_nor2_2)
     5    0.016321    0.066875    0.096275    1.185127 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.066875    0.000016    1.185142 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004656    0.086452    0.103078    1.288220 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.086452    0.000028    1.288248 ^ output29/A (sg13g2_buf_2)
     1    0.053531    0.115707    0.168719    1.456967 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.115709    0.000649    1.457616 ^ sine_out[32] (out)
                                              1.457616   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.457616   data arrival time
---------------------------------------------------------------------------------------------
                                              2.342384   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000021    1.088861 ^ _147_/B (sg13g2_nand2_1)
     2    0.010467    0.088742    0.129705    1.218566 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088742    0.000136    1.218702 v _275_/B (sg13g2_nor2_1)
     1    0.004412    0.065844    0.077881    1.296583 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.065844    0.000022    1.296605 ^ output30/A (sg13g2_buf_2)
     1    0.052644    0.113842    0.157408    1.454013 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113842    0.000480    1.454494 ^ sine_out[3] (out)
                                              1.454494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.454494   data arrival time
---------------------------------------------------------------------------------------------
                                              2.345506   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000011    1.088851 ^ _185_/B (sg13g2_nor2_2)
     5    0.016321    0.066875    0.096275    1.185127 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.066875    0.000007    1.185133 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005294    0.073670    0.098181    1.283314 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.073670    0.000040    1.283354 ^ output27/A (sg13g2_buf_2)
     1    0.053294    0.115186    0.162103    1.445457 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115187    0.000605    1.446062 ^ sine_out[30] (out)
                                              1.446062   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.446062   data arrival time
---------------------------------------------------------------------------------------------
                                              2.353938   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000021    1.088861 ^ _147_/B (sg13g2_nand2_1)
     2    0.010467    0.088742    0.129705    1.218566 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.088742    0.000134    1.218700 v _149_/B (sg13g2_nand2_1)
     1    0.006823    0.052153    0.070282    1.288982 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052153    0.000073    1.289055 ^ output10/A (sg13g2_buf_2)
     1    0.051825    0.112134    0.149599    1.438653 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112134    0.000328    1.438982 ^ sine_out[15] (out)
                                              1.438982   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.438982   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361018   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000011    1.088851 ^ _185_/B (sg13g2_nor2_2)
     5    0.016321    0.066875    0.096275    1.185127 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.066875    0.000017    1.185144 v _278_/B (sg13g2_nor2_1)
     1    0.006570    0.077347    0.084423    1.269567 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.077347    0.000067    1.269634 ^ output33/A (sg13g2_buf_2)
     1    0.052202    0.112985    0.162519    1.432153 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.112985    0.000403    1.432557 ^ sine_out[6] (out)
                                              1.432557   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.432557   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367443   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000163    0.911944 v _141_/A (sg13g2_or2_1)
     3    0.011377    0.051065    0.125800    1.037744 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.051065    0.000002    1.037746 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008212    0.115591    0.122375    1.160121 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.115591    0.000045    1.160167 ^ _174_/B (sg13g2_nand2_1)
     1    0.004003    0.044669    0.077878    1.238044 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.044669    0.000014    1.238059 v _175_/B (sg13g2_nand2_1)
     1    0.004650    0.036328    0.046423    1.284482 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036328    0.000027    1.284508 ^ output22/A (sg13g2_buf_2)
     1    0.052419    0.113290    0.142541    1.427049 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113290    0.000447    1.427495 ^ sine_out[26] (out)
                                              1.427495   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.427495   data arrival time
---------------------------------------------------------------------------------------------
                                              2.372504   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000032    1.057580 v _138_/B (sg13g2_nor2_1)
     2    0.008032    0.108710    0.123453    1.181033 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.108710    0.000011    1.181044 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003213    0.049175    0.085878    1.266921 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.049175    0.000007    1.266928 v output8/A (sg13g2_buf_2)
     1    0.051942    0.088388    0.142853    1.409781 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088389    0.000352    1.410133 v sine_out[13] (out)
                                              1.410133   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.410133   data arrival time
---------------------------------------------------------------------------------------------
                                              2.389867   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000066    1.079529 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004465    0.123713    0.135638    1.215167 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.123713    0.000024    1.215191 ^ output12/A (sg13g2_buf_2)
     1    0.051781    0.112502    0.180499    1.395690 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112502    0.000320    1.396010 ^ sine_out[17] (out)
                                              1.396010   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.396010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403990   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000033    1.098497 v _212_/B (sg13g2_nor2_1)
     2    0.009854    0.102071    0.104691    1.203189 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102071    0.000009    1.203197 ^ output26/A (sg13g2_buf_2)
     1    0.052289    0.113286    0.173958    1.377156 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.113286    0.000414    1.377570 ^ sine_out[2] (out)
                                              1.377570   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.377570   data arrival time
---------------------------------------------------------------------------------------------
                                              2.422430   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000032    1.057580 v _138_/B (sg13g2_nor2_1)
     2    0.008032    0.108710    0.123453    1.181033 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.108710    0.000017    1.181050 ^ _279_/B (sg13g2_nor2_1)
     1    0.004425    0.037129    0.057224    1.238274 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.037129    0.000024    1.238298 v output34/A (sg13g2_buf_2)
     1    0.052613    0.089334    0.137719    1.376017 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089335    0.000474    1.376491 v sine_out[7] (out)
                                              1.376491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.376491   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423509   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000035    1.057583 v _156_/B (sg13g2_nand2b_1)
     2    0.007525    0.074178    0.096683    1.154266 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074178    0.000020    1.154285 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003690    0.046790    0.076325    1.230611 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046790    0.000013    1.230624 v output13/A (sg13g2_buf_2)
     1    0.051824    0.088191    0.141587    1.372210 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088191    0.000328    1.372539 v sine_out[18] (out)
                                              1.372539   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.372539   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427461   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000015    1.088855 ^ _171_/A (sg13g2_nand2_1)
     1    0.003574    0.062781    0.084116    1.172971 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.062781    0.000009    1.172980 v _172_/B (sg13g2_nand2_1)
     1    0.004249    0.038487    0.051749    1.224728 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038487    0.000021    1.224749 ^ output21/A (sg13g2_buf_2)
     1    0.052159    0.112768    0.143276    1.368025 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.112768    0.000395    1.368420 ^ sine_out[25] (out)
                                              1.368420   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.368420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.431580   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000035    1.057583 v _156_/B (sg13g2_nand2b_1)
     2    0.007525    0.074178    0.096683    1.154266 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074178    0.000021    1.154287 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003982    0.043246    0.069560    1.223847 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043246    0.000017    1.223865 v output23/A (sg13g2_buf_2)
     1    0.052462    0.089147    0.140511    1.364375 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.089148    0.000455    1.364831 v sine_out[27] (out)
                                              1.364831   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.364831   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435169   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000107    1.080144 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003560    0.073975    0.108395    1.188539 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.073975    0.000011    1.188551 v output25/A (sg13g2_buf_2)
     1    0.052904    0.090032    0.155769    1.344319 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090033    0.000533    1.344852 v sine_out[29] (out)
                                              1.344852   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.344852   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455148   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000124    1.080161 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003647    0.063927    0.112415    1.192576 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.063927    0.000013    1.192589 v output17/A (sg13g2_buf_2)
     1    0.051954    0.088509    0.149975    1.342564 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088509    0.000354    1.342918 v sine_out[21] (out)
                                              1.342918   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.342918   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457082   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000023    1.080060 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003121    0.062160    0.109526    1.189586 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062160    0.000006    1.189592 v output5/A (sg13g2_buf_2)
     1    0.052041    0.088630    0.149210    1.338802 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088630    0.000371    1.339173 v sine_out[10] (out)
                                              1.339173   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.339173   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460827   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000177    0.911958 v _158_/B (sg13g2_nor2_1)
     3    0.011730    0.111650    0.101918    1.013876 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.111650    0.000002    1.013879 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003321    0.055353    0.087153    1.101031 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.055353    0.000006    1.101037 v _160_/B (sg13g2_nor2_1)
     1    0.005590    0.068188    0.074546    1.175583 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.068188    0.000043    1.175626 ^ output14/A (sg13g2_buf_2)
     1    0.051868    0.112276    0.157571    1.333198 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112276    0.000337    1.333535 ^ sine_out[19] (out)
                                              1.333535   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.333535   data arrival time
---------------------------------------------------------------------------------------------
                                              2.466465   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000108    0.817967 ^ fanout73/A (sg13g2_buf_8)
     8    0.032322    0.028959    0.072261    0.890228 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.028959    0.000180    0.890408 ^ _137_/B (sg13g2_nand3_1)
     5    0.019120    0.177816    0.167140    1.057548 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.177816    0.000021    1.057569 v _166_/A (sg13g2_nor2_1)
     1    0.003160    0.063193    0.093660    1.151228 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.063193    0.000002    1.151230 ^ _167_/B (sg13g2_nor2_1)
     1    0.005060    0.034008    0.046040    1.197270 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.034008    0.000034    1.197304 v output19/A (sg13g2_buf_2)
     1    0.052072    0.088484    0.135671    1.332975 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088484    0.000378    1.333352 v sine_out[23] (out)
                                              1.333352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.333352   data arrival time
---------------------------------------------------------------------------------------------
                                              2.466647   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000002    1.079465 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003258    0.064509    0.077869    1.157334 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.064509    0.000006    1.157340 ^ output6/A (sg13g2_buf_2)
     1    0.052029    0.112591    0.155959    1.313300 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112591    0.000369    1.313668 ^ sine_out[11] (out)
                                              1.313668   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.313668   data arrival time
---------------------------------------------------------------------------------------------
                                              2.486332   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000066    1.079529 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003425    0.057547    0.078864    1.158393 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.057547    0.000009    1.158401 ^ output18/A (sg13g2_buf_2)
     1    0.051998    0.112504    0.152482    1.310884 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112504    0.000363    1.311246 ^ sine_out[22] (out)
                                              1.311246   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.311246   data arrival time
---------------------------------------------------------------------------------------------
                                              2.488754   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000037    1.011382 ^ _152_/B (sg13g2_nor2_2)
     4    0.014468    0.044896    0.068081    1.079463 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044896    0.000026    1.079489 v _277_/B (sg13g2_nor2_1)
     1    0.005379    0.065343    0.069853    1.149342 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.065343    0.000041    1.149383 ^ output32/A (sg13g2_buf_2)
     1    0.052246    0.113033    0.156647    1.306030 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.113033    0.000412    1.306442 ^ sine_out[5] (out)
                                              1.306442   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.306442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493558   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002369    0.022066    0.162396    0.282121 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022066    0.000006    0.282127 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.376467    0.658594 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.057798    0.000026    0.658620 ^ fanout75/A (sg13g2_buf_8)
     5    0.031843    0.030092    0.086968    0.745588 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030093    0.000227    0.745815 ^ fanout74/A (sg13g2_buf_8)
     5    0.028114    0.027223    0.072044    0.817859 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027223    0.000096    0.817955 ^ _132_/A (sg13g2_nand2_2)
     4    0.015528    0.057113    0.062716    0.880670 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057114    0.000058    0.880728 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018584    0.211894    0.199309    1.080037 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.211894    0.000033    1.080071 ^ _276_/B (sg13g2_nor2_1)
     1    0.005335    0.055556    0.079053    1.159124 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.055556    0.000041    1.159165 v output31/A (sg13g2_buf_2)
     1    0.052289    0.088965    0.146272    1.305438 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088966    0.000421    1.305858 v sine_out[4] (out)
                                              1.305858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.305858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.494142   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000026    1.098491 v _145_/B (sg13g2_nand2_1)
     1    0.005053    0.042242    0.055616    1.154106 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.042242    0.000034    1.154140 ^ output9/A (sg13g2_buf_2)
     1    0.051868    0.112189    0.144760    1.298900 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112189    0.000337    1.299237 ^ sine_out[14] (out)
                                              1.299237   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.299237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.500763   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000002    1.011347 ^ _169_/A (sg13g2_nand2_1)
     1    0.003317    0.046180    0.064870    1.076217 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046180    0.000005    1.076222 v _170_/B (sg13g2_nand2_1)
     1    0.004509    0.036122    0.046538    1.122760 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036122    0.000025    1.122785 ^ output20/A (sg13g2_buf_2)
     1    0.052115    0.112672    0.142053    1.264837 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112672    0.000386    1.265224 ^ sine_out[24] (out)
                                              1.265224   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.265224   data arrival time
---------------------------------------------------------------------------------------------
                                              2.534776   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000185    0.758044 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003222    0.055173    0.071294    0.829338 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.055173    0.000001    0.829340 ^ _179_/B (sg13g2_nand2_1)
     2    0.008411    0.064363    0.079302    0.908641 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064363    0.000041    0.908683 v _281_/B (sg13g2_nor2_1)
     1    0.007026    0.080342    0.086429    0.995111 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.080342    0.000080    0.995192 ^ output35/A (sg13g2_buf_2)
     1    0.052301    0.113195    0.164128    1.159320 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113195    0.000417    1.159737 ^ sine_out[8] (out)
                                              1.159737   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.159737   data arrival time
---------------------------------------------------------------------------------------------
                                              2.640263   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000185    0.758044 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003222    0.055173    0.071294    0.829338 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.055173    0.000001    0.829340 ^ _179_/B (sg13g2_nand2_1)
     2    0.008411    0.064363    0.079302    0.908641 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.064363    0.000026    0.908667 v _180_/B (sg13g2_nand2_1)
     1    0.003911    0.037632    0.051206    0.959873 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037632    0.000015    0.959888 ^ output24/A (sg13g2_buf_2)
     1    0.052830    0.114127    0.143714    1.103602 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114128    0.000518    1.104120 ^ sine_out[28] (out)
                                              1.104120   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.104120   data arrival time
---------------------------------------------------------------------------------------------
                                              2.695880   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000078    0.426011 ^ fanout57/A (sg13g2_buf_1)
     4    0.022974    0.100316    0.133222    0.559233 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.100316    0.000061    0.559295 ^ _181_/B (sg13g2_and2_1)
     4    0.015182    0.072941    0.146879    0.706174 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.072941    0.000057    0.706231 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004547    0.048309    0.062095    0.768326 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048309    0.000027    0.768353 v output28/A (sg13g2_buf_2)
     1    0.053389    0.090599    0.143885    0.912238 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090601    0.000620    0.912857 v sine_out[31] (out)
                                              0.912857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.912857   data arrival time
---------------------------------------------------------------------------------------------
                                              2.887143   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000047    0.304287 v fanout61/A (sg13g2_buf_2)
     5    0.026643    0.053009    0.109065    0.413352 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.053011    0.000392    0.413745 v fanout60/A (sg13g2_buf_8)
     8    0.029672    0.027073    0.089594    0.503338 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027073    0.000012    0.503350 v _131_/A (sg13g2_or2_1)
     6    0.021617    0.083268    0.155449    0.658799 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.083268    0.000071    0.658870 v _280_/B1 (sg13g2_a21oi_1)
     1    0.003474    0.066171    0.082316    0.741186 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.066171    0.000009    0.741195 ^ output36/A (sg13g2_buf_2)
     1    0.052116    0.112772    0.156890    0.898085 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112772    0.000386    0.898471 ^ sine_out[9] (out)
                                              0.898471   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.898471   data arrival time
---------------------------------------------------------------------------------------------
                                              2.901529   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000039    0.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002985    0.020207    0.160924    0.280091 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020207    0.000004    0.280095 v fanout70/A (sg13g2_buf_2)
     5    0.026452    0.052110    0.095894    0.375989 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052110    0.000188    0.376176 v fanout69/A (sg13g2_buf_8)
     8    0.032711    0.028031    0.090209    0.466385 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028037    0.000078    0.466463 v _125_/A (sg13g2_inv_2)
     3    0.019449    0.046686    0.047813    0.514276 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.046686    0.000063    0.514338 ^ _161_/A (sg13g2_nand2_1)
     3    0.012273    0.082570    0.089005    0.603343 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.082570    0.000082    0.603425 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004075    0.064196    0.096667    0.700093 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.064196    0.000018    0.700110 ^ output16/A (sg13g2_buf_2)
     1    0.051911    0.112350    0.155655    0.855766 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.112350    0.000346    0.856111 ^ sine_out[20] (out)
                                              0.856111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.856111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.943889   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000047    0.304287 v fanout61/A (sg13g2_buf_2)
     5    0.026643    0.053009    0.109065    0.413352 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.053011    0.000392    0.413745 v fanout60/A (sg13g2_buf_8)
     8    0.029672    0.027073    0.089594    0.503338 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027073    0.000064    0.503402 v _130_/A (sg13g2_nor2_1)
     2    0.010781    0.104180    0.102025    0.605427 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.104180    0.000063    0.605490 ^ _284_/A (sg13g2_and2_1)
     1    0.003576    0.030728    0.108584    0.714075 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030728    0.000011    0.714086 ^ output7/A (sg13g2_buf_2)
     1    0.051955    0.112327    0.139184    0.853270 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112327    0.000354    0.853624 ^ sine_out[12] (out)
                                              0.853624   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.853624   data arrival time
---------------------------------------------------------------------------------------------
                                              2.946376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008184    0.034006    0.173634    0.292781 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034006    0.000011    0.292793 v fanout68/A (sg13g2_buf_2)
     6    0.025708    0.051271    0.101383    0.394176 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.051271    0.000218    0.394395 v _142_/A (sg13g2_or2_1)
     7    0.028053    0.098536    0.180682    0.575077 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.098536    0.000129    0.575205 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005159    0.073410    0.108933    0.684139 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.073410    0.000037    0.684175 ^ output11/A (sg13g2_buf_2)
     1    0.051812    0.112180    0.160079    0.844255 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112180    0.000326    0.844580 ^ sine_out[16] (out)
                                              0.844580   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.844580   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955420   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000033    1.098497 v _212_/B (sg13g2_nor2_1)
     2    0.009854    0.102071    0.104691    1.203189 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102071    0.000057    1.203245 ^ _213_/C (sg13g2_nand3_1)
     2    0.010265    0.107935    0.142622    1.345868 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107935    0.000042    1.345910 v _214_/B (sg13g2_xnor2_1)
     1    0.002155    0.036660    0.111841    1.457750 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.036660    0.000004    1.457755 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001759    0.033614    0.371566    1.829321 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.033614    0.000002    1.829322 v _300_/D (sg13g2_dfrbpq_1)
                                              1.829322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    5.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919732   clock uncertainty
                                  0.000000    4.919732   clock reconvergence pessimism
                                 -0.116776    4.802956   library setup time
                                              4.802956   data required time
---------------------------------------------------------------------------------------------
                                              4.802956   data required time
                                             -1.829322   data arrival time
---------------------------------------------------------------------------------------------
                                              2.973633   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007476    0.031978    0.172223    0.291955 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031978    0.000024    0.291979 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.004012    0.039705    0.376828    0.668807 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.039705    0.000018    0.668825 v output2/A (sg13g2_buf_2)
     1    0.050709    0.086434    0.137048    0.805872 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086434    0.000135    0.806008 v sign (out)
                                              0.806008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.806008   data arrival time
---------------------------------------------------------------------------------------------
                                              2.993992   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000001    1.151540 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009809    0.137020    0.157636    1.309176 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137020    0.000044    1.309220 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009356    0.083383    0.123450    1.432670 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083383    0.000029    1.432700 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006953    0.111746    0.126244    1.558944 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.111746    0.000029    1.558973 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001766    0.056729    0.110424    1.669397 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.056729    0.000002    1.669399 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.669399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    5.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919149   clock uncertainty
                                  0.000000    4.919149   clock reconvergence pessimism
                                 -0.124329    4.794820   library setup time
                                              4.794820   data required time
---------------------------------------------------------------------------------------------
                                              4.794820   data required time
                                             -1.669399   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125421   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000001    1.151540 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009809    0.137020    0.157636    1.309176 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137020    0.000044    1.309220 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009356    0.083383    0.123450    1.432670 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.083383    0.000034    1.432704 v _208_/B (sg13g2_xor2_1)
     1    0.001830    0.049189    0.109191    1.541895 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.049189    0.000002    1.541897 v _298_/D (sg13g2_dfrbpq_1)
                                              1.541897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    5.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919145   clock uncertainty
                                  0.000000    4.919145   clock reconvergence pessimism
                                 -0.122556    4.796588   library setup time
                                              4.796588   data required time
---------------------------------------------------------------------------------------------
                                              4.796588   data required time
                                             -1.541897   data arrival time
---------------------------------------------------------------------------------------------
                                              3.254692   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.007476    0.031978    0.172223    0.291955 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031978    0.000031    0.291986 v _127_/A (sg13g2_inv_1)
     1    0.007143    0.038062    0.042573    0.334559 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.038062    0.000079    0.334637 ^ output3/A (sg13g2_buf_2)
     1    0.050875    0.110159    0.141417    0.476054 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110159    0.000165    0.476219 ^ signB (out)
                                              0.476219   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.476219   data arrival time
---------------------------------------------------------------------------------------------
                                              3.323781   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000222    0.912003 v _140_/A (sg13g2_nor2_2)
     5    0.020058    0.098059    0.099342    1.011345 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.098059    0.000044    1.011388 ^ _144_/A (sg13g2_nand2_1)
     2    0.007718    0.066090    0.087076    1.098464 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066090    0.000033    1.098497 v _212_/B (sg13g2_nor2_1)
     2    0.009854    0.102071    0.104691    1.203189 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102071    0.000057    1.203245 ^ _213_/C (sg13g2_nand3_1)
     2    0.010265    0.107935    0.142622    1.345868 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.107935    0.000005    1.345872 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003044    0.068837    0.061016    1.406888 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.068837    0.000001    1.406890 ^ _219_/A (sg13g2_inv_1)
     1    0.002115    0.022759    0.036067    1.442957 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.022759    0.000005    1.442962 v _301_/D (sg13g2_dfrbpq_1)
                                              1.442962   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    5.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919704   clock uncertainty
                                  0.000000    4.919704   clock reconvergence pessimism
                                 -0.112866    4.806838   library setup time
                                              4.806838   data required time
---------------------------------------------------------------------------------------------
                                              4.806838   data required time
                                             -1.442962   data arrival time
---------------------------------------------------------------------------------------------
                                              3.363877   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000001    1.151540 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009809    0.137020    0.157636    1.309176 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137020    0.000040    1.309216 ^ _204_/B (sg13g2_xor2_1)
     1    0.001819    0.050361    0.122076    1.431292 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.050361    0.000002    1.431295 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.431295   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    5.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919147   clock uncertainty
                                  0.000000    4.919147   clock reconvergence pessimism
                                 -0.122261    4.796886   library setup time
                                              4.796886   data required time
---------------------------------------------------------------------------------------------
                                              4.796886   data required time
                                             -1.431295   data arrival time
---------------------------------------------------------------------------------------------
                                              3.365592   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000041    1.025874 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009703    0.094252    0.125664    1.151538 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094252    0.000014    1.151552 v _200_/A (sg13g2_xor2_1)
     1    0.002155    0.050860    0.118934    1.270486 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.050860    0.000005    1.270491 v _296_/D (sg13g2_dfrbpq_1)
                                              1.270491   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    5.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    5.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000040    5.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919167   clock uncertainty
                                  0.000000    4.919167   clock reconvergence pessimism
                                 -0.123158    4.796009   library setup time
                                              4.796009   data required time
---------------------------------------------------------------------------------------------
                                              4.796009   data required time
                                             -1.270491   data arrival time
---------------------------------------------------------------------------------------------
                                              3.525518   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.009609    0.076315    0.111370    0.877321 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.076315    0.000010    0.877331 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010410    0.142735    0.148503    1.025833 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.142735    0.000031    1.025865 ^ _196_/A (sg13g2_xor2_1)
     1    0.003336    0.064658    0.137392    1.163257 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.064658    0.000017    1.163274 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.163274   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    5.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919702   clock uncertainty
                                  0.000000    4.919702   clock reconvergence pessimism
                                 -0.126807    4.792895   library setup time
                                              4.792895   data required time
---------------------------------------------------------------------------------------------
                                              4.792895   data required time
                                             -1.163274   data arrival time
---------------------------------------------------------------------------------------------
                                              3.629621   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004014    0.022463    0.163757    0.283461 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022463    0.000010    0.283470 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.009275    0.054815    0.389912    0.673382 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.054815    0.000027    0.673409 v fanout54/A (sg13g2_buf_8)
     8    0.035153    0.028918    0.092374    0.765783 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028918    0.000168    0.765951 v _191_/B (sg13g2_xnor2_1)
     2    0.010026    0.113283    0.104914    0.870865 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.113283    0.000013    0.870878 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002051    0.063457    0.108148    0.979026 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063457    0.000004    0.979030 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.979030   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    5.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919725   clock uncertainty
                                  0.000000    4.919725   clock reconvergence pessimism
                                 -0.126417    4.793308   library setup time
                                              4.793308   data required time
---------------------------------------------------------------------------------------------
                                              4.793308   data required time
                                             -0.979030   data arrival time
---------------------------------------------------------------------------------------------
                                              3.814278   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001919    0.017151    0.158631    0.278354 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017151    0.000002    0.278356 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009190    0.054545    0.386680    0.665036 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.054545    0.000024    0.665060 v fanout77/A (sg13g2_buf_8)
     7    0.041318    0.030906    0.094336    0.759396 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.030907    0.000157    0.759552 v _128_/A (sg13g2_inv_2)
     5    0.022667    0.053533    0.053708    0.813260 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053533    0.000030    0.813290 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.813290   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014685    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    5.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    5.054761 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    5.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064881    5.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    5.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.919723   clock uncertainty
                                  0.000000    4.919723   clock reconvergence pessimism
                                 -0.123194    4.796529   library setup time
                                              4.796529   data required time
---------------------------------------------------------------------------------------------
                                              4.796529   data required time
                                             -0.813290   data arrival time
---------------------------------------------------------------------------------------------
                                              3.983239   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002407    0.018239    0.159824    0.279549 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.018239    0.000006    0.279555 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009232    0.054677    0.387426    0.666981 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.054677    0.000025    0.667006 v fanout75/A (sg13g2_buf_8)
     5    0.031104    0.027593    0.090853    0.757859 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027593    0.000221    0.758081 v fanout74/A (sg13g2_buf_8)
     5    0.027186    0.025427    0.076536    0.834616 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025427    0.000104    0.834721 v fanout73/A (sg13g2_buf_8)
     8    0.031706    0.026847    0.077061    0.911782 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.026848    0.000220    0.912001 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016245    0.193667    0.176839    1.088840 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.193667    0.000001    1.088842 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007858    0.084684    0.131490    1.220332 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.084684    0.000009    1.220340 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003895    0.079806    0.111680    1.332021 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079806    0.000012    1.332033 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.049895    0.072650    1.404682 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.049895    0.000002    1.404684 v _273_/A (sg13g2_nor2_1)
     1    0.003923    0.057668    0.068921    1.473605 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057668    0.000010    1.473614 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003769    0.053927    0.064437    1.538051 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053927    0.000014    1.538065 v output15/A (sg13g2_buf_2)
     1    0.052699    0.089581    0.145902    1.683967 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089583    0.000492    1.684459 v sine_out[1] (out)
                                              1.684459   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.684459   data arrival time
---------------------------------------------------------------------------------------------
                                              2.115541   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.424224e-05 0.000000e+00 4.413533e-09 9.424666e-05  59.9%
Combinational        6.028122e-07 1.374433e-06 4.187752e-08 2.019123e-06   1.3%
Clock                4.461208e-05 1.658167e-05 2.141074e-09 6.119588e-05  38.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394571e-04 1.795610e-05 4.843212e-08 1.574617e-04 100.0%
                            88.6%        11.4%         0.0%
Writing metric power__internal__total: 0.00013945712998975068
Writing metric power__switching__total: 1.7956099327420816e-5
Writing metric power__leakage__total: 4.843212408900399e-8
Writing metric power__total: 0.0001574616617290303

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.20058705264533402
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119145 source latency _298_/CLK ^
-0.119732 target latency _300_/CLK ^
-0.200000 clock uncertainty
0.000000 CRPR
--------------
-0.200587 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.20058057171824448
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119725 source latency _294_/CLK ^
-0.119145 target latency _298_/CLK ^
0.200000 clock uncertainty
0.000000 CRPR
--------------
0.200581 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.2500352218264524
nom_typ_1p20V_25C: 0.2500352218264524
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.1155411354850715
nom_typ_1p20V_25C: 2.1155411354850715
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.250035
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 2.973633
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119145         network latency _298_/CLK
        0.119732 network latency _300_/CLK
---------------
0.119145 0.119732 latency
        0.000587 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131171         network latency _298_/CLK
        0.131582 network latency _300_/CLK
---------------
0.131171 0.131582 latency
        0.000411 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.03 fmax = 493.49
%OL_END_REPORT
