$date
	Thu Jun 12 19:24:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_square_wave_gen $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 2 % counter [1:0] $end
$var reg 1 " out1 $end
$var reg 1 ! out2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
0#
0"
0!
$end
#125
1#
#250
0#
#375
1#
#500
1"
0#
0$
#625
1!
b1 %
1#
#750
0#
#875
0"
b10 %
1#
#1000
0#
#1125
0!
b11 %
1#
#1250
0#
#1375
1"
b0 %
1#
#1500
0#
#1625
1!
b1 %
1#
#1750
0#
#1875
0"
b10 %
1#
#2000
0#
#2125
0!
b11 %
1#
#2250
0#
#2375
1"
b0 %
1#
#2500
0#
#2625
1!
b1 %
1#
#2750
0#
#2875
0"
b10 %
1#
#3000
0#
#3125
0!
b11 %
1#
#3250
0#
#3375
1"
b0 %
1#
#3500
0#
#3625
1!
b1 %
1#
#3750
0#
#3875
0"
b10 %
1#
#4000
0#
#4125
0!
b11 %
1#
#4250
0#
#4375
1"
b0 %
1#
#4500
0"
0#
1$
#4625
1#
#4750
0#
#4875
1#
#5000
0#
#5125
1#
#5250
0#
#5375
1#
#5500
1"
0#
0$
#5625
1!
b1 %
1#
#5750
0#
#5875
0"
b10 %
1#
#6000
0#
#6125
0!
b11 %
1#
#6250
0#
#6375
1"
b0 %
1#
#6500
0#
#6625
1!
b1 %
1#
#6750
0#
#6875
0"
b10 %
1#
#7000
0#
#7125
0!
b11 %
1#
#7250
0#
#7375
1"
b0 %
1#
#7500
0#
#7625
1!
b1 %
1#
#7750
0#
#7875
0"
b10 %
1#
#8000
0#
#8125
0!
b11 %
1#
#8250
0#
#8375
1"
b0 %
1#
#8500
0#
#8625
1!
b1 %
1#
#8750
0#
#8875
0"
b10 %
1#
#9000
0#
#9125
0!
b11 %
1#
#9250
0#
#9375
1"
b0 %
1#
#9500
0#
