###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:40:21 2024
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackR...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.501
= Slack Time                   18.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.830 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.501 |   0.501 |   19.327 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.501 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.826 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.823 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.823 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.500
= Slack Time                   18.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.827 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.831 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.091 | 0.500 |   0.500 |   19.327 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.091 | 0.000 |   0.500 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.827 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.823 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.823 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.499
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.832 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.499 |   0.499 |   19.327 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.499 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.824 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.824 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.497
= Slack Time                   18.828
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.831 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.497 |   0.497 |   19.326 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.497 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.828 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.826 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -18.826 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.497
= Slack Time                   18.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.829 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.832 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.497 |   0.497 |   19.326 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.497 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.829 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.827 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.003 |  -18.827 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.498
= Slack Time                   18.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.830 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.833 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.089 | 0.498 |   0.498 |   19.328 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.089 | 0.000 |   0.498 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.830 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.826 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.826 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.002
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.495
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.834 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.495 |   0.495 |   19.327 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.495 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -18.829 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.259 | 0.002 |   0.002 |  -18.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.325
- Arrival Time                  0.493
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.834 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.493 |   0.493 |   19.325 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.493 |   19.325 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.831 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -18.831 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.004
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.496
= Slack Time                   18.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.836 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.496 |   0.496 |   19.328 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.496 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.832 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -18.829 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.259 | 0.004 |   0.004 |  -18.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.476
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.495
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.836 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.495 |   0.495 |   19.328 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.495 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.829 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.494
= Slack Time                   18.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.836 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.494 |   0.494 |   19.327 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.494 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.833 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.830 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.830 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.493
= Slack Time                   18.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.838 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.493 |   0.493 |   19.328 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.493 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.832 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.832 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.328
- Arrival Time                  0.491
= Slack Time                   18.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   18.840 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.083 | 0.491 |   0.491 |   19.328 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.083 | 0.000 |   0.491 |   19.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.834 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.834 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.475
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.326
- Arrival Time                  0.489
= Slack Time                   18.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.838 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   18.839 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.083 | 0.489 |   0.489 |   19.326 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.083 | 0.000 |   0.489 |   19.326 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.838 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.836 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -18.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.003
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.329
- Arrival Time                  0.489
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   18.843 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.081 | 0.489 |   0.489 |   19.329 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.081 | 0.000 |   0.489 |   19.329 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -18.836 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.259 | 0.003 |   0.003 |  -18.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.001
- Setup                         0.474
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.327
- Arrival Time                  0.484
= Slack Time                   18.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |   18.843 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   18.845 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.078 | 0.484 |   0.484 |   19.327 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.078 | 0.000 |   0.484 |   19.327 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.259 |       |   0.000 |  -18.843 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |  -18.842 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.259 | 0.001 |   0.001 |  -18.842 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CLK_DIV_1/div_clk_reg/CK 
Endpoint:   CLK_DIV_1/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.514
- Setup                         0.356
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.957
- Arrival Time                  5.698
= Slack Time                   94.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   94.259 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.279 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   94.425 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   94.605 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   94.803 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   94.954 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.093 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   95.399 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   95.521 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   95.663 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   96.383 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   96.491 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   96.652 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   96.772 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.006 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.257 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   97.520 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   97.808 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.119 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.307 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   98.528 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   98.815 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.120 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |   99.311 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |   99.393 | 
     | CLK_DIV_1/U7            | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |   99.462 | 
     | CLK_DIV_1/U6            | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |   99.530 | 
     | CLK_DIV_1/U24           | A v -> Y ^  | NOR2X2M    | 0.150 | 0.124 |   5.395 |   99.654 | 
     | CLK_DIV_1/U23           | B ^ -> Y v  | CLKXOR2X2M | 0.082 | 0.304 |   5.698 |   99.957 | 
     | CLK_DIV_1/div_clk_reg   | D v         | SDFFRQX2M  | 0.082 | 0.000 |   5.698 |   99.957 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.259 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.239 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.093 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -93.749 | 
     | CLK_DIV_1/div_clk_reg | CK ^       | SDFFRQX2M  | 0.314 | 0.004 |   0.514 |  -93.745 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CLK_DIV_2/div_clk_reg/CK 
Endpoint:   CLK_DIV_2/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.514
- Setup                         0.356
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.958
- Arrival Time                  5.130
= Slack Time                   94.829
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   94.829 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.849 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   94.994 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.175 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.373 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.524 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.662 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   95.969 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.091 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.233 | 
     | Reg_file/\REG_reg[3][1] | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   96.825 | 
     | CLK_DIV_2/U17           | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.051 | 
     | CLK_DIV_2/U40           | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.301 | 
     | CLK_DIV_2/U42           | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   97.566 | 
     | CLK_DIV_2/U44           | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   97.861 | 
     | CLK_DIV_2/U47           | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.173 | 
     | CLK_DIV_2/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   98.360 | 
     | CLK_DIV_2/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   98.577 | 
     | CLK_DIV_2/U60           | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   98.847 | 
     | CLK_DIV_2/U61           | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.138 | 
     | CLK_DIV_2/U19           | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.324 | 
     | CLK_DIV_2/U18           | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |   99.408 | 
     | CLK_DIV_2/U12           | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |   99.473 | 
     | CLK_DIV_2/U7            | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |   99.539 | 
     | CLK_DIV_2/U29           | A v -> Y ^  | NOR2X2M    | 0.146 | 0.120 |   4.830 |   99.659 | 
     | CLK_DIV_2/U28           | B ^ -> Y v  | CLKXOR2X2M | 0.079 | 0.299 |   5.130 |   99.958 | 
     | CLK_DIV_2/div_clk_reg   | D v         | SDFFRQX2M  | 0.079 | 0.000 |   5.130 |   99.958 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.829 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.809 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.663 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.319 | 
     | CLK_DIV_2/div_clk_reg | CK ^       | SDFFRQX2M  | 0.314 | 0.004 |   0.514 |  -94.315 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CLK_DIV_1/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.451
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.844
- Arrival Time                  5.916
= Slack Time                   94.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.928 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.948 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.093 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.274 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.472 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.623 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.761 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.068 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.190 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.332 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.051 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.160 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.321 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.440 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.674 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.926 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.188 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.476 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.787 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.975 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.196 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.484 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.789 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |   99.980 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.062 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.131 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.198 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.409 | 
     | CLK_DIV_1/U32             | B1 v -> Y v | AO22X1M    | 0.121 | 0.435 |   5.916 |  100.844 | 
     | CLK_DIV_1/\counter_reg[0] | D v         | SDFFRQX2M  | 0.121 | 0.000 |   5.916 |  100.844 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.928 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.908 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.762 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.418 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.198 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.056 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.784 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.588 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.531 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -93.479 | 
     | CLK_DIV_1/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.451 |  -93.476 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_1/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.407
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.846
- Arrival Time                  5.912
= Slack Time                   94.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.933 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.954 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.099 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.279 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.477 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.629 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.767 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.074 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.196 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.338 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.057 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.166 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.327 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.446 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.680 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.932 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.194 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.482 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.793 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.981 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.202 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.490 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.794 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |   99.986 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.068 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.137 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.204 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.415 | 
     | CLK_DIV_1/U26             | B1 v -> Y v | AO22X1M    | 0.117 | 0.431 |   5.912 |  100.846 | 
     | CLK_DIV_1/\counter_reg[6] | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.912 |  100.846 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.934 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.913 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.768 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.424 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.204 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.062 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.790 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.593 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.536 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -93.485 | 
     | CLK_DIV_1/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -93.481 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_1/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.846
- Arrival Time                  5.909
= Slack Time                   94.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.937 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.957 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.103 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.283 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.481 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.632 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.771 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.077 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.199 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.342 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.061 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.169 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.331 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.450 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.684 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.936 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.198 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.486 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.797 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.985 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.206 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.494 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.798 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |   99.989 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.071 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.141 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.208 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.418 | 
     | CLK_DIV_1/U28             | B1 v -> Y v | AO22X1M    | 0.115 | 0.428 |   5.909 |  100.846 | 
     | CLK_DIV_1/\counter_reg[4] | D v         | SDFFRQX2M  | 0.115 | 0.000 |   5.909 |  100.846 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.937 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.917 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.772 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.427 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.208 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.066 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.794 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.597 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.540 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -93.489 | 
     | CLK_DIV_1/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -93.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin CLK_DIV_1/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.901
= Slack Time                   94.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.947 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.967 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.113 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.293 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.491 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.642 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.781 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.087 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.209 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.352 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.071 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.179 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.341 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.460 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.694 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.946 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.208 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.496 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.807 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.995 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.216 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.504 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.808 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |   99.999 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.081 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.150 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.218 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.428 | 
     | CLK_DIV_1/U27             | B1 v -> Y v | AO22X1M    | 0.107 | 0.420 |   5.901 |  100.848 | 
     | CLK_DIV_1/\counter_reg[5] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.901 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.947 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.927 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.782 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.437 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.218 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.076 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.804 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.607 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.550 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -93.499 | 
     | CLK_DIV_1/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -93.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_1/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.452
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.900
= Slack Time                   94.948
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.948 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.968 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.114 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.294 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.492 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.643 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.781 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.088 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.210 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.352 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.072 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.180 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.341 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.461 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.694 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.946 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.209 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.497 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.807 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.995 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.217 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.504 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.809 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |  100.000 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.082 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.151 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.218 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.429 | 
     | CLK_DIV_1/U31             | B1 v -> Y v | AO22X1M    | 0.107 | 0.418 |   5.900 |  100.848 | 
     | CLK_DIV_1/\counter_reg[1] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.900 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.948 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.928 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.782 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.438 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.219 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.076 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.804 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.608 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.551 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -93.499 | 
     | CLK_DIV_1/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.452 |  -93.496 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_1/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.898
= Slack Time                   94.950
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |  -0.000 |   94.950 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.970 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.116 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.296 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.494 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.645 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.784 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.090 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.212 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.355 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.074 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.182 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.344 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.463 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.746 |   97.697 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.949 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.211 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.499 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.810 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.998 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.219 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.507 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.811 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |  100.002 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.084 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.154 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.221 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.431 | 
     | CLK_DIV_1/U29             | B1 v -> Y v | AO22X1M    | 0.105 | 0.417 |   5.898 |  100.848 | 
     | CLK_DIV_1/\counter_reg[3] | D v         | SDFFRQX2M  | 0.105 | 0.000 |   5.898 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.950 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.930 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.785 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.440 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.221 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.079 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.807 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.610 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.553 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -93.502 | 
     | CLK_DIV_1/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -93.498 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin CLK_DIV_1/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.849
- Arrival Time                  5.897
= Slack Time                   94.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.951 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.972 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.117 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.297 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.495 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.647 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.785 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.091 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.214 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.356 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.075 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.184 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.345 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.464 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.698 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.950 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.212 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.500 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.811 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.999 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.220 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.508 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.812 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |  100.004 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.086 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.155 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.222 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.433 | 
     | CLK_DIV_1/U25             | B1 v -> Y v | AO22X1M    | 0.104 | 0.416 |   5.897 |  100.849 | 
     | CLK_DIV_1/\counter_reg[7] | D v         | SDFFRQX2M  | 0.104 | 0.000 |   5.897 |  100.849 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.951 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.931 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.786 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.441 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.222 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.080 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.808 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.611 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.554 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -93.503 | 
     | CLK_DIV_1/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -93.498 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CLK_DIV_1/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.452
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.897
= Slack Time                   94.952
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.951 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   94.972 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.117 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.298 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.495 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.647 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   95.785 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.092 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.214 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.356 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.075 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.184 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.345 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.464 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   97.698 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   97.950 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.212 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.500 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   98.811 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   98.999 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.220 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.508 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |   99.812 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |  100.004 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.086 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.063 | 0.069 |   5.203 |  100.155 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.067 |   5.270 |  100.222 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.142 | 0.211 |   5.481 |  100.433 | 
     | CLK_DIV_1/U30             | B1 v -> Y v | AO22X1M    | 0.104 | 0.416 |   5.897 |  100.848 | 
     | CLK_DIV_1/\counter_reg[2] | D v         | SDFFRQX2M  | 0.104 | 0.000 |   5.897 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -94.952 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -94.931 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.786 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.442 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.222 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.080 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -93.808 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.611 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.554 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -93.503 | 
     | CLK_DIV_1/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.452 |  -93.499 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[7] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  5.742
= Slack Time                   95.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.090 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.110 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.256 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.436 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.634 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.785 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.923 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.230 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.352 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.494 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.249 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.538 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.788 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.050 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.316 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.615 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   98.956 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.351 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.555 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.792 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |   99.989 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.624 | 0.405 |   5.303 |  100.393 | 
     | UART_RX/DUT6/U19            | A ^ -> Y v   | NAND2X2M   | 0.195 | 0.177 |   5.480 |  100.570 | 
     | UART_RX/DUT6/U26            | A1N v -> Y v | OAI2BB2X1M | 0.110 | 0.262 |   5.742 |  100.832 | 
     | UART_RX/DUT6/\p_data_reg[7] | D v          | SDFFRQX2M  | 0.110 | 0.000 |   5.742 |  100.832 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.090 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.070 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.924 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.744 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.523 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.287 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.115 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.065 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.833 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.659 | 
     | UART_RX/DUT6/\p_data_reg[7] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.657 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[4] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.830
- Arrival Time                  5.736
= Slack Time                   95.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.094 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.114 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.260 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.440 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.638 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.789 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.928 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.234 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.356 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.498 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.253 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.542 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.792 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.054 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.321 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.619 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   98.960 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.355 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.560 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.797 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |   99.993 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.624 | 0.405 |   5.303 |  100.397 | 
     | UART_RX/DUT6/U38            | C ^ -> Y v   | NAND3X2M   | 0.169 | 0.169 |   5.472 |  100.566 | 
     | UART_RX/DUT6/U37            | A1N v -> Y v | OAI2BB2X1M | 0.123 | 0.263 |   5.736 |  100.830 | 
     | UART_RX/DUT6/\p_data_reg[4] | D v          | SDFFRQX2M  | 0.123 | 0.000 |   5.736 |  100.830 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.094 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.074 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.928 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.748 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.528 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.291 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.119 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.069 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.838 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.663 | 
     | UART_RX/DUT6/\p_data_reg[4] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.661 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[6] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  5.700
= Slack Time                   95.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.132 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.152 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.298 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.478 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.676 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.827 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.966 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.272 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.394 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.537 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.291 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.580 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.830 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.093 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.359 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.657 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   98.998 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.393 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.598 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.835 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.031 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.624 | 0.405 |   5.303 |  100.436 | 
     | UART_RX/DUT6/U42            | A ^ -> Y v   | NAND2X2M   | 0.166 | 0.144 |   5.447 |  100.580 | 
     | UART_RX/DUT6/U41            | A1N v -> Y v | OAI2BB2X1M | 0.109 | 0.253 |   5.700 |  100.832 | 
     | UART_RX/DUT6/\p_data_reg[6] | D v          | SDFFRQX2M  | 0.109 | 0.000 |   5.700 |  100.832 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.132 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.112 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.967 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.786 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.566 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.330 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.157 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.107 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.876 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.701 | 
     | UART_RX/DUT6/\p_data_reg[6] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.699 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.400
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  5.694
= Slack Time                   95.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.139 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.159 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.305 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.485 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.683 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.834 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.972 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.279 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.401 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.543 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.298 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.587 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.837 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.099 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.365 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.664 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   99.005 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.400 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.604 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.842 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.038 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.216 | 0.182 |   5.080 |  100.219 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.075 | 0.078 |   5.159 |  100.298 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.292 | 0.193 |   5.352 |  100.491 | 
     | UART_RX/DUT6/U36            | B ^ -> Y v   | NAND2X2M   | 0.110 | 0.108 |   5.459 |  100.598 | 
     | UART_RX/DUT6/U35            | A1N v -> Y v | OAI2BB2X1M | 0.107 | 0.235 |   5.694 |  100.833 | 
     | UART_RX/DUT6/\p_data_reg[2] | D v          | SDFFRQX2M  | 0.107 | 0.000 |   5.694 |  100.833 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.139 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.119 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.973 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.793 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.573 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.336 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.164 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.114 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.882 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.708 | 
     | UART_RX/DUT6/\p_data_reg[2] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.706 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[5] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.400
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  5.689
= Slack Time                   95.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.143 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.163 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.309 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.489 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.687 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.838 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.977 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.283 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.405 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.548 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.302 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.591 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.841 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.104 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.370 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.668 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   99.009 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.404 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.609 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.846 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.042 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.624 | 0.405 |   5.303 |  100.447 | 
     | UART_RX/DUT6/U40            | A ^ -> Y v   | NAND2X2M   | 0.160 | 0.137 |   5.440 |  100.583 | 
     | UART_RX/DUT6/U39            | A1N v -> Y v | OAI2BB2X1M | 0.107 | 0.249 |   5.689 |  100.833 | 
     | UART_RX/DUT6/\p_data_reg[5] | D v          | SDFFRQX2M  | 0.107 | 0.000 |   5.689 |  100.833 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.143 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.123 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.978 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.797 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.577 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.341 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.168 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.118 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.887 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.712 | 
     | UART_RX/DUT6/\p_data_reg[5] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.710 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.434
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  5.687
= Slack Time                   95.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.146 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.166 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.311 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.492 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.690 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.841 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.979 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.286 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.408 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.550 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.305 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.594 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.844 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.106 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.372 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.671 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   99.012 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.407 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.611 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.848 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.044 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.216 | 0.182 |   5.080 |  100.226 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.075 | 0.078 |   5.159 |  100.304 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.292 | 0.193 |   5.352 |  100.497 | 
     | UART_RX/DUT6/U34            | A ^ -> Y v   | NAND2X2M   | 0.103 | 0.101 |   5.453 |  100.599 | 
     | UART_RX/DUT6/U33            | A1N v -> Y v | OAI2BB2X1M | 0.109 | 0.234 |   5.687 |  100.833 | 
     | UART_RX/DUT6/\p_data_reg[1] | D v          | SDFFRQX2M  | 0.109 | 0.000 |   5.687 |  100.833 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.146 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.126 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.980 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.800 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.579 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.343 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.171 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.121 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.889 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.715 | 
     | UART_RX/DUT6/\p_data_reg[1] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.434 |  -93.712 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.399
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.834
- Arrival Time                  5.685
= Slack Time                   95.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.149 | 
     | scan_clk__L1_I0             | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.169 | 
     | scan_clk__L2_I0             | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.314 | 
     | scan_clk__L3_I0             | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.495 | 
     | scan_clk__L4_I0             | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.693 | 
     | scan_clk__L5_I0             | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.844 | 
     | scan_clk__L6_I0             | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   95.982 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.289 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.411 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.553 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.308 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.596 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.847 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.109 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.375 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.674 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   99.015 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.409 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.614 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.851 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.047 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.216 | 0.182 |   5.080 |  100.229 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.075 | 0.078 |   5.159 |  100.307 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.292 | 0.193 |   5.352 |  100.500 | 
     | UART_RX/DUT6/U32            | B ^ -> Y v   | NAND2X2M   | 0.099 | 0.106 |   5.458 |  100.606 | 
     | UART_RX/DUT6/U31            | A1N v -> Y v | OAI2BB2X1M | 0.102 | 0.228 |   5.685 |  100.834 | 
     | UART_RX/DUT6/\p_data_reg[3] | D v          | SDFFRQX2M  | 0.102 | 0.000 |   5.685 |  100.834 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.149 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.129 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -94.983 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.803 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.582 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.346 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.174 | 
     | scan_clk__L7_I0             | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.123 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -93.892 | 
     | UART_RX_SCAN_CLK__L1_I0     | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.718 | 
     | UART_RX/DUT6/\p_data_reg[3] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.715 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin CLK_DIV_1/flag_reg/CK 
Endpoint:   CLK_DIV_1/flag_reg/D       (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.452
- Setup                         0.399
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.853
- Arrival Time                  5.560
= Slack Time                   95.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   95.293 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.313 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.459 | 
     | scan_clk__L3_I0         | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.639 | 
     | scan_clk__L4_I0         | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.837 | 
     | scan_clk__L5_I0         | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   95.988 | 
     | scan_clk__L6_I0         | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.126 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.433 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.555 | 
     | REF_SCAN_CLK__L2_I1     | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.697 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.541 | 0.719 |   2.124 |   97.417 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.123 | 0.109 |   2.232 |   97.525 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.210 | 0.161 |   2.393 |   97.686 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.236 | 0.119 |   2.513 |   97.806 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.079 | 0.234 |   2.747 |   98.039 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.115 | 0.252 |   2.998 |   98.291 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.117 | 0.262 |   3.261 |   98.554 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.145 | 0.288 |   3.549 |   98.842 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.399 | 0.311 |   3.859 |   99.152 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.188 |   4.048 |   99.340 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.097 | 0.221 |   4.269 |   99.562 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.319 | 0.288 |   4.556 |   99.849 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.161 | 0.305 |   4.861 |  100.154 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.086 | 0.191 |   5.052 |  100.345 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.122 | 0.082 |   5.134 |  100.427 | 
     | CLK_DIV_1/U22           | B v -> Y ^  | NOR2X2M    | 0.159 | 0.126 |   5.260 |  100.553 | 
     | CLK_DIV_1/U21           | B ^ -> Y v  | CLKXOR2X2M | 0.076 | 0.300 |   5.560 |  100.853 | 
     | CLK_DIV_1/flag_reg      | D v         | SDFFRQX2M  | 0.076 | 0.000 |   5.560 |  100.853 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.293 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.273 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.127 | 
     | U1_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.783 | 
     | UART_SCAN_CLK__L1_I1 | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.564 | 
     | UART_SCAN_CLK__L2_I1 | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.421 | 
     | UART_SCAN_CLK__L3_I1 | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.149 | 
     | UART_SCAN_CLK__L4_I1 | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -93.953 | 
     | UART_SCAN_CLK__L5_I0 | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -93.896 | 
     | UART_SCAN_CLK__L6_I0 | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -93.844 | 
     | CLK_DIV_1/flag_reg   | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.452 |  -93.841 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.436
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  5.537
= Slack Time                   95.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |   95.295 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.315 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.461 | 
     | scan_clk__L3_I0              | A ^ -> Y v   | INVXLM     | 0.200 | 0.180 |   0.346 |   95.641 | 
     | scan_clk__L4_I0              | A v -> Y ^   | INVXLM     | 0.238 | 0.198 |   0.544 |   95.839 | 
     | scan_clk__L5_I0              | A ^ -> Y v   | INVXLM     | 0.162 | 0.151 |   0.695 |   95.990 | 
     | scan_clk__L6_I0              | A v -> Y ^   | INVXLM     | 0.152 | 0.138 |   0.833 |   96.128 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^   | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.435 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.557 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^   | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.699 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v  | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.454 | 
     | UART_RX/DUT0/U11             | B v -> Y v   | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.743 | 
     | UART_RX/DUT0/U33             | A v -> Y v   | OR2X1M     | 0.113 | 0.250 |   2.698 |   97.993 | 
     | UART_RX/DUT0/U35             | A v -> Y v   | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.255 | 
     | UART_RX/DUT0/U37             | A v -> Y v   | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.521 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v  | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.820 | 
     | UART_RX/DUT0/U45             | BN v -> Y v  | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   99.161 | 
     | UART_RX/DUT0/U49             | A v -> Y ^   | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.556 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v   | INVX2M     | 0.209 | 0.205 |   4.465 |   99.760 | 
     | UART_RX/DUT0/U6              | A v -> Y ^   | NOR2X2M    | 0.312 | 0.237 |   4.703 |   99.997 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v   | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.194 | 
     | UART_RX/DUT6/U21             | A v -> Y ^   | NAND2X2M   | 0.120 | 0.122 |   5.020 |  100.315 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^  | OA21X2M    | 0.111 | 0.174 |   5.195 |  100.489 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v  | OAI21X2M   | 0.104 | 0.090 |   5.285 |  100.579 | 
     | UART_RX/DUT6/U43             | A0N v -> Y v | OAI2BB2X1M | 0.122 | 0.253 |   5.537 |  100.832 | 
     | UART_RX/DUT6/\counter_reg[2] | D v          | SDFFRQX2M  | 0.122 | 0.000 |   5.537 |  100.832 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.295 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.275 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.129 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.949 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.728 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.492 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.320 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.270 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -94.038 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.864 | 
     | UART_RX/DUT6/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.086 | 0.005 |   1.436 |  -93.859 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Reg_file/\RD_DATA_reg[3] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[3] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.407
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.825
- Arrival Time                  5.484
= Slack Time                   95.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.341 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.361 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.507 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.687 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.885 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.036 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.174 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.481 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.603 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.747 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.342 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.582 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.783 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.683 |   98.025 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.350 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.820 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.031 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.844 | 0.521 |   4.210 |   99.551 | 
     | Reg_file/U299                  | S0 ^ -> Y v | MX4X1M     | 0.194 | 0.549 |   4.760 |  100.101 | 
     | Reg_file/U276                  | C v -> Y v  | MX4X1M     | 0.143 | 0.391 |   5.151 |  100.492 | 
     | Reg_file/U275                  | A0 v -> Y v | AO22X1M    | 0.106 | 0.333 |   5.484 |  100.825 | 
     | Reg_file/\RD_DATA_reg[3]       | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.484 |  100.825 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.341 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.321 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.175 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.995 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.797 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.646 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.508 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.201 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.079 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -93.937 | 
     | Reg_file/\RD_DATA_reg[3] | CK ^       | SDFFRQX2M  | 0.197 | 0.002 |   1.407 |  -93.935 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Reg_file/\RD_DATA_reg[5] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[5] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.379
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.847
- Arrival Time                  5.505
= Slack Time                   95.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.342 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.362 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.508 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.688 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.886 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.037 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.176 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.482 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.604 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.748 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.343 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.583 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.784 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.684 |   98.026 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.351 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.821 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.032 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   4.220 |   99.562 | 
     | Reg_file/U301                  | S0 ^ -> Y v | MX4X1M     | 0.204 | 0.555 |   4.775 |  100.117 | 
     | Reg_file/U284                  | C v -> Y v  | MX4X1M     | 0.143 | 0.395 |   5.170 |  100.512 | 
     | Reg_file/U283                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.335 |   5.505 |  100.847 | 
     | Reg_file/\RD_DATA_reg[5]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.505 |  100.847 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.342 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.322 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.177 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -94.996 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.798 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.647 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.509 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.202 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.080 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.199 | 0.144 |   1.406 |  -93.936 | 
     | Reg_file/\RD_DATA_reg[5] | CK ^       | SDFFRQX2M  | 0.211 | 0.021 |   1.427 |  -93.916 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.433
- Setup                         0.392
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.842
- Arrival Time                  5.490
= Slack Time                   95.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   95.352 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.372 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.518 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.698 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.896 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.047 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.185 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.492 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.614 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.756 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v | SDFFRQX4M  | 0.418 | 0.755 |   2.159 |   97.511 | 
     | UART_RX/DUT0/U11             | B v -> Y v  | OR2X2M     | 0.079 | 0.289 |   2.448 |   97.800 | 
     | UART_RX/DUT0/U33             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.698 |   98.050 | 
     | UART_RX/DUT0/U35             | A v -> Y v  | OR2X1M     | 0.118 | 0.262 |   2.960 |   98.312 | 
     | UART_RX/DUT0/U37             | A v -> Y v  | OR2X1M     | 0.121 | 0.266 |   3.227 |   98.578 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v | AO21XLM    | 0.112 | 0.299 |   3.525 |   98.877 | 
     | UART_RX/DUT0/U45             | BN v -> Y v | NAND4BBX1M | 0.288 | 0.341 |   3.866 |   99.218 | 
     | UART_RX/DUT0/U49             | A v -> Y ^  | NOR4X1M    | 0.622 | 0.395 |   4.261 |   99.613 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v  | INVX2M     | 0.209 | 0.205 |   4.465 |   99.817 | 
     | UART_RX/DUT0/U6              | A v -> Y ^  | NOR2X2M    | 0.312 | 0.237 |   4.703 |  100.054 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v  | NAND2X2M   | 0.204 | 0.196 |   4.899 |  100.251 | 
     | UART_RX/DUT6/U21             | A v -> Y ^  | NAND2X2M   | 0.120 | 0.122 |   5.020 |  100.372 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^ | OA21X2M    | 0.111 | 0.174 |   5.195 |  100.546 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v | OAI21X2M   | 0.104 | 0.090 |   5.285 |  100.636 | 
     | UART_RX/DUT6/U45             | B v -> Y ^  | NOR2X2M    | 0.145 | 0.129 |   5.413 |  100.765 | 
     | UART_RX/DUT6/U44             | A0 ^ -> Y v | OAI2B1X2M  | 0.063 | 0.077 |   5.490 |  100.842 | 
     | UART_RX/DUT6/\counter_reg[3] | D v         | SDFFRQX2M  | 0.063 | 0.000 |   5.490 |  100.842 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.352 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.332 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.186 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.006 | 
     | scan_clk__L4_I1              | A v -> Y v | CLKBUFX1M  | 0.170 | 0.220 |   0.566 |  -94.785 | 
     | scan_clk__L5_I1              | A v -> Y v | CLKBUFX1M  | 0.211 | 0.236 |   0.803 |  -94.549 | 
     | scan_clk__L6_I1              | A v -> Y v | CLKBUFX32M | 0.071 | 0.172 |   0.975 |  -94.377 | 
     | scan_clk__L7_I0              | A v -> Y ^ | CLKINVX40M | 0.029 | 0.050 |   1.025 |  -94.327 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.211 | 0.231 |   1.257 |  -94.095 | 
     | UART_RX_SCAN_CLK__L1_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.086 | 0.175 |   1.431 |  -93.921 | 
     | UART_RX/DUT6/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.086 | 0.002 |   1.433 |  -93.919 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\RD_DATA_reg[6] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[6] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.408
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.826
- Arrival Time                  5.464
= Slack Time                   95.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.362 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.382 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.528 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.708 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.906 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.057 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.195 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.502 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.624 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.768 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.363 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.603 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.804 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.683 |   98.046 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.371 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.841 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.052 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   4.220 |   99.582 | 
     | Reg_file/U302                  | S0 ^ -> Y v | MX4X1M     | 0.204 | 0.554 |   4.774 |  100.136 | 
     | Reg_file/U288                  | C v -> Y v  | MX4X1M     | 0.113 | 0.359 |   5.133 |  100.496 | 
     | Reg_file/U287                  | A0 v -> Y v | AO22X1M    | 0.110 | 0.330 |   5.464 |  100.826 | 
     | Reg_file/\RD_DATA_reg[6]       | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.464 |  100.826 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.362 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.342 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.196 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.016 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.818 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.667 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.529 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.222 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.100 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -93.958 | 
     | Reg_file/\RD_DATA_reg[6] | CK ^       | SDFFRQX2M  | 0.197 | 0.004 |   1.408 |  -93.954 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\RD_DATA_reg[7] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[7] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.408
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.826
- Arrival Time                  5.461
= Slack Time                   95.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.365 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.385 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.531 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.711 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.909 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.060 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.199 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.505 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.627 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.771 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.366 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.607 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.807 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.684 |   98.049 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.374 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.844 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.055 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   4.220 |   99.586 | 
     | Reg_file/U303                  | S0 ^ -> Y v | MX4X1M     | 0.183 | 0.534 |   4.755 |  100.120 | 
     | Reg_file/U292                  | C v -> Y v  | MX4X1M     | 0.129 | 0.372 |   5.126 |  100.492 | 
     | Reg_file/U291                  | A0 v -> Y v | AO22X1M    | 0.110 | 0.334 |   5.461 |  100.826 | 
     | Reg_file/\RD_DATA_reg[7]       | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.461 |  100.826 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.365 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.345 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.200 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.019 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.821 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.670 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.532 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.225 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.103 | 
     | REF_SCAN_CLK__L2_I1      | A v -> Y ^ | CLKINVX40M | 0.197 | 0.142 |   1.404 |  -93.961 | 
     | Reg_file/\RD_DATA_reg[7] | CK ^       | SDFFRQX2M  | 0.197 | 0.004 |   1.408 |  -93.957 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\RD_DATA_reg[4] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[4] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.379
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.847
- Arrival Time                  5.482
= Slack Time                   95.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.365 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.385 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.531 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.711 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.909 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.060 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.199 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.505 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.627 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.771 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.366 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.607 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.807 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.683 |   98.049 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.374 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.844 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.055 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.844 | 0.521 |   4.210 |   99.576 | 
     | Reg_file/U300                  | S0 ^ -> Y v | MX4X1M     | 0.209 | 0.564 |   4.774 |  100.140 | 
     | Reg_file/U280                  | C v -> Y v  | MX4X1M     | 0.127 | 0.378 |   5.152 |  100.518 | 
     | Reg_file/U279                  | A0 v -> Y v | AO22X1M    | 0.107 | 0.330 |   5.482 |  100.847 | 
     | Reg_file/\RD_DATA_reg[4]       | D v         | SDFFRQX2M  | 0.107 | 0.000 |   5.482 |  100.847 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.365 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.345 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.200 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.019 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.822 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.670 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.532 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.225 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.103 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.199 | 0.144 |   1.406 |  -93.960 | 
     | Reg_file/\RD_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.211 | 0.021 |   1.426 |  -93.939 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\RD_DATA_reg[2] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[2] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.426
- Setup                         0.379
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.847
- Arrival Time                  5.450
= Slack Time                   95.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.397 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.418 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.563 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.743 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.941 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.093 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.231 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.537 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.660 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.803 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.398 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.639 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.839 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.683 |   98.081 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.406 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.876 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.087 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.844 | 0.521 |   4.210 |   99.608 | 
     | Reg_file/U274                  | S0 ^ -> Y v | MX4X1M     | 0.170 | 0.529 |   4.739 |  100.136 | 
     | Reg_file/U272                  | B v -> Y v  | MX4X1M     | 0.141 | 0.378 |   5.117 |  100.515 | 
     | Reg_file/U271                  | A0 v -> Y v | AO22X1M    | 0.106 | 0.333 |   5.450 |  100.847 | 
     | Reg_file/\RD_DATA_reg[2]       | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.450 |  100.847 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.398 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.377 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.232 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.052 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.854 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.702 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.564 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.258 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.135 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.199 | 0.144 |   1.406 |  -93.992 | 
     | Reg_file/\RD_DATA_reg[2] | CK ^       | SDFFRQX2M  | 0.211 | 0.021 |   1.426 |  -93.971 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\RD_DATA_reg[1] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[1] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.426
- Setup                         0.379
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.847
- Arrival Time                  5.418
= Slack Time                   95.429
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   95.429 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.449 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.595 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.775 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.973 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.124 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.262 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.569 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.691 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.835 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.430 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.670 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.871 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.684 |   98.112 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.438 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.908 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.119 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M     | 0.859 | 0.531 |   4.220 |   99.649 | 
     | Reg_file/U270                  | S0 ^ -> Y v | MX4X1M     | 0.137 | 0.485 |   4.706 |  100.135 | 
     | Reg_file/U268                  | D v -> Y v  | MX4X1M     | 0.138 | 0.378 |   5.084 |  100.513 | 
     | Reg_file/U267                  | A0 v -> Y v | AO22X1M    | 0.108 | 0.334 |   5.418 |  100.847 | 
     | Reg_file/\RD_DATA_reg[1]       | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.418 |  100.847 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.429 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.409 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.263 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.083 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.885 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.734 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.595 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.289 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.167 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.199 | 0.144 |   1.406 |  -94.023 | 
     | Reg_file/\RD_DATA_reg[1] | CK ^       | SDFFRQX2M  | 0.211 | 0.021 |   1.426 |  -94.003 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Reg_file/\RD_DATA_reg[0] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[0] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.427
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.845
- Arrival Time                  5.413
= Slack Time                   95.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |   95.433 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.453 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.598 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.779 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   95.976 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.128 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.266 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.573 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.695 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.199 | 0.144 |   1.406 |   96.838 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.193 | 0.595 |   2.001 |   97.433 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M     | 0.322 | 0.240 |   2.241 |   97.674 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M   | 0.220 | 0.201 |   2.442 |   97.875 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M     | 0.100 | 0.242 |   2.683 |   98.116 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M  | 0.515 | 0.326 |   3.009 |   98.442 | 
     | U7                             | A ^ -> Y ^  | BUFX2M     | 0.622 | 0.470 |   3.479 |   98.911 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M     | 0.211 | 0.211 |   3.690 |   99.122 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M     | 0.844 | 0.521 |   4.210 |   99.643 | 
     | Reg_file/U304                  | S0 ^ -> Y v | MX4X1M     | 0.142 | 0.483 |   4.694 |  100.126 | 
     | Reg_file/U264                  | D v -> Y v  | MX4X1M     | 0.135 | 0.377 |   5.070 |  100.503 | 
     | Reg_file/U263                  | A0 v -> Y v | AO22X1M    | 0.117 | 0.343 |   5.413 |  100.845 | 
     | Reg_file/\RD_DATA_reg[0]       | D v         | SDFFRQX2M  | 0.117 | 0.000 |   5.413 |  100.845 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.433 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.413 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.267 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.200 | 0.180 |   0.346 |  -95.087 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.238 | 0.198 |   0.544 |  -94.889 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.162 | 0.151 |   0.695 |  -94.737 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVXLM     | 0.152 | 0.138 |   0.833 |  -94.599 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.272 | 0.307 |   1.140 |  -94.293 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.101 | 0.122 |   1.262 |  -94.170 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.199 | 0.144 |   1.406 |  -94.027 | 
     | Reg_file/\RD_DATA_reg[0] | CK ^       | SDFFRQX2M  | 0.211 | 0.021 |   1.426 |  -94.006 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin CLK_DIV_2/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.407
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.846
- Arrival Time                  5.361
= Slack Time                   95.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.485 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.506 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.651 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.831 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   96.029 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.181 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.319 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.625 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.748 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.890 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   97.482 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.708 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.958 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   98.223 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   98.518 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.829 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   99.016 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   99.233 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   99.503 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.795 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.981 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |  100.065 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |  100.129 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |  100.195 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.150 | 0.216 |   4.926 |  100.411 | 
     | CLK_DIV_2/U21             | B1 v -> Y v | AO22X1M    | 0.119 | 0.435 |   5.361 |  100.846 | 
     | CLK_DIV_2/\counter_reg[6] | D v         | SDFFRQX2M  | 0.119 | 0.000 |   5.361 |  100.846 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.485 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.465 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.320 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.975 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.756 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.614 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.342 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -94.145 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -94.088 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -94.037 | 
     | CLK_DIV_2/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.453 |  -94.032 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CLK_DIV_2/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.847
- Arrival Time                  5.352
= Slack Time                   95.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.495 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.515 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.660 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.841 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   96.039 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.190 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.328 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.635 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.757 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.899 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   97.491 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.717 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.967 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   98.232 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   98.527 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.839 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   99.026 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   99.243 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   99.513 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.804 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.990 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |  100.074 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |  100.139 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |  100.205 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.150 | 0.216 |   4.926 |  100.421 | 
     | CLK_DIV_2/U25             | B1 v -> Y v | AO22X1M    | 0.112 | 0.426 |   5.352 |  100.847 | 
     | CLK_DIV_2/\counter_reg[2] | D v         | SDFFRQX2M  | 0.112 | 0.000 |   5.352 |  100.847 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.495 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.475 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.329 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.985 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.765 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.623 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.351 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -94.155 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -94.098 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -94.046 | 
     | CLK_DIV_2/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -94.042 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CLK_DIV_2/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.452
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.846
- Arrival Time                  5.350
= Slack Time                   95.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.496 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.516 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.662 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.842 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   96.040 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.191 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.329 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.636 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.758 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.900 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   97.492 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.718 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.968 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   98.234 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   98.529 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.840 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   99.027 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   99.244 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   99.514 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.805 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.991 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |  100.075 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |  100.140 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |  100.206 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.150 | 0.216 |   4.926 |  100.422 | 
     | CLK_DIV_2/U27             | B1 v -> Y v | AO22X1M    | 0.110 | 0.425 |   5.350 |  100.846 | 
     | CLK_DIV_2/\counter_reg[0] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.350 |  100.846 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.496 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.476 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.330 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.986 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.767 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.624 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.352 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -94.156 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -94.099 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -94.048 | 
     | CLK_DIV_2/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.060 | 0.003 |   1.452 |  -94.044 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CLK_DIV_2/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.350
= Slack Time                   95.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.498 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.518 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.664 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.844 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   96.042 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.193 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.332 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.638 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.760 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.902 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   97.495 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.720 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.970 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   98.236 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   98.531 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.842 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   99.029 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   99.246 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   99.516 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.807 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.993 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |  100.077 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |  100.142 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |  100.208 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.150 | 0.216 |   4.926 |  100.424 | 
     | CLK_DIV_2/U22             | B1 v -> Y v | AO22X1M    | 0.109 | 0.424 |   5.350 |  100.848 | 
     | CLK_DIV_2/\counter_reg[5] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.350 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.498 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.478 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.332 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.988 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.769 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.626 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.354 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -94.158 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -94.101 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -94.050 | 
     | CLK_DIV_2/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.453 |  -94.045 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CLK_DIV_2/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.348
= Slack Time                   95.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.520 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.666 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.846 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   96.044 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.195 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.333 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.640 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.762 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.904 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   97.496 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.722 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.972 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   98.238 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   98.533 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.844 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   99.031 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   99.248 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   99.518 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.809 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.995 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |  100.079 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |  100.144 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |  100.210 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.150 | 0.216 |   4.926 |  100.426 | 
     | CLK_DIV_2/U23             | B1 v -> Y v | AO22X1M    | 0.108 | 0.422 |   5.348 |  100.848 | 
     | CLK_DIV_2/\counter_reg[4] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.348 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.480 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.334 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.990 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.771 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.628 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.356 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -94.160 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -94.103 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.449 |  -94.052 | 
     | CLK_DIV_2/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.060 | 0.005 |   1.453 |  -94.047 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CLK_DIV_2/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.453
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.848
- Arrival Time                  5.347
= Slack Time                   95.501
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.501 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.020 |   0.020 |   95.521 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX1M  | 0.245 | 0.146 |   0.166 |   95.666 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.200 | 0.180 |   0.346 |   95.847 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.238 | 0.198 |   0.544 |   96.045 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.162 | 0.151 |   0.695 |   96.196 | 
     | scan_clk__L6_I0           | A v -> Y ^  | INVXLM     | 0.152 | 0.138 |   0.833 |   96.334 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.272 | 0.307 |   1.140 |   96.641 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.101 | 0.122 |   1.262 |   96.763 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^  | CLKINVX40M | 0.197 | 0.142 |   1.404 |   96.905 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.189 | 0.592 |   1.996 |   97.497 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.226 |   2.222 |   97.723 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.113 | 0.250 |   2.472 |   97.973 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.121 | 0.265 |   2.738 |   98.238 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.152 | 0.295 |   3.033 |   98.533 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.398 | 0.311 |   3.344 |   98.845 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.113 | 0.187 |   3.531 |   99.032 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.092 | 0.217 |   3.748 |   99.248 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.290 | 0.270 |   4.018 |   99.518 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.146 | 0.291 |   4.309 |   99.810 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.186 |   4.495 |   99.996 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.106 | 0.084 |   4.579 |  100.080 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   4.644 |  100.145 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.162 | 0.066 |   4.710 |  100.211 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.150 | 0.216 |   4.926 |  100.426 | 
     | CLK_DIV_2/U26             | B1 v -> Y v | AO22X1M    | 0.108 | 0.421 |   5.347 |  100.848 | 
     | CLK_DIV_2/\counter_reg[1] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.347 |  100.848 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.501 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.015 | 0.020 |   0.020 |  -95.481 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.245 | 0.146 |   0.166 |  -95.335 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.314 | 0.344 |   0.510 |  -94.991 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.182 | 0.219 |   0.729 |  -94.771 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.159 | 0.142 |   0.872 |  -94.629 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.395 | 0.272 |   1.144 |  -94.357 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.075 | 0.196 |   1.340 |  -94.160 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.038 | 0.057 |   1.397 |  -94.103 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.060 | 0.051 |   1.448 |  -94.052 | 
     | CLK_DIV_2/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.060 | 0.004 |   1.453 |  -94.048 | 
     +------------------------------------------------------------------------------------------+ 

