// Seed: 2498098278
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input logic id_11,
    output logic id_12
);
  assign id_12 = 1 ? id_8 : id_6 > 1;
  logic id_13;
endmodule
primitive module_0(id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21);
  output id_22;
  input id_23;
  output id_24;
  input id_25, id_26, id_27;
  table
    0 0 1 : 0;
    0 ? 0 x ? x : 0;
    ? 0 0 0 ? x : 1;
    0 1 : 0;
    ? 0 0 ? x 1 : 0;
    0 0 1 : 1;
    0 0 1 : 1;
    0 : 0;
    1 : 1;
  endtable
endprimitive
