// Seed: 3590264604
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output reg id_8,
    input id_9,
    input id_10,
    input logic id_11
);
  always id_8 <= #1 id_1 ? 1 : id_7;
endmodule
