{"vcs1":{"timestamp_begin":1700208443.838141007, "rt":8.81, "ut":7.88, "st":0.55}}
{"vcselab":{"timestamp_begin":1700208452.722828164, "rt":1.12, "ut":0.35, "st":0.18}}
{"link":{"timestamp_begin":1700208453.910923679, "rt":0.46, "ut":0.16, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700208442.973560729}
{"VCS_COMP_START_TIME": 1700208442.973560729}
{"VCS_COMP_END_TIME": 1700208455.791742822}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370296}}
{"stitch_vcselab": {"peak_mem": 240020}}
