#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug 16 13:52:39 2024
# Process ID: 5044
# Current directory: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24500 D:\BaiduSyncdisk\Project\RISC-V\single-cycle processor-upset\single-cycle processor\single-cycle processor.xpr
# Log file: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/vivado.log
# Journal file: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Software/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 812.656 ; gain = 154.832
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 1412 into 'inst' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:49]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 846.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cpu_behav -key {Behavioral:sim_1:Functional:tb_top_cpu} -tclbatch {tb_top_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 890.977 ; gain = 44.871
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 2010 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 1412 into 'inst' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:49]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 1412 into 'inst' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:49]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 1412 into 'inst' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:49]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 965.906 ; gain = 0.000
remove_forces { {/tb_top_cpu/top_cpu_u/risc_v_u/datapath_u/decoder_u/R_type} }
remove_forces { {/tb_top_cpu/top_cpu_u/risc_v_u/datapath_u/decoder_u/R_type} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol func7, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
INFO: [VRFC 10-2458] undeclared symbol func3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:121]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:127]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cpu_behav -key {Behavioral:sim_1:Functional:tb_top_cpu} -tclbatch {tb_top_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1052.426 ; gain = 86.520
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.426 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1052.426 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1052.426 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:37]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'func7' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:53]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'func3' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:27]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:66]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:120]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:126]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol beq, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:42]
INFO: [VRFC 10-2458] undeclared symbol bne, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:43]
INFO: [VRFC 10-2458] undeclared symbol blt, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:44]
INFO: [VRFC 10-2458] undeclared symbol bge, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:45]
INFO: [VRFC 10-2458] undeclared symbol bltu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:46]
INFO: [VRFC 10-2458] undeclared symbol bgeu, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:66]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Aug 16 14:36:13 2024] Launched synth_1...
Run output will be captured here: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.runs/synth_1/runme.log
set_property top main_control [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Aug 16 14:38:34 2024] Launched synth_1...
Run output will be captured here: D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.runs/synth_1/runme.log
set_property top top_cpu [current_fileset]
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:169]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cpu_behav -key {Behavioral:sim_1:Functional:tb_top_cpu} -tclbatch {tb_top_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rs1_data, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rs1_data' on this module [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.602 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: top_cpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1098.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cpu' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'risc_v' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (2#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'MUX' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:188]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (5#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:188]
INFO: [Synth 8-6157] synthesizing module 'ADD' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:208]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (6#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:208]
WARNING: [Synth 8-3848] Net mem_wr_data in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:46]
WARNING: [Synth 8-3848] Net alu_data1 in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:67]
WARNING: [Synth 8-3848] Net rs2_data in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:63]
WARNING: [Synth 8-3848] Net U_type in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
WARNING: [Synth 8-3848] Net lui in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [Synth 8-3848] Net reg_data_3 in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (7#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-6104] Input port 'mem_wr_data' has an internal driver [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:60]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (8#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'rw_type' does not match port width (3) of module 'main_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-226] default block is never used [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:51]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (9#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (10#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'rw_type' does not match port width (4) of module 'control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
INFO: [Synth 8-6155] done synthesizing module 'risc_v' (11#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'mem_addr' does not match port width (32) of module 'risc_v' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:3]
WARNING: [Synth 8-324] index 15 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
WARNING: [Synth 8-3848] Net wr_data_w in module/entity data_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:28]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data' does not match port width (32) of module 'data_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../single-cycle processor.srcs/sim_1/new/rom_inst_bin.txt'; please make sure the file is added to project and has read permission, ignoring [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:12]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (13#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (8) of module 'inst_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_cpu' (14#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:3]
WARNING: [Synth 8-3331] design data_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design data_mem has unconnected port rd_en
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[0]
WARNING: [Synth 8-3331] design regfile has unconnected port clk
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[4]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[3]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[2]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[1]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[0]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[4]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[3]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[2]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[1]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[0]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[4]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[3]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[2]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[1]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[0]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[15]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[14]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[13]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[12]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[10]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[9]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[8]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[0]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_en
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[31]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[30]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[29]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[28]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.551 ; gain = 45.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin alu:data1[31] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[30] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[29] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[28] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[27] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[26] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[25] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[24] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[23] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[22] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[21] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[20] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[19] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[18] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[17] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[16] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[15] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[14] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[13] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[12] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[11] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[10] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[9] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[8] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[7] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[6] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[5] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[4] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[3] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[2] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[1] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin MUX_regdata_1:sel to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:121]
WARNING: [Synth 8-3295] tying undriven pin MUX_regdata_2:sel to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:127]
WARNING: [Synth 8-3295] tying undriven pin MUX_regdata_3:data1[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:133]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.551 ; gain = 45.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.551 ; gain = 45.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1793.742 ; gain = 695.141
35 Infos, 244 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1793.742 ; gain = 695.141
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1793.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_cpu' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'risc_v' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (2#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'rs1_data' does not match port width (1) of module 'regfile' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [Synth 8-689] width (32) of port connection 'rs2_data' does not match port width (1) of module 'regfile' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'MUX' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:188]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (5#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:188]
INFO: [Synth 8-6157] synthesizing module 'ADD' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:208]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (6#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:208]
WARNING: [Synth 8-3848] Net mem_wr_data in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:46]
WARNING: [Synth 8-3848] Net alu_data1 in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:67]
WARNING: [Synth 8-3848] Net rs2_data in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:63]
WARNING: [Synth 8-3848] Net U_type in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
WARNING: [Synth 8-3848] Net lui in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
WARNING: [Synth 8-3848] Net reg_data_3 in module/entity datapath does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (7#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-6104] Input port 'mem_wr_data' has an internal driver [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:60]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'main_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (8#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'rw_type' does not match port width (3) of module 'main_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-226] default block is never used [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:51]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (9#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (10#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'rw_type' does not match port width (4) of module 'control' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
INFO: [Synth 8-6155] done synthesizing module 'risc_v' (11#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'mem_addr' does not match port width (32) of module 'risc_v' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:3]
WARNING: [Synth 8-324] index 15 out of range [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
WARNING: [Synth 8-3848] Net wr_data_w in module/entity data_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:28]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (12#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data' does not match port width (32) of module 'data_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../single-cycle processor.srcs/sim_1/new/rom_inst_bin.txt'; please make sure the file is added to project and has read permission, ignoring [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:12]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
WARNING: [Synth 8-3848] Net rom in module/entity inst_mem does not have driver. [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:9]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (13#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (8) of module 'inst_mem' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_cpu' (14#1) [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:3]
WARNING: [Synth 8-3331] design data_mem has unconnected port rst_n
WARNING: [Synth 8-3331] design data_mem has unconnected port rd_en
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[6]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[4]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[3]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[2]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[1]
WARNING: [Synth 8-3331] design alu_control has unconnected port func7[0]
WARNING: [Synth 8-3331] design regfile has unconnected port clk
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[4]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[3]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[2]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[1]
WARNING: [Synth 8-3331] design regfile has unconnected port rs1[0]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[4]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[3]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[2]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[1]
WARNING: [Synth 8-3331] design regfile has unconnected port rs2[0]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[4]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[3]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[2]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[1]
WARNING: [Synth 8-3331] design regfile has unconnected port rd[0]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[31]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[30]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[29]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[28]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[27]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[26]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[25]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[24]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[23]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[22]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[21]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[20]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[19]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[18]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[17]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[16]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[15]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[14]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[13]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[12]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[11]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[10]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[9]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[8]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_data[0]
WARNING: [Synth 8-3331] design regfile has unconnected port wr_en
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[31]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[30]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[29]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[28]
WARNING: [Synth 8-3331] design datapath has unconnected port mem_wr_data[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1793.742 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin alu:data1[31] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[30] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[29] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[28] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[27] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[26] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[25] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[24] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[23] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[22] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[21] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[20] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[19] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[18] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[17] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[16] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[15] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[14] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[13] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[12] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[11] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[10] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[9] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[8] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[7] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[6] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[5] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[4] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[3] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[2] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[1] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin alu:data1[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:108]
WARNING: [Synth 8-3295] tying undriven pin MUX_regdata_1:sel to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:121]
WARNING: [Synth 8-3295] tying undriven pin MUX_regdata_2:sel to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:127]
WARNING: [Synth 8-3295] tying undriven pin MUX_regdata_3:data1[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:133]
WARNING: [Synth 8-3295] tying undriven pin risc_v_u:mem_wr_data[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:17]
WARNING: [Synth 8-3295] tying undriven pin data_mem_u:wr_data[0] to constant 0 [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:30]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1793.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1793.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1793.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1793.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1793.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1793.742 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol U_type, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol lui, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:130]
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol reg_data_3, assumed default net type wire [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:136]
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:136]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs1_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rs2_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.516 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mem_addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:26]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:35]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wr_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v:38]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2001.516 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
WARNING: [VRFC 10-3705] select index 15 into 'rd_data_b' is out of bounds [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2001.516 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/main_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sim_1/new/tb_top_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df91492d026d4b5b97f2b202ef9e21c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/risc_v.v:85]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'rw_type' [D:/BaiduSyncdisk/Project/RISC-V/single-cycle processor-upset/single-cycle processor/single-cycle processor.srcs/sources_1/new/control.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.risc_v
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.top_cpu
Compiling module xil_defaultlib.tb_top_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 20:00:50 2024...
