[connectivity]
sp=llf_gs_st_accel_1.oc_load_gray_in_oc03_read_pipe0:DDR[0]
sp=llf_gs_st_accel_1.pw_math_gray_out_float502505_write_pipe0:DDR[1]
