
CAR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  00002280  00002314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002280  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000114  00800110  00800110  00002324  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002324  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002354  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  00002390  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007224  00000000  00000000  00002540  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001110  00000000  00000000  00009764  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ec4  00000000  00000000  0000a874  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004b8  00000000  00000000  0000c738  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000163b  00000000  00000000  0000cbf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002d5f  00000000  00000000  0000e22b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000160  00000000  00000000  00010f8a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	94 c2       	rjmp	.+1320   	; 0x52a <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 1b 0c 	jmp	0x1836	; 0x1836 <__vector_1>
       8:	0c 94 64 0c 	jmp	0x18c8	; 0x18c8 <__vector_2>
       c:	0c 94 ad 0c 	jmp	0x195a	; 0x195a <__vector_3>
      10:	0c 94 f6 0c 	jmp	0x19ec	; 0x19ec <__vector_4>
      14:	a8 c2       	rjmp	.+1360   	; 0x566 <__bad_interrupt>
      16:	00 00       	nop
      18:	a6 c2       	rjmp	.+1356   	; 0x566 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	a4 c2       	rjmp	.+1352   	; 0x566 <__bad_interrupt>
      1e:	00 00       	nop
      20:	a2 c2       	rjmp	.+1348   	; 0x566 <__bad_interrupt>
      22:	00 00       	nop
      24:	a0 c2       	rjmp	.+1344   	; 0x566 <__bad_interrupt>
      26:	00 00       	nop
      28:	0c 94 9c 0b 	jmp	0x1738	; 0x1738 <__vector_10>
      2c:	9c c2       	rjmp	.+1336   	; 0x566 <__bad_interrupt>
      2e:	00 00       	nop
      30:	9a c2       	rjmp	.+1332   	; 0x566 <__bad_interrupt>
      32:	00 00       	nop
      34:	98 c2       	rjmp	.+1328   	; 0x566 <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 c3 0b 	jmp	0x1786	; 0x1786 <__vector_14>
      3c:	94 c2       	rjmp	.+1320   	; 0x566 <__bad_interrupt>
      3e:	00 00       	nop
      40:	0c 94 d6 0a 	jmp	0x15ac	; 0x15ac <__vector_16>
      44:	90 c2       	rjmp	.+1312   	; 0x566 <__bad_interrupt>
      46:	00 00       	nop
      48:	ba c5       	rjmp	.+2932   	; 0xbbe <__vector_18>
      4a:	00 00       	nop
      4c:	90 c5       	rjmp	.+2848   	; 0xb6e <__vector_19>
      4e:	00 00       	nop
      50:	8a c2       	rjmp	.+1300   	; 0x566 <__bad_interrupt>
      52:	00 00       	nop
      54:	88 c2       	rjmp	.+1296   	; 0x566 <__bad_interrupt>
      56:	00 00       	nop
      58:	86 c2       	rjmp	.+1292   	; 0x566 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	84 c2       	rjmp	.+1288   	; 0x566 <__bad_interrupt>
      5e:	00 00       	nop
      60:	82 c2       	rjmp	.+1284   	; 0x566 <__bad_interrupt>
      62:	00 00       	nop
      64:	80 c2       	rjmp	.+1280   	; 0x566 <__bad_interrupt>
      66:	00 00       	nop
      68:	7e c2       	rjmp	.+1276   	; 0x566 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	7c c2       	rjmp	.+1272   	; 0x566 <__bad_interrupt>
      6e:	00 00       	nop
      70:	7a c2       	rjmp	.+1268   	; 0x566 <__bad_interrupt>
      72:	00 00       	nop
      74:	0c 94 e8 0b 	jmp	0x17d0	; 0x17d0 <__vector_29>
      78:	76 c2       	rjmp	.+1260   	; 0x566 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	74 c2       	rjmp	.+1256   	; 0x566 <__bad_interrupt>
      7e:	00 00       	nop
      80:	72 c2       	rjmp	.+1252   	; 0x566 <__bad_interrupt>
      82:	00 00       	nop
      84:	70 c2       	rjmp	.+1248   	; 0x566 <__bad_interrupt>
      86:	00 00       	nop
      88:	6e c2       	rjmp	.+1244   	; 0x566 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9f 06       	cpc	r9, r31
      8e:	ff 06       	cpc	r15, r31
      90:	07 07       	cpc	r16, r23
      92:	0b 07       	cpc	r16, r27
      94:	0d 07       	cpc	r16, r29
      96:	0f 07       	cpc	r16, r31
      98:	11 07       	cpc	r17, r17
      9a:	13 07       	cpc	r17, r19
      9c:	15 07       	cpc	r17, r21
      9e:	17 07       	cpc	r17, r23
      a0:	2b 07       	cpc	r18, r27
      a2:	3f 07       	cpc	r19, r31
      a4:	55 07       	cpc	r21, r21
      a6:	6b 07       	cpc	r22, r27
      a8:	74 07       	cpc	r23, r20
      aa:	7d 07       	cpc	r23, r29
      ac:	86 07       	cpc	r24, r22
      ae:	8c 07       	cpc	r24, r28
      b0:	95 07       	cpc	r25, r21
      b2:	9e 07       	cpc	r25, r30
      b4:	a7 07       	cpc	r26, r23

000000b6 <__trampolines_end>:
      b6:	00 40       	sbci	r16, 0x00	; 0
      b8:	7a 10       	cpse	r7, r10
      ba:	f3 5a       	subi	r31, 0xA3	; 163
      bc:	00 a0       	ldd	r0, Z+32	; 0x20
      be:	72 4e       	sbci	r23, 0xE2	; 226
      c0:	18 09       	sbc	r17, r8
      c2:	00 10       	cpse	r0, r0
      c4:	a5 d4       	rcall	.+2378   	; 0xa10 <main+0x458>
      c6:	e8 00       	.word	0x00e8	; ????
      c8:	00 e8       	ldi	r16, 0x80	; 128
      ca:	76 48       	sbci	r23, 0x86	; 134
      cc:	17 00       	.word	0x0017	; ????
      ce:	00 e4       	ldi	r16, 0x40	; 64
      d0:	0b 54       	subi	r16, 0x4B	; 75
      d2:	02 00       	.word	0x0002	; ????
      d4:	00 ca       	rjmp	.-3072   	; 0xfffff4d6 <__eeprom_end+0xff7ef4d6>
      d6:	9a 3b       	cpi	r25, 0xBA	; 186
      d8:	00 00       	nop
      da:	00 e1       	ldi	r16, 0x10	; 16
      dc:	f5 05       	cpc	r31, r5
      de:	00 00       	nop
      e0:	80 96       	adiw	r24, 0x20	; 32
      e2:	98 00       	.word	0x0098	; ????
      e4:	00 00       	nop
      e6:	40 42       	sbci	r20, 0x20	; 32
      e8:	0f 00       	.word	0x000f	; ????
      ea:	00 00       	nop
      ec:	a0 86       	std	Z+8, r10	; 0x08
      ee:	01 00       	.word	0x0001	; ????
      f0:	00 00       	nop
      f2:	10 27       	eor	r17, r16
      f4:	00 00       	nop
      f6:	00 00       	nop
      f8:	e8 03       	fmulsu	r22, r16
      fa:	00 00       	nop
      fc:	00 00       	nop
      fe:	64 00       	.word	0x0064	; ????
     100:	00 00       	nop
     102:	00 00       	nop
     104:	0a 00       	.word	0x000a	; ????
     106:	00 00       	nop
     108:	00 00       	nop
     10a:	01 00       	.word	0x0001	; ????
     10c:	00 00       	nop
     10e:	00 00       	nop
     110:	2c 76       	andi	r18, 0x6C	; 108
     112:	d8 88       	ldd	r13, Y+16	; 0x10
     114:	dc 67       	ori	r29, 0x7C	; 124
     116:	4f 08       	sbc	r4, r15
     118:	23 df       	rcall	.-442    	; 0xffffff60 <__eeprom_end+0xff7eff60>
     11a:	c1 df       	rcall	.-126    	; 0x9e <__SREG__+0x5f>
     11c:	ae 59       	subi	r26, 0x9E	; 158
     11e:	e1 b1       	in	r30, 0x01	; 1
     120:	b7 96       	adiw	r30, 0x27	; 39
     122:	e5 e3       	ldi	r30, 0x35	; 53
     124:	e4 53       	subi	r30, 0x34	; 52
     126:	c6 3a       	cpi	r28, 0xA6	; 166
     128:	e6 51       	subi	r30, 0x16	; 22
     12a:	99 76       	andi	r25, 0x69	; 105
     12c:	96 e8       	ldi	r25, 0x86	; 134
     12e:	e6 c2       	rjmp	.+1484   	; 0x6fc <main+0x144>
     130:	84 26       	eor	r8, r20
     132:	eb 89       	ldd	r30, Y+19	; 0x13
     134:	8c 9b       	sbis	0x11, 4	; 17
     136:	62 ed       	ldi	r22, 0xD2	; 210
     138:	40 7c       	andi	r20, 0xC0	; 192
     13a:	6f fc       	.word	0xfc6f	; ????
     13c:	ef bc       	out	0x2f, r14	; 47
     13e:	9c 9f       	mul	r25, r28
     140:	40 f2       	brcs	.-112    	; 0xd2 <__trampolines_end+0x1c>
     142:	ba a5       	ldd	r27, Y+42	; 0x2a
     144:	6f a5       	ldd	r22, Y+47	; 0x2f
     146:	f4 90       	lpm	r15, Z
     148:	05 5a       	subi	r16, 0xA5	; 165
     14a:	2a f7       	brpl	.-54     	; 0x116 <__trampolines_end+0x60>
     14c:	5c 93       	st	X, r21
     14e:	6b 6c       	ori	r22, 0xCB	; 203
     150:	f9 67       	ori	r31, 0x79	; 121
     152:	6d c1       	rjmp	.+730    	; 0x42e <Variable18+0xd>
     154:	1b fc       	.word	0xfc1b	; ????
     156:	e0 e4       	ldi	r30, 0x40	; 64
     158:	0d 47       	sbci	r16, 0x7D	; 125
     15a:	fe f5       	brtc	.+126    	; 0x1da <InputStringPointers+0x2a>
     15c:	20 e6       	ldi	r18, 0x60	; 96
     15e:	b5 00       	.word	0x00b5	; ????
     160:	d0 ed       	ldi	r29, 0xD0	; 208
     162:	90 2e       	mov	r9, r16
     164:	03 00       	.word	0x0003	; ????
     166:	94 35       	cpi	r25, 0x54	; 84
     168:	77 05       	cpc	r23, r7
     16a:	00 80       	ld	r0, Z
     16c:	84 1e       	adc	r8, r20
     16e:	08 00       	.word	0x0008	; ????
     170:	00 20       	and	r0, r0
     172:	4e 0a       	sbc	r4, r30
     174:	00 00       	nop
     176:	00 c8       	rjmp	.-4096   	; 0xfffff178 <__eeprom_end+0xff7ef178>
     178:	0c 33       	cpi	r16, 0x3C	; 60
     17a:	33 33       	cpi	r19, 0x33	; 51
     17c:	33 0f       	add	r19, r19
     17e:	98 6e       	ori	r25, 0xE8	; 232
     180:	12 83       	std	Z+2, r17	; 0x02
     182:	11 41       	sbci	r17, 0x11	; 17
     184:	ef 8d       	ldd	r30, Y+31	; 0x1f
     186:	21 14       	cp	r2, r1
     188:	89 3b       	cpi	r24, 0xB9	; 185
     18a:	e6 55       	subi	r30, 0x56	; 86
     18c:	16 cf       	rjmp	.-468    	; 0xffffffba <__eeprom_end+0xff7effba>
     18e:	fe e6       	ldi	r31, 0x6E	; 110
     190:	db 18       	sub	r13, r11
     192:	d1 84       	ldd	r13, Z+9	; 0x09
     194:	4b 38       	cpi	r20, 0x8B	; 139
     196:	1b f7       	brvc	.-58     	; 0x15e <__trampolines_end+0xa8>
     198:	7c 1d       	adc	r23, r12
     19a:	90 1d       	adc	r25, r0
     19c:	a4 bb       	out	0x14, r26	; 20
     19e:	e4 24       	eor	r14, r4
     1a0:	20 32       	cpi	r18, 0x20	; 32
     1a2:	84 72       	andi	r24, 0x24	; 36
     1a4:	5e 22       	and	r5, r30
     1a6:	81 00       	.word	0x0081	; ????
     1a8:	c9 f1       	breq	.+114    	; 0x21c <InputString20+0xd>
     1aa:	24 ec       	ldi	r18, 0xC4	; 196
     1ac:	a1 e5       	ldi	r26, 0x51	; 81
     1ae:	3d 27       	eor	r19, r29

000001b0 <InputStringPointers>:
     1b0:	af 03 9b 03 86 03 75 03 62 03 52 03 40 03 2e 03     ......u.b.R.@...
     1c0:	1a 03 05 03 ee 02 d8 02 c0 02 a7 02 8e 02 75 02     ..............u.
     1d0:	5b 02 48 02 35 02 22 02 0f 02 00 02 f2 01 e0 01     [.H.5.".........

000001e0 <InputString23>:
     1e0:	73 65 74 53 74 65 65 72 69 6e 67 41 73 73 69 73     setSteeringAssis
     1f0:	74 00                                               t.

000001f2 <InputString22>:
     1f2:	73 65 74 56 65 6e 74 73 4c 65 76 65 6c 00           setVentsLevel.

00000200 <InputString21>:
     200:	73 65 74 4c 69 67 68 74 73 4c 65 76 65 6c 00        setLightsLevel.

0000020f <InputString20>:
     20f:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     21f:	68 34 00                                            h4.

00000222 <InputString19>:
     222:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     232:	68 33 00                                            h3.

00000235 <InputString18>:
     235:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     245:	68 32 00                                            h2.

00000248 <InputString17>:
     248:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     258:	68 31 00                                            h1.

0000025b <InputString16>:
     25b:	64 65 61 63 74 69 76 61 74 65 57 69 6e 64 73 68     deactivateWindsh
     26b:	69 65 6c 64 57 69 70 65 72 00                       ieldWiper.

00000275 <InputString15>:
     275:	61 63 74 69 76 61 74 65 57 69 6e 64 73 68 69 65     activateWindshie
     285:	6c 64 57 69 70 65 72 33 00                          ldWiper3.

0000028e <InputString14>:
     28e:	61 63 74 69 76 61 74 65 57 69 6e 64 73 68 69 65     activateWindshie
     29e:	6c 64 57 69 70 65 72 32 00                          ldWiper2.

000002a7 <InputString13>:
     2a7:	61 63 74 69 76 61 74 65 57 69 6e 64 73 68 69 65     activateWindshie
     2b7:	6c 64 57 69 70 65 72 31 00                          ldWiper1.

000002c0 <InputString12>:
     2c0:	61 63 74 69 76 61 74 65 52 69 67 68 74 57 69 6e     activateRightWin
     2d0:	64 6f 77 44 6f 77 6e 00                             dowDown.

000002d8 <InputString11>:
     2d8:	61 63 74 69 76 61 74 65 52 69 67 68 74 57 69 6e     activateRightWin
     2e8:	64 6f 77 55 70 00                                   dowUp.

000002ee <InputString10>:
     2ee:	61 63 74 69 76 61 74 65 4c 65 66 74 57 69 6e 64     activateLeftWind
     2fe:	6f 77 44 6f 77 6e 00                                owDown.

00000305 <InputString9>:
     305:	61 63 74 69 76 61 74 65 4c 65 66 74 57 69 6e 64     activateLeftWind
     315:	6f 77 55 70 00                                      owUp.

0000031a <InputString8>:
     31a:	64 65 61 63 74 69 76 61 74 65 46 75 74 75 72 65     deactivateFuture
     32a:	55 73 65 00                                         Use.

0000032e <InputString7>:
     32e:	61 63 74 69 76 61 74 65 46 75 74 75 72 65 55 73     activateFutureUs
     33e:	65 00                                               e.

00000340 <InputString6>:
     340:	64 65 61 63 74 69 76 61 74 65 4c 6f 77 42 65 61     deactivateLowBea
     350:	6d 00                                               m.

00000352 <InputString5>:
     352:	61 63 74 69 76 61 74 65 4c 6f 77 42 65 61 6d 00     activateLowBeam.

00000362 <InputString4>:
     362:	64 65 61 63 74 69 76 61 74 65 48 69 67 68 42 65     deactivateHighBe
     372:	61 6d 00                                            am.

00000375 <InputString3>:
     375:	61 63 74 69 76 61 74 65 48 69 67 68 42 65 61 6d     activateHighBeam
	...

00000386 <InputString2>:
     386:	73 65 74 49 6e 74 65 72 69 6f 72 4c 69 67 68 74     setInteriorLight
     396:	73 4f 66 66 00                                      sOff.

0000039b <InputString1>:
     39b:	73 65 74 49 6e 74 65 72 69 6f 72 4c 69 67 68 74     setInteriorLight
     3ab:	73 4f 6e 00                                         sOn.

000003af <InputString0>:
     3af:	67 65 74 00                                         get.

000003b3 <VariablePointers>:
     3b3:	22 05 1a 05 12 05 0a 05 02 05 fb 04 f3 04 e1 04     "...............
     3c3:	ce 04 bd 04 ab 04 a4 04 90 04 7c 04 68 04 54 04     ..........|.h.T.
     3d3:	4b 04 32 04 21 04 1b 04 15 04 0f 04 09 04 03 04     K.2.!...........
     3e3:	fd 03 f7 03 f1 03 eb 03                             ........

000003eb <Variable27>:
     3eb:	41 44 43 38 3a 00                                   ADC8:.

000003f1 <Variable26>:
     3f1:	41 44 43 37 3a 00                                   ADC7:.

000003f7 <Variable25>:
     3f7:	41 44 43 36 3a 00                                   ADC6:.

000003fd <Variable24>:
     3fd:	41 44 43 35 3a 00                                   ADC5:.

00000403 <Variable23>:
     403:	41 44 43 34 3a 00                                   ADC4:.

00000409 <Variable22>:
     409:	41 44 43 33 3a 00                                   ADC3:.

0000040f <Variable21>:
     40f:	41 44 43 32 3a 00                                   ADC2:.

00000415 <Variable20>:
     415:	41 44 43 31 3a 00                                   ADC1:.

0000041b <Variable19>:
     41b:	68 6f 72 6e 3a 00                                   horn:.

00000421 <Variable18>:
     421:	73 74 65 65 72 69 6e 67 5f 61 73 73 69 73 74 3a     steering_assist:
	...

00000432 <Variable17>:
     432:	73 74 65 65 72 69 6e 67 5f 77 68 65 65 6c 5f 70     steering_wheel_p
     442:	6f 73 69 74 69 6f 6e 3a 00                          osition:.

0000044b <Variable16>:
     44b:	62 61 74 74 65 72 79 3a 00                          battery:.

00000454 <Variable15>:
     454:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     464:	52 44 3a 00                                         RD:.

00000468 <Variable14>:
     468:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     478:	52 55 3a 00                                         RU:.

0000047c <Variable13>:
     47c:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     48c:	4c 44 3a 00                                         LD:.

00000490 <Variable12>:
     490:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     4a0:	4c 55 3a 00                                         LU:.

000004a4 <Variable11>:
     4a4:	76 65 6e 74 73 3a 00                                vents:.

000004ab <Variable10>:
     4ab:	77 69 6e 64 73 68 69 65 6c 64 5f 77 69 70 65 72     windshield_wiper
     4bb:	3a 00                                               :.

000004bd <Variable9>:
     4bd:	69 6e 74 65 72 69 6f 72 5f 6c 69 67 68 74 73 3a     interior_lights:
	...

000004ce <Variable8>:
     4ce:	72 69 67 68 74 5f 74 75 72 6e 5f 73 69 67 6e 61     right_turn_signa
     4de:	6c 3a 00                                            l:.

000004e1 <Variable7>:
     4e1:	6c 65 66 74 5f 74 75 72 6e 5f 73 69 67 6e 61 6c     left_turn_signal
     4f1:	3a 00                                               :.

000004f3 <Variable6>:
     4f3:	68 61 7a 61 72 64 3a 00                             hazard:.

000004fb <Variable5>:
     4fb:	62 72 61 6b 65 3a 00                                brake:.

00000502 <Variable4>:
     502:	77 68 65 65 6c 34 3a 00                             wheel4:.

0000050a <Variable3>:
     50a:	77 68 65 65 6c 33 3a 00                             wheel3:.

00000512 <Variable2>:
     512:	77 68 65 65 6c 32 3a 00                             wheel2:.

0000051a <Variable1>:
     51a:	77 68 65 65 6c 31 3a 00                             wheel1:.

00000522 <Variable0>:
     522:	63 61 72 5f 6f 6e 3a 00                             car_on:.

0000052a <__ctors_end>:
     52a:	11 24       	eor	r1, r1
     52c:	1f be       	out	0x3f, r1	; 63
     52e:	cf ef       	ldi	r28, 0xFF	; 255
     530:	d0 e1       	ldi	r29, 0x10	; 16
     532:	de bf       	out	0x3e, r29	; 62
     534:	cd bf       	out	0x3d, r28	; 61

00000536 <__do_copy_data>:
     536:	11 e0       	ldi	r17, 0x01	; 1
     538:	a0 e0       	ldi	r26, 0x00	; 0
     53a:	b1 e0       	ldi	r27, 0x01	; 1
     53c:	e0 e8       	ldi	r30, 0x80	; 128
     53e:	f2 e2       	ldi	r31, 0x22	; 34
     540:	00 e0       	ldi	r16, 0x00	; 0
     542:	0b bf       	out	0x3b, r16	; 59
     544:	02 c0       	rjmp	.+4      	; 0x54a <__do_copy_data+0x14>
     546:	07 90       	elpm	r0, Z+
     548:	0d 92       	st	X+, r0
     54a:	a0 31       	cpi	r26, 0x10	; 16
     54c:	b1 07       	cpc	r27, r17
     54e:	d9 f7       	brne	.-10     	; 0x546 <__do_copy_data+0x10>

00000550 <__do_clear_bss>:
     550:	22 e0       	ldi	r18, 0x02	; 2
     552:	a0 e1       	ldi	r26, 0x10	; 16
     554:	b1 e0       	ldi	r27, 0x01	; 1
     556:	01 c0       	rjmp	.+2      	; 0x55a <.do_clear_bss_start>

00000558 <.do_clear_bss_loop>:
     558:	1d 92       	st	X+, r1

0000055a <.do_clear_bss_start>:
     55a:	a4 32       	cpi	r26, 0x24	; 36
     55c:	b2 07       	cpc	r27, r18
     55e:	e1 f7       	brne	.-8      	; 0x558 <.do_clear_bss_loop>
     560:	2b d0       	rcall	.+86     	; 0x5b8 <main>
     562:	0c 94 3e 11 	jmp	0x227c	; 0x227c <_exit>

00000566 <__bad_interrupt>:
     566:	4c cd       	rjmp	.-1384   	; 0x0 <__vectors>

00000568 <ADC_Init>:
	//ADEN: ADC Enable
	//ADSC: ADC Start Conversion
	//ADIE: ADC Interrupt Enable
	//ADPS2:0: ADC Prescaller Select Bits (Division Factor=128)
	//ADMUX |=(1<<REFS0); //AVCC — ref		
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
     568:	87 e8       	ldi	r24, 0x87	; 135
     56a:	86 b9       	out	0x06, r24	; 6
     56c:	08 95       	ret

0000056e <read_adc>:


unsigned int read_adc(unsigned char adc_input)
{
	
	ADMUX = adc_input | (1<<REFS0);
     56e:	80 64       	ori	r24, 0x40	; 64
     570:	87 b9       	out	0x07, r24	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     572:	85 e3       	ldi	r24, 0x35	; 53
     574:	8a 95       	dec	r24
     576:	f1 f7       	brne	.-4      	; 0x574 <read_adc+0x6>
     578:	00 00       	nop
     57a:	8a e0       	ldi	r24, 0x0A	; 10
     57c:	8a 95       	dec	r24
     57e:	f1 f7       	brne	.-4      	; 0x57c <read_adc+0xe>
     580:	00 c0       	rjmp	.+0      	; 0x582 <read_adc+0x14>
	// Delay needed for the stabilization of the ADC input voltage
	_delay_us(10);
	_delay_us(2);
	// Start the AD conversion
	ADCSRA|=(1<<ADSC);
     582:	36 9a       	sbi	0x06, 6	; 6
	// Wait for the AD conversion to complete
	while ((ADCSRA & (1<<ADIF))==0);
     584:	34 9b       	sbis	0x06, 4	; 6
     586:	fe cf       	rjmp	.-4      	; 0x584 <read_adc+0x16>
	ADCSRA|=(1<<ADIF);
     588:	34 9a       	sbi	0x06, 4	; 6
	return ADCW;
     58a:	84 b1       	in	r24, 0x04	; 4
     58c:	95 b1       	in	r25, 0x05	; 5
	
	//return 0;
}
     58e:	08 95       	ret

00000590 <read_adc_volt>:

// Read the AD conversion result
float read_adc_volt(unsigned char adc_input)
{
	float out_adc = (float) read_adc(adc_input) * 0.0048828125 * 4.745;
     590:	ee df       	rcall	.-36     	; 0x56e <read_adc>
	return out_adc;
     592:	bc 01       	movw	r22, r24
     594:	80 e0       	ldi	r24, 0x00	; 0
     596:	90 e0       	ldi	r25, 0x00	; 0
     598:	0e 94 3f 0d 	call	0x1a7e	; 0x1a7e <__floatunsisf>
     59c:	20 e0       	ldi	r18, 0x00	; 0
     59e:	30 e0       	ldi	r19, 0x00	; 0
     5a0:	40 ea       	ldi	r20, 0xA0	; 160
     5a2:	5b e3       	ldi	r21, 0x3B	; 59
     5a4:	0e 94 7c 0d 	call	0x1af8	; 0x1af8 <__mulsf3>
     5a8:	2a e0       	ldi	r18, 0x0A	; 10
     5aa:	37 ed       	ldi	r19, 0xD7	; 215
     5ac:	47 e9       	ldi	r20, 0x97	; 151
     5ae:	50 e4       	ldi	r21, 0x40	; 64
     5b0:	0c 94 7c 0d 	jmp	0x1af8	; 0x1af8 <__mulsf3>

000005b4 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     5b4:	d5 c6       	rjmp	.+3498   	; 0x1360 <system_init>
     5b6:	08 95       	ret

000005b8 <main>:
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
	uint16_t delay_meas = 30000;
	unsigned char control_Steering = 1;
	
	atmel_start_init();
     5b8:	fd df       	rcall	.-6      	; 0x5b4 <atmel_start_init>
	PWM3_set_level(1);	//setLightsLevel 100%
	ADC_Init();
     5ba:	c7 9a       	sbi	0x18, 7	; 24
	serial_init();
     5bc:	d5 df       	rcall	.-86     	; 0x568 <ADC_Init>
     5be:	36 d3       	rcall	.+1644   	; 0xc2c <serial_init>
	timers_init();
     5c0:	b0 d7       	rcall	.+3936   	; 0x1522 <timers_init>
     5c2:	4d e7       	ldi	r20, 0x7D	; 125
	MCP41x_Init(100000,125);  //MCP41x_Init(max value of digital pot in ohm "10k, 50 k, 100 k" , RW "Wiper Resistance" for the value in ohm see datasheet )
     5c4:	60 ea       	ldi	r22, 0xA0	; 160
     5c6:	76 e8       	ldi	r23, 0x86	; 134
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	77 d2       	rcall	.+1262   	; 0xabc <MCP41x_Init>
     5ce:	41 e0       	ldi	r20, 0x01	; 1
	MCP41x_Set_Vlaue(50000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
     5d0:	60 e5       	ldi	r22, 0x50	; 80
     5d2:	73 ec       	ldi	r23, 0xC3	; 195
     5d4:	80 e0       	ldi	r24, 0x00	; 0
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	7d d2       	rcall	.+1274   	; 0xad4 <MCP41x_Set_Vlaue>
     5da:	81 e0       	ldi	r24, 0x01	; 1
	car_data[0] = 1;	//car_on
     5dc:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <car_data>
     5e0:	c5 9a       	sbi	0x18, 5	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     5e2:	c7 9a       	sbi	0x18, 7	; 24
     5e4:	78 94       	sei
	//PORTE_set_pin_level(5, true);
	//PORTE_set_pin_level(6, true);
	
	//SENS11_set_dir(PORT_DIR_IN); // hazard button io line.
	
	sei();
     5e6:	99 24       	eor	r9, r9
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
	uint16_t delay_meas = 30000;
	unsigned char control_Steering = 1;
     5e8:	93 94       	inc	r9
     5ea:	0f 2e       	mov	r0, r31
int main(void)
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
	uint16_t delay_meas = 30000;
     5ec:	f0 e3       	ldi	r31, 0x30	; 48
     5ee:	ef 2e       	mov	r14, r31
     5f0:	f5 e7       	ldi	r31, 0x75	; 117
     5f2:	ff 2e       	mov	r15, r31
     5f4:	f0 2d       	mov	r31, r0
     5f6:	51 2c       	mov	r5, r1

int main(void)
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
     5f8:	71 2c       	mov	r7, r1
#define  pulse_time_code 188 //pulse_time_code = pulse_time (ms) / 0.025 for Steering power assist

int main(void)
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
     5fa:	0f 2e       	mov	r0, r31
				car_data[8] = 0;
				LRT_periods = 15;
			}
		}
		else if (SENS2_get_level() == 0 && RT_delay == 0) { // Right turn signal
			RT_delay = 18; //288 ms
     5fc:	f2 e1       	ldi	r31, 0x12	; 18
     5fe:	af 2e       	mov	r10, r31
     600:	f0 2d       	mov	r31, r0
     602:	c6 e0       	ldi	r28, 0x06	; 6
			if (TCCR0 == 0) timer0_init();
			
			if (car_data[8]) {
     604:	d2 e0       	ldi	r29, 0x02	; 2
     606:	bb 24       	eor	r11, r11
				RT_set_level (0);
				LRT_periods = 0;
				right_turn_mem = 0;
			}
			else {
				car_data[8] = 1;
     608:	b3 94       	inc	r11
     60a:	0f 2e       	mov	r0, r31
				LT_set_level (0);
				RT_set_level (1);
				car_data[7] = 0;
				LRT_periods = 15;
     60c:	ff e0       	ldi	r31, 0x0F	; 15
     60e:	8f 2e       	mov	r8, r31
     610:	f0 2d       	mov	r31, r0
     612:	0f 2e       	mov	r0, r31
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     614:	f3 e6       	ldi	r31, 0x63	; 99
     616:	cf 2e       	mov	r12, r31
     618:	d1 2c       	mov	r13, r1
     61a:	f0 2d       	mov	r31, r0
     61c:	05 e6       	ldi	r16, 0x65	; 101
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     61e:	10 e0       	ldi	r17, 0x00	; 0
     620:	0f 2e       	mov	r0, r31
			car_data[12] = 0;
		}
		else if (SENS8_get_level() == 0 && SENS7_get_level() && LW_INH_get_level() == 0) {	//LW DOWN ON
			if (SENS6_get_level() == 0){		//Right wight
				DRV32_set_level(1);		//activateDoorLatch2
				L2_periods = 31;		//500 ms
     622:	ff e1       	ldi	r31, 0x1F	; 31
     624:	6f 2e       	mov	r6, r31
     626:	f0 2d       	mov	r31, r0
     628:	0d c0       	rjmp	.+26     	; 0x644 <main+0x8c>
     62a:	0f 2e       	mov	r0, r31
					Wheel1_Value = 0;
					control_Steering = 0;
					MCP41x_Set_Vlaue(10000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
				}
			}
			delay_meas = 30000;
     62c:	f0 e3       	ldi	r31, 0x30	; 48
     62e:	ef 2e       	mov	r14, r31
     630:	f5 e7       	ldi	r31, 0x75	; 117
     632:	ff 2e       	mov	r15, r31
     634:	f0 2d       	mov	r31, r0
     636:	06 c0       	rjmp	.+12     	; 0x644 <main+0x8c>
     638:	0f 2e       	mov	r0, r31
     63a:	f0 e3       	ldi	r31, 0x30	; 48
     63c:	ef 2e       	mov	r14, r31
     63e:	f5 e7       	ldi	r31, 0x75	; 117
     640:	ff 2e       	mov	r15, r31
     642:	f0 2d       	mov	r31, r0
	sei();
	
	//SendStr("ArmaGT Controller. v1.1");
	
	while (1) {
		parcer();
     644:	4f d3       	rcall	.+1694   	; 0xce4 <parcer>
     646:	c8 99       	sbic	0x19, 0	; 25
		
		if (SENS1_get_level() == 0 && LT_delay == 0) { // Left turn signal
     648:	1a c0       	rjmp	.+52     	; 0x67e <main+0xc6>
     64a:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
     64e:	81 11       	cpse	r24, r1
     650:	16 c0       	rjmp	.+44     	; 0x67e <main+0xc6>
			LT_delay = 18; //288 ms
     652:	a0 92 2b 01 	sts	0x012B, r10	; 0x80012b <LT_delay>
			if (TCCR0 == 0) timer0_init();
     656:	83 b7       	in	r24, 0x33	; 51
     658:	81 11       	cpse	r24, r1
     65a:	01 c0       	rjmp	.+2      	; 0x65e <main+0xa6>
     65c:	44 d7       	rcall	.+3720   	; 0x14e6 <timer0_init>
     65e:	8f 81       	ldd	r24, Y+7	; 0x07
			
			if (car_data[7]) {
     660:	88 23       	and	r24, r24
     662:	31 f0       	breq	.+12     	; 0x670 <main+0xb8>
     664:	1f 82       	std	Y+7, r1	; 0x07
				car_data[7] = 0;
     666:	c4 98       	cbi	0x18, 4	; 24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     668:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <LRT_periods>
				LT_set_level (0);
				LRT_periods = 0;
     66c:	71 2c       	mov	r7, r1
				left_turn_mem = 0;
     66e:	22 c0       	rjmp	.+68     	; 0x6b4 <main+0xfc>
     670:	bf 82       	std	Y+7, r11	; 0x07
			}
			else {
				car_data[7] = 1;
     672:	95 98       	cbi	0x12, 5	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     674:	c4 9a       	sbi	0x18, 4	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     676:	18 86       	std	Y+8, r1	; 0x08
				RT_set_level (0);
				LT_set_level (1);
				car_data[8] = 0;
     678:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
				LRT_periods = 15;
     67c:	1b c0       	rjmp	.+54     	; 0x6b4 <main+0xfc>
     67e:	c9 99       	sbic	0x19, 1	; 25
			}
		}
		else if (SENS2_get_level() == 0 && RT_delay == 0) { // Right turn signal
     680:	19 c0       	rjmp	.+50     	; 0x6b4 <main+0xfc>
     682:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
     686:	81 11       	cpse	r24, r1
     688:	15 c0       	rjmp	.+42     	; 0x6b4 <main+0xfc>
			RT_delay = 18; //288 ms
     68a:	a0 92 2a 01 	sts	0x012A, r10	; 0x80012a <RT_delay>
			if (TCCR0 == 0) timer0_init();
     68e:	83 b7       	in	r24, 0x33	; 51
     690:	81 11       	cpse	r24, r1
     692:	01 c0       	rjmp	.+2      	; 0x696 <main+0xde>
     694:	28 d7       	rcall	.+3664   	; 0x14e6 <timer0_init>
     696:	88 85       	ldd	r24, Y+8	; 0x08
			
			if (car_data[8]) {
     698:	88 23       	and	r24, r24
     69a:	31 f0       	breq	.+12     	; 0x6a8 <main+0xf0>
     69c:	18 86       	std	Y+8, r1	; 0x08
				car_data[8] = 0;
     69e:	95 98       	cbi	0x12, 5	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     6a0:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <LRT_periods>
				RT_set_level (0);
				LRT_periods = 0;
     6a4:	51 2c       	mov	r5, r1
				right_turn_mem = 0;
     6a6:	06 c0       	rjmp	.+12     	; 0x6b4 <main+0xfc>
     6a8:	b8 86       	std	Y+8, r11	; 0x08
			}
			else {
				car_data[8] = 1;
     6aa:	c4 98       	cbi	0x18, 4	; 24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     6ac:	95 9a       	sbi	0x12, 5	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     6ae:	1f 82       	std	Y+7, r1	; 0x07
				LT_set_level (0);
				RT_set_level (1);
				car_data[7] = 0;
     6b0:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
				LRT_periods = 15;
     6b4:	ca 99       	sbic	0x19, 2	; 25
			}
		}
		
		if (SENS3_get_level() == 0 && RB_get_level() == 0) {	// Brake ON
     6b6:	05 c0       	rjmp	.+10     	; 0x6c2 <main+0x10a>
     6b8:	87 99       	sbic	0x10, 7	; 16
     6ba:	03 c0       	rjmp	.+6      	; 0x6c2 <main+0x10a>
     6bc:	97 9a       	sbi	0x12, 7	; 18
     6be:	bd 82       	std	Y+5, r11	; 0x05
			RB_set_level(1);
			car_data[5] = 1;
     6c0:	06 c0       	rjmp	.+12     	; 0x6ce <main+0x116>
     6c2:	ca 9b       	sbis	0x19, 2	; 25
		}
		else if (SENS3_get_level() && RB_get_level()) {			// Brake OFF
     6c4:	04 c0       	rjmp	.+8      	; 0x6ce <main+0x116>
     6c6:	87 9b       	sbis	0x10, 7	; 16
     6c8:	02 c0       	rjmp	.+4      	; 0x6ce <main+0x116>
     6ca:	97 98       	cbi	0x12, 7	; 18
	} else {
		PORTD &= ~(1 << pin);
     6cc:	1d 82       	std	Y+5, r1	; 0x05
			RB_set_level(0);
			car_data[5] = 0;
     6ce:	cb 99       	sbic	0x19, 3	; 25
		}
		
		// Enable horn if button pressed and the horn is currently off.
		// (pa3 PORTA_get_pin_level(3), PORTC_get_pin_level(7) pc7  )
		if (SENS4_get_level() == 0 && DRV4_get_level() == 0) {	// Horn ON   
     6d0:	05 c0       	rjmp	.+10     	; 0x6dc <main+0x124>
     6d2:	9f 99       	sbic	0x13, 7	; 19
     6d4:	03 c0       	rjmp	.+6      	; 0x6dc <main+0x124>
     6d6:	af 9a       	sbi	0x15, 7	; 21
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     6d8:	bb 8a       	std	Y+19, r11	; 0x13
			DRV4_set_level(1);
			car_data[19] = 1;
     6da:	06 c0       	rjmp	.+12     	; 0x6e8 <main+0x130>
     6dc:	cb 9b       	sbis	0x19, 3	; 25
			//PORTE_set_pin_level(5, true);
			//PORTE_set_pin_level(6, true);
		//	DRV6_set_level(1); // J8 pin 11
			//DRV5_set_level(1);
		}
		else if (SENS4_get_level() && DRV4_get_level()) {		// Horn OFF
     6de:	04 c0       	rjmp	.+8      	; 0x6e8 <main+0x130>
     6e0:	9f 9b       	sbis	0x13, 7	; 19
     6e2:	02 c0       	rjmp	.+4      	; 0x6e8 <main+0x130>
     6e4:	af 98       	cbi	0x15, 7	; 21
	} else {
		PORTC &= ~(1 << pin);
     6e6:	1b 8a       	std	Y+19, r1	; 0x13
			DRV4_set_level(0);
			car_data[19] = 0;
     6e8:	cc 99       	sbic	0x19, 4	; 25
			//PORTE_set_pin_level(6, false);
		//	DRV6_set_level(0); // J8 pin 11
			//DRV5_set_level(0);
		}
		
		if (SENS5_get_level() == 0 && beam_delay == 0) {		// high-beam
     6ea:	0f c0       	rjmp	.+30     	; 0x70a <main+0x152>
     6ec:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
     6f0:	81 11       	cpse	r24, r1
     6f2:	0b c0       	rjmp	.+22     	; 0x70a <main+0x152>
     6f4:	b6 9b       	sbis	0x16, 6	; 22
			if (PWM2_get_level()) PWM2_set_level (0); else PWM2_set_level (1);
     6f6:	02 c0       	rjmp	.+4      	; 0x6fc <main+0x144>
     6f8:	c6 98       	cbi	0x18, 6	; 24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     6fa:	01 c0       	rjmp	.+2      	; 0x6fe <main+0x146>
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     6fc:	c6 9a       	sbi	0x18, 6	; 24
			beam_delay = 18; //288 ms
     6fe:	a0 92 28 01 	sts	0x0128, r10	; 0x800128 <beam_delay>
			if (TCCR0 == 0) timer0_init();
     702:	83 b7       	in	r24, 0x33	; 51
     704:	81 11       	cpse	r24, r1
     706:	01 c0       	rjmp	.+2      	; 0x70a <main+0x152>
     708:	ee d6       	rcall	.+3548   	; 0x14e6 <timer0_init>
     70a:	ce 99       	sbic	0x19, 6	; 25
		//else if (SENS6_get_level()) {	//Right wight
			
		//}
		
		// Power windows
		if (SENS7_get_level() == 0 && SENS8_get_level() && LW_INH_get_level() == 0) {	// LW (Left Window) UP ON
     70c:	18 c0       	rjmp	.+48     	; 0x73e <main+0x186>
     70e:	cf 9b       	sbis	0x19, 7	; 25
     710:	16 c0       	rjmp	.+44     	; 0x73e <main+0x186>
     712:	84 99       	sbic	0x10, 4	; 16
     714:	14 c0       	rjmp	.+40     	; 0x73e <main+0x186>
			if (SENS6_get_level() == 0) {	//Right wight
     716:	cd 99       	sbic	0x19, 5	; 25
     718:	08 c0       	rjmp	.+16     	; 0x72a <main+0x172>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     71a:	ab 9a       	sbi	0x15, 3	; 21
				DRV31_set_level(1);		//activateDoorLatch1
				L1_periods = 31;		//500 ms
     71c:	60 92 24 01 	sts	0x0124, r6	; 0x800124 <L1_periods>
				if (TCCR0 == 0) timer0_init();
     720:	83 b7       	in	r24, 0x33	; 51
     722:	81 11       	cpse	r24, r1
     724:	4d c0       	rjmp	.+154    	; 0x7c0 <main+0x208>
     726:	df d6       	rcall	.+3518   	; 0x14e6 <timer0_init>
     728:	4b c0       	rjmp	.+150    	; 0x7c0 <main+0x208>
     72a:	f8 01       	movw	r30, r16
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     72c:	80 81       	ld	r24, Z
     72e:	81 60       	ori	r24, 0x01	; 1
     730:	80 83       	st	Z, r24
     732:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     734:	8d 7f       	andi	r24, 0xFD	; 253
     736:	80 83       	st	Z, r24
     738:	94 9a       	sbi	0x12, 4	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     73a:	bc 86       	std	Y+12, r11	; 0x0c
			}
			else {
				LW_HIGH_set_level(1);
				LW_LOW_set_level(0);
				LW_INH_set_level(1);
				car_data[12] = 1;	
     73c:	41 c0       	rjmp	.+130    	; 0x7c0 <main+0x208>
     73e:	ce 9b       	sbis	0x19, 6	; 25
			}
		}
		else if (SENS7_get_level() && LW_HIGH_get_level() && LW_periods == 0) {	//LW UP OFF
     740:	12 c0       	rjmp	.+36     	; 0x766 <main+0x1ae>
     742:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     744:	80 81       	ld	r24, Z
     746:	80 ff       	sbrs	r24, 0
     748:	0e c0       	rjmp	.+28     	; 0x766 <main+0x1ae>
     74a:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
     74e:	81 11       	cpse	r24, r1
     750:	0a c0       	rjmp	.+20     	; 0x766 <main+0x1ae>
     752:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     754:	80 81       	ld	r24, Z
     756:	8e 7f       	andi	r24, 0xFE	; 254
     758:	80 83       	st	Z, r24
     75a:	80 81       	ld	r24, Z
     75c:	8d 7f       	andi	r24, 0xFD	; 253
     75e:	80 83       	st	Z, r24
     760:	94 98       	cbi	0x12, 4	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     762:	1c 86       	std	Y+12, r1	; 0x0c
			LW_HIGH_set_level(0);
			LW_LOW_set_level(0);
			LW_INH_set_level(0);
			car_data[12] = 0;
     764:	2d c0       	rjmp	.+90     	; 0x7c0 <main+0x208>
     766:	cf 99       	sbic	0x19, 7	; 25
		}
		else if (SENS8_get_level() == 0 && SENS7_get_level() && LW_INH_get_level() == 0) {	//LW DOWN ON
     768:	18 c0       	rjmp	.+48     	; 0x79a <main+0x1e2>
     76a:	ce 9b       	sbis	0x19, 6	; 25
     76c:	16 c0       	rjmp	.+44     	; 0x79a <main+0x1e2>
     76e:	84 99       	sbic	0x10, 4	; 16
     770:	14 c0       	rjmp	.+40     	; 0x79a <main+0x1e2>
			if (SENS6_get_level() == 0){		//Right wight
     772:	cd 99       	sbic	0x19, 5	; 25
     774:	08 c0       	rjmp	.+16     	; 0x786 <main+0x1ce>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     776:	ac 9a       	sbi	0x15, 4	; 21
				DRV32_set_level(1);		//activateDoorLatch2
				L2_periods = 31;		//500 ms
     778:	60 92 23 01 	sts	0x0123, r6	; 0x800123 <L2_periods>
				if (TCCR0 == 0) timer0_init();
     77c:	83 b7       	in	r24, 0x33	; 51
     77e:	81 11       	cpse	r24, r1
     780:	1f c0       	rjmp	.+62     	; 0x7c0 <main+0x208>
     782:	b1 d6       	rcall	.+3426   	; 0x14e6 <timer0_init>
     784:	1d c0       	rjmp	.+58     	; 0x7c0 <main+0x208>
     786:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     788:	80 81       	ld	r24, Z
     78a:	8e 7f       	andi	r24, 0xFE	; 254
     78c:	80 83       	st	Z, r24
     78e:	80 81       	ld	r24, Z
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     790:	82 60       	ori	r24, 0x02	; 2
     792:	80 83       	st	Z, r24
     794:	94 9a       	sbi	0x12, 4	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     796:	bd 86       	std	Y+13, r11	; 0x0d
			}
			else{
				LW_HIGH_set_level(0);
				LW_LOW_set_level(1);
				LW_INH_set_level(1);
				car_data[13] = 1;	
     798:	13 c0       	rjmp	.+38     	; 0x7c0 <main+0x208>
     79a:	cf 9b       	sbis	0x19, 7	; 25
			}
		}
		else if (SENS8_get_level() && LW_LOW_get_level() && LW_periods == 0) {	//LW DOWN OFF
     79c:	11 c0       	rjmp	.+34     	; 0x7c0 <main+0x208>
     79e:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     7a0:	80 81       	ld	r24, Z
     7a2:	81 ff       	sbrs	r24, 1
     7a4:	0d c0       	rjmp	.+26     	; 0x7c0 <main+0x208>
     7a6:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
     7aa:	81 11       	cpse	r24, r1
     7ac:	09 c0       	rjmp	.+18     	; 0x7c0 <main+0x208>
     7ae:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     7b0:	80 81       	ld	r24, Z
     7b2:	8e 7f       	andi	r24, 0xFE	; 254
     7b4:	80 83       	st	Z, r24
     7b6:	80 81       	ld	r24, Z
     7b8:	8d 7f       	andi	r24, 0xFD	; 253
     7ba:	80 83       	st	Z, r24
     7bc:	94 98       	cbi	0x12, 4	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     7be:	1d 86       	std	Y+13, r1	; 0x0d
			LW_HIGH_set_level(0);
			LW_LOW_set_level(0);
			LW_INH_set_level(0);
			car_data[13] = 0;
     7c0:	02 99       	sbic	0x00, 2	; 0
		}
		if (SENS9_get_level() == 0 && SENS10_get_level() && RW_INH_get_level() == 0) {	//RW UP ON
     7c2:	1c c0       	rjmp	.+56     	; 0x7fc <main+0x244>
     7c4:	03 9b       	sbis	0x00, 3	; 0
     7c6:	1a c0       	rjmp	.+52     	; 0x7fc <main+0x244>
     7c8:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     7ca:	80 81       	ld	r24, Z
     7cc:	84 fd       	sbrc	r24, 4
     7ce:	16 c0       	rjmp	.+44     	; 0x7fc <main+0x244>
			if (SENS6_get_level() == 0){		//Right wight
     7d0:	cd 99       	sbic	0x19, 5	; 25
     7d2:	08 c0       	rjmp	.+16     	; 0x7e4 <main+0x22c>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     7d4:	ad 9a       	sbi	0x15, 5	; 21
				DRV33_set_level(1);		//activateDoorLatch3
				L3_periods = 31;		//500 ms
     7d6:	60 92 22 01 	sts	0x0122, r6	; 0x800122 <L3_periods>
				if (TCCR0 == 0) timer0_init();
     7da:	83 b7       	in	r24, 0x33	; 51
     7dc:	81 11       	cpse	r24, r1
     7de:	57 c0       	rjmp	.+174    	; 0x88e <main+0x2d6>
     7e0:	82 d6       	rcall	.+3332   	; 0x14e6 <timer0_init>
     7e2:	55 c0       	rjmp	.+170    	; 0x88e <main+0x2d6>
     7e4:	f8 01       	movw	r30, r16
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     7e6:	80 81       	ld	r24, Z
     7e8:	84 60       	ori	r24, 0x04	; 4
     7ea:	80 83       	st	Z, r24
     7ec:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     7ee:	87 7f       	andi	r24, 0xF7	; 247
     7f0:	80 83       	st	Z, r24
     7f2:	80 81       	ld	r24, Z
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     7f4:	80 61       	ori	r24, 0x10	; 16
     7f6:	80 83       	st	Z, r24
     7f8:	be 86       	std	Y+14, r11	; 0x0e
			}
			else{
				RW_HIGH_set_level(1);
				RW_LOW_set_level(0);
				RW_INH_set_level(1);
				car_data[14] = 1;	
     7fa:	49 c0       	rjmp	.+146    	; 0x88e <main+0x2d6>
     7fc:	02 9b       	sbis	0x00, 2	; 0
			}
		}
		else if (SENS9_get_level() && RW_HIGH_get_level() && RW_periods == 0) {	// RW UP OFF
     7fe:	14 c0       	rjmp	.+40     	; 0x828 <main+0x270>
     800:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     802:	80 81       	ld	r24, Z
     804:	82 ff       	sbrs	r24, 2
     806:	10 c0       	rjmp	.+32     	; 0x828 <main+0x270>
     808:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
     80c:	81 11       	cpse	r24, r1
     80e:	0c c0       	rjmp	.+24     	; 0x828 <main+0x270>
     810:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     812:	80 81       	ld	r24, Z
     814:	8b 7f       	andi	r24, 0xFB	; 251
     816:	80 83       	st	Z, r24
     818:	80 81       	ld	r24, Z
     81a:	87 7f       	andi	r24, 0xF7	; 247
     81c:	80 83       	st	Z, r24
     81e:	80 81       	ld	r24, Z
     820:	8f 7e       	andi	r24, 0xEF	; 239
     822:	80 83       	st	Z, r24
     824:	be 86       	std	Y+14, r11	; 0x0e
			RW_HIGH_set_level(0);
			RW_LOW_set_level(0);
			RW_INH_set_level(0);
			car_data[14] = 1;
     826:	33 c0       	rjmp	.+102    	; 0x88e <main+0x2d6>
     828:	03 99       	sbic	0x00, 3	; 0
		}
		else if (SENS10_get_level() == 0 && SENS9_get_level() && RW_INH_get_level() == 0) {	//RW DOWN ON
     82a:	1c c0       	rjmp	.+56     	; 0x864 <main+0x2ac>
     82c:	02 9b       	sbis	0x00, 2	; 0
     82e:	1a c0       	rjmp	.+52     	; 0x864 <main+0x2ac>
     830:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     832:	80 81       	ld	r24, Z
     834:	84 fd       	sbrc	r24, 4
     836:	16 c0       	rjmp	.+44     	; 0x864 <main+0x2ac>
			if (SENS6_get_level() == 0){		//Right wight
     838:	cd 99       	sbic	0x19, 5	; 25
     83a:	08 c0       	rjmp	.+16     	; 0x84c <main+0x294>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     83c:	ae 9a       	sbi	0x15, 6	; 21
				DRV34_set_level(1);		//activateDoorLatch4
				L4_periods = 31;		//500 ms
     83e:	60 92 21 01 	sts	0x0121, r6	; 0x800121 <L4_periods>
				if (TCCR0 == 0) timer0_init();
     842:	83 b7       	in	r24, 0x33	; 51
     844:	81 11       	cpse	r24, r1
     846:	23 c0       	rjmp	.+70     	; 0x88e <main+0x2d6>
     848:	4e d6       	rcall	.+3228   	; 0x14e6 <timer0_init>
     84a:	21 c0       	rjmp	.+66     	; 0x88e <main+0x2d6>
     84c:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     84e:	80 81       	ld	r24, Z
     850:	8b 7f       	andi	r24, 0xFB	; 251
     852:	80 83       	st	Z, r24
     854:	80 81       	ld	r24, Z
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     856:	88 60       	ori	r24, 0x08	; 8
     858:	80 83       	st	Z, r24
     85a:	80 81       	ld	r24, Z
     85c:	80 61       	ori	r24, 0x10	; 16
     85e:	80 83       	st	Z, r24
     860:	bf 86       	std	Y+15, r11	; 0x0f
			}
			else {
				RW_HIGH_set_level(0);
				RW_LOW_set_level(1);
				RW_INH_set_level(1);
				car_data[15] = 1;	
     862:	15 c0       	rjmp	.+42     	; 0x88e <main+0x2d6>
     864:	03 9b       	sbis	0x00, 3	; 0
			}
		}
		else if (SENS10_get_level() && RW_LOW_get_level() && RW_periods == 0) {	//RW DOWN OFF
     866:	13 c0       	rjmp	.+38     	; 0x88e <main+0x2d6>
     868:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     86a:	80 81       	ld	r24, Z
     86c:	83 ff       	sbrs	r24, 3
     86e:	0f c0       	rjmp	.+30     	; 0x88e <main+0x2d6>
     870:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
     874:	81 11       	cpse	r24, r1
     876:	0b c0       	rjmp	.+22     	; 0x88e <main+0x2d6>
     878:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     87a:	80 81       	ld	r24, Z
     87c:	8b 7f       	andi	r24, 0xFB	; 251
     87e:	80 83       	st	Z, r24
     880:	80 81       	ld	r24, Z
     882:	87 7f       	andi	r24, 0xF7	; 247
     884:	80 83       	st	Z, r24
     886:	80 81       	ld	r24, Z
     888:	8f 7e       	andi	r24, 0xEF	; 239
     88a:	80 83       	st	Z, r24
			RW_HIGH_set_level(0);
			RW_LOW_set_level(0);
			RW_INH_set_level(0);
			car_data[15] = 0;
     88c:	1f 86       	std	Y+15, r1	; 0x0f
		}
		
		// Hazard button
		if (SENS11_get_level() == 0 && Hz_delay == 0) { // Hazard (toggle? because i don't want toggle )
     88e:	04 9b       	sbis	0x00, 4	; 0
     890:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
			//_delay_ms(300);
		}
		
		// Hazard light buttons
		// SENS11_get_level is PF4 (ADC4)  which may be interferring
		if(SENS11_get_level() == 0){
     894:	04 99       	sbic	0x00, 4	; 0
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTF_get_pin_level(const uint8_t pin)
{
	return PINF & (1 << pin);
     896:	80 b1       	in	r24, 0x00	; 0
			
			// Debug with aug IO line
			//DRV6_set_level(0); // J8 pin 11
		}
		
		int adc4 = read_adc(4);
     898:	84 e0       	ldi	r24, 0x04	; 4
     89a:	69 de       	rcall	.-814    	; 0x56e <read_adc>
     89c:	86 39       	cpi	r24, 0x96	; 150
		if(adc4 < 150){
     89e:	91 05       	cpc	r25, r1
     8a0:	1c f4       	brge	.+6      	; 0x8a8 <main+0x2f0>
     8a2:	be 82       	std	Y+6, r11	; 0x06
			car_data[6] = 1;	// set hazard flag on 
     8a4:	1f 9a       	sbi	0x03, 7	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     8a6:	02 c0       	rjmp	.+4      	; 0x8ac <main+0x2f4>
     8a8:	1e 82       	std	Y+6, r1	; 0x06
			//RD_set_level (0); //rear daytime lights
			//LRT_periods = 0;
			
			DRV6_set_level(1); // J8 pin 11
		} else {
			car_data[6] = 0;	// set hazard flag off
     8aa:	1f 98       	cbi	0x03, 7	; 3
	} else {
		PORTE &= ~(1 << pin);
     8ac:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
			//DRV6_set_level(0); // J8 pin 11
		}
		*/
				
		// ?			
		if (LRT_periods == 0){
     8b0:	81 11       	cpse	r24, r1
     8b2:	6d c0       	rjmp	.+218    	; 0x98e <main+0x3d6>
     8b4:	8e 81       	ldd	r24, Y+6	; 0x06
			
			if (car_data[6] ) {			//hazard
     8b6:	88 23       	and	r24, r24
     8b8:	89 f0       	breq	.+34     	; 0x8dc <main+0x324>
     8ba:	b4 9b       	sbis	0x16, 4	; 22
				if (LT_get_level()) LT_set_level (0); else LT_set_level (1);
     8bc:	02 c0       	rjmp	.+4      	; 0x8c2 <main+0x30a>
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     8be:	c4 98       	cbi	0x18, 4	; 24
     8c0:	01 c0       	rjmp	.+2      	; 0x8c4 <main+0x30c>
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     8c2:	c4 9a       	sbi	0x18, 4	; 24
				if (RT_get_level()) RT_set_level (0); else RT_set_level (1);
     8c4:	85 9b       	sbis	0x10, 5	; 16
     8c6:	02 c0       	rjmp	.+4      	; 0x8cc <main+0x314>
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     8c8:	95 98       	cbi	0x12, 5	; 18
     8ca:	01 c0       	rjmp	.+2      	; 0x8ce <main+0x316>
				LRT_periods = 15;
     8cc:	95 9a       	sbi	0x12, 5	; 18
     8ce:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
				if (TCCR0 == 0) timer0_init();
     8d2:	83 b7       	in	r24, 0x33	; 51
     8d4:	81 11       	cpse	r24, r1
     8d6:	5b c0       	rjmp	.+182    	; 0x98e <main+0x3d6>
     8d8:	06 d6       	rcall	.+3084   	; 0x14e6 <timer0_init>
     8da:	59 c0       	rjmp	.+178    	; 0x98e <main+0x3d6>
			}
			else 
			
			if (car_data[7] ) {	//left_turn_signal
     8dc:	8f 81       	ldd	r24, Y+7	; 0x07
     8de:	88 23       	and	r24, r24
     8e0:	41 f1       	breq	.+80     	; 0x932 <main+0x37a>
				if (left_turn_mem){
     8e2:	77 20       	and	r7, r7
     8e4:	a9 f0       	breq	.+42     	; 0x910 <main+0x358>
					if (read_adc(6) >= 512) {
     8e6:	86 e0       	ldi	r24, 0x06	; 6
     8e8:	42 de       	rcall	.-892    	; 0x56e <read_adc>
     8ea:	81 15       	cp	r24, r1
     8ec:	92 40       	sbci	r25, 0x02	; 2
     8ee:	20 f0       	brcs	.+8      	; 0x8f8 <main+0x340>
						car_data[7] = 0;
     8f0:	1f 82       	std	Y+7, r1	; 0x07
						LT_set_level (0);
						left_turn_mem = 0;
     8f2:	c4 98       	cbi	0x18, 4	; 24
     8f4:	71 2c       	mov	r7, r1
					}
					else {
						if (LT_get_level()) LT_set_level (0); else LT_set_level (1);
     8f6:	4b c0       	rjmp	.+150    	; 0x98e <main+0x3d6>
     8f8:	b4 9b       	sbis	0x16, 4	; 22
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     8fa:	02 c0       	rjmp	.+4      	; 0x900 <main+0x348>
     8fc:	c4 98       	cbi	0x18, 4	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <main+0x34a>
						LRT_periods = 15;
     900:	c4 9a       	sbi	0x18, 4	; 24
     902:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     906:	83 b7       	in	r24, 0x33	; 51
     908:	81 11       	cpse	r24, r1
     90a:	41 c0       	rjmp	.+130    	; 0x98e <main+0x3d6>
     90c:	ec d5       	rcall	.+3032   	; 0x14e6 <timer0_init>
					}
				}
				else {
					if (read_adc(6) < 512) {
     90e:	3f c0       	rjmp	.+126    	; 0x98e <main+0x3d6>
     910:	86 e0       	ldi	r24, 0x06	; 6
     912:	2d de       	rcall	.-934    	; 0x56e <read_adc>
     914:	81 15       	cp	r24, r1
     916:	92 40       	sbci	r25, 0x02	; 2
     918:	b8 f1       	brcs	.+110    	; 0x988 <main+0x3d0>
						left_turn_mem = 1;
					}
					else {
						if (LT_get_level()) LT_set_level (0); else LT_set_level (1);
     91a:	b4 9b       	sbis	0x16, 4	; 22
	} else {
		PORTB &= ~(1 << pin);
     91c:	02 c0       	rjmp	.+4      	; 0x922 <main+0x36a>
     91e:	c4 98       	cbi	0x18, 4	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     920:	01 c0       	rjmp	.+2      	; 0x924 <main+0x36c>
						LRT_periods = 15;
     922:	c4 9a       	sbi	0x18, 4	; 24
     924:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     928:	83 b7       	in	r24, 0x33	; 51
     92a:	81 11       	cpse	r24, r1
     92c:	30 c0       	rjmp	.+96     	; 0x98e <main+0x3d6>
     92e:	db d5       	rcall	.+2998   	; 0x14e6 <timer0_init>
     930:	2e c0       	rjmp	.+92     	; 0x98e <main+0x3d6>
					}
				}
			}
			else if (car_data[8] ) {	//right_turn_signal
     932:	88 85       	ldd	r24, Y+8	; 0x08
     934:	88 23       	and	r24, r24
     936:	59 f1       	breq	.+86     	; 0x98e <main+0x3d6>
				if (right_turn_mem){
     938:	55 20       	and	r5, r5
     93a:	a9 f0       	breq	.+42     	; 0x966 <main+0x3ae>
					if (read_adc(6) <= 512) {
     93c:	86 e0       	ldi	r24, 0x06	; 6
     93e:	17 de       	rcall	.-978    	; 0x56e <read_adc>
     940:	81 30       	cpi	r24, 0x01	; 1
     942:	92 40       	sbci	r25, 0x02	; 2
						car_data[8] = 0;
     944:	20 f4       	brcc	.+8      	; 0x94e <main+0x396>
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     946:	18 86       	std	Y+8, r1	; 0x08
						RT_set_level (0);
						right_turn_mem = 0;
     948:	95 98       	cbi	0x12, 5	; 18
     94a:	51 2c       	mov	r5, r1
					}
					else {
						if (RT_get_level()) RT_set_level (0); else RT_set_level (1);
     94c:	20 c0       	rjmp	.+64     	; 0x98e <main+0x3d6>
     94e:	85 9b       	sbis	0x10, 5	; 16
     950:	02 c0       	rjmp	.+4      	; 0x956 <main+0x39e>
     952:	95 98       	cbi	0x12, 5	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     954:	01 c0       	rjmp	.+2      	; 0x958 <main+0x3a0>
						LRT_periods = 15;
     956:	95 9a       	sbi	0x12, 5	; 18
     958:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     95c:	83 b7       	in	r24, 0x33	; 51
     95e:	81 11       	cpse	r24, r1
     960:	16 c0       	rjmp	.+44     	; 0x98e <main+0x3d6>
     962:	c1 d5       	rcall	.+2946   	; 0x14e6 <timer0_init>
					}
				}
				else {
					if (read_adc(6) > 512) {
     964:	14 c0       	rjmp	.+40     	; 0x98e <main+0x3d6>
     966:	86 e0       	ldi	r24, 0x06	; 6
     968:	02 de       	rcall	.-1020   	; 0x56e <read_adc>
     96a:	81 30       	cpi	r24, 0x01	; 1
     96c:	92 40       	sbci	r25, 0x02	; 2
     96e:	70 f4       	brcc	.+28     	; 0x98c <main+0x3d4>
						right_turn_mem = 1;
					}
					else {
						if (RT_get_level()) RT_set_level (0); else RT_set_level (1);
     970:	85 9b       	sbis	0x10, 5	; 16
     972:	02 c0       	rjmp	.+4      	; 0x978 <main+0x3c0>
	} else {
		PORTD &= ~(1 << pin);
     974:	95 98       	cbi	0x12, 5	; 18
     976:	01 c0       	rjmp	.+2      	; 0x97a <main+0x3c2>
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     978:	95 9a       	sbi	0x12, 5	; 18
						LRT_periods = 15;
     97a:	80 92 27 01 	sts	0x0127, r8	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     97e:	83 b7       	in	r24, 0x33	; 51
     980:	81 11       	cpse	r24, r1
     982:	05 c0       	rjmp	.+10     	; 0x98e <main+0x3d6>
     984:	b0 d5       	rcall	.+2912   	; 0x14e6 <timer0_init>
     986:	03 c0       	rjmp	.+6      	; 0x98e <main+0x3d6>
     988:	7b 2c       	mov	r7, r11
						if (TCCR0 == 0) timer0_init();
					}
				}
				else {
					if (read_adc(6) < 512) {
						left_turn_mem = 1;
     98a:	01 c0       	rjmp	.+2      	; 0x98e <main+0x3d6>
     98c:	5b 2c       	mov	r5, r11
						if (TCCR0 == 0) timer0_init();
					}
				}
				else {
					if (read_adc(6) > 512) {
						right_turn_mem = 1;
     98e:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
					}
				}
			}
		}
		
		if (L1_periods == 0 && DRV31_get_level()){
     992:	81 11       	cpse	r24, r1
     994:	02 c0       	rjmp	.+4      	; 0x99a <main+0x3e2>
     996:	9b 99       	sbic	0x13, 3	; 19
     998:	ab 98       	cbi	0x15, 3	; 21
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
     99a:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
			DRV31_set_level(0);
		}
		if (L2_periods == 0 && DRV32_get_level()){
     99e:	81 11       	cpse	r24, r1
     9a0:	02 c0       	rjmp	.+4      	; 0x9a6 <main+0x3ee>
     9a2:	9c 99       	sbic	0x13, 4	; 19
     9a4:	ac 98       	cbi	0x15, 4	; 21
			DRV32_set_level(0);
		}
		if (L3_periods == 0 && DRV33_get_level()){
     9a6:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
     9aa:	81 11       	cpse	r24, r1
     9ac:	02 c0       	rjmp	.+4      	; 0x9b2 <main+0x3fa>
     9ae:	9d 99       	sbic	0x13, 5	; 19
     9b0:	ad 98       	cbi	0x15, 5	; 21
			DRV33_set_level(0);
		}
		if (L4_periods == 0 && DRV34_get_level()){
     9b2:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>
     9b6:	81 11       	cpse	r24, r1
     9b8:	02 c0       	rjmp	.+4      	; 0x9be <main+0x406>
     9ba:	9e 99       	sbic	0x13, 6	; 19
			DRV34_set_level(0);
		}
	
		if (delay_meas == 0){
     9bc:	ae 98       	cbi	0x15, 6	; 21
     9be:	e1 14       	cp	r14, r1
     9c0:	f1 04       	cpc	r15, r1
			//LT_toggle_level (); //activateFutureUse
			if ((read_adc(7) <= 205) && (DRV11_get_level() || DRV12_get_level()|| DRV13_get_level())) { // Windshield Wiper 0-1v off
     9c2:	09 f0       	breq	.+2      	; 0x9c6 <main+0x40e>
     9c4:	6f c0       	rjmp	.+222    	; 0xaa4 <main+0x4ec>
     9c6:	87 e0       	ldi	r24, 0x07	; 7
     9c8:	d2 dd       	rcall	.-1116   	; 0x56e <read_adc>
     9ca:	8e 3c       	cpi	r24, 0xCE	; 206
     9cc:	91 05       	cpc	r25, r1
     9ce:	58 f4       	brcc	.+22     	; 0x9e6 <main+0x42e>
     9d0:	98 99       	sbic	0x13, 0	; 19
     9d2:	04 c0       	rjmp	.+8      	; 0x9dc <main+0x424>
     9d4:	99 99       	sbic	0x13, 1	; 19
     9d6:	02 c0       	rjmp	.+4      	; 0x9dc <main+0x424>
     9d8:	9a 9b       	sbis	0x13, 2	; 19
     9da:	05 c0       	rjmp	.+10     	; 0x9e6 <main+0x42e>
     9dc:	a8 98       	cbi	0x15, 0	; 21
				DRV11_set_level(0);
				DRV12_set_level(0);
				DRV13_set_level(0);
				car_data[10] = 0;
     9de:	a9 98       	cbi	0x15, 1	; 21
			}
			else {
				if (read_adc(7) > 205 && read_adc(7) < 410 && DRV11_get_level() == 0) {			// Windshield Wiper 1 1-2v
     9e0:	aa 98       	cbi	0x15, 2	; 21
     9e2:	1a 86       	std	Y+10, r1	; 0x0a
     9e4:	2d c0       	rjmp	.+90     	; 0xa40 <main+0x488>
     9e6:	87 e0       	ldi	r24, 0x07	; 7
     9e8:	c2 dd       	rcall	.-1148   	; 0x56e <read_adc>
     9ea:	8e 3c       	cpi	r24, 0xCE	; 206
     9ec:	91 05       	cpc	r25, r1
     9ee:	60 f0       	brcs	.+24     	; 0xa08 <main+0x450>
     9f0:	87 e0       	ldi	r24, 0x07	; 7
     9f2:	bd dd       	rcall	.-1158   	; 0x56e <read_adc>
     9f4:	8a 39       	cpi	r24, 0x9A	; 154
     9f6:	91 40       	sbci	r25, 0x01	; 1
     9f8:	38 f4       	brcc	.+14     	; 0xa08 <main+0x450>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     9fa:	98 99       	sbic	0x13, 0	; 19
					DRV11_set_level(1);
					car_data[10] = car_data[10] + 100;
     9fc:	05 c0       	rjmp	.+10     	; 0xa08 <main+0x450>
     9fe:	a8 9a       	sbi	0x15, 0	; 21
     a00:	8a 85       	ldd	r24, Y+10	; 0x0a
     a02:	8c 59       	subi	r24, 0x9C	; 156
				}
				else if (read_adc(7) > 614 && read_adc(7) < 819 && DRV12_get_level() == 0) {	// Windshield Wiper 2 3-4v
     a04:	8a 87       	std	Y+10, r24	; 0x0a
     a06:	1c c0       	rjmp	.+56     	; 0xa40 <main+0x488>
     a08:	87 e0       	ldi	r24, 0x07	; 7
     a0a:	b1 dd       	rcall	.-1182   	; 0x56e <read_adc>
     a0c:	87 36       	cpi	r24, 0x67	; 103
     a0e:	92 40       	sbci	r25, 0x02	; 2
     a10:	60 f0       	brcs	.+24     	; 0xa2a <main+0x472>
     a12:	87 e0       	ldi	r24, 0x07	; 7
     a14:	ac dd       	rcall	.-1192   	; 0x56e <read_adc>
     a16:	83 33       	cpi	r24, 0x33	; 51
     a18:	93 40       	sbci	r25, 0x03	; 3
     a1a:	38 f4       	brcc	.+14     	; 0xa2a <main+0x472>
					DRV12_set_level(1);
					car_data[10] = car_data[10] + 20;
     a1c:	99 99       	sbic	0x13, 1	; 19
     a1e:	05 c0       	rjmp	.+10     	; 0xa2a <main+0x472>
     a20:	a9 9a       	sbi	0x15, 1	; 21
     a22:	8a 85       	ldd	r24, Y+10	; 0x0a
				}
				else if (read_adc(7) > 819 && DRV13_get_level() == 0) {							// Windshield Wiper 3 4-5v
     a24:	8c 5e       	subi	r24, 0xEC	; 236
     a26:	8a 87       	std	Y+10, r24	; 0x0a
     a28:	0b c0       	rjmp	.+22     	; 0xa40 <main+0x488>
     a2a:	87 e0       	ldi	r24, 0x07	; 7
     a2c:	a0 dd       	rcall	.-1216   	; 0x56e <read_adc>
     a2e:	84 33       	cpi	r24, 0x34	; 52
     a30:	93 40       	sbci	r25, 0x03	; 3
     a32:	30 f0       	brcs	.+12     	; 0xa40 <main+0x488>
     a34:	9a 99       	sbic	0x13, 2	; 19
					DRV13_set_level(1);
					car_data[10] = car_data[10] + 3;
     a36:	04 c0       	rjmp	.+8      	; 0xa40 <main+0x488>
     a38:	aa 9a       	sbi	0x15, 2	; 21
     a3a:	8a 85       	ldd	r24, Y+10	; 0x0a
				}
			}
			if (control_Steering){
     a3c:	8d 5f       	subi	r24, 0xFD	; 253
     a3e:	8a 87       	std	Y+10, r24	; 0x0a
     a40:	99 20       	and	r9, r9
				Wheel_waits = 1;	//32 ms
     a42:	09 f4       	brne	.+2      	; 0xa46 <main+0x48e>
     a44:	f2 cd       	rjmp	.-1052   	; 0x62a <main+0x72>
				timer2_init();
     a46:	b0 92 1c 01 	sts	0x011C, r11	; 0x80011c <Wheel_waits>
				ints_enable(0);
     a4a:	5b d5       	rcall	.+2742   	; 0x1502 <timer2_init>
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	8f d5       	rcall	.+2846   	; 0x156e <ints_enable>
				if (TCCR0 == 0) timer0_init();
     a50:	83 b7       	in	r24, 0x33	; 51
     a52:	81 11       	cpse	r24, r1
     a54:	01 c0       	rjmp	.+2      	; 0xa58 <main+0x4a0>
     a56:	47 d5       	rcall	.+2702   	; 0x14e6 <timer0_init>
				while (0 != EIMSK && Wheel_waits != 0);
     a58:	89 b7       	in	r24, 0x39	; 57
     a5a:	88 23       	and	r24, r24
     a5c:	21 f0       	breq	.+8      	; 0xa66 <main+0x4ae>
     a5e:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     a62:	81 11       	cpse	r24, r1
     a64:	f9 cf       	rjmp	.-14     	; 0xa58 <main+0x4a0>
				TIMSK &= ~(1<<TOIE2);
     a66:	87 b7       	in	r24, 0x37	; 55
     a68:	8f 7b       	andi	r24, 0xBF	; 191
     a6a:	87 bf       	out	0x37, r24	; 55
				EIMSK = 0;
     a6c:	19 be       	out	0x39, r1	; 57
				if (Wheel1_Value!=0 && Wheel1_Value <= pulse_time_code){
     a6e:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <Wheel1_Value>
     a72:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <Wheel1_Value+0x1>
     a76:	01 97       	sbiw	r24, 0x01	; 1
     a78:	8c 3b       	cpi	r24, 0xBC	; 188
     a7a:	91 05       	cpc	r25, r1
     a7c:	08 f0       	brcs	.+2      	; 0xa80 <main+0x4c8>
     a7e:	dc cd       	rjmp	.-1096   	; 0x638 <main+0x80>
					Wheel1_Value = 0;
     a80:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Wheel1_Value+0x1>
     a84:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <Wheel1_Value>
					control_Steering = 0;
					MCP41x_Set_Vlaue(10000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
     a88:	4b 2d       	mov	r20, r11
     a8a:	60 e1       	ldi	r22, 0x10	; 16
     a8c:	77 e2       	ldi	r23, 0x27	; 39
     a8e:	80 e0       	ldi	r24, 0x00	; 0
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	20 d0       	rcall	.+64     	; 0xad4 <MCP41x_Set_Vlaue>
     a94:	91 2c       	mov	r9, r1
				while (0 != EIMSK && Wheel_waits != 0);
				TIMSK &= ~(1<<TOIE2);
				EIMSK = 0;
				if (Wheel1_Value!=0 && Wheel1_Value <= pulse_time_code){
					Wheel1_Value = 0;
					control_Steering = 0;
     a96:	0f 2e       	mov	r0, r31
					MCP41x_Set_Vlaue(10000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
				}
			}
			delay_meas = 30000;
     a98:	f0 e3       	ldi	r31, 0x30	; 48
     a9a:	ef 2e       	mov	r14, r31
     a9c:	f5 e7       	ldi	r31, 0x75	; 117
     a9e:	ff 2e       	mov	r15, r31
     aa0:	f0 2d       	mov	r31, r0
     aa2:	d0 cd       	rjmp	.-1120   	; 0x644 <main+0x8c>
     aa4:	81 e0       	ldi	r24, 0x01	; 1
		} else {
			delay_meas--;
     aa6:	e8 1a       	sub	r14, r24
     aa8:	f1 08       	sbc	r15, r1
     aaa:	cc cd       	rjmp	.-1128   	; 0x644 <main+0x8c>

00000aac <SPI_Init>:
// SPI Type: Master
// SPI Clock Rate: 1000.000 kHz
// SPI Clock Phase: Cycle Start
// SPI Clock Polarity: Low
// SPI Data Order: MSB First
    SPCR=0x50;
     aac:	80 e5       	ldi	r24, 0x50	; 80
     aae:	8d b9       	out	0x0d, r24	; 13
    SPSR=0x00;
     ab0:	1e b8       	out	0x0e, r1	; 14
     ab2:	08 95       	ret

00000ab4 <SPI_WriteByte>:
}


void SPI_WriteByte(uint8_t data)
{
	SPDR = data;
     ab4:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
     ab6:	77 9b       	sbis	0x0e, 7	; 14
     ab8:	fe cf       	rjmp	.-4      	; 0xab6 <SPI_WriteByte+0x2>
}
     aba:	08 95       	ret

00000abc <MCP41x_Init>:



void MCP41x_Init(unsigned long  MCP41x_Max_Value, char _wipper_resistance){
	MCP41x_Max_Value_Set=MCP41x_Max_Value;
     abc:	60 93 10 01 	sts	0x0110, r22	; 0x800110 <__data_end>
     ac0:	70 93 11 01 	sts	0x0111, r23	; 0x800111 <__data_end+0x1>
     ac4:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end+0x2>
     ac8:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x3>
	wipper_resistance_=_wipper_resistance;
     acc:	40 93 00 01 	sts	0x0100, r20	; 0x800100 <__DATA_REGION_ORIGIN__>
	SPI_Init();
     ad0:	ed cf       	rjmp	.-38     	; 0xaac <SPI_Init>
     ad2:	08 95       	ret

00000ad4 <MCP41x_Set_Vlaue>:

}


char MCP41x_Set_Vlaue(unsigned long MCP41x_Resistance_Value,char MCP41x_RAB){
     ad4:	cf 92       	push	r12
     ad6:	df 92       	push	r13
     ad8:	ef 92       	push	r14
     ada:	ff 92       	push	r15
     adc:	cf 93       	push	r28
     ade:	e4 2f       	mov	r30, r20
	long calcule_MCP41x = 0;
	if(MCP41x_Resistance_Value>MCP41x_Max_Value_Set)  return 0;
     ae0:	20 91 10 01 	lds	r18, 0x0110	; 0x800110 <__data_end>
     ae4:	30 91 11 01 	lds	r19, 0x0111	; 0x800111 <__data_end+0x1>
     ae8:	40 91 12 01 	lds	r20, 0x0112	; 0x800112 <__data_end+0x2>
     aec:	50 91 13 01 	lds	r21, 0x0113	; 0x800113 <__data_end+0x3>
     af0:	26 17       	cp	r18, r22
     af2:	37 07       	cpc	r19, r23
     af4:	48 07       	cpc	r20, r24
     af6:	59 07       	cpc	r21, r25
     af8:	88 f1       	brcs	.+98     	; 0xb5c <MCP41x_Set_Vlaue+0x88>
	calcule_MCP41x = (long)MCP41x_Resistance_Value - wipper_resistance_;
     afa:	f0 91 00 01 	lds	r31, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     afe:	dc 01       	movw	r26, r24
     b00:	cb 01       	movw	r24, r22
     b02:	8f 1b       	sub	r24, r31
     b04:	91 09       	sbc	r25, r1
     b06:	a1 09       	sbc	r26, r1
     b08:	b1 09       	sbc	r27, r1
	if(calcule_MCP41x <= 0){return 52;}
     b0a:	18 16       	cp	r1, r24
     b0c:	19 06       	cpc	r1, r25
     b0e:	1a 06       	cpc	r1, r26
     b10:	1b 06       	cpc	r1, r27
     b12:	34 f5       	brge	.+76     	; 0xb60 <MCP41x_Set_Vlaue+0x8c>
     b14:	ce 2f       	mov	r28, r30
	calcule_MCP41x = calcule_MCP41x*256;
	calcule_MCP41x = calcule_MCP41x / MCP41x_Max_Value_Set;
     b16:	66 27       	eor	r22, r22
     b18:	78 2f       	mov	r23, r24
     b1a:	89 2f       	mov	r24, r25
     b1c:	9a 2f       	mov	r25, r26
     b1e:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <__udivmodsi4>
	calcule_MCP41x--;
     b22:	69 01       	movw	r12, r18
     b24:	7a 01       	movw	r14, r20
     b26:	81 e0       	ldi	r24, 0x01	; 1
     b28:	c8 1a       	sub	r12, r24
     b2a:	d1 08       	sbc	r13, r1
     b2c:	e1 08       	sbc	r14, r1
     b2e:	f1 08       	sbc	r15, r1
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
     b30:	1a 98       	cbi	0x03, 2	; 3
	CS_set_level(0);
	SPI_WriteByte(0b00010001);
     b32:	81 e1       	ldi	r24, 0x11	; 17
     b34:	bf df       	rcall	.-130    	; 0xab4 <SPI_WriteByte>
	
	if(MCP41x_RAB == 0) calcule_MCP41x = 256 - calcule_MCP41x;
     b36:	c1 11       	cpse	r28, r1
     b38:	0c c0       	rjmp	.+24     	; 0xb52 <MCP41x_Set_Vlaue+0x7e>
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	91 e0       	ldi	r25, 0x01	; 1
     b3e:	a0 e0       	ldi	r26, 0x00	; 0
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	9c 01       	movw	r18, r24
     b44:	ad 01       	movw	r20, r26
     b46:	2c 19       	sub	r18, r12
     b48:	3d 09       	sbc	r19, r13
     b4a:	4e 09       	sbc	r20, r14
     b4c:	5f 09       	sbc	r21, r15
     b4e:	69 01       	movw	r12, r18
     b50:	7a 01       	movw	r14, r20
	SPI_WriteByte((char)calcule_MCP41x);
     b52:	8c 2d       	mov	r24, r12
     b54:	af df       	rcall	.-162    	; 0xab4 <SPI_WriteByte>
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     b56:	1a 9a       	sbi	0x03, 2	; 3
	CS_set_level(1);
	return (char)calcule_MCP41x;	
     b58:	8c 2d       	mov	r24, r12
     b5a:	03 c0       	rjmp	.+6      	; 0xb62 <MCP41x_Set_Vlaue+0x8e>
}


char MCP41x_Set_Vlaue(unsigned long MCP41x_Resistance_Value,char MCP41x_RAB){
	long calcule_MCP41x = 0;
	if(MCP41x_Resistance_Value>MCP41x_Max_Value_Set)  return 0;
     b5c:	80 e0       	ldi	r24, 0x00	; 0
     b5e:	01 c0       	rjmp	.+2      	; 0xb62 <MCP41x_Set_Vlaue+0x8e>
	calcule_MCP41x = (long)MCP41x_Resistance_Value - wipper_resistance_;
	if(calcule_MCP41x <= 0){return 52;}
     b60:	84 e3       	ldi	r24, 0x34	; 52
	
	if(MCP41x_RAB == 0) calcule_MCP41x = 256 - calcule_MCP41x;
	SPI_WriteByte((char)calcule_MCP41x);
	CS_set_level(1);
	return (char)calcule_MCP41x;	
     b62:	cf 91       	pop	r28
     b64:	ff 90       	pop	r15
     b66:	ef 90       	pop	r14
     b68:	df 90       	pop	r13
     b6a:	cf 90       	pop	r12
     b6c:	08 95       	ret

00000b6e <__vector_19>:
unsigned char car_data[30]; // 19
char buffer_digits[12];

//Interrupt empty buffer
ISR (USART0_UDRE_vect)
{	
     b6e:	1f 92       	push	r1
     b70:	0f 92       	push	r0
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	0f 92       	push	r0
     b76:	11 24       	eor	r1, r1
     b78:	0b b6       	in	r0, 0x3b	; 59
     b7a:	0f 92       	push	r0
     b7c:	8f 93       	push	r24
     b7e:	ef 93       	push	r30
     b80:	ff 93       	push	r31
	if (queueC != sendC) {
     b82:	e0 91 c3 01 	lds	r30, 0x01C3	; 0x8001c3 <sendC>
     b86:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <queueC>
     b8a:	8e 17       	cp	r24, r30
     b8c:	51 f0       	breq	.+20     	; 0xba2 <__vector_19+0x34>
		UDR0 = _tx_buffer[sendC++];
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	8e 0f       	add	r24, r30
     b92:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <sendC>
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	ed 57       	subi	r30, 0x7D	; 125
     b9a:	fe 4f       	sbci	r31, 0xFE	; 254
     b9c:	80 81       	ld	r24, Z
     b9e:	8c b9       	out	0x0c, r24	; 12
     ba0:	04 c0       	rjmp	.+8      	; 0xbaa <__vector_19+0x3c>
	}
	else
	{
		UCSR0B &=~(1<<UDRIE0);	// Interrupt disable - transmit finish
     ba2:	55 98       	cbi	0x0a, 5	; 10
		tx_flag = 1;
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tx_flag>
	}
}
     baa:	ff 91       	pop	r31
     bac:	ef 91       	pop	r30
     bae:	8f 91       	pop	r24
     bb0:	0f 90       	pop	r0
     bb2:	0b be       	out	0x3b, r0	; 59
     bb4:	0f 90       	pop	r0
     bb6:	0f be       	out	0x3f, r0	; 63
     bb8:	0f 90       	pop	r0
     bba:	1f 90       	pop	r1
     bbc:	18 95       	reti

00000bbe <__vector_18>:

ISR(USART0_RX_vect)
{
     bbe:	1f 92       	push	r1
     bc0:	0f 92       	push	r0
     bc2:	0f b6       	in	r0, 0x3f	; 63
     bc4:	0f 92       	push	r0
     bc6:	11 24       	eor	r1, r1
     bc8:	0b b6       	in	r0, 0x3b	; 59
     bca:	0f 92       	push	r0
     bcc:	2f 93       	push	r18
     bce:	8f 93       	push	r24
     bd0:	9f 93       	push	r25
     bd2:	ef 93       	push	r30
     bd4:	ff 93       	push	r31
	uint8_t c = UDR0;
     bd6:	2c b1       	in	r18, 0x0c	; 12
	uint8_t next_rx_tail = (_rx_buffer_tail + 1) % SERIAL_BUFFER_SIZE;
     bd8:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <_rx_buffer_tail>
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	01 96       	adiw	r24, 0x01	; 1
     be0:	8f 73       	andi	r24, 0x3F	; 63
     be2:	90 78       	andi	r25, 0x80	; 128
     be4:	99 23       	and	r25, r25
     be6:	24 f4       	brge	.+8      	; 0xbf0 <__vector_18+0x32>
     be8:	01 97       	sbiw	r24, 0x01	; 1
     bea:	80 6c       	ori	r24, 0xC0	; 192
     bec:	9f 6f       	ori	r25, 0xFF	; 255
     bee:	01 96       	adiw	r24, 0x01	; 1
	
	if (next_rx_tail != _rx_buffer_head)
     bf0:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <_rx_buffer_head>
     bf4:	89 17       	cp	r24, r25
     bf6:	71 f0       	breq	.+28     	; 0xc14 <__vector_18+0x56>
	{
		if (c != 0x0D)  {
     bf8:	2d 30       	cpi	r18, 0x0D	; 13
     bfa:	49 f0       	breq	.+18     	; 0xc0e <__vector_18+0x50>
		_rx_buffer[_rx_buffer_tail] = c;
     bfc:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <_rx_buffer_tail>
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	ec 53       	subi	r30, 0x3C	; 60
     c04:	fe 4f       	sbci	r31, 0xFE	; 254
     c06:	20 83       	st	Z, r18
		_rx_buffer_tail = next_rx_tail;
     c08:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <_rx_buffer_tail>
     c0c:	03 c0       	rjmp	.+6      	; 0xc14 <__vector_18+0x56>
		}
		else {
			rx_flag = 1;
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <rx_flag>
		};
	}
}
     c14:	ff 91       	pop	r31
     c16:	ef 91       	pop	r30
     c18:	9f 91       	pop	r25
     c1a:	8f 91       	pop	r24
     c1c:	2f 91       	pop	r18
     c1e:	0f 90       	pop	r0
     c20:	0b be       	out	0x3b, r0	; 59
     c22:	0f 90       	pop	r0
     c24:	0f be       	out	0x3f, r0	; 63
     c26:	0f 90       	pop	r0
     c28:	1f 90       	pop	r1
     c2a:	18 95       	reti

00000c2c <serial_init>:

void serial_init()
{
	UBRR0L = LO(bauddivider);
     c2c:	80 e1       	ldi	r24, 0x10	; 16
     c2e:	89 b9       	out	0x09, r24	; 9
	UBRR0H = HI(bauddivider);
     c30:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UCSR0A = 0;
     c34:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = 1<<RXEN0|1<<TXEN0|1<<RXCIE0|0<<TXCIE0;
     c36:	88 e9       	ldi	r24, 0x98	; 152
     c38:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = 1<<UCSZ0|1<<UCSZ01;
     c3a:	86 e0       	ldi	r24, 0x06	; 6
     c3c:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     c40:	e6 e0       	ldi	r30, 0x06	; 6
     c42:	f2 e0       	ldi	r31, 0x02	; 2
     c44:	8a e1       	ldi	r24, 0x1A	; 26
     c46:	92 e0       	ldi	r25, 0x02	; 2

	for(int i = 0; i < 20; i++){
		car_data[i] = 0;
     c48:	11 92       	st	Z+, r1
	UBRR0H = HI(bauddivider);
	UCSR0A = 0;
	UCSR0B = 1<<RXEN0|1<<TXEN0|1<<RXCIE0|0<<TXCIE0;
	UCSR0C = 1<<UCSZ0|1<<UCSZ01;

	for(int i = 0; i < 20; i++){
     c4a:	e8 17       	cp	r30, r24
     c4c:	f9 07       	cpc	r31, r25
     c4e:	e1 f7       	brne	.-8      	; 0xc48 <serial_init+0x1c>
		car_data[i] = 0;
	}
}
     c50:	08 95       	ret

00000c52 <SendStr>:

void SendStr(char *s)
{
	queueC = 0;	//first byte
     c52:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <queueC>
	sendC = 0;
     c56:	10 92 c3 01 	sts	0x01C3, r1	; 0x8001c3 <sendC>
	while (*s) _tx_buffer[queueC++] = *s++;
     c5a:	fc 01       	movw	r30, r24
     c5c:	20 81       	ld	r18, Z
     c5e:	22 23       	and	r18, r18
     c60:	79 f0       	breq	.+30     	; 0xc80 <SendStr+0x2e>
     c62:	dc 01       	movw	r26, r24
     c64:	e0 91 05 02 	lds	r30, 0x0205	; 0x800205 <queueC>
     c68:	81 e0       	ldi	r24, 0x01	; 1
     c6a:	8e 0f       	add	r24, r30
     c6c:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <queueC>
     c70:	8d 91       	ld	r24, X+
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	ed 57       	subi	r30, 0x7D	; 125
     c76:	fe 4f       	sbci	r31, 0xFE	; 254
     c78:	80 83       	st	Z, r24
     c7a:	8c 91       	ld	r24, X
     c7c:	81 11       	cpse	r24, r1
     c7e:	f2 cf       	rjmp	.-28     	; 0xc64 <SendStr+0x12>
	while (buffer_digits[sendC]) _tx_buffer[queueC++] = buffer_digits[sendC++];
     c80:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <buffer_digits>
     c84:	88 23       	and	r24, r24
     c86:	a1 f0       	breq	.+40     	; 0xcb0 <SendStr+0x5e>
     c88:	20 91 05 02 	lds	r18, 0x0205	; 0x800205 <queueC>
     c8c:	e2 2f       	mov	r30, r18
     c8e:	91 e0       	ldi	r25, 0x01	; 1
     c90:	9e 0f       	add	r25, r30
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	ed 57       	subi	r30, 0x7D	; 125
     c96:	fe 4f       	sbci	r31, 0xFE	; 254
     c98:	80 83       	st	Z, r24
     c9a:	e9 2f       	mov	r30, r25
     c9c:	e2 1b       	sub	r30, r18
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	e9 58       	subi	r30, 0x89	; 137
     ca2:	fe 4f       	sbci	r31, 0xFE	; 254
     ca4:	80 81       	ld	r24, Z
     ca6:	e9 2f       	mov	r30, r25
     ca8:	81 11       	cpse	r24, r1
     caa:	f1 cf       	rjmp	.-30     	; 0xc8e <SendStr+0x3c>
     cac:	90 93 05 02 	sts	0x0205, r25	; 0x800205 <queueC>
	sendC = 1;	//first byte transmit
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <sendC>
	_tx_buffer[queueC++] = 0x0D;   	//end str
     cb6:	e0 91 05 02 	lds	r30, 0x0205	; 0x800205 <queueC>
     cba:	ae 2f       	mov	r26, r30
     cbc:	b0 e0       	ldi	r27, 0x00	; 0
     cbe:	ad 57       	subi	r26, 0x7D	; 125
     cc0:	be 4f       	sbci	r27, 0xFE	; 254
     cc2:	8d e0       	ldi	r24, 0x0D	; 13
     cc4:	8c 93       	st	X, r24
	_tx_buffer[queueC++] = 0x0A;   	//return
     cc6:	82 e0       	ldi	r24, 0x02	; 2
     cc8:	8e 0f       	add	r24, r30
     cca:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <queueC>
     cce:	ef 5f       	subi	r30, 0xFF	; 255
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	ed 57       	subi	r30, 0x7D	; 125
     cd4:	fe 4f       	sbci	r31, 0xFE	; 254
     cd6:	8a e0       	ldi	r24, 0x0A	; 10
     cd8:	80 83       	st	Z, r24
	
	UDR0 = _tx_buffer[0];  		//Transmit first byte
     cda:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <_tx_buffer>
     cde:	8c b9       	out	0x0c, r24	; 12
	UCSR0B|=(1<<UDRIE0);	// Enable UDRE
     ce0:	55 9a       	sbi	0x0a, 5	; 10
     ce2:	08 95       	ret

00000ce4 <parcer>:
//int nums=0;
int counter=0;
int digits=0;

void parcer()
{
     ce4:	0f 93       	push	r16
     ce6:	1f 93       	push	r17
     ce8:	cf 93       	push	r28
     cea:	df 93       	push	r29
	if (rx_flag) {
     cec:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <rx_flag>
     cf0:	88 23       	and	r24, r24
     cf2:	09 f4       	brne	.+2      	; 0xcf6 <parcer+0x12>
     cf4:	17 c2       	rjmp	.+1070   	; 0x1124 <__stack+0x25>
		rx_flag = 0;
     cf6:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <rx_flag>
     cfa:	00 eb       	ldi	r16, 0xB0	; 176
     cfc:	11 e0       	ldi	r17, 0x01	; 1
		//buffer_digits[0]=0;
		//SendStr(_rx_buffer);
		//while (tx_flag == 0);
		//tx_flag = 0;
		int nums = 0;
     cfe:	c0 e0       	ldi	r28, 0x00	; 0
     d00:	d0 e0       	ldi	r29, 0x00	; 0
		
		//SendStr("Hello ");
		
		// Read ?
		while (0 != strcmp(_rx_buffer, strcpy_P(queue, (PGM_P)pgm_read_word(&(InputStringPointers[nums])))) && nums < 21) nums++;
     d02:	01 c0       	rjmp	.+2      	; 0xd06 <parcer+0x22>
     d04:	21 96       	adiw	r28, 0x01	; 1
     d06:	f8 01       	movw	r30, r16
     d08:	65 91       	lpm	r22, Z+
     d0a:	74 91       	lpm	r23, Z
     d0c:	85 e4       	ldi	r24, 0x45	; 69
     d0e:	91 e0       	ldi	r25, 0x01	; 1
     d10:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <strcpy_P>
     d14:	bc 01       	movw	r22, r24
     d16:	84 ec       	ldi	r24, 0xC4	; 196
     d18:	91 e0       	ldi	r25, 0x01	; 1
     d1a:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <strcmp>
     d1e:	89 2b       	or	r24, r25
     d20:	31 f0       	breq	.+12     	; 0xd2e <parcer+0x4a>
     d22:	0e 5f       	subi	r16, 0xFE	; 254
     d24:	1f 4f       	sbci	r17, 0xFF	; 255
     d26:	c5 31       	cpi	r28, 0x15	; 21
     d28:	d1 05       	cpc	r29, r1
     d2a:	61 f7       	brne	.-40     	; 0xd04 <parcer+0x20>
     d2c:	19 c1       	rjmp	.+562    	; 0xf60 <parcer+0x27c>
		
		switch (nums) {
     d2e:	c5 31       	cpi	r28, 0x15	; 21
     d30:	d1 05       	cpc	r29, r1
     d32:	08 f0       	brcs	.+2      	; 0xd36 <parcer+0x52>
     d34:	15 c1       	rjmp	.+554    	; 0xf60 <parcer+0x27c>
     d36:	fe 01       	movw	r30, r28
     d38:	ea 5b       	subi	r30, 0xBA	; 186
     d3a:	ff 4f       	sbci	r31, 0xFF	; 255
     d3c:	c6 c7       	rjmp	.+3980   	; 0x1cca <__tablejump2__>
			case 0:		// get command
				Wheel_waits = 1;	//32 ms
     d3e:	81 e0       	ldi	r24, 0x01	; 1
     d40:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel1_Value = 0;
     d44:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Wheel1_Value+0x1>
     d48:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <Wheel1_Value>
				timer2_init();
     d4c:	da d3       	rcall	.+1972   	; 0x1502 <timer2_init>
				ints_enable(0);
     d4e:	80 e0       	ldi	r24, 0x00	; 0
     d50:	0e d4       	rcall	.+2076   	; 0x156e <ints_enable>
				if (TCCR0 == 0) timer0_init();
     d52:	83 b7       	in	r24, 0x33	; 51
     d54:	81 11       	cpse	r24, r1
     d56:	01 c0       	rjmp	.+2      	; 0xd5a <parcer+0x76>
     d58:	c6 d3       	rcall	.+1932   	; 0x14e6 <timer0_init>
				while (0 != EIMSK && Wheel_waits != 0);
     d5a:	89 b7       	in	r24, 0x39	; 57
     d5c:	88 23       	and	r24, r24
     d5e:	21 f0       	breq	.+8      	; 0xd68 <parcer+0x84>
     d60:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     d64:	81 11       	cpse	r24, r1
     d66:	f9 cf       	rjmp	.-14     	; 0xd5a <parcer+0x76>
				Wheel_waits = 1;
     d68:	81 e0       	ldi	r24, 0x01	; 1
     d6a:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel2_Value = 0;
     d6e:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <Wheel2_Value+0x1>
     d72:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <Wheel2_Value>
				timer2_init();
     d76:	c5 d3       	rcall	.+1930   	; 0x1502 <timer2_init>
				ints_enable(1);
     d78:	81 e0       	ldi	r24, 0x01	; 1
     d7a:	f9 d3       	rcall	.+2034   	; 0x156e <ints_enable>
				if (TCCR0 == 0) timer0_init();
     d7c:	83 b7       	in	r24, 0x33	; 51
     d7e:	81 11       	cpse	r24, r1
     d80:	01 c0       	rjmp	.+2      	; 0xd84 <parcer+0xa0>
     d82:	b1 d3       	rcall	.+1890   	; 0x14e6 <timer0_init>
     d84:	89 b7       	in	r24, 0x39	; 57
				while (0 != EIMSK && Wheel_waits != 0);
     d86:	88 23       	and	r24, r24
     d88:	21 f0       	breq	.+8      	; 0xd92 <parcer+0xae>
     d8a:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     d8e:	81 11       	cpse	r24, r1
     d90:	f9 cf       	rjmp	.-14     	; 0xd84 <parcer+0xa0>
     d92:	81 e0       	ldi	r24, 0x01	; 1
				Wheel_waits = 1;
     d94:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel3_Value = 0;
     d98:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <Wheel3_Value+0x1>
     d9c:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <Wheel3_Value>
				timer2_init();
				ints_enable(2);
     da0:	b0 d3       	rcall	.+1888   	; 0x1502 <timer2_init>
     da2:	82 e0       	ldi	r24, 0x02	; 2
     da4:	e4 d3       	rcall	.+1992   	; 0x156e <ints_enable>
				if (TCCR0 == 0) timer0_init();
     da6:	83 b7       	in	r24, 0x33	; 51
     da8:	81 11       	cpse	r24, r1
     daa:	01 c0       	rjmp	.+2      	; 0xdae <parcer+0xca>
     dac:	9c d3       	rcall	.+1848   	; 0x14e6 <timer0_init>
     dae:	89 b7       	in	r24, 0x39	; 57
				while (0 != EIMSK && Wheel_waits != 0);
     db0:	88 23       	and	r24, r24
     db2:	21 f0       	breq	.+8      	; 0xdbc <parcer+0xd8>
     db4:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     db8:	81 11       	cpse	r24, r1
     dba:	f9 cf       	rjmp	.-14     	; 0xdae <parcer+0xca>
				Wheel_waits = 1;
     dbc:	81 e0       	ldi	r24, 0x01	; 1
     dbe:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel4_Value = 0;
     dc2:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <Wheel4_Value+0x1>
				timer2_init();
     dc6:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <Wheel4_Value>
				ints_enable(3);
     dca:	9b d3       	rcall	.+1846   	; 0x1502 <timer2_init>
     dcc:	83 e0       	ldi	r24, 0x03	; 3
     dce:	cf d3       	rcall	.+1950   	; 0x156e <ints_enable>
				if (TCCR0 == 0) timer0_init();
     dd0:	83 b7       	in	r24, 0x33	; 51
     dd2:	81 11       	cpse	r24, r1
     dd4:	01 c0       	rjmp	.+2      	; 0xdd8 <parcer+0xf4>
     dd6:	87 d3       	rcall	.+1806   	; 0x14e6 <timer0_init>
     dd8:	89 b7       	in	r24, 0x39	; 57
				while (0 != EIMSK && Wheel_waits != 0);
     dda:	88 23       	and	r24, r24
     ddc:	21 f0       	breq	.+8      	; 0xde6 <parcer+0x102>
     dde:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     de2:	81 11       	cpse	r24, r1
     de4:	f9 cf       	rjmp	.-14     	; 0xdd8 <parcer+0xf4>
     de6:	87 b7       	in	r24, 0x37	; 55
			
				TIMSK &= ~(1<<TOIE2);
     de8:	8f 7b       	andi	r24, 0xBF	; 191
     dea:	87 bf       	out	0x37, r24	; 55
     dec:	19 be       	out	0x39, r1	; 57
				EIMSK = 0;
     dee:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <counter+0x1>
			
				counter = 0;
     df2:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <counter>
				tx_flag = 1; // next parse() call will print data to serial port.
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tx_flag>
			
			break;
     dfc:	86 c1       	rjmp	.+780    	; 0x110a <__stack+0xb>
     dfe:	1c 9a       	sbi	0x03, 4	; 3
			
			case 1:		//setInteriorLightsOn
				PWM5_set_level (1);
				car_data[9] = 1;
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <car_data+0x9>
				
				SendStr("done1");
     e06:	81 e0       	ldi	r24, 0x01	; 1
     e08:	91 e0       	ldi	r25, 0x01	; 1
     e0a:	23 df       	rcall	.-442    	; 0xc52 <SendStr>
     e0c:	7e c1       	rjmp	.+764    	; 0x110a <__stack+0xb>
			break;
     e0e:	1c 98       	cbi	0x03, 4	; 3
	} else {
		PORTE &= ~(1 << pin);
     e10:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <car_data+0x9>
			case 2:		//setInteriorLightsOff
				PWM5_set_level (0);
				car_data[9] = 0;
     e14:	7a c1       	rjmp	.+756    	; 0x110a <__stack+0xb>
			break;
     e16:	c6 9a       	sbi	0x18, 6	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     e18:	78 c1       	rjmp	.+752    	; 0x110a <__stack+0xb>
     e1a:	c6 98       	cbi	0x18, 6	; 24
	} else {
		PORTB &= ~(1 << pin);
     e1c:	76 c1       	rjmp	.+748    	; 0x110a <__stack+0xb>
     e1e:	c5 9a       	sbi	0x18, 5	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     e20:	74 c1       	rjmp	.+744    	; 0x110a <__stack+0xb>
     e22:	c5 98       	cbi	0x18, 5	; 24
	} else {
		PORTB &= ~(1 << pin);
     e24:	72 c1       	rjmp	.+740    	; 0x110a <__stack+0xb>
     e26:	1d 9a       	sbi	0x03, 5	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     e28:	70 c1       	rjmp	.+736    	; 0x110a <__stack+0xb>
     e2a:	1d 98       	cbi	0x03, 5	; 3
	} else {
		PORTE &= ~(1 << pin);
     e2c:	6e c1       	rjmp	.+732    	; 0x110a <__stack+0xb>
     e2e:	e5 e6       	ldi	r30, 0x65	; 101
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	80 81       	ld	r24, Z
     e34:	81 60       	ori	r24, 0x01	; 1
     e36:	80 83       	st	Z, r24
     e38:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     e3a:	8d 7f       	andi	r24, 0xFD	; 253
     e3c:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     e3e:	94 9a       	sbi	0x12, 4	; 18
			break;
			case 9:		//activateLeftWindowUp
				LW_HIGH_set_level(1);
				LW_LOW_set_level(0);
				LW_INH_set_level(1);
				car_data[12] = 1;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <car_data+0xc>
				LW_periods = 62;	// 1s
     e46:	8e e3       	ldi	r24, 0x3E	; 62
     e48:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <LW_periods>
				if (TCCR0 == 0) timer0_init();
     e4c:	83 b7       	in	r24, 0x33	; 51
     e4e:	81 11       	cpse	r24, r1
     e50:	5c c1       	rjmp	.+696    	; 0x110a <__stack+0xb>
     e52:	49 d3       	rcall	.+1682   	; 0x14e6 <timer0_init>
     e54:	5a c1       	rjmp	.+692    	; 0x110a <__stack+0xb>
     e56:	e5 e6       	ldi	r30, 0x65	; 101
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8e 7f       	andi	r24, 0xFE	; 254
     e5e:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e60:	80 81       	ld	r24, Z
     e62:	82 60       	ori	r24, 0x02	; 2
     e64:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     e66:	94 9a       	sbi	0x12, 4	; 18
			break;
			case 10:		//activateLeftWindowDown
				LW_HIGH_set_level(0);
				LW_LOW_set_level(1);
				LW_INH_set_level(1);
				car_data[13] = 1;
     e68:	81 e0       	ldi	r24, 0x01	; 1
     e6a:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <car_data+0xd>
				LW_periods = 62;	// 1s
     e6e:	8e e3       	ldi	r24, 0x3E	; 62
     e70:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <LW_periods>
				if (TCCR0 == 0) timer0_init();
     e74:	83 b7       	in	r24, 0x33	; 51
     e76:	81 11       	cpse	r24, r1
     e78:	48 c1       	rjmp	.+656    	; 0x110a <__stack+0xb>
     e7a:	35 d3       	rcall	.+1642   	; 0x14e6 <timer0_init>
     e7c:	46 c1       	rjmp	.+652    	; 0x110a <__stack+0xb>
     e7e:	e5 e6       	ldi	r30, 0x65	; 101
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	84 60       	ori	r24, 0x04	; 4
     e86:	80 83       	st	Z, r24
     e88:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     e8a:	87 7f       	andi	r24, 0xF7	; 247
     e8c:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e8e:	80 81       	ld	r24, Z
     e90:	80 61       	ori	r24, 0x10	; 16
     e92:	80 83       	st	Z, r24
			break;
			case 11:		//activateRightWindowUp
				RW_HIGH_set_level(1);
				RW_LOW_set_level(0);
				RW_INH_set_level(1);
				car_data[14] = 1;
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <car_data+0xe>
				RW_periods = 62;	// 1s
     e9a:	8e e3       	ldi	r24, 0x3E	; 62
     e9c:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <RW_periods>
				if (TCCR0 == 0) timer0_init();
     ea0:	83 b7       	in	r24, 0x33	; 51
     ea2:	81 11       	cpse	r24, r1
     ea4:	32 c1       	rjmp	.+612    	; 0x110a <__stack+0xb>
     ea6:	1f d3       	rcall	.+1598   	; 0x14e6 <timer0_init>
     ea8:	30 c1       	rjmp	.+608    	; 0x110a <__stack+0xb>
     eaa:	e5 e6       	ldi	r30, 0x65	; 101
	} else {
		PORTG &= ~(1 << pin);
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	8b 7f       	andi	r24, 0xFB	; 251
     eb2:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     eb4:	80 81       	ld	r24, Z
     eb6:	88 60       	ori	r24, 0x08	; 8
     eb8:	80 83       	st	Z, r24
     eba:	80 81       	ld	r24, Z
     ebc:	80 61       	ori	r24, 0x10	; 16
     ebe:	80 83       	st	Z, r24
			break;
			case 12:	//activateRightWindowDown
				RW_HIGH_set_level(0);
				RW_LOW_set_level(1);
				RW_INH_set_level(1);
				car_data[15] = 1;
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <car_data+0xf>
				RW_periods = 62;	// 1s
     ec6:	8e e3       	ldi	r24, 0x3E	; 62
     ec8:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <RW_periods>
				if (TCCR0 == 0) timer0_init();
     ecc:	83 b7       	in	r24, 0x33	; 51
     ece:	81 11       	cpse	r24, r1
     ed0:	1c c1       	rjmp	.+568    	; 0x110a <__stack+0xb>
     ed2:	09 d3       	rcall	.+1554   	; 0x14e6 <timer0_init>
     ed4:	1a c1       	rjmp	.+564    	; 0x110a <__stack+0xb>
     ed6:	98 99       	sbic	0x13, 0	; 19
			break;
			case 13:	//activateWindshieldWiper1
				if (DRV11_get_level() == 0) {
     ed8:	18 c1       	rjmp	.+560    	; 0x110a <__stack+0xb>
     eda:	a8 9a       	sbi	0x15, 0	; 21
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     edc:	e6 e0       	ldi	r30, 0x06	; 6
					DRV11_set_level(1);
					car_data[10] = car_data[10] + 100;
     ede:	f2 e0       	ldi	r31, 0x02	; 2
     ee0:	82 85       	ldd	r24, Z+10	; 0x0a
     ee2:	8c 59       	subi	r24, 0x9C	; 156
     ee4:	82 87       	std	Z+10, r24	; 0x0a
     ee6:	11 c1       	rjmp	.+546    	; 0x110a <__stack+0xb>
     ee8:	99 99       	sbic	0x13, 1	; 19
				} 
			break;
			case 14:	//activateWindshieldWiper2
				if (DRV12_get_level() == 0) {
     eea:	0f c1       	rjmp	.+542    	; 0x110a <__stack+0xb>
     eec:	a9 9a       	sbi	0x15, 1	; 21
     eee:	e6 e0       	ldi	r30, 0x06	; 6
					DRV12_set_level(1);
					car_data[10] = car_data[10] + 20;
     ef0:	f2 e0       	ldi	r31, 0x02	; 2
     ef2:	82 85       	ldd	r24, Z+10	; 0x0a
     ef4:	8c 5e       	subi	r24, 0xEC	; 236
     ef6:	82 87       	std	Z+10, r24	; 0x0a
     ef8:	08 c1       	rjmp	.+528    	; 0x110a <__stack+0xb>
     efa:	9a 99       	sbic	0x13, 2	; 19
				}
			break;
			case 15:	//activateWindshieldWiper3
				if (DRV13_get_level() == 0) {
     efc:	06 c1       	rjmp	.+524    	; 0x110a <__stack+0xb>
     efe:	aa 9a       	sbi	0x15, 2	; 21
     f00:	e6 e0       	ldi	r30, 0x06	; 6
					DRV13_set_level(1);
					car_data[10] = car_data[10] + 3;
     f02:	f2 e0       	ldi	r31, 0x02	; 2
     f04:	82 85       	ldd	r24, Z+10	; 0x0a
     f06:	8d 5f       	subi	r24, 0xFD	; 253
     f08:	82 87       	std	Z+10, r24	; 0x0a
     f0a:	ff c0       	rjmp	.+510    	; 0x110a <__stack+0xb>
	} else {
		PORTC &= ~(1 << pin);
     f0c:	a8 98       	cbi	0x15, 0	; 21
     f0e:	a9 98       	cbi	0x15, 1	; 21
     f10:	aa 98       	cbi	0x15, 2	; 21
			break;
			case 16:	//deactivateWindshieldWiper
				DRV11_set_level(0);
				DRV12_set_level(0);
				DRV13_set_level(0);
				car_data[10] = 0;
     f12:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <car_data+0xa>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     f16:	f9 c0       	rjmp	.+498    	; 0x110a <__stack+0xb>
			break;
			case 17:	//activateDoorLatch1
				DRV31_set_level(1);
				L1_periods = 31;	//500 ms
     f18:	ab 9a       	sbi	0x15, 3	; 21
     f1a:	8f e1       	ldi	r24, 0x1F	; 31
     f1c:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <L1_periods>
				if (TCCR0 == 0) timer0_init();
     f20:	83 b7       	in	r24, 0x33	; 51
     f22:	81 11       	cpse	r24, r1
     f24:	f2 c0       	rjmp	.+484    	; 0x110a <__stack+0xb>
     f26:	df d2       	rcall	.+1470   	; 0x14e6 <timer0_init>
     f28:	f0 c0       	rjmp	.+480    	; 0x110a <__stack+0xb>
			break;
			case 18:	//activateDoorLatch2
				DRV32_set_level(1);
				L2_periods = 31;	//500 ms
     f2a:	ac 9a       	sbi	0x15, 4	; 21
     f2c:	8f e1       	ldi	r24, 0x1F	; 31
     f2e:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <L2_periods>
				if (TCCR0 == 0) timer0_init();
     f32:	83 b7       	in	r24, 0x33	; 51
     f34:	81 11       	cpse	r24, r1
     f36:	e9 c0       	rjmp	.+466    	; 0x110a <__stack+0xb>
     f38:	d6 d2       	rcall	.+1452   	; 0x14e6 <timer0_init>
     f3a:	e7 c0       	rjmp	.+462    	; 0x110a <__stack+0xb>
			break;
			case 19:	//activateDoorLatch3
				DRV33_set_level(1);
				L3_periods = 31;	//500 ms
     f3c:	ad 9a       	sbi	0x15, 5	; 21
     f3e:	8f e1       	ldi	r24, 0x1F	; 31
				if (TCCR0 == 0) timer0_init();
     f40:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <L3_periods>
     f44:	83 b7       	in	r24, 0x33	; 51
     f46:	81 11       	cpse	r24, r1
     f48:	e0 c0       	rjmp	.+448    	; 0x110a <__stack+0xb>
     f4a:	cd d2       	rcall	.+1434   	; 0x14e6 <timer0_init>
     f4c:	de c0       	rjmp	.+444    	; 0x110a <__stack+0xb>
			break;
			case 20:	//activateDoorLatch4
				DRV34_set_level(1);
				L4_periods = 31;	//500 ms
     f4e:	ae 9a       	sbi	0x15, 6	; 21
     f50:	8f e1       	ldi	r24, 0x1F	; 31
     f52:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <L4_periods>
				if (TCCR0 == 0) timer0_init();
     f56:	83 b7       	in	r24, 0x33	; 51
     f58:	81 11       	cpse	r24, r1
     f5a:	d7 c0       	rjmp	.+430    	; 0x110a <__stack+0xb>
     f5c:	c4 d2       	rcall	.+1416   	; 0x14e6 <timer0_init>
     f5e:	d5 c0       	rjmp	.+426    	; 0x110a <__stack+0xb>
			break;
			default:
			
				SendStr("default");
     f60:	87 e0       	ldi	r24, 0x07	; 7
     f62:	91 e0       	ldi	r25, 0x01	; 1
     f64:	76 de       	rcall	.-788    	; 0xc52 <SendStr>
     f66:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <digits+0x1>
				
			    digits=0;
     f6a:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <digits>
     f6e:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <_rx_buffer_tail>
				for (unsigned char i = 0; i < _rx_buffer_tail; i++){
     f72:	88 23       	and	r24, r24
     f74:	41 f1       	breq	.+80     	; 0xfc6 <parcer+0x2e2>
     f76:	20 e0       	ldi	r18, 0x00	; 0
     f78:	30 e0       	ldi	r19, 0x00	; 0
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	48 2f       	mov	r20, r24
					if (_rx_buffer[i] >= 0x30 && _rx_buffer[i] <= 0x39){
     f7e:	50 e0       	ldi	r21, 0x00	; 0
     f80:	fa 01       	movw	r30, r20
     f82:	ec 53       	subi	r30, 0x3C	; 60
     f84:	fe 4f       	sbci	r31, 0xFE	; 254
     f86:	90 81       	ld	r25, Z
     f88:	60 ed       	ldi	r22, 0xD0	; 208
     f8a:	69 0f       	add	r22, r25
     f8c:	6a 30       	cpi	r22, 0x0A	; 10
     f8e:	90 f4       	brcc	.+36     	; 0xfb4 <parcer+0x2d0>
     f90:	9f 70       	andi	r25, 0x0F	; 15
						digits = digits + (_rx_buffer[i] & 0x0F);
						digits = digits * 10;
     f92:	29 0f       	add	r18, r25
     f94:	31 1d       	adc	r19, r1
     f96:	b9 01       	movw	r22, r18
     f98:	66 0f       	add	r22, r22
     f9a:	77 1f       	adc	r23, r23
     f9c:	22 0f       	add	r18, r18
     f9e:	33 1f       	adc	r19, r19
     fa0:	22 0f       	add	r18, r18
     fa2:	33 1f       	adc	r19, r19
     fa4:	22 0f       	add	r18, r18
     fa6:	33 1f       	adc	r19, r19
     fa8:	26 0f       	add	r18, r22
     faa:	37 1f       	adc	r19, r23
						_rx_buffer[i] = 0;
     fac:	fa 01       	movw	r30, r20
     fae:	ec 53       	subi	r30, 0x3C	; 60
     fb0:	fe 4f       	sbci	r31, 0xFE	; 254
     fb2:	10 82       	st	Z, r1
			default:
			
				SendStr("default");
				
			    digits=0;
				for (unsigned char i = 0; i < _rx_buffer_tail; i++){
     fb4:	8f 5f       	subi	r24, 0xFF	; 255
     fb6:	90 91 16 01 	lds	r25, 0x0116	; 0x800116 <_rx_buffer_tail>
     fba:	89 17       	cp	r24, r25
     fbc:	f8 f2       	brcs	.-66     	; 0xf7c <parcer+0x298>
     fbe:	30 93 19 01 	sts	0x0119, r19	; 0x800119 <digits+0x1>
     fc2:	20 93 18 01 	sts	0x0118, r18	; 0x800118 <digits>
						digits = digits + (_rx_buffer[i] & 0x0F);
						digits = digits * 10;
						_rx_buffer[i] = 0;
					};
				};
				digits = digits / 10;
     fc6:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <digits>
     fca:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <digits+0x1>
     fce:	6a e0       	ldi	r22, 0x0A	; 10
     fd0:	70 e0       	ldi	r23, 0x00	; 0
     fd2:	46 d6       	rcall	.+3212   	; 0x1c60 <__divmodhi4>
     fd4:	70 93 19 01 	sts	0x0119, r23	; 0x800119 <digits+0x1>
     fd8:	60 93 18 01 	sts	0x0118, r22	; 0x800118 <digits>
     fdc:	0a ed       	ldi	r16, 0xDA	; 218
				nums = 21;
     fde:	11 e0       	ldi	r17, 0x01	; 1
     fe0:	c5 e1       	ldi	r28, 0x15	; 21
				while (0 != strcmp(_rx_buffer, strcpy_P(queue, (PGM_P)pgm_read_word(&(InputStringPointers[nums]))))) {
     fe2:	d0 e0       	ldi	r29, 0x00	; 0
					nums++;
     fe4:	07 c0       	rjmp	.+14     	; 0xff4 <parcer+0x310>
     fe6:	21 96       	adiw	r28, 0x01	; 1
     fe8:	0e 5f       	subi	r16, 0xFE	; 254
					if (nums > 23) break;
     fea:	1f 4f       	sbci	r17, 0xFF	; 255
     fec:	c8 31       	cpi	r28, 0x18	; 24
     fee:	d1 05       	cpc	r29, r1
     ff0:	09 f4       	brne	.+2      	; 0xff4 <parcer+0x310>
						_rx_buffer[i] = 0;
					};
				};
				digits = digits / 10;
				nums = 21;
				while (0 != strcmp(_rx_buffer, strcpy_P(queue, (PGM_P)pgm_read_word(&(InputStringPointers[nums]))))) {
     ff2:	8b c0       	rjmp	.+278    	; 0x110a <__stack+0xb>
     ff4:	f8 01       	movw	r30, r16
     ff6:	65 91       	lpm	r22, Z+
     ff8:	74 91       	lpm	r23, Z
     ffa:	85 e4       	ldi	r24, 0x45	; 69
     ffc:	91 e0       	ldi	r25, 0x01	; 1
     ffe:	b0 d6       	rcall	.+3424   	; 0x1d60 <strcpy_P>
    1000:	bc 01       	movw	r22, r24
    1002:	84 ec       	ldi	r24, 0xC4	; 196
    1004:	91 e0       	ldi	r25, 0x01	; 1
    1006:	ba d6       	rcall	.+3444   	; 0x1d7c <strcmp>
    1008:	89 2b       	or	r24, r25
    100a:	69 f7       	brne	.-38     	; 0xfe6 <parcer+0x302>
    100c:	c5 31       	cpi	r28, 0x15	; 21
					nums++;
					if (nums > 23) break;
				};
				
			
				if (nums == 21) {		// setLightsLevel
    100e:	d1 05       	cpc	r29, r1
    1010:	89 f5       	brne	.+98     	; 0x1074 <parcer+0x390>
    1012:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <digits>
					if (digits >= 100){
    1016:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <digits+0x1>
    101a:	84 36       	cpi	r24, 0x64	; 100
    101c:	91 05       	cpc	r25, r1
    101e:	2c f0       	brlt	.+10     	; 0x102a <parcer+0x346>
    1020:	c7 9a       	sbi	0x18, 7	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    1022:	8f b5       	in	r24, 0x2f	; 47
						PWM3_set_level(1);
						TCCR1A &= ~(1<<COM1C1);		// PWM3 OUT disable
    1024:	87 7f       	andi	r24, 0xF7	; 247
    1026:	8f bd       	out	0x2f, r24	; 47
    1028:	70 c0       	rjmp	.+224    	; 0x110a <__stack+0xb>
    102a:	00 97       	sbiw	r24, 0x00	; 0
					}
					else if (digits == 0) {
    102c:	29 f4       	brne	.+10     	; 0x1038 <parcer+0x354>
    102e:	c7 98       	cbi	0x18, 7	; 24
	} else {
		PORTB &= ~(1 << pin);
    1030:	8f b5       	in	r24, 0x2f	; 47
						PWM3_set_level(0);
						TCCR1A &= ~(1<<COM1C1);		// PWM3 OUT disable
    1032:	87 7f       	andi	r24, 0xF7	; 247
    1034:	8f bd       	out	0x2f, r24	; 47
    1036:	69 c0       	rjmp	.+210    	; 0x110a <__stack+0xb>
    1038:	9c 01       	movw	r18, r24
					}
					else {
						PWM3_Value = digits * 10;
    103a:	22 0f       	add	r18, r18
    103c:	33 1f       	adc	r19, r19
    103e:	88 0f       	add	r24, r24
    1040:	99 1f       	adc	r25, r25
    1042:	88 0f       	add	r24, r24
    1044:	99 1f       	adc	r25, r25
    1046:	88 0f       	add	r24, r24
    1048:	99 1f       	adc	r25, r25
    104a:	82 0f       	add	r24, r18
    104c:	93 1f       	adc	r25, r19
    104e:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <PWM3_Value+0x1>
    1052:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <PWM3_Value>
    1056:	0f b4       	in	r0, 0x2f	; 47
						if (TCCR1A & (1<<COM1C1)) {
    1058:	03 fe       	sbrs	r0, 3
    105a:	04 c0       	rjmp	.+8      	; 0x1064 <parcer+0x380>
    105c:	87 b7       	in	r24, 0x37	; 55
							TIMSK |= (1<<TOIE1);	// Enable overflow interrupt TIMER1
    105e:	84 60       	ori	r24, 0x04	; 4
    1060:	87 bf       	out	0x37, r24	; 55
    1062:	53 c0       	rjmp	.+166    	; 0x110a <__stack+0xb>
    1064:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
						}
						else {
							OCR1C = PWM3_Value;
    1068:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    106c:	8f b5       	in	r24, 0x2f	; 47
							TCCR1A |= (1<<COM1C1);	// PWM3 OUT enable
    106e:	88 60       	ori	r24, 0x08	; 8
    1070:	8f bd       	out	0x2f, r24	; 47
    1072:	4b c0       	rjmp	.+150    	; 0x110a <__stack+0xb>
    1074:	c6 31       	cpi	r28, 0x16	; 22
						}
					}
				}
				else if	(nums == 22) {	// setVentsLevel
    1076:	d1 05       	cpc	r29, r1
    1078:	e1 f5       	brne	.+120    	; 0x10f2 <parcer+0x40e>
    107a:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <digits>
					car_data[11] = digits;
    107e:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <digits+0x1>
    1082:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <car_data+0xb>
    1086:	84 36       	cpi	r24, 0x64	; 100
					if (car_data[11] >= 100){
    1088:	38 f0       	brcs	.+14     	; 0x1098 <parcer+0x3b4>
    108a:	1b 9a       	sbi	0x03, 3	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
    108c:	eb e8       	ldi	r30, 0x8B	; 139
						PWM4_set_level(1);
						TCCR3A &= ~(1<<COM3A1);		// PWM4 OUT disable
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	8f 77       	andi	r24, 0x7F	; 127
    1094:	80 83       	st	Z, r24
    1096:	39 c0       	rjmp	.+114    	; 0x110a <__stack+0xb>
    1098:	81 11       	cpse	r24, r1
					}
					else if (car_data[11] == 0) {
    109a:	07 c0       	rjmp	.+14     	; 0x10aa <parcer+0x3c6>
    109c:	1b 98       	cbi	0x03, 3	; 3
	} else {
		PORTE &= ~(1 << pin);
    109e:	eb e8       	ldi	r30, 0x8B	; 139
						PWM4_set_level(0);
						TCCR3A &= ~(1<<COM3A1);		// PWM4 OUT disable
    10a0:	f0 e0       	ldi	r31, 0x00	; 0
    10a2:	80 81       	ld	r24, Z
    10a4:	8f 77       	andi	r24, 0x7F	; 127
    10a6:	80 83       	st	Z, r24
    10a8:	30 c0       	rjmp	.+96     	; 0x110a <__stack+0xb>
    10aa:	99 27       	eor	r25, r25
					}
					else {
						PWM4_Value = car_data[11] * 10;
    10ac:	9c 01       	movw	r18, r24
    10ae:	22 0f       	add	r18, r18
    10b0:	33 1f       	adc	r19, r19
    10b2:	88 0f       	add	r24, r24
    10b4:	99 1f       	adc	r25, r25
    10b6:	88 0f       	add	r24, r24
    10b8:	99 1f       	adc	r25, r25
    10ba:	88 0f       	add	r24, r24
    10bc:	99 1f       	adc	r25, r25
    10be:	82 0f       	add	r24, r18
    10c0:	93 1f       	adc	r25, r19
    10c2:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <PWM4_Value+0x1>
    10c6:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <PWM4_Value>
    10ca:	20 91 8b 00 	lds	r18, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
						if (TCCR3A & (1<<COM3A1)) {
    10ce:	22 23       	and	r18, r18
    10d0:	34 f4       	brge	.+12     	; 0x10de <parcer+0x3fa>
    10d2:	ed e7       	ldi	r30, 0x7D	; 125
							ETIMSK |= (1<<TOIE3);	// Enable overflow interrupt TIMER3
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	80 81       	ld	r24, Z
    10d8:	84 60       	ori	r24, 0x04	; 4
    10da:	80 83       	st	Z, r24
						}
						else {
							OCR3A = PWM4_Value;
    10dc:	16 c0       	rjmp	.+44     	; 0x110a <__stack+0xb>
    10de:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
    10e2:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
							TCCR3A |= (1<<COM3A1);	// PWM4 OUT enable
    10e6:	eb e8       	ldi	r30, 0x8B	; 139
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	80 81       	ld	r24, Z
    10ec:	80 68       	ori	r24, 0x80	; 128
						}
					}
					
					
				}
				else if	(nums == 23) {	//setSteeringAssist
    10ee:	80 83       	st	Z, r24
    10f0:	0c c0       	rjmp	.+24     	; 0x110a <__stack+0xb>
					car_data[18] = digits;
    10f2:	67 97       	sbiw	r28, 0x17	; 23
    10f4:	51 f4       	brne	.+20     	; 0x110a <__stack+0xb>
    10f6:	20 91 18 01 	lds	r18, 0x0118	; 0x800118 <digits>
					MCP41x_Set_Vlaue((unsigned long) car_data[18]*1000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
    10fa:	20 93 18 02 	sts	0x0218, r18	; 0x800218 <car_data+0x12>
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	a8 ee       	ldi	r26, 0xE8	; 232
    1102:	b3 e0       	ldi	r27, 0x03	; 3
    1104:	eb d5       	rcall	.+3030   	; 0x1cdc <__umulhisi3>
    1106:	41 e0       	ldi	r20, 0x01	; 1
    1108:	e5 dc       	rcall	.-1590   	; 0xad4 <MCP41x_Set_Vlaue>
				}
		}
		memset(_rx_buffer, 0, _rx_buffer_tail);
    110a:	40 91 16 01 	lds	r20, 0x0116	; 0x800116 <_rx_buffer_tail>
    110e:	50 e0       	ldi	r21, 0x00	; 0
    1110:	60 e0       	ldi	r22, 0x00	; 0
    1112:	70 e0       	ldi	r23, 0x00	; 0
    1114:	84 ec       	ldi	r24, 0xC4	; 196
    1116:	91 e0       	ldi	r25, 0x01	; 1
    1118:	2a d6       	rcall	.+3156   	; 0x1d6e <memset>
    111a:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <_rx_buffer_head>
		_rx_buffer_head = 0;
    111e:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <_rx_buffer_tail>
		_rx_buffer_tail = 0;
    1122:	19 c1       	rjmp	.+562    	; 0x1356 <__stack+0x257>
    1124:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <tx_flag>
	}
	else if (tx_flag && Wheel_waits == 0) {
    1128:	88 23       	and	r24, r24
    112a:	09 f4       	brne	.+2      	; 0x112e <__stack+0x2f>
    112c:	14 c1       	rjmp	.+552    	; 0x1356 <__stack+0x257>
    112e:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    1132:	81 11       	cpse	r24, r1
			tx_flag = 0;
    1134:	10 c1       	rjmp	.+544    	; 0x1356 <__stack+0x257>
			if (counter != 29) { // 19    - count what ?
    1136:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <tx_flag>
    113a:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <counter>
    113e:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <counter+0x1>
    1142:	8d 31       	cpi	r24, 0x1D	; 29
    1144:	91 05       	cpc	r25, r1
				if (counter == 1) {
    1146:	09 f4       	brne	.+2      	; 0x114a <__stack+0x4b>
    1148:	06 c1       	rjmp	.+524    	; 0x1356 <__stack+0x257>
					dtostrf((float)Wheel1_Value * 0.025, 3, 3, buffer_digits); //wheel1
    114a:	81 30       	cpi	r24, 0x01	; 1
    114c:	91 05       	cpc	r25, r1
    114e:	91 f4       	brne	.+36     	; 0x1174 <__stack+0x75>
    1150:	60 91 36 01 	lds	r22, 0x0136	; 0x800136 <Wheel1_Value>
    1154:	70 91 37 01 	lds	r23, 0x0137	; 0x800137 <Wheel1_Value+0x1>
    1158:	80 e0       	ldi	r24, 0x00	; 0
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	90 d4       	rcall	.+2336   	; 0x1a7e <__floatunsisf>
    115e:	2d ec       	ldi	r18, 0xCD	; 205
    1160:	3c ec       	ldi	r19, 0xCC	; 204
    1162:	4c ec       	ldi	r20, 0xCC	; 204
    1164:	5c e3       	ldi	r21, 0x3C	; 60
    1166:	c8 d4       	rcall	.+2448   	; 0x1af8 <__mulsf3>
    1168:	07 e7       	ldi	r16, 0x77	; 119
    116a:	11 e0       	ldi	r17, 0x01	; 1
    116c:	23 e0       	ldi	r18, 0x03	; 3
    116e:	43 e0       	ldi	r20, 0x03	; 3
				}
				else if (counter == 2) {
    1170:	d8 d5       	rcall	.+2992   	; 0x1d22 <dtostrf>
    1172:	da c0       	rjmp	.+436    	; 0x1328 <__stack+0x229>
    1174:	82 30       	cpi	r24, 0x02	; 2
					dtostrf((float)Wheel2_Value * 0.025, 3, 3, buffer_digits); //wheel2
    1176:	91 05       	cpc	r25, r1
    1178:	91 f4       	brne	.+36     	; 0x119e <__stack+0x9f>
    117a:	60 91 34 01 	lds	r22, 0x0134	; 0x800134 <Wheel2_Value>
    117e:	70 91 35 01 	lds	r23, 0x0135	; 0x800135 <Wheel2_Value+0x1>
    1182:	80 e0       	ldi	r24, 0x00	; 0
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	7b d4       	rcall	.+2294   	; 0x1a7e <__floatunsisf>
    1188:	2d ec       	ldi	r18, 0xCD	; 205
    118a:	3c ec       	ldi	r19, 0xCC	; 204
    118c:	4c ec       	ldi	r20, 0xCC	; 204
    118e:	5c e3       	ldi	r21, 0x3C	; 60
    1190:	b3 d4       	rcall	.+2406   	; 0x1af8 <__mulsf3>
    1192:	07 e7       	ldi	r16, 0x77	; 119
    1194:	11 e0       	ldi	r17, 0x01	; 1
    1196:	23 e0       	ldi	r18, 0x03	; 3
    1198:	43 e0       	ldi	r20, 0x03	; 3
				}
				else if (counter == 3) {
    119a:	c3 d5       	rcall	.+2950   	; 0x1d22 <dtostrf>
    119c:	c5 c0       	rjmp	.+394    	; 0x1328 <__stack+0x229>
					dtostrf((float)Wheel3_Value * 0.025, 3, 3, buffer_digits); //wheel3
    119e:	83 30       	cpi	r24, 0x03	; 3
    11a0:	91 05       	cpc	r25, r1
    11a2:	91 f4       	brne	.+36     	; 0x11c8 <__stack+0xc9>
    11a4:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <Wheel3_Value>
    11a8:	70 91 33 01 	lds	r23, 0x0133	; 0x800133 <Wheel3_Value+0x1>
    11ac:	80 e0       	ldi	r24, 0x00	; 0
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	66 d4       	rcall	.+2252   	; 0x1a7e <__floatunsisf>
    11b2:	2d ec       	ldi	r18, 0xCD	; 205
    11b4:	3c ec       	ldi	r19, 0xCC	; 204
    11b6:	4c ec       	ldi	r20, 0xCC	; 204
    11b8:	5c e3       	ldi	r21, 0x3C	; 60
    11ba:	9e d4       	rcall	.+2364   	; 0x1af8 <__mulsf3>
    11bc:	07 e7       	ldi	r16, 0x77	; 119
    11be:	11 e0       	ldi	r17, 0x01	; 1
    11c0:	23 e0       	ldi	r18, 0x03	; 3
				}
				else if (counter == 4) {
    11c2:	43 e0       	ldi	r20, 0x03	; 3
    11c4:	ae d5       	rcall	.+2908   	; 0x1d22 <dtostrf>
    11c6:	b0 c0       	rjmp	.+352    	; 0x1328 <__stack+0x229>
					dtostrf((float)Wheel4_Value * 0.025, 3, 3, buffer_digits); //wheel4
    11c8:	84 30       	cpi	r24, 0x04	; 4
    11ca:	91 05       	cpc	r25, r1
    11cc:	91 f4       	brne	.+36     	; 0x11f2 <__stack+0xf3>
    11ce:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <Wheel4_Value>
    11d2:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <Wheel4_Value+0x1>
    11d6:	80 e0       	ldi	r24, 0x00	; 0
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	51 d4       	rcall	.+2210   	; 0x1a7e <__floatunsisf>
    11dc:	2d ec       	ldi	r18, 0xCD	; 205
    11de:	3c ec       	ldi	r19, 0xCC	; 204
    11e0:	4c ec       	ldi	r20, 0xCC	; 204
    11e2:	5c e3       	ldi	r21, 0x3C	; 60
    11e4:	89 d4       	rcall	.+2322   	; 0x1af8 <__mulsf3>
    11e6:	07 e7       	ldi	r16, 0x77	; 119
    11e8:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if (counter == 16) {
    11ea:	23 e0       	ldi	r18, 0x03	; 3
    11ec:	43 e0       	ldi	r20, 0x03	; 3
    11ee:	99 d5       	rcall	.+2866   	; 0x1d22 <dtostrf>
					dtostrf((float)read_adc_volt(5), 3, 1, buffer_digits);	// battery  (is battery)
    11f0:	9b c0       	rjmp	.+310    	; 0x1328 <__stack+0x229>
    11f2:	80 31       	cpi	r24, 0x10	; 16
    11f4:	91 05       	cpc	r25, r1
    11f6:	41 f4       	brne	.+16     	; 0x1208 <__stack+0x109>
    11f8:	85 e0       	ldi	r24, 0x05	; 5
    11fa:	ca d9       	rcall	.-3180   	; 0x590 <read_adc_volt>
    11fc:	07 e7       	ldi	r16, 0x77	; 119
    11fe:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if (counter == 17) {
    1200:	21 e0       	ldi	r18, 0x01	; 1
    1202:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(6), 3, 1, buffer_digits); // steering wheel position
    1204:	8e d5       	rcall	.+2844   	; 0x1d22 <dtostrf>
    1206:	90 c0       	rjmp	.+288    	; 0x1328 <__stack+0x229>
    1208:	81 31       	cpi	r24, 0x11	; 17
    120a:	91 05       	cpc	r25, r1
    120c:	61 f4       	brne	.+24     	; 0x1226 <__stack+0x127>
    120e:	86 e0       	ldi	r24, 0x06	; 6
    1210:	ae d9       	rcall	.-3236   	; 0x56e <read_adc>
    1212:	bc 01       	movw	r22, r24
    1214:	80 e0       	ldi	r24, 0x00	; 0
    1216:	90 e0       	ldi	r25, 0x00	; 0
    1218:	32 d4       	rcall	.+2148   	; 0x1a7e <__floatunsisf>
    121a:	07 e7       	ldi	r16, 0x77	; 119
    121c:	11 e0       	ldi	r17, 0x01	; 1
				}
				
				else if(counter == 20){ // 
    121e:	21 e0       	ldi	r18, 0x01	; 1
    1220:	43 e0       	ldi	r20, 0x03	; 3
    1222:	7f d5       	rcall	.+2814   	; 0x1d22 <dtostrf>
					dtostrf((float)read_adc(0), 3, 1, buffer_digits); // ADC1 (works)
    1224:	81 c0       	rjmp	.+258    	; 0x1328 <__stack+0x229>
    1226:	84 31       	cpi	r24, 0x14	; 20
    1228:	91 05       	cpc	r25, r1
    122a:	61 f4       	brne	.+24     	; 0x1244 <__stack+0x145>
    122c:	80 e0       	ldi	r24, 0x00	; 0
    122e:	9f d9       	rcall	.-3266   	; 0x56e <read_adc>
    1230:	bc 01       	movw	r22, r24
    1232:	80 e0       	ldi	r24, 0x00	; 0
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	23 d4       	rcall	.+2118   	; 0x1a7e <__floatunsisf>
    1238:	07 e7       	ldi	r16, 0x77	; 119
    123a:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 21){ //
    123c:	21 e0       	ldi	r18, 0x01	; 1
    123e:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(1), 3, 1, buffer_digits); // ADC2 (works)
    1240:	70 d5       	rcall	.+2784   	; 0x1d22 <dtostrf>
    1242:	72 c0       	rjmp	.+228    	; 0x1328 <__stack+0x229>
    1244:	85 31       	cpi	r24, 0x15	; 21
    1246:	91 05       	cpc	r25, r1
    1248:	61 f4       	brne	.+24     	; 0x1262 <__stack+0x163>
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	90 d9       	rcall	.-3296   	; 0x56e <read_adc>
    124e:	bc 01       	movw	r22, r24
    1250:	80 e0       	ldi	r24, 0x00	; 0
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	14 d4       	rcall	.+2088   	; 0x1a7e <__floatunsisf>
    1256:	07 e7       	ldi	r16, 0x77	; 119
    1258:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 22){ //
    125a:	21 e0       	ldi	r18, 0x01	; 1
    125c:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(2), 3, 1, buffer_digits); // ADC3 Not used
    125e:	61 d5       	rcall	.+2754   	; 0x1d22 <dtostrf>
    1260:	63 c0       	rjmp	.+198    	; 0x1328 <__stack+0x229>
    1262:	86 31       	cpi	r24, 0x16	; 22
    1264:	91 05       	cpc	r25, r1
    1266:	61 f4       	brne	.+24     	; 0x1280 <__stack+0x181>
    1268:	82 e0       	ldi	r24, 0x02	; 2
    126a:	81 d9       	rcall	.-3326   	; 0x56e <read_adc>
    126c:	bc 01       	movw	r22, r24
    126e:	80 e0       	ldi	r24, 0x00	; 0
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	05 d4       	rcall	.+2058   	; 0x1a7e <__floatunsisf>
    1274:	07 e7       	ldi	r16, 0x77	; 119
    1276:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 23){ //
    1278:	21 e0       	ldi	r18, 0x01	; 1
    127a:	43 e0       	ldi	r20, 0x03	; 3
    127c:	52 d5       	rcall	.+2724   	; 0x1d22 <dtostrf>
					dtostrf((float)read_adc(3), 3, 1, buffer_digits); // ADC4 Not used
    127e:	54 c0       	rjmp	.+168    	; 0x1328 <__stack+0x229>
    1280:	87 31       	cpi	r24, 0x17	; 23
    1282:	91 05       	cpc	r25, r1
    1284:	61 f4       	brne	.+24     	; 0x129e <__stack+0x19f>
    1286:	83 e0       	ldi	r24, 0x03	; 3
    1288:	72 d9       	rcall	.-3356   	; 0x56e <read_adc>
    128a:	bc 01       	movw	r22, r24
    128c:	80 e0       	ldi	r24, 0x00	; 0
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	f6 d3       	rcall	.+2028   	; 0x1a7e <__floatunsisf>
    1292:	07 e7       	ldi	r16, 0x77	; 119
    1294:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 24){ //
    1296:	21 e0       	ldi	r18, 0x01	; 1
    1298:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(4), 3, 1, buffer_digits); // ADC5   (sense11 hazard )
    129a:	43 d5       	rcall	.+2694   	; 0x1d22 <dtostrf>
    129c:	45 c0       	rjmp	.+138    	; 0x1328 <__stack+0x229>
    129e:	88 31       	cpi	r24, 0x18	; 24
    12a0:	91 05       	cpc	r25, r1
    12a2:	61 f4       	brne	.+24     	; 0x12bc <__stack+0x1bd>
    12a4:	84 e0       	ldi	r24, 0x04	; 4
    12a6:	63 d9       	rcall	.-3386   	; 0x56e <read_adc>
    12a8:	bc 01       	movw	r22, r24
    12aa:	80 e0       	ldi	r24, 0x00	; 0
    12ac:	90 e0       	ldi	r25, 0x00	; 0
    12ae:	e7 d3       	rcall	.+1998   	; 0x1a7e <__floatunsisf>
    12b0:	07 e7       	ldi	r16, 0x77	; 119
    12b2:	11 e0       	ldi	r17, 0x01	; 1
    12b4:	21 e0       	ldi	r18, 0x01	; 1
				}
				else if(counter == 25){ //
    12b6:	43 e0       	ldi	r20, 0x03	; 3
    12b8:	34 d5       	rcall	.+2664   	; 0x1d22 <dtostrf>
    12ba:	36 c0       	rjmp	.+108    	; 0x1328 <__stack+0x229>
					dtostrf((float)read_adc(5), 3, 1, buffer_digits); // ADC6 ??? always 255 (should be battery?)
    12bc:	89 31       	cpi	r24, 0x19	; 25
    12be:	91 05       	cpc	r25, r1
    12c0:	61 f4       	brne	.+24     	; 0x12da <__stack+0x1db>
    12c2:	85 e0       	ldi	r24, 0x05	; 5
    12c4:	54 d9       	rcall	.-3416   	; 0x56e <read_adc>
    12c6:	bc 01       	movw	r22, r24
    12c8:	80 e0       	ldi	r24, 0x00	; 0
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	d8 d3       	rcall	.+1968   	; 0x1a7e <__floatunsisf>
    12ce:	07 e7       	ldi	r16, 0x77	; 119
    12d0:	11 e0       	ldi	r17, 0x01	; 1
    12d2:	21 e0       	ldi	r18, 0x01	; 1
    12d4:	43 e0       	ldi	r20, 0x03	; 3
				}
				else if(counter == 26){ //
    12d6:	25 d5       	rcall	.+2634   	; 0x1d22 <dtostrf>
    12d8:	27 c0       	rjmp	.+78     	; 0x1328 <__stack+0x229>
    12da:	8a 31       	cpi	r24, 0x1A	; 26
					dtostrf((float)read_adc(6), 3, 1, buffer_digits); // ADC7  () is battery 
    12dc:	91 05       	cpc	r25, r1
    12de:	61 f4       	brne	.+24     	; 0x12f8 <__stack+0x1f9>
    12e0:	86 e0       	ldi	r24, 0x06	; 6
    12e2:	45 d9       	rcall	.-3446   	; 0x56e <read_adc>
    12e4:	bc 01       	movw	r22, r24
    12e6:	80 e0       	ldi	r24, 0x00	; 0
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	c9 d3       	rcall	.+1938   	; 0x1a7e <__floatunsisf>
    12ec:	07 e7       	ldi	r16, 0x77	; 119
    12ee:	11 e0       	ldi	r17, 0x01	; 1
    12f0:	21 e0       	ldi	r18, 0x01	; 1
    12f2:	43 e0       	ldi	r20, 0x03	; 3
    12f4:	16 d5       	rcall	.+2604   	; 0x1d22 <dtostrf>
    12f6:	18 c0       	rjmp	.+48     	; 0x1328 <__stack+0x229>
    12f8:	8b 31       	cpi	r24, 0x1B	; 27
				}
				else if(counter == 27){ //
    12fa:	91 05       	cpc	r25, r1
    12fc:	61 f4       	brne	.+24     	; 0x1316 <__stack+0x217>
    12fe:	87 e0       	ldi	r24, 0x07	; 7
					dtostrf((float)read_adc(7), 3, 1, buffer_digits); // ADC8  always 0 value
    1300:	36 d9       	rcall	.-3476   	; 0x56e <read_adc>
    1302:	bc 01       	movw	r22, r24
    1304:	80 e0       	ldi	r24, 0x00	; 0
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	ba d3       	rcall	.+1908   	; 0x1a7e <__floatunsisf>
    130a:	07 e7       	ldi	r16, 0x77	; 119
    130c:	11 e0       	ldi	r17, 0x01	; 1
    130e:	21 e0       	ldi	r18, 0x01	; 1
    1310:	43 e0       	ldi	r20, 0x03	; 3
    1312:	07 d5       	rcall	.+2574   	; 0x1d22 <dtostrf>
    1314:	09 c0       	rjmp	.+18     	; 0x1328 <__stack+0x229>
    1316:	fc 01       	movw	r30, r24
    1318:	ea 5f       	subi	r30, 0xFA	; 250
    131a:	fd 4f       	sbci	r31, 0xFD	; 253
    131c:	80 81       	ld	r24, Z
				}
				else {
					utoa(car_data[counter], buffer_digits, 10);	
    131e:	4a e0       	ldi	r20, 0x0A	; 10
    1320:	67 e7       	ldi	r22, 0x77	; 119
    1322:	71 e0       	ldi	r23, 0x01	; 1
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__utoa_ncheck (unsigned int, char *, unsigned char);
	return __utoa_ncheck (__val, __s, __radix);
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	33 d5       	rcall	.+2662   	; 0x1d8e <__utoa_ncheck>
    1328:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <counter>
    132c:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <counter+0x1>
    1330:	ee 0f       	add	r30, r30
				}
				
				//SendStr("\n");
				SendStr(strcpy_P(_tx_buffer, (PGM_P)pgm_read_word(&(VariablePointers[counter])))); // Print variable status to serial
    1332:	ff 1f       	adc	r31, r31
    1334:	ed 54       	subi	r30, 0x4D	; 77
    1336:	fc 4f       	sbci	r31, 0xFC	; 252
    1338:	65 91       	lpm	r22, Z+
    133a:	74 91       	lpm	r23, Z
    133c:	83 e8       	ldi	r24, 0x83	; 131
    133e:	91 e0       	ldi	r25, 0x01	; 1
    1340:	0f d5       	rcall	.+2590   	; 0x1d60 <strcpy_P>
    1342:	87 dc       	rcall	.-1778   	; 0xc52 <SendStr>
    1344:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <counter>
    1348:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <counter+0x1>
    134c:	01 96       	adiw	r24, 0x01	; 1
    134e:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <counter+0x1>
				counter++;
    1352:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <counter>
    1356:	df 91       	pop	r29
    1358:	cf 91       	pop	r28
    135a:	1f 91       	pop	r17
    135c:	0f 91       	pop	r16
    135e:	08 95       	ret

00001360 <system_init>:

/**
 * \brief System initialization
 */
void system_init()
{
    1360:	cf 93       	push	r28
    1362:	df 93       	push	r29
		break;
	case PORT_DIR_OUT:
		DDRA |= mask;
		break;
	case PORT_DIR_OFF:
		DDRA &= ~mask;
    1364:	8a b3       	in	r24, 0x1a	; 26
    1366:	1a ba       	out	0x1a, r1	; 26

		PORTA |= mask;
    1368:	8b b3       	in	r24, 0x1b	; 27
    136a:	2f ef       	ldi	r18, 0xFF	; 255
    136c:	2b bb       	out	0x1b, r18	; 27
		break;
	case PORT_DIR_OUT:
		DDRB |= mask;
		break;
	case PORT_DIR_OFF:
		DDRB &= ~mask;
    136e:	87 b3       	in	r24, 0x17	; 23
    1370:	17 ba       	out	0x17, r1	; 23

		PORTB |= mask;
    1372:	88 b3       	in	r24, 0x18	; 24
    1374:	28 bb       	out	0x18, r18	; 24
		break;
	case PORT_DIR_OUT:
		DDRC |= mask;
		break;
	case PORT_DIR_OFF:
		DDRC &= ~mask;
    1376:	84 b3       	in	r24, 0x14	; 20
    1378:	14 ba       	out	0x14, r1	; 20

		PORTC |= mask;
    137a:	85 b3       	in	r24, 0x15	; 21
    137c:	25 bb       	out	0x15, r18	; 21
		break;
	case PORT_DIR_OUT:
		DDRD |= mask;
		break;
	case PORT_DIR_OFF:
		DDRD &= ~mask;
    137e:	81 b3       	in	r24, 0x11	; 17
    1380:	11 ba       	out	0x11, r1	; 17

		PORTD |= mask;
    1382:	82 b3       	in	r24, 0x12	; 18
    1384:	22 bb       	out	0x12, r18	; 18
		break;
	case PORT_DIR_OUT:
		DDRE |= mask;
		break;
	case PORT_DIR_OFF:
		DDRE &= ~mask;
    1386:	82 b1       	in	r24, 0x02	; 2
    1388:	12 b8       	out	0x02, r1	; 2

		PORTE |= mask;
    138a:	83 b1       	in	r24, 0x03	; 3
    138c:	23 b9       	out	0x03, r18	; 3
		break;
	case PORT_DIR_OUT:
		DDRF |= mask;
		break;
	case PORT_DIR_OFF:
		DDRF &= ~mask;
    138e:	81 e6       	ldi	r24, 0x61	; 97
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	dc 01       	movw	r26, r24
    1394:	3c 91       	ld	r19, X
    1396:	1c 92       	st	X, r1

		PORTF |= mask;
    1398:	e2 e6       	ldi	r30, 0x62	; 98
    139a:	f0 e0       	ldi	r31, 0x00	; 0
    139c:	30 81       	ld	r19, Z
    139e:	20 83       	st	Z, r18
		break;
	case PORT_DIR_OUT:
		DDRG |= mask;
		break;
	case PORT_DIR_OFF:
		DDRG &= ~mask;
    13a0:	c4 e6       	ldi	r28, 0x64	; 100
    13a2:	d0 e0       	ldi	r29, 0x00	; 0
    13a4:	28 81       	ld	r18, Y
    13a6:	20 7e       	andi	r18, 0xE0	; 224
    13a8:	28 83       	st	Y, r18

		PORTG |= mask;
    13aa:	45 e6       	ldi	r20, 0x65	; 101
    13ac:	50 e0       	ldi	r21, 0x00	; 0
    13ae:	da 01       	movw	r26, r20
    13b0:	2c 91       	ld	r18, X
    13b2:	2f 61       	ori	r18, 0x1F	; 31
    13b4:	2c 93       	st	X, r18
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13b6:	d0 98       	cbi	0x1a, 0	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13b8:	d8 98       	cbi	0x1b, 0	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13ba:	d1 98       	cbi	0x1a, 1	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13bc:	d9 98       	cbi	0x1b, 1	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13be:	d2 98       	cbi	0x1a, 2	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13c0:	da 98       	cbi	0x1b, 2	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13c2:	d3 98       	cbi	0x1a, 3	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13c4:	db 98       	cbi	0x1b, 3	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13c6:	d4 98       	cbi	0x1a, 4	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13c8:	dc 98       	cbi	0x1b, 4	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13ca:	d5 98       	cbi	0x1a, 5	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13cc:	dd 98       	cbi	0x1b, 5	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13ce:	d6 98       	cbi	0x1a, 6	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13d0:	de 98       	cbi	0x1b, 6	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    13d2:	d7 98       	cbi	0x1a, 7	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    13d4:	df 98       	cbi	0x1b, 7	; 27
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    13d6:	dc 01       	movw	r26, r24
    13d8:	2c 91       	ld	r18, X
    13da:	2f 7e       	andi	r18, 0xEF	; 239
    13dc:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    13de:	20 81       	ld	r18, Z
    13e0:	2f 7e       	andi	r18, 0xEF	; 239
    13e2:	20 83       	st	Z, r18
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    13e4:	b8 9a       	sbi	0x17, 0	; 23
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    13e6:	c0 9a       	sbi	0x18, 0	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    13e8:	b9 9a       	sbi	0x17, 1	; 23
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    13ea:	c1 9a       	sbi	0x18, 1	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    13ec:	ba 9a       	sbi	0x17, 2	; 23
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    13ee:	c2 9a       	sbi	0x18, 2	; 24
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
    13f0:	bb 98       	cbi	0x17, 3	; 23
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{

	if (pull_mode == PORT_PULL_UP) {

		DDRB &= ~(1 << pin);
    13f2:	bb 98       	cbi	0x17, 3	; 23

		PORTB |= 1 << pin;
    13f4:	c3 9a       	sbi	0x18, 3	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    13f6:	bc 9a       	sbi	0x17, 4	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    13f8:	c4 98       	cbi	0x18, 4	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    13fa:	bd 9a       	sbi	0x17, 5	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    13fc:	c5 98       	cbi	0x18, 5	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    13fe:	be 9a       	sbi	0x17, 6	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    1400:	c6 98       	cbi	0x18, 6	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    1402:	bf 9a       	sbi	0x17, 7	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    1404:	c7 98       	cbi	0x18, 7	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1406:	a0 9a       	sbi	0x14, 0	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1408:	a8 98       	cbi	0x15, 0	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    140a:	a1 9a       	sbi	0x14, 1	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    140c:	a9 98       	cbi	0x15, 1	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    140e:	a2 9a       	sbi	0x14, 2	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1410:	aa 98       	cbi	0x15, 2	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1412:	a3 9a       	sbi	0x14, 3	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1414:	ab 98       	cbi	0x15, 3	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1416:	a4 9a       	sbi	0x14, 4	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1418:	ac 98       	cbi	0x15, 4	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    141a:	a5 9a       	sbi	0x14, 5	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    141c:	ad 98       	cbi	0x15, 5	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    141e:	a6 9a       	sbi	0x14, 6	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1420:	ae 98       	cbi	0x15, 6	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1422:	a7 9a       	sbi	0x14, 7	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1424:	af 98       	cbi	0x15, 7	; 21
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    1426:	88 98       	cbi	0x11, 0	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    1428:	90 98       	cbi	0x12, 0	; 18
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    142a:	89 98       	cbi	0x11, 1	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    142c:	91 98       	cbi	0x12, 1	; 18
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    142e:	8a 98       	cbi	0x11, 2	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    1430:	92 98       	cbi	0x12, 2	; 18
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    1432:	8b 98       	cbi	0x11, 3	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    1434:	93 98       	cbi	0x12, 3	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    1436:	8c 9a       	sbi	0x11, 4	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    1438:	94 98       	cbi	0x12, 4	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    143a:	8d 9a       	sbi	0x11, 5	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    143c:	95 98       	cbi	0x12, 5	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    143e:	8e 9a       	sbi	0x11, 6	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    1440:	96 98       	cbi	0x12, 6	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    1442:	8f 9a       	sbi	0x11, 7	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    1444:	97 98       	cbi	0x12, 7	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    1446:	12 9a       	sbi	0x02, 2	; 2
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
    1448:	1a 9a       	sbi	0x03, 2	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    144a:	13 9a       	sbi	0x02, 3	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    144c:	1b 98       	cbi	0x03, 3	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    144e:	14 9a       	sbi	0x02, 4	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    1450:	1c 98       	cbi	0x03, 4	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    1452:	15 9a       	sbi	0x02, 5	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    1454:	1d 98       	cbi	0x03, 5	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    1456:	16 9a       	sbi	0x02, 6	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    1458:	1e 98       	cbi	0x03, 6	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    145a:	17 9a       	sbi	0x02, 7	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    145c:	1f 98       	cbi	0x03, 7	; 3
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    145e:	20 81       	ld	r18, Z
    1460:	2e 7f       	andi	r18, 0xFE	; 254
    1462:	20 83       	st	Z, r18
    1464:	20 81       	ld	r18, Z
    1466:	2d 7f       	andi	r18, 0xFD	; 253
    1468:	20 83       	st	Z, r18
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    146a:	2c 91       	ld	r18, X
    146c:	2b 7f       	andi	r18, 0xFB	; 251
    146e:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    1470:	20 81       	ld	r18, Z
    1472:	2b 7f       	andi	r18, 0xFB	; 251
    1474:	20 83       	st	Z, r18
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    1476:	2c 91       	ld	r18, X
    1478:	27 7f       	andi	r18, 0xF7	; 247
    147a:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    147c:	20 81       	ld	r18, Z
    147e:	27 7f       	andi	r18, 0xF7	; 247
    1480:	20 83       	st	Z, r18
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    1482:	2c 91       	ld	r18, X
    1484:	2f 7e       	andi	r18, 0xEF	; 239
    1486:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    1488:	80 81       	ld	r24, Z
    148a:	8f 7e       	andi	r24, 0xEF	; 239
    148c:	80 83       	st	Z, r24
    148e:	80 81       	ld	r24, Z
    1490:	8f 7d       	andi	r24, 0xDF	; 223
    1492:	80 83       	st	Z, r24
    1494:	80 81       	ld	r24, Z
    1496:	8f 7b       	andi	r24, 0xBF	; 191
    1498:	80 83       	st	Z, r24
    149a:	80 81       	ld	r24, Z
    149c:	8f 77       	andi	r24, 0x7F	; 127
    149e:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    14a0:	88 81       	ld	r24, Y
    14a2:	81 60       	ori	r24, 0x01	; 1
    14a4:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    14a6:	fa 01       	movw	r30, r20
    14a8:	80 81       	ld	r24, Z
    14aa:	8e 7f       	andi	r24, 0xFE	; 254
    14ac:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    14ae:	88 81       	ld	r24, Y
    14b0:	82 60       	ori	r24, 0x02	; 2
    14b2:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    14b4:	80 81       	ld	r24, Z
    14b6:	8d 7f       	andi	r24, 0xFD	; 253
    14b8:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    14ba:	88 81       	ld	r24, Y
    14bc:	84 60       	ori	r24, 0x04	; 4
    14be:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    14c0:	80 81       	ld	r24, Z
    14c2:	8b 7f       	andi	r24, 0xFB	; 251
    14c4:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    14c6:	88 81       	ld	r24, Y
    14c8:	88 60       	ori	r24, 0x08	; 8
    14ca:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    14cc:	80 81       	ld	r24, Z
    14ce:	87 7f       	andi	r24, 0xF7	; 247
    14d0:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    14d2:	88 81       	ld	r24, Y
    14d4:	80 61       	ori	r24, 0x10	; 16
    14d6:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    14d8:	80 81       	ld	r24, Z
    14da:	8f 7e       	andi	r24, 0xEF	; 239
    14dc:	80 83       	st	Z, r24
 * \return Initialization status.
 */
static inline int8_t sysctrl_init()
{

	MCUCR = (0 << SM2) | (0 << SM1) | (0 << SM0) | // Idle
    14de:	15 be       	out	0x35, r1	; 53
	    // <false"> Low
	    // <true"> High
	    false);

	sysctrl_init();
}
    14e0:	df 91       	pop	r29
    14e2:	cf 91       	pop	r28
    14e4:	08 95       	ret

000014e6 <timer0_init>:
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    14e6:	86 e0       	ldi	r24, 0x06	; 6
    14e8:	82 bf       	out	0x32, r24	; 50
    14ea:	87 b7       	in	r24, 0x37	; 55
    14ec:	81 60       	ori	r24, 0x01	; 1
    14ee:	87 bf       	out	0x37, r24	; 55
    14f0:	83 b7       	in	r24, 0x33	; 51
    14f2:	87 60       	ori	r24, 0x07	; 7
    14f4:	83 bf       	out	0x33, r24	; 51
    14f6:	08 95       	ret

000014f8 <timer0_stop>:
    14f8:	13 be       	out	0x33, r1	; 51
    14fa:	87 b7       	in	r24, 0x37	; 55
    14fc:	8e 7f       	andi	r24, 0xFE	; 254
    14fe:	87 bf       	out	0x37, r24	; 55
    1500:	08 95       	ret

00001502 <timer2_init>:
    1502:	8e ec       	ldi	r24, 0xCE	; 206
    1504:	84 bd       	out	0x24, r24	; 36
    1506:	87 b7       	in	r24, 0x37	; 55
    1508:	80 64       	ori	r24, 0x40	; 64
    150a:	87 bf       	out	0x37, r24	; 55
    150c:	86 b7       	in	r24, 0x36	; 54
    150e:	80 64       	ori	r24, 0x40	; 64
    1510:	86 bf       	out	0x36, r24	; 54
    1512:	86 b7       	in	r24, 0x36	; 54
    1514:	80 64       	ori	r24, 0x40	; 64
    1516:	86 bf       	out	0x36, r24	; 54
    1518:	08 95       	ret

0000151a <timer2_stop>:
    151a:	87 b7       	in	r24, 0x37	; 55
    151c:	8f 7b       	andi	r24, 0xBF	; 191
    151e:	87 bf       	out	0x37, r24	; 55
    1520:	08 95       	ret

00001522 <timers_init>:
    1522:	13 be       	out	0x33, r1	; 51
    1524:	8f b5       	in	r24, 0x2f	; 47
    1526:	83 60       	ori	r24, 0x03	; 3
    1528:	8f bd       	out	0x2f, r24	; 47
    152a:	8e b5       	in	r24, 0x2e	; 46
    152c:	89 60       	ori	r24, 0x09	; 9
    152e:	8e bd       	out	0x2e, r24	; 46
    1530:	1b bc       	out	0x2b, r1	; 43
    1532:	1a bc       	out	0x2a, r1	; 42
    1534:	19 bc       	out	0x29, r1	; 41
    1536:	18 bc       	out	0x28, r1	; 40
    1538:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    153c:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    1540:	eb e8       	ldi	r30, 0x8B	; 139
    1542:	f0 e0       	ldi	r31, 0x00	; 0
    1544:	80 81       	ld	r24, Z
    1546:	83 60       	ori	r24, 0x03	; 3
    1548:	80 83       	st	Z, r24
    154a:	ea e8       	ldi	r30, 0x8A	; 138
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	80 81       	ld	r24, Z
    1550:	89 60       	ori	r24, 0x09	; 9
    1552:	80 83       	st	Z, r24
    1554:	10 92 87 00 	sts	0x0087, r1	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
    1558:	10 92 86 00 	sts	0x0086, r1	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
    155c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    1560:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    1564:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
    1568:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
    156c:	08 95       	ret

0000156e <ints_enable>:
    156e:	9f ef       	ldi	r25, 0xFF	; 255
    1570:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <__TEXT_REGION_LENGTH__+0x7e006a>
    1574:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    1578:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    157c:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    1580:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
    1584:	81 30       	cpi	r24, 0x01	; 1
    1586:	49 f0       	breq	.+18     	; 0x159a <ints_enable+0x2c>
    1588:	28 f0       	brcs	.+10     	; 0x1594 <ints_enable+0x26>
    158a:	82 30       	cpi	r24, 0x02	; 2
    158c:	49 f0       	breq	.+18     	; 0x15a0 <ints_enable+0x32>
    158e:	83 30       	cpi	r24, 0x03	; 3
    1590:	51 f0       	breq	.+20     	; 0x15a6 <ints_enable+0x38>
    1592:	08 95       	ret
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	89 bf       	out	0x39, r24	; 57
    1598:	08 95       	ret
    159a:	82 e0       	ldi	r24, 0x02	; 2
    159c:	89 bf       	out	0x39, r24	; 57
    159e:	08 95       	ret
    15a0:	84 e0       	ldi	r24, 0x04	; 4
    15a2:	89 bf       	out	0x39, r24	; 57
    15a4:	08 95       	ret
    15a6:	88 e0       	ldi	r24, 0x08	; 8
    15a8:	89 bf       	out	0x39, r24	; 57
    15aa:	08 95       	ret

000015ac <__vector_16>:
}

ISR(TIMER0_OVF_vect)	//TIMER 0 - TIME COUNTER
{
    15ac:	1f 92       	push	r1
    15ae:	0f 92       	push	r0
    15b0:	0f b6       	in	r0, 0x3f	; 63
    15b2:	0f 92       	push	r0
    15b4:	11 24       	eor	r1, r1
    15b6:	0b b6       	in	r0, 0x3b	; 59
    15b8:	0f 92       	push	r0
    15ba:	2f 93       	push	r18
    15bc:	3f 93       	push	r19
    15be:	4f 93       	push	r20
    15c0:	5f 93       	push	r21
    15c2:	6f 93       	push	r22
    15c4:	7f 93       	push	r23
    15c6:	8f 93       	push	r24
    15c8:	9f 93       	push	r25
    15ca:	af 93       	push	r26
    15cc:	bf 93       	push	r27
    15ce:	ef 93       	push	r30
    15d0:	ff 93       	push	r31
	TCNT0 = 6;
    15d2:	86 e0       	ldi	r24, 0x06	; 6
    15d4:	82 bf       	out	0x32, r24	; 50
	if (LT_delay == 0 && RT_delay == 0 && Hz_delay == 0 && LRT_periods == 0 && beam_delay == 0 &&
    15d6:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
    15da:	81 11       	cpse	r24, r1
    15dc:	2e c0       	rjmp	.+92     	; 0x163a <__vector_16+0x8e>
    15de:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
    15e2:	81 11       	cpse	r24, r1
    15e4:	2a c0       	rjmp	.+84     	; 0x163a <__vector_16+0x8e>
    15e6:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
    15ea:	81 11       	cpse	r24, r1
    15ec:	26 c0       	rjmp	.+76     	; 0x163a <__vector_16+0x8e>
    15ee:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
    15f2:	81 11       	cpse	r24, r1
    15f4:	22 c0       	rjmp	.+68     	; 0x163a <__vector_16+0x8e>
    15f6:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
    15fa:	81 11       	cpse	r24, r1
    15fc:	1e c0       	rjmp	.+60     	; 0x163a <__vector_16+0x8e>
		LW_periods ==0 && RW_periods == 0 && L1_periods ==0 && L2_periods == 0 && L3_periods ==0 && 
    15fe:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
}

ISR(TIMER0_OVF_vect)	//TIMER 0 - TIME COUNTER
{
	TCNT0 = 6;
	if (LT_delay == 0 && RT_delay == 0 && Hz_delay == 0 && LRT_periods == 0 && beam_delay == 0 &&
    1602:	81 11       	cpse	r24, r1
    1604:	1a c0       	rjmp	.+52     	; 0x163a <__vector_16+0x8e>
		LW_periods ==0 && RW_periods == 0 && L1_periods ==0 && L2_periods == 0 && L3_periods ==0 && 
    1606:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
    160a:	81 11       	cpse	r24, r1
    160c:	16 c0       	rjmp	.+44     	; 0x163a <__vector_16+0x8e>
    160e:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
    1612:	81 11       	cpse	r24, r1
    1614:	12 c0       	rjmp	.+36     	; 0x163a <__vector_16+0x8e>
    1616:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
    161a:	81 11       	cpse	r24, r1
    161c:	0e c0       	rjmp	.+28     	; 0x163a <__vector_16+0x8e>
    161e:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
    1622:	81 11       	cpse	r24, r1
    1624:	0a c0       	rjmp	.+20     	; 0x163a <__vector_16+0x8e>
			L4_periods == 0 && Wheel_waits == 0) {
    1626:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>

ISR(TIMER0_OVF_vect)	//TIMER 0 - TIME COUNTER
{
	TCNT0 = 6;
	if (LT_delay == 0 && RT_delay == 0 && Hz_delay == 0 && LRT_periods == 0 && beam_delay == 0 &&
		LW_periods ==0 && RW_periods == 0 && L1_periods ==0 && L2_periods == 0 && L3_periods ==0 && 
    162a:	81 11       	cpse	r24, r1
    162c:	06 c0       	rjmp	.+12     	; 0x163a <__vector_16+0x8e>
			L4_periods == 0 && Wheel_waits == 0) {
    162e:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    1632:	81 11       	cpse	r24, r1
    1634:	02 c0       	rjmp	.+4      	; 0x163a <__vector_16+0x8e>
		timer0_stop();
    1636:	60 df       	rcall	.-320    	; 0x14f8 <timer0_stop>
    1638:	6c c0       	rjmp	.+216    	; 0x1712 <__vector_16+0x166>
	}
	else {
		if (LT_delay != 0) LT_delay--;
    163a:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
    163e:	88 23       	and	r24, r24
    1640:	29 f0       	breq	.+10     	; 0x164c <__vector_16+0xa0>
    1642:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
    1646:	81 50       	subi	r24, 0x01	; 1
    1648:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <LT_delay>
		if (RT_delay != 0) RT_delay--;
    164c:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
    1650:	88 23       	and	r24, r24
    1652:	29 f0       	breq	.+10     	; 0x165e <__vector_16+0xb2>
    1654:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
    1658:	81 50       	subi	r24, 0x01	; 1
    165a:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <RT_delay>
		if (Hz_delay != 0) Hz_delay--;
    165e:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
    1662:	88 23       	and	r24, r24
    1664:	29 f0       	breq	.+10     	; 0x1670 <__vector_16+0xc4>
    1666:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
    166a:	81 50       	subi	r24, 0x01	; 1
    166c:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <Hz_delay>
		if (beam_delay != 0) beam_delay--;
    1670:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
    1674:	88 23       	and	r24, r24
    1676:	29 f0       	breq	.+10     	; 0x1682 <__vector_16+0xd6>
    1678:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
    167c:	81 50       	subi	r24, 0x01	; 1
    167e:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <beam_delay>
		if (LRT_periods != 0) LRT_periods--;
    1682:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
    1686:	88 23       	and	r24, r24
    1688:	29 f0       	breq	.+10     	; 0x1694 <__vector_16+0xe8>
    168a:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
    168e:	81 50       	subi	r24, 0x01	; 1
    1690:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <LRT_periods>
		if (RW_periods != 0) RW_periods--;
    1694:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
    1698:	88 23       	and	r24, r24
    169a:	29 f0       	breq	.+10     	; 0x16a6 <__vector_16+0xfa>
    169c:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
    16a0:	81 50       	subi	r24, 0x01	; 1
    16a2:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <RW_periods>
		if (LW_periods != 0) LW_periods--;
    16a6:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
    16aa:	88 23       	and	r24, r24
    16ac:	29 f0       	breq	.+10     	; 0x16b8 <__vector_16+0x10c>
    16ae:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
    16b2:	81 50       	subi	r24, 0x01	; 1
    16b4:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <LW_periods>
		if (L1_periods != 0) L1_periods--;
    16b8:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
    16bc:	88 23       	and	r24, r24
    16be:	29 f0       	breq	.+10     	; 0x16ca <__vector_16+0x11e>
    16c0:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
    16c4:	81 50       	subi	r24, 0x01	; 1
    16c6:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <L1_periods>
		if (L2_periods != 0) L2_periods--;
    16ca:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
    16ce:	88 23       	and	r24, r24
    16d0:	29 f0       	breq	.+10     	; 0x16dc <__vector_16+0x130>
    16d2:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
    16d6:	81 50       	subi	r24, 0x01	; 1
    16d8:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <L2_periods>
		if (L3_periods != 0) L3_periods--;
    16dc:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
    16e0:	88 23       	and	r24, r24
    16e2:	29 f0       	breq	.+10     	; 0x16ee <__vector_16+0x142>
    16e4:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
    16e8:	81 50       	subi	r24, 0x01	; 1
    16ea:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <L3_periods>
		if (L4_periods != 0) L4_periods--;
    16ee:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>
    16f2:	88 23       	and	r24, r24
    16f4:	29 f0       	breq	.+10     	; 0x1700 <__vector_16+0x154>
    16f6:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>
    16fa:	81 50       	subi	r24, 0x01	; 1
    16fc:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <L4_periods>
		if (Wheel_waits != 0) Wheel_waits--;
    1700:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    1704:	88 23       	and	r24, r24
    1706:	29 f0       	breq	.+10     	; 0x1712 <__vector_16+0x166>
    1708:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    170c:	81 50       	subi	r24, 0x01	; 1
    170e:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
	}

}
    1712:	ff 91       	pop	r31
    1714:	ef 91       	pop	r30
    1716:	bf 91       	pop	r27
    1718:	af 91       	pop	r26
    171a:	9f 91       	pop	r25
    171c:	8f 91       	pop	r24
    171e:	7f 91       	pop	r23
    1720:	6f 91       	pop	r22
    1722:	5f 91       	pop	r21
    1724:	4f 91       	pop	r20
    1726:	3f 91       	pop	r19
    1728:	2f 91       	pop	r18
    172a:	0f 90       	pop	r0
    172c:	0b be       	out	0x3b, r0	; 59
    172e:	0f 90       	pop	r0
    1730:	0f be       	out	0x3f, r0	; 63
    1732:	0f 90       	pop	r0
    1734:	1f 90       	pop	r1
    1736:	18 95       	reti

00001738 <__vector_10>:

ISR(TIMER2_OVF_vect)	//TIMER 2 - TIME COUNTER
{
    1738:	1f 92       	push	r1
    173a:	0f 92       	push	r0
    173c:	0f b6       	in	r0, 0x3f	; 63
    173e:	0f 92       	push	r0
    1740:	11 24       	eor	r1, r1
    1742:	8f 93       	push	r24
    1744:	9f 93       	push	r25
    1746:	af 93       	push	r26
    1748:	bf 93       	push	r27
	TCNT2 = 206;
    174a:	8e ec       	ldi	r24, 0xCE	; 206
    174c:	84 bd       	out	0x24, r24	; 36
	Wheel_Timer++;
    174e:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    1752:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    1756:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    175a:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    175e:	01 96       	adiw	r24, 0x01	; 1
    1760:	a1 1d       	adc	r26, r1
    1762:	b1 1d       	adc	r27, r1
    1764:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <Wheel_Timer>
    1768:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <Wheel_Timer+0x1>
    176c:	a0 93 2e 01 	sts	0x012E, r26	; 0x80012e <Wheel_Timer+0x2>
    1770:	b0 93 2f 01 	sts	0x012F, r27	; 0x80012f <Wheel_Timer+0x3>
	//Wheel2_Timer++;
	//Wheel3_Timer++;
	//Wheel4_Timer++;
}
    1774:	bf 91       	pop	r27
    1776:	af 91       	pop	r26
    1778:	9f 91       	pop	r25
    177a:	8f 91       	pop	r24
    177c:	0f 90       	pop	r0
    177e:	0f be       	out	0x3f, r0	; 63
    1780:	0f 90       	pop	r0
    1782:	1f 90       	pop	r1
    1784:	18 95       	reti

00001786 <__vector_14>:

ISR(TIMER1_OVF_vect)	//TIMER 1
{
    1786:	1f 92       	push	r1
    1788:	0f 92       	push	r0
    178a:	0f b6       	in	r0, 0x3f	; 63
    178c:	0f 92       	push	r0
    178e:	11 24       	eor	r1, r1
    1790:	8f 93       	push	r24
    1792:	9f 93       	push	r25
	TIMSK &= ~(1<<TOIE1);	// Interrupt disable
    1794:	87 b7       	in	r24, 0x37	; 55
    1796:	8b 7f       	andi	r24, 0xFB	; 251
    1798:	87 bf       	out	0x37, r24	; 55
	OCR1A = PWM1_Value;
    179a:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <PWM1_Value>
    179e:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <PWM1_Value+0x1>
    17a2:	9b bd       	out	0x2b, r25	; 43
    17a4:	8a bd       	out	0x2a, r24	; 42
	OCR1B = PWM2_Value;
    17a6:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <PWM2_Value>
    17aa:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <PWM2_Value+0x1>
    17ae:	99 bd       	out	0x29, r25	; 41
    17b0:	88 bd       	out	0x28, r24	; 40
	OCR1C = PWM3_Value;
    17b2:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <PWM3_Value>
    17b6:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <PWM3_Value+0x1>
    17ba:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    17be:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
}
    17c2:	9f 91       	pop	r25
    17c4:	8f 91       	pop	r24
    17c6:	0f 90       	pop	r0
    17c8:	0f be       	out	0x3f, r0	; 63
    17ca:	0f 90       	pop	r0
    17cc:	1f 90       	pop	r1
    17ce:	18 95       	reti

000017d0 <__vector_29>:

ISR(TIMER3_OVF_vect)	//TIMER 3
{
    17d0:	1f 92       	push	r1
    17d2:	0f 92       	push	r0
    17d4:	0f b6       	in	r0, 0x3f	; 63
    17d6:	0f 92       	push	r0
    17d8:	11 24       	eor	r1, r1
    17da:	0b b6       	in	r0, 0x3b	; 59
    17dc:	0f 92       	push	r0
    17de:	8f 93       	push	r24
    17e0:	9f 93       	push	r25
    17e2:	ef 93       	push	r30
    17e4:	ff 93       	push	r31
	ETIMSK &= ~(1<<TOIE3);	// Interrupt disable
    17e6:	ed e7       	ldi	r30, 0x7D	; 125
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	8b 7f       	andi	r24, 0xFB	; 251
    17ee:	80 83       	st	Z, r24
	OCR3A = PWM4_Value;
    17f0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <PWM4_Value>
    17f4:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <PWM4_Value+0x1>
    17f8:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
    17fc:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B = PWM5_Value;
    1800:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <PWM5_Value>
    1804:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <PWM5_Value+0x1>
    1808:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    180c:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	OCR3C = PWM6_Value;
    1810:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <PWM6_Value>
    1814:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <PWM6_Value+0x1>
    1818:	90 93 83 00 	sts	0x0083, r25	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
    181c:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
}
    1820:	ff 91       	pop	r31
    1822:	ef 91       	pop	r30
    1824:	9f 91       	pop	r25
    1826:	8f 91       	pop	r24
    1828:	0f 90       	pop	r0
    182a:	0b be       	out	0x3b, r0	; 59
    182c:	0f 90       	pop	r0
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	0f 90       	pop	r0
    1832:	1f 90       	pop	r1
    1834:	18 95       	reti

00001836 <__vector_1>:

ISR (INT0_vect) {	// wheel-1 
    1836:	1f 92       	push	r1
    1838:	0f 92       	push	r0
    183a:	0f b6       	in	r0, 0x3f	; 63
    183c:	0f 92       	push	r0
    183e:	11 24       	eor	r1, r1
    1840:	0b b6       	in	r0, 0x3b	; 59
    1842:	0f 92       	push	r0
    1844:	2f 93       	push	r18
    1846:	3f 93       	push	r19
    1848:	4f 93       	push	r20
    184a:	5f 93       	push	r21
    184c:	6f 93       	push	r22
    184e:	7f 93       	push	r23
    1850:	8f 93       	push	r24
    1852:	9f 93       	push	r25
    1854:	af 93       	push	r26
    1856:	bf 93       	push	r27
    1858:	ef 93       	push	r30
    185a:	ff 93       	push	r31
	if (int0_order){
    185c:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <int0_order>
    1860:	88 23       	and	r24, r24
    1862:	89 f0       	breq	.+34     	; 0x1886 <__vector_1+0x50>
		Wheel1_Value = Wheel_Timer;
    1864:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    1868:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    186c:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    1870:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1874:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <Wheel1_Value+0x1>
    1878:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <Wheel1_Value>
		timer2_stop();
    187c:	4e de       	rcall	.-868    	; 0x151a <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    187e:	19 be       	out	0x39, r1	; 57
ISR (INT0_vect) {	// wheel-1 
	if (int0_order){
		Wheel1_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int0_order = 0;
    1880:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <int0_order>
    1884:	0e c0       	rjmp	.+28     	; 0x18a2 <__vector_1+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    1886:	85 b5       	in	r24, 0x25	; 37
    1888:	82 60       	ori	r24, 0x02	; 2
    188a:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    188c:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    1890:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    1894:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    1898:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int0_order = 1;
    189c:	81 e0       	ldi	r24, 0x01	; 1
    189e:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <int0_order>
	}
}
    18a2:	ff 91       	pop	r31
    18a4:	ef 91       	pop	r30
    18a6:	bf 91       	pop	r27
    18a8:	af 91       	pop	r26
    18aa:	9f 91       	pop	r25
    18ac:	8f 91       	pop	r24
    18ae:	7f 91       	pop	r23
    18b0:	6f 91       	pop	r22
    18b2:	5f 91       	pop	r21
    18b4:	4f 91       	pop	r20
    18b6:	3f 91       	pop	r19
    18b8:	2f 91       	pop	r18
    18ba:	0f 90       	pop	r0
    18bc:	0b be       	out	0x3b, r0	; 59
    18be:	0f 90       	pop	r0
    18c0:	0f be       	out	0x3f, r0	; 63
    18c2:	0f 90       	pop	r0
    18c4:	1f 90       	pop	r1
    18c6:	18 95       	reti

000018c8 <__vector_2>:

ISR (INT1_vect) {	// wheel-2 
    18c8:	1f 92       	push	r1
    18ca:	0f 92       	push	r0
    18cc:	0f b6       	in	r0, 0x3f	; 63
    18ce:	0f 92       	push	r0
    18d0:	11 24       	eor	r1, r1
    18d2:	0b b6       	in	r0, 0x3b	; 59
    18d4:	0f 92       	push	r0
    18d6:	2f 93       	push	r18
    18d8:	3f 93       	push	r19
    18da:	4f 93       	push	r20
    18dc:	5f 93       	push	r21
    18de:	6f 93       	push	r22
    18e0:	7f 93       	push	r23
    18e2:	8f 93       	push	r24
    18e4:	9f 93       	push	r25
    18e6:	af 93       	push	r26
    18e8:	bf 93       	push	r27
    18ea:	ef 93       	push	r30
    18ec:	ff 93       	push	r31
	if (int1_order){
    18ee:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <int1_order>
    18f2:	88 23       	and	r24, r24
    18f4:	89 f0       	breq	.+34     	; 0x1918 <__vector_2+0x50>
		Wheel2_Value = Wheel_Timer;
    18f6:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    18fa:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    18fe:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    1902:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1906:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <Wheel2_Value+0x1>
    190a:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <Wheel2_Value>
		timer2_stop();
    190e:	05 de       	rcall	.-1014   	; 0x151a <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    1910:	19 be       	out	0x39, r1	; 57
ISR (INT1_vect) {	// wheel-2 
	if (int1_order){
		Wheel2_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int1_order = 0;
    1912:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <int1_order>
    1916:	0e c0       	rjmp	.+28     	; 0x1934 <__vector_2+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    1918:	85 b5       	in	r24, 0x25	; 37
    191a:	82 60       	ori	r24, 0x02	; 2
    191c:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    191e:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    1922:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    1926:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    192a:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int1_order = 1;
    192e:	81 e0       	ldi	r24, 0x01	; 1
    1930:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <int1_order>
	}
}
    1934:	ff 91       	pop	r31
    1936:	ef 91       	pop	r30
    1938:	bf 91       	pop	r27
    193a:	af 91       	pop	r26
    193c:	9f 91       	pop	r25
    193e:	8f 91       	pop	r24
    1940:	7f 91       	pop	r23
    1942:	6f 91       	pop	r22
    1944:	5f 91       	pop	r21
    1946:	4f 91       	pop	r20
    1948:	3f 91       	pop	r19
    194a:	2f 91       	pop	r18
    194c:	0f 90       	pop	r0
    194e:	0b be       	out	0x3b, r0	; 59
    1950:	0f 90       	pop	r0
    1952:	0f be       	out	0x3f, r0	; 63
    1954:	0f 90       	pop	r0
    1956:	1f 90       	pop	r1
    1958:	18 95       	reti

0000195a <__vector_3>:

ISR (INT2_vect) {	// wheel-3 
    195a:	1f 92       	push	r1
    195c:	0f 92       	push	r0
    195e:	0f b6       	in	r0, 0x3f	; 63
    1960:	0f 92       	push	r0
    1962:	11 24       	eor	r1, r1
    1964:	0b b6       	in	r0, 0x3b	; 59
    1966:	0f 92       	push	r0
    1968:	2f 93       	push	r18
    196a:	3f 93       	push	r19
    196c:	4f 93       	push	r20
    196e:	5f 93       	push	r21
    1970:	6f 93       	push	r22
    1972:	7f 93       	push	r23
    1974:	8f 93       	push	r24
    1976:	9f 93       	push	r25
    1978:	af 93       	push	r26
    197a:	bf 93       	push	r27
    197c:	ef 93       	push	r30
    197e:	ff 93       	push	r31
	if (int2_order){
    1980:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <int2_order>
    1984:	88 23       	and	r24, r24
    1986:	89 f0       	breq	.+34     	; 0x19aa <__vector_3+0x50>
		Wheel3_Value = Wheel_Timer;
    1988:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    198c:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    1990:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    1994:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1998:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <Wheel3_Value+0x1>
    199c:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <Wheel3_Value>
		timer2_stop();
    19a0:	bc dd       	rcall	.-1160   	; 0x151a <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    19a2:	19 be       	out	0x39, r1	; 57
ISR (INT2_vect) {	// wheel-3 
	if (int2_order){
		Wheel3_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int2_order = 0;
    19a4:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <int2_order>
    19a8:	0e c0       	rjmp	.+28     	; 0x19c6 <__vector_3+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    19aa:	85 b5       	in	r24, 0x25	; 37
    19ac:	82 60       	ori	r24, 0x02	; 2
    19ae:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    19b0:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    19b4:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    19b8:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    19bc:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int2_order = 1;
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <int2_order>
	}
}
    19c6:	ff 91       	pop	r31
    19c8:	ef 91       	pop	r30
    19ca:	bf 91       	pop	r27
    19cc:	af 91       	pop	r26
    19ce:	9f 91       	pop	r25
    19d0:	8f 91       	pop	r24
    19d2:	7f 91       	pop	r23
    19d4:	6f 91       	pop	r22
    19d6:	5f 91       	pop	r21
    19d8:	4f 91       	pop	r20
    19da:	3f 91       	pop	r19
    19dc:	2f 91       	pop	r18
    19de:	0f 90       	pop	r0
    19e0:	0b be       	out	0x3b, r0	; 59
    19e2:	0f 90       	pop	r0
    19e4:	0f be       	out	0x3f, r0	; 63
    19e6:	0f 90       	pop	r0
    19e8:	1f 90       	pop	r1
    19ea:	18 95       	reti

000019ec <__vector_4>:

ISR (INT3_vect) {	// wheel-4 
    19ec:	1f 92       	push	r1
    19ee:	0f 92       	push	r0
    19f0:	0f b6       	in	r0, 0x3f	; 63
    19f2:	0f 92       	push	r0
    19f4:	11 24       	eor	r1, r1
    19f6:	0b b6       	in	r0, 0x3b	; 59
    19f8:	0f 92       	push	r0
    19fa:	2f 93       	push	r18
    19fc:	3f 93       	push	r19
    19fe:	4f 93       	push	r20
    1a00:	5f 93       	push	r21
    1a02:	6f 93       	push	r22
    1a04:	7f 93       	push	r23
    1a06:	8f 93       	push	r24
    1a08:	9f 93       	push	r25
    1a0a:	af 93       	push	r26
    1a0c:	bf 93       	push	r27
    1a0e:	ef 93       	push	r30
    1a10:	ff 93       	push	r31
	if (int3_order){
    1a12:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <int3_order>
    1a16:	88 23       	and	r24, r24
    1a18:	89 f0       	breq	.+34     	; 0x1a3c <__vector_4+0x50>
		Wheel4_Value = Wheel_Timer;
    1a1a:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    1a1e:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    1a22:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    1a26:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1a2a:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <Wheel4_Value+0x1>
    1a2e:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <Wheel4_Value>
		timer2_stop();
    1a32:	73 dd       	rcall	.-1306   	; 0x151a <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    1a34:	19 be       	out	0x39, r1	; 57
ISR (INT3_vect) {	// wheel-4 
	if (int3_order){
		Wheel4_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int3_order = 0;
    1a36:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <int3_order>
    1a3a:	0e c0       	rjmp	.+28     	; 0x1a58 <__vector_4+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    1a3c:	85 b5       	in	r24, 0x25	; 37
    1a3e:	82 60       	ori	r24, 0x02	; 2
    1a40:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    1a42:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    1a46:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    1a4a:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    1a4e:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int3_order = 1;
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <int3_order>
	}
}
    1a58:	ff 91       	pop	r31
    1a5a:	ef 91       	pop	r30
    1a5c:	bf 91       	pop	r27
    1a5e:	af 91       	pop	r26
    1a60:	9f 91       	pop	r25
    1a62:	8f 91       	pop	r24
    1a64:	7f 91       	pop	r23
    1a66:	6f 91       	pop	r22
    1a68:	5f 91       	pop	r21
    1a6a:	4f 91       	pop	r20
    1a6c:	3f 91       	pop	r19
    1a6e:	2f 91       	pop	r18
    1a70:	0f 90       	pop	r0
    1a72:	0b be       	out	0x3b, r0	; 59
    1a74:	0f 90       	pop	r0
    1a76:	0f be       	out	0x3f, r0	; 63
    1a78:	0f 90       	pop	r0
    1a7a:	1f 90       	pop	r1
    1a7c:	18 95       	reti

00001a7e <__floatunsisf>:
    1a7e:	e8 94       	clt
    1a80:	09 c0       	rjmp	.+18     	; 0x1a94 <__floatsisf+0x12>

00001a82 <__floatsisf>:
    1a82:	97 fb       	bst	r25, 7
    1a84:	3e f4       	brtc	.+14     	; 0x1a94 <__floatsisf+0x12>
    1a86:	90 95       	com	r25
    1a88:	80 95       	com	r24
    1a8a:	70 95       	com	r23
    1a8c:	61 95       	neg	r22
    1a8e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a90:	8f 4f       	sbci	r24, 0xFF	; 255
    1a92:	9f 4f       	sbci	r25, 0xFF	; 255
    1a94:	99 23       	and	r25, r25
    1a96:	a9 f0       	breq	.+42     	; 0x1ac2 <__floatsisf+0x40>
    1a98:	f9 2f       	mov	r31, r25
    1a9a:	96 e9       	ldi	r25, 0x96	; 150
    1a9c:	bb 27       	eor	r27, r27
    1a9e:	93 95       	inc	r25
    1aa0:	f6 95       	lsr	r31
    1aa2:	87 95       	ror	r24
    1aa4:	77 95       	ror	r23
    1aa6:	67 95       	ror	r22
    1aa8:	b7 95       	ror	r27
    1aaa:	f1 11       	cpse	r31, r1
    1aac:	f8 cf       	rjmp	.-16     	; 0x1a9e <__floatsisf+0x1c>
    1aae:	fa f4       	brpl	.+62     	; 0x1aee <__floatsisf+0x6c>
    1ab0:	bb 0f       	add	r27, r27
    1ab2:	11 f4       	brne	.+4      	; 0x1ab8 <__floatsisf+0x36>
    1ab4:	60 ff       	sbrs	r22, 0
    1ab6:	1b c0       	rjmp	.+54     	; 0x1aee <__floatsisf+0x6c>
    1ab8:	6f 5f       	subi	r22, 0xFF	; 255
    1aba:	7f 4f       	sbci	r23, 0xFF	; 255
    1abc:	8f 4f       	sbci	r24, 0xFF	; 255
    1abe:	9f 4f       	sbci	r25, 0xFF	; 255
    1ac0:	16 c0       	rjmp	.+44     	; 0x1aee <__floatsisf+0x6c>
    1ac2:	88 23       	and	r24, r24
    1ac4:	11 f0       	breq	.+4      	; 0x1aca <__floatsisf+0x48>
    1ac6:	96 e9       	ldi	r25, 0x96	; 150
    1ac8:	11 c0       	rjmp	.+34     	; 0x1aec <__floatsisf+0x6a>
    1aca:	77 23       	and	r23, r23
    1acc:	21 f0       	breq	.+8      	; 0x1ad6 <__floatsisf+0x54>
    1ace:	9e e8       	ldi	r25, 0x8E	; 142
    1ad0:	87 2f       	mov	r24, r23
    1ad2:	76 2f       	mov	r23, r22
    1ad4:	05 c0       	rjmp	.+10     	; 0x1ae0 <__floatsisf+0x5e>
    1ad6:	66 23       	and	r22, r22
    1ad8:	71 f0       	breq	.+28     	; 0x1af6 <__floatsisf+0x74>
    1ada:	96 e8       	ldi	r25, 0x86	; 134
    1adc:	86 2f       	mov	r24, r22
    1ade:	70 e0       	ldi	r23, 0x00	; 0
    1ae0:	60 e0       	ldi	r22, 0x00	; 0
    1ae2:	2a f0       	brmi	.+10     	; 0x1aee <__floatsisf+0x6c>
    1ae4:	9a 95       	dec	r25
    1ae6:	66 0f       	add	r22, r22
    1ae8:	77 1f       	adc	r23, r23
    1aea:	88 1f       	adc	r24, r24
    1aec:	da f7       	brpl	.-10     	; 0x1ae4 <__floatsisf+0x62>
    1aee:	88 0f       	add	r24, r24
    1af0:	96 95       	lsr	r25
    1af2:	87 95       	ror	r24
    1af4:	97 f9       	bld	r25, 7
    1af6:	08 95       	ret

00001af8 <__mulsf3>:
    1af8:	0b d0       	rcall	.+22     	; 0x1b10 <__mulsf3x>
    1afa:	78 c0       	rjmp	.+240    	; 0x1bec <__fp_round>
    1afc:	69 d0       	rcall	.+210    	; 0x1bd0 <__fp_pscA>
    1afe:	28 f0       	brcs	.+10     	; 0x1b0a <__mulsf3+0x12>
    1b00:	6e d0       	rcall	.+220    	; 0x1bde <__fp_pscB>
    1b02:	18 f0       	brcs	.+6      	; 0x1b0a <__mulsf3+0x12>
    1b04:	95 23       	and	r25, r21
    1b06:	09 f0       	breq	.+2      	; 0x1b0a <__mulsf3+0x12>
    1b08:	5a c0       	rjmp	.+180    	; 0x1bbe <__fp_inf>
    1b0a:	5f c0       	rjmp	.+190    	; 0x1bca <__fp_nan>
    1b0c:	11 24       	eor	r1, r1
    1b0e:	a2 c0       	rjmp	.+324    	; 0x1c54 <__fp_szero>

00001b10 <__mulsf3x>:
    1b10:	7e d0       	rcall	.+252    	; 0x1c0e <__fp_split3>
    1b12:	a0 f3       	brcs	.-24     	; 0x1afc <__mulsf3+0x4>

00001b14 <__mulsf3_pse>:
    1b14:	95 9f       	mul	r25, r21
    1b16:	d1 f3       	breq	.-12     	; 0x1b0c <__mulsf3+0x14>
    1b18:	95 0f       	add	r25, r21
    1b1a:	50 e0       	ldi	r21, 0x00	; 0
    1b1c:	55 1f       	adc	r21, r21
    1b1e:	62 9f       	mul	r22, r18
    1b20:	f0 01       	movw	r30, r0
    1b22:	72 9f       	mul	r23, r18
    1b24:	bb 27       	eor	r27, r27
    1b26:	f0 0d       	add	r31, r0
    1b28:	b1 1d       	adc	r27, r1
    1b2a:	63 9f       	mul	r22, r19
    1b2c:	aa 27       	eor	r26, r26
    1b2e:	f0 0d       	add	r31, r0
    1b30:	b1 1d       	adc	r27, r1
    1b32:	aa 1f       	adc	r26, r26
    1b34:	64 9f       	mul	r22, r20
    1b36:	66 27       	eor	r22, r22
    1b38:	b0 0d       	add	r27, r0
    1b3a:	a1 1d       	adc	r26, r1
    1b3c:	66 1f       	adc	r22, r22
    1b3e:	82 9f       	mul	r24, r18
    1b40:	22 27       	eor	r18, r18
    1b42:	b0 0d       	add	r27, r0
    1b44:	a1 1d       	adc	r26, r1
    1b46:	62 1f       	adc	r22, r18
    1b48:	73 9f       	mul	r23, r19
    1b4a:	b0 0d       	add	r27, r0
    1b4c:	a1 1d       	adc	r26, r1
    1b4e:	62 1f       	adc	r22, r18
    1b50:	83 9f       	mul	r24, r19
    1b52:	a0 0d       	add	r26, r0
    1b54:	61 1d       	adc	r22, r1
    1b56:	22 1f       	adc	r18, r18
    1b58:	74 9f       	mul	r23, r20
    1b5a:	33 27       	eor	r19, r19
    1b5c:	a0 0d       	add	r26, r0
    1b5e:	61 1d       	adc	r22, r1
    1b60:	23 1f       	adc	r18, r19
    1b62:	84 9f       	mul	r24, r20
    1b64:	60 0d       	add	r22, r0
    1b66:	21 1d       	adc	r18, r1
    1b68:	82 2f       	mov	r24, r18
    1b6a:	76 2f       	mov	r23, r22
    1b6c:	6a 2f       	mov	r22, r26
    1b6e:	11 24       	eor	r1, r1
    1b70:	9f 57       	subi	r25, 0x7F	; 127
    1b72:	50 40       	sbci	r21, 0x00	; 0
    1b74:	8a f0       	brmi	.+34     	; 0x1b98 <__mulsf3_pse+0x84>
    1b76:	e1 f0       	breq	.+56     	; 0x1bb0 <__mulsf3_pse+0x9c>
    1b78:	88 23       	and	r24, r24
    1b7a:	4a f0       	brmi	.+18     	; 0x1b8e <__mulsf3_pse+0x7a>
    1b7c:	ee 0f       	add	r30, r30
    1b7e:	ff 1f       	adc	r31, r31
    1b80:	bb 1f       	adc	r27, r27
    1b82:	66 1f       	adc	r22, r22
    1b84:	77 1f       	adc	r23, r23
    1b86:	88 1f       	adc	r24, r24
    1b88:	91 50       	subi	r25, 0x01	; 1
    1b8a:	50 40       	sbci	r21, 0x00	; 0
    1b8c:	a9 f7       	brne	.-22     	; 0x1b78 <__mulsf3_pse+0x64>
    1b8e:	9e 3f       	cpi	r25, 0xFE	; 254
    1b90:	51 05       	cpc	r21, r1
    1b92:	70 f0       	brcs	.+28     	; 0x1bb0 <__mulsf3_pse+0x9c>
    1b94:	14 c0       	rjmp	.+40     	; 0x1bbe <__fp_inf>
    1b96:	5e c0       	rjmp	.+188    	; 0x1c54 <__fp_szero>
    1b98:	5f 3f       	cpi	r21, 0xFF	; 255
    1b9a:	ec f3       	brlt	.-6      	; 0x1b96 <__mulsf3_pse+0x82>
    1b9c:	98 3e       	cpi	r25, 0xE8	; 232
    1b9e:	dc f3       	brlt	.-10     	; 0x1b96 <__mulsf3_pse+0x82>
    1ba0:	86 95       	lsr	r24
    1ba2:	77 95       	ror	r23
    1ba4:	67 95       	ror	r22
    1ba6:	b7 95       	ror	r27
    1ba8:	f7 95       	ror	r31
    1baa:	e7 95       	ror	r30
    1bac:	9f 5f       	subi	r25, 0xFF	; 255
    1bae:	c1 f7       	brne	.-16     	; 0x1ba0 <__mulsf3_pse+0x8c>
    1bb0:	fe 2b       	or	r31, r30
    1bb2:	88 0f       	add	r24, r24
    1bb4:	91 1d       	adc	r25, r1
    1bb6:	96 95       	lsr	r25
    1bb8:	87 95       	ror	r24
    1bba:	97 f9       	bld	r25, 7
    1bbc:	08 95       	ret

00001bbe <__fp_inf>:
    1bbe:	97 f9       	bld	r25, 7
    1bc0:	9f 67       	ori	r25, 0x7F	; 127
    1bc2:	80 e8       	ldi	r24, 0x80	; 128
    1bc4:	70 e0       	ldi	r23, 0x00	; 0
    1bc6:	60 e0       	ldi	r22, 0x00	; 0
    1bc8:	08 95       	ret

00001bca <__fp_nan>:
    1bca:	9f ef       	ldi	r25, 0xFF	; 255
    1bcc:	80 ec       	ldi	r24, 0xC0	; 192
    1bce:	08 95       	ret

00001bd0 <__fp_pscA>:
    1bd0:	00 24       	eor	r0, r0
    1bd2:	0a 94       	dec	r0
    1bd4:	16 16       	cp	r1, r22
    1bd6:	17 06       	cpc	r1, r23
    1bd8:	18 06       	cpc	r1, r24
    1bda:	09 06       	cpc	r0, r25
    1bdc:	08 95       	ret

00001bde <__fp_pscB>:
    1bde:	00 24       	eor	r0, r0
    1be0:	0a 94       	dec	r0
    1be2:	12 16       	cp	r1, r18
    1be4:	13 06       	cpc	r1, r19
    1be6:	14 06       	cpc	r1, r20
    1be8:	05 06       	cpc	r0, r21
    1bea:	08 95       	ret

00001bec <__fp_round>:
    1bec:	09 2e       	mov	r0, r25
    1bee:	03 94       	inc	r0
    1bf0:	00 0c       	add	r0, r0
    1bf2:	11 f4       	brne	.+4      	; 0x1bf8 <__fp_round+0xc>
    1bf4:	88 23       	and	r24, r24
    1bf6:	52 f0       	brmi	.+20     	; 0x1c0c <__fp_round+0x20>
    1bf8:	bb 0f       	add	r27, r27
    1bfa:	40 f4       	brcc	.+16     	; 0x1c0c <__fp_round+0x20>
    1bfc:	bf 2b       	or	r27, r31
    1bfe:	11 f4       	brne	.+4      	; 0x1c04 <__fp_round+0x18>
    1c00:	60 ff       	sbrs	r22, 0
    1c02:	04 c0       	rjmp	.+8      	; 0x1c0c <__fp_round+0x20>
    1c04:	6f 5f       	subi	r22, 0xFF	; 255
    1c06:	7f 4f       	sbci	r23, 0xFF	; 255
    1c08:	8f 4f       	sbci	r24, 0xFF	; 255
    1c0a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c0c:	08 95       	ret

00001c0e <__fp_split3>:
    1c0e:	57 fd       	sbrc	r21, 7
    1c10:	90 58       	subi	r25, 0x80	; 128
    1c12:	44 0f       	add	r20, r20
    1c14:	55 1f       	adc	r21, r21
    1c16:	59 f0       	breq	.+22     	; 0x1c2e <__fp_splitA+0x10>
    1c18:	5f 3f       	cpi	r21, 0xFF	; 255
    1c1a:	71 f0       	breq	.+28     	; 0x1c38 <__fp_splitA+0x1a>
    1c1c:	47 95       	ror	r20

00001c1e <__fp_splitA>:
    1c1e:	88 0f       	add	r24, r24
    1c20:	97 fb       	bst	r25, 7
    1c22:	99 1f       	adc	r25, r25
    1c24:	61 f0       	breq	.+24     	; 0x1c3e <__fp_splitA+0x20>
    1c26:	9f 3f       	cpi	r25, 0xFF	; 255
    1c28:	79 f0       	breq	.+30     	; 0x1c48 <__fp_splitA+0x2a>
    1c2a:	87 95       	ror	r24
    1c2c:	08 95       	ret
    1c2e:	12 16       	cp	r1, r18
    1c30:	13 06       	cpc	r1, r19
    1c32:	14 06       	cpc	r1, r20
    1c34:	55 1f       	adc	r21, r21
    1c36:	f2 cf       	rjmp	.-28     	; 0x1c1c <__fp_split3+0xe>
    1c38:	46 95       	lsr	r20
    1c3a:	f1 df       	rcall	.-30     	; 0x1c1e <__fp_splitA>
    1c3c:	08 c0       	rjmp	.+16     	; 0x1c4e <__fp_splitA+0x30>
    1c3e:	16 16       	cp	r1, r22
    1c40:	17 06       	cpc	r1, r23
    1c42:	18 06       	cpc	r1, r24
    1c44:	99 1f       	adc	r25, r25
    1c46:	f1 cf       	rjmp	.-30     	; 0x1c2a <__fp_splitA+0xc>
    1c48:	86 95       	lsr	r24
    1c4a:	71 05       	cpc	r23, r1
    1c4c:	61 05       	cpc	r22, r1
    1c4e:	08 94       	sec
    1c50:	08 95       	ret

00001c52 <__fp_zero>:
    1c52:	e8 94       	clt

00001c54 <__fp_szero>:
    1c54:	bb 27       	eor	r27, r27
    1c56:	66 27       	eor	r22, r22
    1c58:	77 27       	eor	r23, r23
    1c5a:	cb 01       	movw	r24, r22
    1c5c:	97 f9       	bld	r25, 7
    1c5e:	08 95       	ret

00001c60 <__divmodhi4>:
    1c60:	97 fb       	bst	r25, 7
    1c62:	07 2e       	mov	r0, r23
    1c64:	16 f4       	brtc	.+4      	; 0x1c6a <__divmodhi4+0xa>
    1c66:	00 94       	com	r0
    1c68:	06 d0       	rcall	.+12     	; 0x1c76 <__divmodhi4_neg1>
    1c6a:	77 fd       	sbrc	r23, 7
    1c6c:	08 d0       	rcall	.+16     	; 0x1c7e <__divmodhi4_neg2>
    1c6e:	45 d0       	rcall	.+138    	; 0x1cfa <__udivmodhi4>
    1c70:	07 fc       	sbrc	r0, 7
    1c72:	05 d0       	rcall	.+10     	; 0x1c7e <__divmodhi4_neg2>
    1c74:	3e f4       	brtc	.+14     	; 0x1c84 <__divmodhi4_exit>

00001c76 <__divmodhi4_neg1>:
    1c76:	90 95       	com	r25
    1c78:	81 95       	neg	r24
    1c7a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c7c:	08 95       	ret

00001c7e <__divmodhi4_neg2>:
    1c7e:	70 95       	com	r23
    1c80:	61 95       	neg	r22
    1c82:	7f 4f       	sbci	r23, 0xFF	; 255

00001c84 <__divmodhi4_exit>:
    1c84:	08 95       	ret

00001c86 <__udivmodsi4>:
    1c86:	a1 e2       	ldi	r26, 0x21	; 33
    1c88:	1a 2e       	mov	r1, r26
    1c8a:	aa 1b       	sub	r26, r26
    1c8c:	bb 1b       	sub	r27, r27
    1c8e:	fd 01       	movw	r30, r26
    1c90:	0d c0       	rjmp	.+26     	; 0x1cac <__udivmodsi4_ep>

00001c92 <__udivmodsi4_loop>:
    1c92:	aa 1f       	adc	r26, r26
    1c94:	bb 1f       	adc	r27, r27
    1c96:	ee 1f       	adc	r30, r30
    1c98:	ff 1f       	adc	r31, r31
    1c9a:	a2 17       	cp	r26, r18
    1c9c:	b3 07       	cpc	r27, r19
    1c9e:	e4 07       	cpc	r30, r20
    1ca0:	f5 07       	cpc	r31, r21
    1ca2:	20 f0       	brcs	.+8      	; 0x1cac <__udivmodsi4_ep>
    1ca4:	a2 1b       	sub	r26, r18
    1ca6:	b3 0b       	sbc	r27, r19
    1ca8:	e4 0b       	sbc	r30, r20
    1caa:	f5 0b       	sbc	r31, r21

00001cac <__udivmodsi4_ep>:
    1cac:	66 1f       	adc	r22, r22
    1cae:	77 1f       	adc	r23, r23
    1cb0:	88 1f       	adc	r24, r24
    1cb2:	99 1f       	adc	r25, r25
    1cb4:	1a 94       	dec	r1
    1cb6:	69 f7       	brne	.-38     	; 0x1c92 <__udivmodsi4_loop>
    1cb8:	60 95       	com	r22
    1cba:	70 95       	com	r23
    1cbc:	80 95       	com	r24
    1cbe:	90 95       	com	r25
    1cc0:	9b 01       	movw	r18, r22
    1cc2:	ac 01       	movw	r20, r24
    1cc4:	bd 01       	movw	r22, r26
    1cc6:	cf 01       	movw	r24, r30
    1cc8:	08 95       	ret

00001cca <__tablejump2__>:
    1cca:	ee 0f       	add	r30, r30
    1ccc:	ff 1f       	adc	r31, r31
    1cce:	00 24       	eor	r0, r0
    1cd0:	00 1c       	adc	r0, r0
    1cd2:	0b be       	out	0x3b, r0	; 59
    1cd4:	07 90       	elpm	r0, Z+
    1cd6:	f6 91       	elpm	r31, Z
    1cd8:	e0 2d       	mov	r30, r0
    1cda:	09 94       	ijmp

00001cdc <__umulhisi3>:
    1cdc:	a2 9f       	mul	r26, r18
    1cde:	b0 01       	movw	r22, r0
    1ce0:	b3 9f       	mul	r27, r19
    1ce2:	c0 01       	movw	r24, r0
    1ce4:	a3 9f       	mul	r26, r19
    1ce6:	70 0d       	add	r23, r0
    1ce8:	81 1d       	adc	r24, r1
    1cea:	11 24       	eor	r1, r1
    1cec:	91 1d       	adc	r25, r1
    1cee:	b2 9f       	mul	r27, r18
    1cf0:	70 0d       	add	r23, r0
    1cf2:	81 1d       	adc	r24, r1
    1cf4:	11 24       	eor	r1, r1
    1cf6:	91 1d       	adc	r25, r1
    1cf8:	08 95       	ret

00001cfa <__udivmodhi4>:
    1cfa:	aa 1b       	sub	r26, r26
    1cfc:	bb 1b       	sub	r27, r27
    1cfe:	51 e1       	ldi	r21, 0x11	; 17
    1d00:	07 c0       	rjmp	.+14     	; 0x1d10 <__udivmodhi4_ep>

00001d02 <__udivmodhi4_loop>:
    1d02:	aa 1f       	adc	r26, r26
    1d04:	bb 1f       	adc	r27, r27
    1d06:	a6 17       	cp	r26, r22
    1d08:	b7 07       	cpc	r27, r23
    1d0a:	10 f0       	brcs	.+4      	; 0x1d10 <__udivmodhi4_ep>
    1d0c:	a6 1b       	sub	r26, r22
    1d0e:	b7 0b       	sbc	r27, r23

00001d10 <__udivmodhi4_ep>:
    1d10:	88 1f       	adc	r24, r24
    1d12:	99 1f       	adc	r25, r25
    1d14:	5a 95       	dec	r21
    1d16:	a9 f7       	brne	.-22     	; 0x1d02 <__udivmodhi4_loop>
    1d18:	80 95       	com	r24
    1d1a:	90 95       	com	r25
    1d1c:	bc 01       	movw	r22, r24
    1d1e:	cd 01       	movw	r24, r26
    1d20:	08 95       	ret

00001d22 <dtostrf>:
    1d22:	ef 92       	push	r14
    1d24:	0f 93       	push	r16
    1d26:	1f 93       	push	r17
    1d28:	cf 93       	push	r28
    1d2a:	df 93       	push	r29
    1d2c:	e8 01       	movw	r28, r16
    1d2e:	47 fd       	sbrc	r20, 7
    1d30:	02 c0       	rjmp	.+4      	; 0x1d36 <dtostrf+0x14>
    1d32:	34 e0       	ldi	r19, 0x04	; 4
    1d34:	01 c0       	rjmp	.+2      	; 0x1d38 <dtostrf+0x16>
    1d36:	34 e1       	ldi	r19, 0x14	; 20
    1d38:	04 2e       	mov	r0, r20
    1d3a:	00 0c       	add	r0, r0
    1d3c:	55 0b       	sbc	r21, r21
    1d3e:	57 ff       	sbrs	r21, 7
    1d40:	03 c0       	rjmp	.+6      	; 0x1d48 <dtostrf+0x26>
    1d42:	51 95       	neg	r21
    1d44:	41 95       	neg	r20
    1d46:	51 09       	sbc	r21, r1
    1d48:	e3 2e       	mov	r14, r19
    1d4a:	02 2f       	mov	r16, r18
    1d4c:	24 2f       	mov	r18, r20
    1d4e:	ae 01       	movw	r20, r28
    1d50:	37 d0       	rcall	.+110    	; 0x1dc0 <dtoa_prf>
    1d52:	ce 01       	movw	r24, r28
    1d54:	df 91       	pop	r29
    1d56:	cf 91       	pop	r28
    1d58:	1f 91       	pop	r17
    1d5a:	0f 91       	pop	r16
    1d5c:	ef 90       	pop	r14
    1d5e:	08 95       	ret

00001d60 <strcpy_P>:
    1d60:	fb 01       	movw	r30, r22
    1d62:	dc 01       	movw	r26, r24
    1d64:	05 90       	lpm	r0, Z+
    1d66:	0d 92       	st	X+, r0
    1d68:	00 20       	and	r0, r0
    1d6a:	e1 f7       	brne	.-8      	; 0x1d64 <strcpy_P+0x4>
    1d6c:	08 95       	ret

00001d6e <memset>:
    1d6e:	dc 01       	movw	r26, r24
    1d70:	01 c0       	rjmp	.+2      	; 0x1d74 <memset+0x6>
    1d72:	6d 93       	st	X+, r22
    1d74:	41 50       	subi	r20, 0x01	; 1
    1d76:	50 40       	sbci	r21, 0x00	; 0
    1d78:	e0 f7       	brcc	.-8      	; 0x1d72 <memset+0x4>
    1d7a:	08 95       	ret

00001d7c <strcmp>:
    1d7c:	fb 01       	movw	r30, r22
    1d7e:	dc 01       	movw	r26, r24
    1d80:	8d 91       	ld	r24, X+
    1d82:	01 90       	ld	r0, Z+
    1d84:	80 19       	sub	r24, r0
    1d86:	01 10       	cpse	r0, r1
    1d88:	d9 f3       	breq	.-10     	; 0x1d80 <strcmp+0x4>
    1d8a:	99 0b       	sbc	r25, r25
    1d8c:	08 95       	ret

00001d8e <__utoa_ncheck>:
    1d8e:	bb 27       	eor	r27, r27

00001d90 <__utoa_common>:
    1d90:	fb 01       	movw	r30, r22
    1d92:	55 27       	eor	r21, r21
    1d94:	aa 27       	eor	r26, r26
    1d96:	88 0f       	add	r24, r24
    1d98:	99 1f       	adc	r25, r25
    1d9a:	aa 1f       	adc	r26, r26
    1d9c:	a4 17       	cp	r26, r20
    1d9e:	10 f0       	brcs	.+4      	; 0x1da4 <__utoa_common+0x14>
    1da0:	a4 1b       	sub	r26, r20
    1da2:	83 95       	inc	r24
    1da4:	50 51       	subi	r21, 0x10	; 16
    1da6:	b9 f7       	brne	.-18     	; 0x1d96 <__utoa_common+0x6>
    1da8:	a0 5d       	subi	r26, 0xD0	; 208
    1daa:	aa 33       	cpi	r26, 0x3A	; 58
    1dac:	08 f0       	brcs	.+2      	; 0x1db0 <__utoa_common+0x20>
    1dae:	a9 5d       	subi	r26, 0xD9	; 217
    1db0:	a1 93       	st	Z+, r26
    1db2:	00 97       	sbiw	r24, 0x00	; 0
    1db4:	79 f7       	brne	.-34     	; 0x1d94 <__utoa_common+0x4>
    1db6:	b1 11       	cpse	r27, r1
    1db8:	b1 93       	st	Z+, r27
    1dba:	11 92       	st	Z+, r1
    1dbc:	cb 01       	movw	r24, r22
    1dbe:	4e c2       	rjmp	.+1180   	; 0x225c <strrev>

00001dc0 <dtoa_prf>:
    1dc0:	8f 92       	push	r8
    1dc2:	9f 92       	push	r9
    1dc4:	af 92       	push	r10
    1dc6:	bf 92       	push	r11
    1dc8:	cf 92       	push	r12
    1dca:	df 92       	push	r13
    1dcc:	ef 92       	push	r14
    1dce:	ff 92       	push	r15
    1dd0:	0f 93       	push	r16
    1dd2:	1f 93       	push	r17
    1dd4:	cf 93       	push	r28
    1dd6:	df 93       	push	r29
    1dd8:	cd b7       	in	r28, 0x3d	; 61
    1dda:	de b7       	in	r29, 0x3e	; 62
    1ddc:	29 97       	sbiw	r28, 0x09	; 9
    1dde:	0f b6       	in	r0, 0x3f	; 63
    1de0:	f8 94       	cli
    1de2:	de bf       	out	0x3e, r29	; 62
    1de4:	0f be       	out	0x3f, r0	; 63
    1de6:	cd bf       	out	0x3d, r28	; 61
    1de8:	6a 01       	movw	r12, r20
    1dea:	12 2f       	mov	r17, r18
    1dec:	b0 2e       	mov	r11, r16
    1dee:	2b e3       	ldi	r18, 0x3B	; 59
    1df0:	20 17       	cp	r18, r16
    1df2:	20 f0       	brcs	.+8      	; 0x1dfc <dtoa_prf+0x3c>
    1df4:	ff 24       	eor	r15, r15
    1df6:	f3 94       	inc	r15
    1df8:	f0 0e       	add	r15, r16
    1dfa:	02 c0       	rjmp	.+4      	; 0x1e00 <dtoa_prf+0x40>
    1dfc:	2c e3       	ldi	r18, 0x3C	; 60
    1dfe:	f2 2e       	mov	r15, r18
    1e00:	0f 2d       	mov	r16, r15
    1e02:	27 e0       	ldi	r18, 0x07	; 7
    1e04:	ae 01       	movw	r20, r28
    1e06:	4f 5f       	subi	r20, 0xFF	; 255
    1e08:	5f 4f       	sbci	r21, 0xFF	; 255
    1e0a:	50 d1       	rcall	.+672    	; 0x20ac <__ftoa_engine>
    1e0c:	bc 01       	movw	r22, r24
    1e0e:	49 81       	ldd	r20, Y+1	; 0x01
    1e10:	84 2f       	mov	r24, r20
    1e12:	89 70       	andi	r24, 0x09	; 9
    1e14:	81 30       	cpi	r24, 0x01	; 1
    1e16:	31 f0       	breq	.+12     	; 0x1e24 <dtoa_prf+0x64>
    1e18:	e1 fc       	sbrc	r14, 1
    1e1a:	06 c0       	rjmp	.+12     	; 0x1e28 <dtoa_prf+0x68>
    1e1c:	e0 fe       	sbrs	r14, 0
    1e1e:	06 c0       	rjmp	.+12     	; 0x1e2c <dtoa_prf+0x6c>
    1e20:	90 e2       	ldi	r25, 0x20	; 32
    1e22:	05 c0       	rjmp	.+10     	; 0x1e2e <dtoa_prf+0x6e>
    1e24:	9d e2       	ldi	r25, 0x2D	; 45
    1e26:	03 c0       	rjmp	.+6      	; 0x1e2e <dtoa_prf+0x6e>
    1e28:	9b e2       	ldi	r25, 0x2B	; 43
    1e2a:	01 c0       	rjmp	.+2      	; 0x1e2e <dtoa_prf+0x6e>
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	5e 2d       	mov	r21, r14
    1e30:	50 71       	andi	r21, 0x10	; 16
    1e32:	43 ff       	sbrs	r20, 3
    1e34:	3c c0       	rjmp	.+120    	; 0x1eae <dtoa_prf+0xee>
    1e36:	91 11       	cpse	r25, r1
    1e38:	02 c0       	rjmp	.+4      	; 0x1e3e <dtoa_prf+0x7e>
    1e3a:	83 e0       	ldi	r24, 0x03	; 3
    1e3c:	01 c0       	rjmp	.+2      	; 0x1e40 <dtoa_prf+0x80>
    1e3e:	84 e0       	ldi	r24, 0x04	; 4
    1e40:	81 17       	cp	r24, r17
    1e42:	18 f4       	brcc	.+6      	; 0x1e4a <dtoa_prf+0x8a>
    1e44:	21 2f       	mov	r18, r17
    1e46:	28 1b       	sub	r18, r24
    1e48:	01 c0       	rjmp	.+2      	; 0x1e4c <dtoa_prf+0x8c>
    1e4a:	20 e0       	ldi	r18, 0x00	; 0
    1e4c:	51 11       	cpse	r21, r1
    1e4e:	0b c0       	rjmp	.+22     	; 0x1e66 <dtoa_prf+0xa6>
    1e50:	f6 01       	movw	r30, r12
    1e52:	82 2f       	mov	r24, r18
    1e54:	30 e2       	ldi	r19, 0x20	; 32
    1e56:	88 23       	and	r24, r24
    1e58:	19 f0       	breq	.+6      	; 0x1e60 <dtoa_prf+0xa0>
    1e5a:	31 93       	st	Z+, r19
    1e5c:	81 50       	subi	r24, 0x01	; 1
    1e5e:	fb cf       	rjmp	.-10     	; 0x1e56 <dtoa_prf+0x96>
    1e60:	c2 0e       	add	r12, r18
    1e62:	d1 1c       	adc	r13, r1
    1e64:	20 e0       	ldi	r18, 0x00	; 0
    1e66:	99 23       	and	r25, r25
    1e68:	29 f0       	breq	.+10     	; 0x1e74 <dtoa_prf+0xb4>
    1e6a:	d6 01       	movw	r26, r12
    1e6c:	9c 93       	st	X, r25
    1e6e:	f6 01       	movw	r30, r12
    1e70:	31 96       	adiw	r30, 0x01	; 1
    1e72:	6f 01       	movw	r12, r30
    1e74:	c6 01       	movw	r24, r12
    1e76:	03 96       	adiw	r24, 0x03	; 3
    1e78:	e2 fe       	sbrs	r14, 2
    1e7a:	0a c0       	rjmp	.+20     	; 0x1e90 <dtoa_prf+0xd0>
    1e7c:	3e e4       	ldi	r19, 0x4E	; 78
    1e7e:	d6 01       	movw	r26, r12
    1e80:	3c 93       	st	X, r19
    1e82:	41 e4       	ldi	r20, 0x41	; 65
    1e84:	11 96       	adiw	r26, 0x01	; 1
    1e86:	4c 93       	st	X, r20
    1e88:	11 97       	sbiw	r26, 0x01	; 1
    1e8a:	12 96       	adiw	r26, 0x02	; 2
    1e8c:	3c 93       	st	X, r19
    1e8e:	06 c0       	rjmp	.+12     	; 0x1e9c <dtoa_prf+0xdc>
    1e90:	3e e6       	ldi	r19, 0x6E	; 110
    1e92:	f6 01       	movw	r30, r12
    1e94:	30 83       	st	Z, r19
    1e96:	41 e6       	ldi	r20, 0x61	; 97
    1e98:	41 83       	std	Z+1, r20	; 0x01
    1e9a:	32 83       	std	Z+2, r19	; 0x02
    1e9c:	fc 01       	movw	r30, r24
    1e9e:	32 2f       	mov	r19, r18
    1ea0:	40 e2       	ldi	r20, 0x20	; 32
    1ea2:	33 23       	and	r19, r19
    1ea4:	09 f4       	brne	.+2      	; 0x1ea8 <dtoa_prf+0xe8>
    1ea6:	42 c0       	rjmp	.+132    	; 0x1f2c <dtoa_prf+0x16c>
    1ea8:	41 93       	st	Z+, r20
    1eaa:	31 50       	subi	r19, 0x01	; 1
    1eac:	fa cf       	rjmp	.-12     	; 0x1ea2 <dtoa_prf+0xe2>
    1eae:	42 ff       	sbrs	r20, 2
    1eb0:	44 c0       	rjmp	.+136    	; 0x1f3a <dtoa_prf+0x17a>
    1eb2:	91 11       	cpse	r25, r1
    1eb4:	02 c0       	rjmp	.+4      	; 0x1eba <dtoa_prf+0xfa>
    1eb6:	83 e0       	ldi	r24, 0x03	; 3
    1eb8:	01 c0       	rjmp	.+2      	; 0x1ebc <dtoa_prf+0xfc>
    1eba:	84 e0       	ldi	r24, 0x04	; 4
    1ebc:	81 17       	cp	r24, r17
    1ebe:	18 f4       	brcc	.+6      	; 0x1ec6 <dtoa_prf+0x106>
    1ec0:	21 2f       	mov	r18, r17
    1ec2:	28 1b       	sub	r18, r24
    1ec4:	01 c0       	rjmp	.+2      	; 0x1ec8 <dtoa_prf+0x108>
    1ec6:	20 e0       	ldi	r18, 0x00	; 0
    1ec8:	51 11       	cpse	r21, r1
    1eca:	0b c0       	rjmp	.+22     	; 0x1ee2 <dtoa_prf+0x122>
    1ecc:	f6 01       	movw	r30, r12
    1ece:	82 2f       	mov	r24, r18
    1ed0:	30 e2       	ldi	r19, 0x20	; 32
    1ed2:	88 23       	and	r24, r24
    1ed4:	19 f0       	breq	.+6      	; 0x1edc <dtoa_prf+0x11c>
    1ed6:	31 93       	st	Z+, r19
    1ed8:	81 50       	subi	r24, 0x01	; 1
    1eda:	fb cf       	rjmp	.-10     	; 0x1ed2 <dtoa_prf+0x112>
    1edc:	c2 0e       	add	r12, r18
    1ede:	d1 1c       	adc	r13, r1
    1ee0:	20 e0       	ldi	r18, 0x00	; 0
    1ee2:	99 23       	and	r25, r25
    1ee4:	29 f0       	breq	.+10     	; 0x1ef0 <dtoa_prf+0x130>
    1ee6:	d6 01       	movw	r26, r12
    1ee8:	9c 93       	st	X, r25
    1eea:	f6 01       	movw	r30, r12
    1eec:	31 96       	adiw	r30, 0x01	; 1
    1eee:	6f 01       	movw	r12, r30
    1ef0:	c6 01       	movw	r24, r12
    1ef2:	03 96       	adiw	r24, 0x03	; 3
    1ef4:	e2 fe       	sbrs	r14, 2
    1ef6:	0b c0       	rjmp	.+22     	; 0x1f0e <dtoa_prf+0x14e>
    1ef8:	39 e4       	ldi	r19, 0x49	; 73
    1efa:	d6 01       	movw	r26, r12
    1efc:	3c 93       	st	X, r19
    1efe:	3e e4       	ldi	r19, 0x4E	; 78
    1f00:	11 96       	adiw	r26, 0x01	; 1
    1f02:	3c 93       	st	X, r19
    1f04:	11 97       	sbiw	r26, 0x01	; 1
    1f06:	36 e4       	ldi	r19, 0x46	; 70
    1f08:	12 96       	adiw	r26, 0x02	; 2
    1f0a:	3c 93       	st	X, r19
    1f0c:	07 c0       	rjmp	.+14     	; 0x1f1c <dtoa_prf+0x15c>
    1f0e:	39 e6       	ldi	r19, 0x69	; 105
    1f10:	f6 01       	movw	r30, r12
    1f12:	30 83       	st	Z, r19
    1f14:	3e e6       	ldi	r19, 0x6E	; 110
    1f16:	31 83       	std	Z+1, r19	; 0x01
    1f18:	36 e6       	ldi	r19, 0x66	; 102
    1f1a:	32 83       	std	Z+2, r19	; 0x02
    1f1c:	fc 01       	movw	r30, r24
    1f1e:	32 2f       	mov	r19, r18
    1f20:	40 e2       	ldi	r20, 0x20	; 32
    1f22:	33 23       	and	r19, r19
    1f24:	19 f0       	breq	.+6      	; 0x1f2c <dtoa_prf+0x16c>
    1f26:	41 93       	st	Z+, r20
    1f28:	31 50       	subi	r19, 0x01	; 1
    1f2a:	fb cf       	rjmp	.-10     	; 0x1f22 <dtoa_prf+0x162>
    1f2c:	fc 01       	movw	r30, r24
    1f2e:	e2 0f       	add	r30, r18
    1f30:	f1 1d       	adc	r31, r1
    1f32:	10 82       	st	Z, r1
    1f34:	8e ef       	ldi	r24, 0xFE	; 254
    1f36:	9f ef       	ldi	r25, 0xFF	; 255
    1f38:	a6 c0       	rjmp	.+332    	; 0x2086 <dtoa_prf+0x2c6>
    1f3a:	21 e0       	ldi	r18, 0x01	; 1
    1f3c:	30 e0       	ldi	r19, 0x00	; 0
    1f3e:	91 11       	cpse	r25, r1
    1f40:	02 c0       	rjmp	.+4      	; 0x1f46 <dtoa_prf+0x186>
    1f42:	20 e0       	ldi	r18, 0x00	; 0
    1f44:	30 e0       	ldi	r19, 0x00	; 0
    1f46:	16 16       	cp	r1, r22
    1f48:	17 06       	cpc	r1, r23
    1f4a:	1c f4       	brge	.+6      	; 0x1f52 <dtoa_prf+0x192>
    1f4c:	fb 01       	movw	r30, r22
    1f4e:	31 96       	adiw	r30, 0x01	; 1
    1f50:	02 c0       	rjmp	.+4      	; 0x1f56 <dtoa_prf+0x196>
    1f52:	e1 e0       	ldi	r30, 0x01	; 1
    1f54:	f0 e0       	ldi	r31, 0x00	; 0
    1f56:	2e 0f       	add	r18, r30
    1f58:	3f 1f       	adc	r19, r31
    1f5a:	bb 20       	and	r11, r11
    1f5c:	21 f0       	breq	.+8      	; 0x1f66 <dtoa_prf+0x1a6>
    1f5e:	eb 2d       	mov	r30, r11
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	31 96       	adiw	r30, 0x01	; 1
    1f64:	02 c0       	rjmp	.+4      	; 0x1f6a <dtoa_prf+0x1aa>
    1f66:	e0 e0       	ldi	r30, 0x00	; 0
    1f68:	f0 e0       	ldi	r31, 0x00	; 0
    1f6a:	2e 0f       	add	r18, r30
    1f6c:	3f 1f       	adc	r19, r31
    1f6e:	e1 2f       	mov	r30, r17
    1f70:	f0 e0       	ldi	r31, 0x00	; 0
    1f72:	2e 17       	cp	r18, r30
    1f74:	3f 07       	cpc	r19, r31
    1f76:	1c f4       	brge	.+6      	; 0x1f7e <dtoa_prf+0x1be>
    1f78:	12 1b       	sub	r17, r18
    1f7a:	21 2f       	mov	r18, r17
    1f7c:	01 c0       	rjmp	.+2      	; 0x1f80 <dtoa_prf+0x1c0>
    1f7e:	20 e0       	ldi	r18, 0x00	; 0
    1f80:	8e 2d       	mov	r24, r14
    1f82:	88 71       	andi	r24, 0x18	; 24
    1f84:	59 f4       	brne	.+22     	; 0x1f9c <dtoa_prf+0x1dc>
    1f86:	f6 01       	movw	r30, r12
    1f88:	82 2f       	mov	r24, r18
    1f8a:	30 e2       	ldi	r19, 0x20	; 32
    1f8c:	88 23       	and	r24, r24
    1f8e:	19 f0       	breq	.+6      	; 0x1f96 <dtoa_prf+0x1d6>
    1f90:	31 93       	st	Z+, r19
    1f92:	81 50       	subi	r24, 0x01	; 1
    1f94:	fb cf       	rjmp	.-10     	; 0x1f8c <dtoa_prf+0x1cc>
    1f96:	c2 0e       	add	r12, r18
    1f98:	d1 1c       	adc	r13, r1
    1f9a:	20 e0       	ldi	r18, 0x00	; 0
    1f9c:	99 23       	and	r25, r25
    1f9e:	29 f0       	breq	.+10     	; 0x1faa <dtoa_prf+0x1ea>
    1fa0:	d6 01       	movw	r26, r12
    1fa2:	9c 93       	st	X, r25
    1fa4:	f6 01       	movw	r30, r12
    1fa6:	31 96       	adiw	r30, 0x01	; 1
    1fa8:	6f 01       	movw	r12, r30
    1faa:	51 11       	cpse	r21, r1
    1fac:	0b c0       	rjmp	.+22     	; 0x1fc4 <dtoa_prf+0x204>
    1fae:	f6 01       	movw	r30, r12
    1fb0:	82 2f       	mov	r24, r18
    1fb2:	90 e3       	ldi	r25, 0x30	; 48
    1fb4:	88 23       	and	r24, r24
    1fb6:	19 f0       	breq	.+6      	; 0x1fbe <dtoa_prf+0x1fe>
    1fb8:	91 93       	st	Z+, r25
    1fba:	81 50       	subi	r24, 0x01	; 1
    1fbc:	fb cf       	rjmp	.-10     	; 0x1fb4 <dtoa_prf+0x1f4>
    1fbe:	c2 0e       	add	r12, r18
    1fc0:	d1 1c       	adc	r13, r1
    1fc2:	20 e0       	ldi	r18, 0x00	; 0
    1fc4:	0f 2d       	mov	r16, r15
    1fc6:	06 0f       	add	r16, r22
    1fc8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fca:	34 2f       	mov	r19, r20
    1fcc:	30 71       	andi	r19, 0x10	; 16
    1fce:	44 ff       	sbrs	r20, 4
    1fd0:	03 c0       	rjmp	.+6      	; 0x1fd8 <dtoa_prf+0x218>
    1fd2:	91 33       	cpi	r25, 0x31	; 49
    1fd4:	09 f4       	brne	.+2      	; 0x1fd8 <dtoa_prf+0x218>
    1fd6:	01 50       	subi	r16, 0x01	; 1
    1fd8:	10 16       	cp	r1, r16
    1fda:	24 f4       	brge	.+8      	; 0x1fe4 <dtoa_prf+0x224>
    1fdc:	09 30       	cpi	r16, 0x09	; 9
    1fde:	18 f0       	brcs	.+6      	; 0x1fe6 <dtoa_prf+0x226>
    1fe0:	08 e0       	ldi	r16, 0x08	; 8
    1fe2:	01 c0       	rjmp	.+2      	; 0x1fe6 <dtoa_prf+0x226>
    1fe4:	01 e0       	ldi	r16, 0x01	; 1
    1fe6:	ab 01       	movw	r20, r22
    1fe8:	77 ff       	sbrs	r23, 7
    1fea:	02 c0       	rjmp	.+4      	; 0x1ff0 <dtoa_prf+0x230>
    1fec:	40 e0       	ldi	r20, 0x00	; 0
    1fee:	50 e0       	ldi	r21, 0x00	; 0
    1ff0:	fb 01       	movw	r30, r22
    1ff2:	e4 1b       	sub	r30, r20
    1ff4:	f5 0b       	sbc	r31, r21
    1ff6:	a1 e0       	ldi	r26, 0x01	; 1
    1ff8:	b0 e0       	ldi	r27, 0x00	; 0
    1ffa:	ac 0f       	add	r26, r28
    1ffc:	bd 1f       	adc	r27, r29
    1ffe:	ea 0f       	add	r30, r26
    2000:	fb 1f       	adc	r31, r27
    2002:	8e e2       	ldi	r24, 0x2E	; 46
    2004:	a8 2e       	mov	r10, r24
    2006:	4b 01       	movw	r8, r22
    2008:	80 1a       	sub	r8, r16
    200a:	91 08       	sbc	r9, r1
    200c:	0b 2d       	mov	r16, r11
    200e:	10 e0       	ldi	r17, 0x00	; 0
    2010:	11 95       	neg	r17
    2012:	01 95       	neg	r16
    2014:	11 09       	sbc	r17, r1
    2016:	4f 3f       	cpi	r20, 0xFF	; 255
    2018:	bf ef       	ldi	r27, 0xFF	; 255
    201a:	5b 07       	cpc	r21, r27
    201c:	21 f4       	brne	.+8      	; 0x2026 <dtoa_prf+0x266>
    201e:	d6 01       	movw	r26, r12
    2020:	ac 92       	st	X, r10
    2022:	11 96       	adiw	r26, 0x01	; 1
    2024:	6d 01       	movw	r12, r26
    2026:	64 17       	cp	r22, r20
    2028:	75 07       	cpc	r23, r21
    202a:	2c f0       	brlt	.+10     	; 0x2036 <dtoa_prf+0x276>
    202c:	84 16       	cp	r8, r20
    202e:	95 06       	cpc	r9, r21
    2030:	14 f4       	brge	.+4      	; 0x2036 <dtoa_prf+0x276>
    2032:	81 81       	ldd	r24, Z+1	; 0x01
    2034:	01 c0       	rjmp	.+2      	; 0x2038 <dtoa_prf+0x278>
    2036:	80 e3       	ldi	r24, 0x30	; 48
    2038:	41 50       	subi	r20, 0x01	; 1
    203a:	51 09       	sbc	r21, r1
    203c:	31 96       	adiw	r30, 0x01	; 1
    203e:	d6 01       	movw	r26, r12
    2040:	11 96       	adiw	r26, 0x01	; 1
    2042:	7d 01       	movw	r14, r26
    2044:	40 17       	cp	r20, r16
    2046:	51 07       	cpc	r21, r17
    2048:	24 f0       	brlt	.+8      	; 0x2052 <dtoa_prf+0x292>
    204a:	d6 01       	movw	r26, r12
    204c:	8c 93       	st	X, r24
    204e:	67 01       	movw	r12, r14
    2050:	e2 cf       	rjmp	.-60     	; 0x2016 <dtoa_prf+0x256>
    2052:	64 17       	cp	r22, r20
    2054:	75 07       	cpc	r23, r21
    2056:	39 f4       	brne	.+14     	; 0x2066 <dtoa_prf+0x2a6>
    2058:	96 33       	cpi	r25, 0x36	; 54
    205a:	20 f4       	brcc	.+8      	; 0x2064 <dtoa_prf+0x2a4>
    205c:	95 33       	cpi	r25, 0x35	; 53
    205e:	19 f4       	brne	.+6      	; 0x2066 <dtoa_prf+0x2a6>
    2060:	31 11       	cpse	r19, r1
    2062:	01 c0       	rjmp	.+2      	; 0x2066 <dtoa_prf+0x2a6>
    2064:	81 e3       	ldi	r24, 0x31	; 49
    2066:	f6 01       	movw	r30, r12
    2068:	80 83       	st	Z, r24
    206a:	f7 01       	movw	r30, r14
    206c:	82 2f       	mov	r24, r18
    206e:	90 e2       	ldi	r25, 0x20	; 32
    2070:	88 23       	and	r24, r24
    2072:	19 f0       	breq	.+6      	; 0x207a <dtoa_prf+0x2ba>
    2074:	91 93       	st	Z+, r25
    2076:	81 50       	subi	r24, 0x01	; 1
    2078:	fb cf       	rjmp	.-10     	; 0x2070 <dtoa_prf+0x2b0>
    207a:	f7 01       	movw	r30, r14
    207c:	e2 0f       	add	r30, r18
    207e:	f1 1d       	adc	r31, r1
    2080:	10 82       	st	Z, r1
    2082:	80 e0       	ldi	r24, 0x00	; 0
    2084:	90 e0       	ldi	r25, 0x00	; 0
    2086:	29 96       	adiw	r28, 0x09	; 9
    2088:	0f b6       	in	r0, 0x3f	; 63
    208a:	f8 94       	cli
    208c:	de bf       	out	0x3e, r29	; 62
    208e:	0f be       	out	0x3f, r0	; 63
    2090:	cd bf       	out	0x3d, r28	; 61
    2092:	df 91       	pop	r29
    2094:	cf 91       	pop	r28
    2096:	1f 91       	pop	r17
    2098:	0f 91       	pop	r16
    209a:	ff 90       	pop	r15
    209c:	ef 90       	pop	r14
    209e:	df 90       	pop	r13
    20a0:	cf 90       	pop	r12
    20a2:	bf 90       	pop	r11
    20a4:	af 90       	pop	r10
    20a6:	9f 90       	pop	r9
    20a8:	8f 90       	pop	r8
    20aa:	08 95       	ret

000020ac <__ftoa_engine>:
    20ac:	28 30       	cpi	r18, 0x08	; 8
    20ae:	08 f0       	brcs	.+2      	; 0x20b2 <__ftoa_engine+0x6>
    20b0:	27 e0       	ldi	r18, 0x07	; 7
    20b2:	33 27       	eor	r19, r19
    20b4:	da 01       	movw	r26, r20
    20b6:	99 0f       	add	r25, r25
    20b8:	31 1d       	adc	r19, r1
    20ba:	87 fd       	sbrc	r24, 7
    20bc:	91 60       	ori	r25, 0x01	; 1
    20be:	00 96       	adiw	r24, 0x00	; 0
    20c0:	61 05       	cpc	r22, r1
    20c2:	71 05       	cpc	r23, r1
    20c4:	39 f4       	brne	.+14     	; 0x20d4 <__ftoa_engine+0x28>
    20c6:	32 60       	ori	r19, 0x02	; 2
    20c8:	2e 5f       	subi	r18, 0xFE	; 254
    20ca:	3d 93       	st	X+, r19
    20cc:	30 e3       	ldi	r19, 0x30	; 48
    20ce:	2a 95       	dec	r18
    20d0:	e1 f7       	brne	.-8      	; 0x20ca <__ftoa_engine+0x1e>
    20d2:	08 95       	ret
    20d4:	9f 3f       	cpi	r25, 0xFF	; 255
    20d6:	30 f0       	brcs	.+12     	; 0x20e4 <__ftoa_engine+0x38>
    20d8:	80 38       	cpi	r24, 0x80	; 128
    20da:	71 05       	cpc	r23, r1
    20dc:	61 05       	cpc	r22, r1
    20de:	09 f0       	breq	.+2      	; 0x20e2 <__ftoa_engine+0x36>
    20e0:	3c 5f       	subi	r19, 0xFC	; 252
    20e2:	3c 5f       	subi	r19, 0xFC	; 252
    20e4:	3d 93       	st	X+, r19
    20e6:	91 30       	cpi	r25, 0x01	; 1
    20e8:	08 f0       	brcs	.+2      	; 0x20ec <__ftoa_engine+0x40>
    20ea:	80 68       	ori	r24, 0x80	; 128
    20ec:	91 1d       	adc	r25, r1
    20ee:	df 93       	push	r29
    20f0:	cf 93       	push	r28
    20f2:	1f 93       	push	r17
    20f4:	0f 93       	push	r16
    20f6:	ff 92       	push	r15
    20f8:	ef 92       	push	r14
    20fa:	19 2f       	mov	r17, r25
    20fc:	98 7f       	andi	r25, 0xF8	; 248
    20fe:	96 95       	lsr	r25
    2100:	e9 2f       	mov	r30, r25
    2102:	96 95       	lsr	r25
    2104:	96 95       	lsr	r25
    2106:	e9 0f       	add	r30, r25
    2108:	ff 27       	eor	r31, r31
    210a:	e0 5f       	subi	r30, 0xF0	; 240
    210c:	fe 4f       	sbci	r31, 0xFE	; 254
    210e:	99 27       	eor	r25, r25
    2110:	33 27       	eor	r19, r19
    2112:	ee 24       	eor	r14, r14
    2114:	ff 24       	eor	r15, r15
    2116:	a7 01       	movw	r20, r14
    2118:	e7 01       	movw	r28, r14
    211a:	05 90       	lpm	r0, Z+
    211c:	08 94       	sec
    211e:	07 94       	ror	r0
    2120:	28 f4       	brcc	.+10     	; 0x212c <__ftoa_engine+0x80>
    2122:	36 0f       	add	r19, r22
    2124:	e7 1e       	adc	r14, r23
    2126:	f8 1e       	adc	r15, r24
    2128:	49 1f       	adc	r20, r25
    212a:	51 1d       	adc	r21, r1
    212c:	66 0f       	add	r22, r22
    212e:	77 1f       	adc	r23, r23
    2130:	88 1f       	adc	r24, r24
    2132:	99 1f       	adc	r25, r25
    2134:	06 94       	lsr	r0
    2136:	a1 f7       	brne	.-24     	; 0x2120 <__ftoa_engine+0x74>
    2138:	05 90       	lpm	r0, Z+
    213a:	07 94       	ror	r0
    213c:	28 f4       	brcc	.+10     	; 0x2148 <__ftoa_engine+0x9c>
    213e:	e7 0e       	add	r14, r23
    2140:	f8 1e       	adc	r15, r24
    2142:	49 1f       	adc	r20, r25
    2144:	56 1f       	adc	r21, r22
    2146:	c1 1d       	adc	r28, r1
    2148:	77 0f       	add	r23, r23
    214a:	88 1f       	adc	r24, r24
    214c:	99 1f       	adc	r25, r25
    214e:	66 1f       	adc	r22, r22
    2150:	06 94       	lsr	r0
    2152:	a1 f7       	brne	.-24     	; 0x213c <__ftoa_engine+0x90>
    2154:	05 90       	lpm	r0, Z+
    2156:	07 94       	ror	r0
    2158:	28 f4       	brcc	.+10     	; 0x2164 <__ftoa_engine+0xb8>
    215a:	f8 0e       	add	r15, r24
    215c:	49 1f       	adc	r20, r25
    215e:	56 1f       	adc	r21, r22
    2160:	c7 1f       	adc	r28, r23
    2162:	d1 1d       	adc	r29, r1
    2164:	88 0f       	add	r24, r24
    2166:	99 1f       	adc	r25, r25
    2168:	66 1f       	adc	r22, r22
    216a:	77 1f       	adc	r23, r23
    216c:	06 94       	lsr	r0
    216e:	a1 f7       	brne	.-24     	; 0x2158 <__ftoa_engine+0xac>
    2170:	05 90       	lpm	r0, Z+
    2172:	07 94       	ror	r0
    2174:	20 f4       	brcc	.+8      	; 0x217e <__ftoa_engine+0xd2>
    2176:	49 0f       	add	r20, r25
    2178:	56 1f       	adc	r21, r22
    217a:	c7 1f       	adc	r28, r23
    217c:	d8 1f       	adc	r29, r24
    217e:	99 0f       	add	r25, r25
    2180:	66 1f       	adc	r22, r22
    2182:	77 1f       	adc	r23, r23
    2184:	88 1f       	adc	r24, r24
    2186:	06 94       	lsr	r0
    2188:	a9 f7       	brne	.-22     	; 0x2174 <__ftoa_engine+0xc8>
    218a:	84 91       	lpm	r24, Z
    218c:	10 95       	com	r17
    218e:	17 70       	andi	r17, 0x07	; 7
    2190:	41 f0       	breq	.+16     	; 0x21a2 <__ftoa_engine+0xf6>
    2192:	d6 95       	lsr	r29
    2194:	c7 95       	ror	r28
    2196:	57 95       	ror	r21
    2198:	47 95       	ror	r20
    219a:	f7 94       	ror	r15
    219c:	e7 94       	ror	r14
    219e:	1a 95       	dec	r17
    21a0:	c1 f7       	brne	.-16     	; 0x2192 <__ftoa_engine+0xe6>
    21a2:	e6 eb       	ldi	r30, 0xB6	; 182
    21a4:	f0 e0       	ldi	r31, 0x00	; 0
    21a6:	68 94       	set
    21a8:	15 90       	lpm	r1, Z+
    21aa:	15 91       	lpm	r17, Z+
    21ac:	35 91       	lpm	r19, Z+
    21ae:	65 91       	lpm	r22, Z+
    21b0:	95 91       	lpm	r25, Z+
    21b2:	05 90       	lpm	r0, Z+
    21b4:	7f e2       	ldi	r23, 0x2F	; 47
    21b6:	73 95       	inc	r23
    21b8:	e1 18       	sub	r14, r1
    21ba:	f1 0a       	sbc	r15, r17
    21bc:	43 0b       	sbc	r20, r19
    21be:	56 0b       	sbc	r21, r22
    21c0:	c9 0b       	sbc	r28, r25
    21c2:	d0 09       	sbc	r29, r0
    21c4:	c0 f7       	brcc	.-16     	; 0x21b6 <__ftoa_engine+0x10a>
    21c6:	e1 0c       	add	r14, r1
    21c8:	f1 1e       	adc	r15, r17
    21ca:	43 1f       	adc	r20, r19
    21cc:	56 1f       	adc	r21, r22
    21ce:	c9 1f       	adc	r28, r25
    21d0:	d0 1d       	adc	r29, r0
    21d2:	7e f4       	brtc	.+30     	; 0x21f2 <__ftoa_engine+0x146>
    21d4:	70 33       	cpi	r23, 0x30	; 48
    21d6:	11 f4       	brne	.+4      	; 0x21dc <__ftoa_engine+0x130>
    21d8:	8a 95       	dec	r24
    21da:	e6 cf       	rjmp	.-52     	; 0x21a8 <__ftoa_engine+0xfc>
    21dc:	e8 94       	clt
    21de:	01 50       	subi	r16, 0x01	; 1
    21e0:	30 f0       	brcs	.+12     	; 0x21ee <__ftoa_engine+0x142>
    21e2:	08 0f       	add	r16, r24
    21e4:	0a f4       	brpl	.+2      	; 0x21e8 <__ftoa_engine+0x13c>
    21e6:	00 27       	eor	r16, r16
    21e8:	02 17       	cp	r16, r18
    21ea:	08 f4       	brcc	.+2      	; 0x21ee <__ftoa_engine+0x142>
    21ec:	20 2f       	mov	r18, r16
    21ee:	23 95       	inc	r18
    21f0:	02 2f       	mov	r16, r18
    21f2:	7a 33       	cpi	r23, 0x3A	; 58
    21f4:	28 f0       	brcs	.+10     	; 0x2200 <__ftoa_engine+0x154>
    21f6:	79 e3       	ldi	r23, 0x39	; 57
    21f8:	7d 93       	st	X+, r23
    21fa:	2a 95       	dec	r18
    21fc:	e9 f7       	brne	.-6      	; 0x21f8 <__ftoa_engine+0x14c>
    21fe:	10 c0       	rjmp	.+32     	; 0x2220 <__ftoa_engine+0x174>
    2200:	7d 93       	st	X+, r23
    2202:	2a 95       	dec	r18
    2204:	89 f6       	brne	.-94     	; 0x21a8 <__ftoa_engine+0xfc>
    2206:	06 94       	lsr	r0
    2208:	97 95       	ror	r25
    220a:	67 95       	ror	r22
    220c:	37 95       	ror	r19
    220e:	17 95       	ror	r17
    2210:	17 94       	ror	r1
    2212:	e1 18       	sub	r14, r1
    2214:	f1 0a       	sbc	r15, r17
    2216:	43 0b       	sbc	r20, r19
    2218:	56 0b       	sbc	r21, r22
    221a:	c9 0b       	sbc	r28, r25
    221c:	d0 09       	sbc	r29, r0
    221e:	98 f0       	brcs	.+38     	; 0x2246 <__ftoa_engine+0x19a>
    2220:	23 95       	inc	r18
    2222:	7e 91       	ld	r23, -X
    2224:	73 95       	inc	r23
    2226:	7a 33       	cpi	r23, 0x3A	; 58
    2228:	08 f0       	brcs	.+2      	; 0x222c <__ftoa_engine+0x180>
    222a:	70 e3       	ldi	r23, 0x30	; 48
    222c:	7c 93       	st	X, r23
    222e:	20 13       	cpse	r18, r16
    2230:	b8 f7       	brcc	.-18     	; 0x2220 <__ftoa_engine+0x174>
    2232:	7e 91       	ld	r23, -X
    2234:	70 61       	ori	r23, 0x10	; 16
    2236:	7d 93       	st	X+, r23
    2238:	30 f0       	brcs	.+12     	; 0x2246 <__ftoa_engine+0x19a>
    223a:	83 95       	inc	r24
    223c:	71 e3       	ldi	r23, 0x31	; 49
    223e:	7d 93       	st	X+, r23
    2240:	70 e3       	ldi	r23, 0x30	; 48
    2242:	2a 95       	dec	r18
    2244:	e1 f7       	brne	.-8      	; 0x223e <__ftoa_engine+0x192>
    2246:	11 24       	eor	r1, r1
    2248:	ef 90       	pop	r14
    224a:	ff 90       	pop	r15
    224c:	0f 91       	pop	r16
    224e:	1f 91       	pop	r17
    2250:	cf 91       	pop	r28
    2252:	df 91       	pop	r29
    2254:	99 27       	eor	r25, r25
    2256:	87 fd       	sbrc	r24, 7
    2258:	90 95       	com	r25
    225a:	08 95       	ret

0000225c <strrev>:
    225c:	dc 01       	movw	r26, r24
    225e:	fc 01       	movw	r30, r24
    2260:	67 2f       	mov	r22, r23
    2262:	71 91       	ld	r23, Z+
    2264:	77 23       	and	r23, r23
    2266:	e1 f7       	brne	.-8      	; 0x2260 <strrev+0x4>
    2268:	32 97       	sbiw	r30, 0x02	; 2
    226a:	04 c0       	rjmp	.+8      	; 0x2274 <strrev+0x18>
    226c:	7c 91       	ld	r23, X
    226e:	6d 93       	st	X+, r22
    2270:	70 83       	st	Z, r23
    2272:	62 91       	ld	r22, -Z
    2274:	ae 17       	cp	r26, r30
    2276:	bf 07       	cpc	r27, r31
    2278:	c8 f3       	brcs	.-14     	; 0x226c <strrev+0x10>
    227a:	08 95       	ret

0000227c <_exit>:
    227c:	f8 94       	cli

0000227e <__stop_program>:
    227e:	ff cf       	rjmp	.-2      	; 0x227e <__stop_program>
