<dec f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='208' type='bool llvm::TargetSubtargetInfo::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='204'>/// True if the subtarget should run a scheduler after register allocation.
  ///
  /// By default this queries the PostRAScheduling bit in the scheduling model
  /// which is the preferred way to influence this.</doc>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='276' u='c' c='_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044'/>
<def f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='52' ll='54' type='bool llvm::TargetSubtargetInfo::enablePostRAScheduler() const'/>
<use f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='57' u='c' c='_ZNK4llvm19TargetSubtargetInfo28enablePostRAMachineSchedulerEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='311' c='_ZNK4llvm16AArch64Subtarget21enablePostRASchedulerEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='395' c='_ZNK4llvm12ARMSubtarget21enablePostRASchedulerEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='237' c='_ZNK4llvm16HexagonSubtarget21enablePostRASchedulerEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSubtarget.cpp' l='225' c='_ZNK4llvm13MipsSubtarget21enablePostRASchedulerEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.cpp' l='198' c='_ZNK4llvm12PPCSubtarget21enablePostRASchedulerEv'/>
