#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-26-gb0c57ab1-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x561b238f7170 .scope module, "spi_logic_control_tb1" "spi_logic_control_tb1" 2 1;
 .timescale 0 0;
v0x561b239219d0_0 .net "IRQ_SPI", 0 0, L_0x561b239347a0;  1 drivers
v0x561b23921ae0_0 .var "MISO", 0 0;
v0x561b23921bf0_0 .net "MOSI", 0 0, v0x561b2391a830_0;  1 drivers
v0x561b23921ce0_0 .net "SCK", 0 0, L_0x561b239346b0;  1 drivers
v0x561b23921dd0_0 .var "SPI_BITRATE", 31 0;
v0x561b23921f10_0 .var "SPI_CTRL", 8 0;
v0x561b23922000_0 .net "SPI_DATA_IN", 31 0, v0x561b2391ca40_0;  1 drivers
v0x561b239220c0_0 .var "SPI_DATA_OUT", 31 0;
v0x561b23922180_0 .net "SS", 0 0, L_0x561b238fbc50;  1 drivers
v0x561b23922220_0 .var "clk_cpu", 0 0;
v0x561b239222c0_0 .var "rst", 0 0;
S_0x561b238ea2a0 .scope module, "spi_logic" "spi_logic_master" 2 14, 3 1 0, S_0x561b238f7170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_BITRATE";
    .port_info 3 /INPUT 32 "SPI_DATA_OUT";
    .port_info 4 /OUTPUT 32 "SPI_DATA_IN";
    .port_info 5 /INPUT 9 "SPI_CTRL";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /INPUT 1 "MISO";
    .port_info 9 /OUTPUT 1 "SS";
    .port_info 10 /OUTPUT 1 "IRQ_SPI";
v0x561b23920810_0 .net "IRQ_SPI", 0 0, L_0x561b239347a0;  alias, 1 drivers
v0x561b23920900_0 .net "MISO", 0 0, v0x561b23921ae0_0;  1 drivers
v0x561b239209d0_0 .net "MOSI", 0 0, v0x561b2391a830_0;  alias, 1 drivers
v0x561b23920ad0_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x561b2391de90_0;  1 drivers
v0x561b23920b70_0 .net "SCK", 0 0, L_0x561b239346b0;  alias, 1 drivers
v0x561b23920c10_0 .net "SCK_inter", 0 0, L_0x561b239344c0;  1 drivers
v0x561b23920cb0_0 .net "SPI_BITRATE", 31 0, v0x561b23921dd0_0;  1 drivers
v0x561b23920d50_0 .net "SPI_CTRL", 8 0, v0x561b23921f10_0;  1 drivers
v0x561b23920e20_0 .net "SPI_DATA_IN", 31 0, v0x561b2391ca40_0;  alias, 1 drivers
v0x561b23920ec0_0 .net "SPI_DATA_IN_I", 31 0, v0x561b2391b780_0;  1 drivers
v0x561b23920f60_0 .net "SPI_DATA_LEN", 1 0, L_0x561b23922de0;  1 drivers
v0x561b23921090_0 .net "SPI_DATA_OUT", 31 0, v0x561b239220c0_0;  1 drivers
v0x561b23921130_0 .net "SS", 0 0, L_0x561b238fbc50;  alias, 1 drivers
v0x561b239211d0_0 .net "clk_cpu", 0 0, v0x561b23922220_0;  1 drivers
v0x561b239212c0_0 .net "clk_divider", 0 0, v0x561b238f7840_0;  1 drivers
v0x561b239213b0_0 .net "done", 0 0, v0x561b2391b860_0;  1 drivers
v0x561b239214a0_0 .net "en_SCK", 0 0, v0x561b23920290_0;  1 drivers
v0x561b239216a0_0 .net "load_data", 0 0, v0x561b23920400_0;  1 drivers
v0x561b23921790_0 .net "rst", 0 0, v0x561b239222c0_0;  1 drivers
S_0x561b238e9950 .scope module, "clock_divider" "divider_clock_spi" 3 28, 4 1 0, S_0x561b238ea2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "spi_bitrate";
    .port_info 4 /OUTPUT 1 "SCK";
v0x561b238f7840_0 .var "SCK", 0 0;
v0x561b238f7940_0 .net "clk_cpu", 0 0, v0x561b23922220_0;  alias, 1 drivers
v0x561b2391a030_0 .var "counter", 31 0;
v0x561b2391a0f0_0 .net "en", 0 0, v0x561b23920290_0;  alias, 1 drivers
v0x561b2391a1b0_0 .net "rst", 0 0, v0x561b239222c0_0;  alias, 1 drivers
v0x561b2391a2c0_0 .net "spi_bitrate", 31 0, v0x561b23921dd0_0;  alias, 1 drivers
E_0x561b238de760 .event posedge, v0x561b2391a1b0_0, v0x561b238f7940_0;
S_0x561b2391a440 .scope module, "piso_sipo_spi" "piso_sipo" 3 36, 5 1 0, S_0x561b238ea2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "MISO";
    .port_info 5 /INPUT 2 "SPI_DATA_LEN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x561b2391a640 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x561b2391a750_0 .net "MISO", 0 0, v0x561b23921ae0_0;  alias, 1 drivers
v0x561b2391a830_0 .var "MOSI", 0 0;
v0x561b2391a8f0_0 .net "SPI_DATA_LEN", 1 0, L_0x561b23922de0;  alias, 1 drivers
L_0x7f066f3b5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b2391a9b0_0 .net/2u *"_ivl_0", 1 0, L_0x7f066f3b5018;  1 drivers
L_0x7f066f3b50f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561b2391aa90_0 .net/2u *"_ivl_10", 4 0, L_0x7f066f3b50f0;  1 drivers
L_0x7f066f3b5138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561b2391abc0_0 .net/2u *"_ivl_12", 1 0, L_0x7f066f3b5138;  1 drivers
v0x561b2391aca0_0 .net *"_ivl_14", 0 0, L_0x561b23922590;  1 drivers
L_0x7f066f3b5180 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x561b2391ad60_0 .net/2u *"_ivl_16", 4 0, L_0x7f066f3b5180;  1 drivers
L_0x7f066f3b51c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561b2391ae40_0 .net/2u *"_ivl_18", 4 0, L_0x7f066f3b51c8;  1 drivers
v0x561b2391af20_0 .net *"_ivl_2", 0 0, L_0x561b23922360;  1 drivers
v0x561b2391afe0_0 .net *"_ivl_20", 4 0, L_0x561b23922680;  1 drivers
v0x561b2391b0c0_0 .net *"_ivl_22", 4 0, L_0x561b23922810;  1 drivers
L_0x7f066f3b5060 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x561b2391b1a0_0 .net/2u *"_ivl_4", 4 0, L_0x7f066f3b5060;  1 drivers
L_0x7f066f3b50a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561b2391b280_0 .net/2u *"_ivl_6", 1 0, L_0x7f066f3b50a8;  1 drivers
v0x561b2391b360_0 .net *"_ivl_8", 0 0, L_0x561b23922450;  1 drivers
v0x561b2391b420_0 .net "clk", 0 0, L_0x561b239344c0;  alias, 1 drivers
v0x561b2391b4e0_0 .var "couter_bit", 5 0;
v0x561b2391b5c0_0 .net "data_in", 31 0, v0x561b2391de90_0;  alias, 1 drivers
v0x561b2391b6a0_0 .net "data_len", 4 0, L_0x561b239229a0;  1 drivers
v0x561b2391b780_0 .var "data_out", 31 0;
v0x561b2391b860_0 .var "done", 0 0;
v0x561b2391b920_0 .net "load", 0 0, v0x561b23920400_0;  alias, 1 drivers
v0x561b2391b9e0_0 .net "rst", 0 0, v0x561b239222c0_0;  alias, 1 drivers
v0x561b2391ba80_0 .var "shift_reg", 31 0;
E_0x561b238de510 .event posedge, v0x561b2391a1b0_0, v0x561b2391b420_0;
L_0x561b23922360 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5018;
L_0x561b23922450 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b50a8;
L_0x561b23922590 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5138;
L_0x561b23922680 .functor MUXZ 5, L_0x7f066f3b51c8, L_0x7f066f3b5180, L_0x561b23922590, C4<>;
L_0x561b23922810 .functor MUXZ 5, L_0x561b23922680, L_0x7f066f3b50f0, L_0x561b23922450, C4<>;
L_0x561b239229a0 .functor MUXZ 5, L_0x561b23922810, L_0x7f066f3b5060, L_0x561b23922360, C4<>;
S_0x561b2391bc60 .scope module, "spi_control" "spi_logic_control" 3 48, 6 1 0, S_0x561b238ea2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_DATA_OUT";
    .port_info 3 /INPUT 9 "SPI_CTRL";
    .port_info 4 /OUTPUT 1 "SCK";
    .port_info 5 /OUTPUT 1 "SS";
    .port_info 6 /OUTPUT 1 "IRQ_SPI";
    .port_info 7 /INPUT 1 "clk_divider";
    .port_info 8 /INPUT 1 "done";
    .port_info 9 /OUTPUT 1 "SCK_inter";
    .port_info 10 /OUTPUT 1 "en_SCK";
    .port_info 11 /OUTPUT 1 "load_data";
    .port_info 12 /OUTPUT 32 "NEW_SPI_DATA_OUT";
    .port_info 13 /OUTPUT 2 "SPI_DATA_LEN";
    .port_info 14 /INPUT 32 "SPI_DATA_IN_I";
    .port_info 15 /OUTPUT 32 "NEW_SPI_DATA_IN";
P_0x561b2391bdf0 .param/l "DONE" 0 6 27, C4<100>;
P_0x561b2391be30 .param/l "IDLE" 0 6 23, C4<000>;
P_0x561b2391be70 .param/l "LOAD" 0 6 24, C4<001>;
P_0x561b2391beb0 .param/l "LOAD_DATA" 0 6 26, C4<011>;
P_0x561b2391bef0 .param/l "TRANSMIT" 0 6 25, C4<010>;
L_0x561b238f7730 .functor NOT 1, v0x561b238f7840_0, C4<0>, C4<0>, C4<0>;
L_0x561b238fb930 .functor NOT 1, v0x561b238f7840_0, C4<0>, C4<0>, C4<0>;
L_0x561b238fbc50 .functor BUFZ 1, v0x561b23920360_0, C4<0>, C4<0>, C4<0>;
v0x561b2391edb0_0 .net "IRQ_SPI", 0 0, L_0x561b239347a0;  alias, 1 drivers
v0x561b2391ee90_0 .net "NEW_SPI_DATA_IN", 31 0, v0x561b2391ca40_0;  alias, 1 drivers
v0x561b2391ef50_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x561b2391de90_0;  alias, 1 drivers
v0x561b2391f020_0 .net "SCK", 0 0, L_0x561b239346b0;  alias, 1 drivers
v0x561b2391f0c0_0 .net "SCK_inter", 0 0, L_0x561b239344c0;  alias, 1 drivers
v0x561b2391f1b0_0 .net "SPI_BIT_ORDER", 0 0, L_0x561b23922d40;  1 drivers
v0x561b2391f2a0_0 .net "SPI_CTRL", 8 0, v0x561b23921f10_0;  alias, 1 drivers
v0x561b2391f360_0 .net "SPI_DATA_IN_I", 31 0, v0x561b2391b780_0;  alias, 1 drivers
v0x561b2391f470_0 .net "SPI_DATA_LEN", 1 0, L_0x561b23922de0;  alias, 1 drivers
v0x561b2391f530_0 .net "SPI_DATA_OUT", 31 0, v0x561b239220c0_0;  alias, 1 drivers
v0x561b2391f5f0_0 .net "SPI_FRAME_START", 0 0, L_0x561b23922f90;  1 drivers
v0x561b2391f690_0 .net "SPI_I_MSK", 0 0, L_0x561b23923220;  1 drivers
v0x561b2391f750_0 .net "SPI_MODE", 1 0, L_0x561b23922c10;  1 drivers
v0x561b2391f830_0 .net "SPI_ON", 0 0, L_0x561b23922b70;  1 drivers
v0x561b2391f8f0_0 .net "SPI_START", 0 0, L_0x561b23923030;  1 drivers
v0x561b2391f9b0_0 .net "SS", 0 0, L_0x561b238fbc50;  alias, 1 drivers
v0x561b2391fa70_0 .net *"_ivl_15", 0 0, L_0x561b23934380;  1 drivers
v0x561b2391fc60_0 .net *"_ivl_16", 0 0, L_0x561b238f7730;  1 drivers
v0x561b2391fd40_0 .net *"_ivl_21", 0 0, L_0x561b239345b0;  1 drivers
v0x561b2391fe20_0 .net *"_ivl_22", 0 0, L_0x561b238fb930;  1 drivers
L_0x7f066f3b5600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b2391ff00_0 .net/2u *"_ivl_26", 0 0, L_0x7f066f3b5600;  1 drivers
v0x561b2391ffe0_0 .net "clk_cpu", 0 0, v0x561b23922220_0;  alias, 1 drivers
v0x561b23920080_0 .net "clk_divider", 0 0, v0x561b238f7840_0;  alias, 1 drivers
v0x561b23920120_0 .var "corrent_state", 2 0;
v0x561b239201c0_0 .net "done", 0 0, v0x561b2391b860_0;  alias, 1 drivers
v0x561b23920290_0 .var "en_SCK", 0 0;
v0x561b23920360_0 .var "load_SS", 0 0;
v0x561b23920400_0 .var "load_data", 0 0;
v0x561b239204d0_0 .var "next_state", 2 0;
v0x561b23920570_0 .net "rst", 0 0, v0x561b239222c0_0;  alias, 1 drivers
E_0x561b238deb80/0 .event anyedge, v0x561b23920120_0, v0x561b2391f830_0, v0x561b2391f5f0_0, v0x561b2391f8f0_0;
E_0x561b238deb80/1 .event anyedge, v0x561b2391b860_0;
E_0x561b238deb80 .event/or E_0x561b238deb80/0, E_0x561b238deb80/1;
L_0x561b23922b70 .part v0x561b23921f10_0, 8, 1;
L_0x561b23922c10 .part v0x561b23921f10_0, 6, 2;
L_0x561b23922d40 .part v0x561b23921f10_0, 5, 1;
L_0x561b23922de0 .part v0x561b23921f10_0, 3, 2;
L_0x561b23922f90 .part v0x561b23921f10_0, 2, 1;
L_0x561b23923030 .part v0x561b23921f10_0, 1, 1;
L_0x561b23923220 .part v0x561b23921f10_0, 0, 1;
L_0x561b23934380 .part L_0x561b23922c10, 0, 1;
L_0x561b239344c0 .functor MUXZ 1, v0x561b238f7840_0, L_0x561b238f7730, L_0x561b23934380, C4<>;
L_0x561b239345b0 .part L_0x561b23922c10, 1, 1;
L_0x561b239346b0 .functor MUXZ 1, v0x561b238f7840_0, L_0x561b238fb930, L_0x561b239345b0, C4<>;
L_0x561b239347a0 .functor MUXZ 1, L_0x7f066f3b5600, v0x561b2391b860_0, L_0x561b23923220, C4<>;
S_0x561b2391c3b0 .scope module, "data_order" "spi_data_order" 6 44, 7 1 0, S_0x561b2391bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SPI_DATA_LEN";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_DATA_IN";
    .port_info 3 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 4 /OUTPUT 32 "SPI_DATA_OUT";
P_0x561b2391c5b0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x561b2391c770_0 .net "SPI_BIT_ORDER", 0 0, L_0x561b23922d40;  alias, 1 drivers
v0x561b2391c850_0 .net "SPI_DATA_IN", 31 0, v0x561b2391b780_0;  alias, 1 drivers
v0x561b2391c940_0 .net "SPI_DATA_LEN", 1 0, L_0x561b23922de0;  alias, 1 drivers
v0x561b2391ca40_0 .var "SPI_DATA_OUT", 31 0;
L_0x7f066f3b5210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b2391cae0_0 .net/2u *"_ivl_0", 1 0, L_0x7f066f3b5210;  1 drivers
L_0x7f066f3b52e8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x561b2391cc10_0 .net/2u *"_ivl_10", 31 0, L_0x7f066f3b52e8;  1 drivers
L_0x7f066f3b5330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561b2391ccf0_0 .net/2u *"_ivl_12", 1 0, L_0x7f066f3b5330;  1 drivers
v0x561b2391cdd0_0 .net *"_ivl_14", 0 0, L_0x561b23933410;  1 drivers
L_0x7f066f3b5378 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x561b2391ce90_0 .net/2u *"_ivl_16", 31 0, L_0x7f066f3b5378;  1 drivers
L_0x7f066f3b53c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b2391cf70_0 .net/2u *"_ivl_18", 31 0, L_0x7f066f3b53c0;  1 drivers
v0x561b2391d050_0 .net *"_ivl_2", 0 0, L_0x561b239232c0;  1 drivers
v0x561b2391d110_0 .net *"_ivl_20", 31 0, L_0x561b23933530;  1 drivers
v0x561b2391d1f0_0 .net *"_ivl_22", 31 0, L_0x561b23933720;  1 drivers
L_0x7f066f3b5258 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x561b2391d2d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f066f3b5258;  1 drivers
L_0x7f066f3b52a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561b2391d3b0_0 .net/2u *"_ivl_6", 1 0, L_0x7f066f3b52a0;  1 drivers
v0x561b2391d490_0 .net *"_ivl_8", 0 0, L_0x561b23933370;  1 drivers
v0x561b2391d550_0 .net "data_len", 31 0, L_0x561b239338b0;  1 drivers
v0x561b2391d630_0 .var/i "i", 31 0;
v0x561b2391d710_0 .net "rst", 0 0, v0x561b239222c0_0;  alias, 1 drivers
E_0x561b238a33a0 .event anyedge, v0x561b2391a1b0_0, v0x561b2391b780_0;
L_0x561b239232c0 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5210;
L_0x561b23933370 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b52a0;
L_0x561b23933410 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5330;
L_0x561b23933530 .functor MUXZ 32, L_0x7f066f3b53c0, L_0x7f066f3b5378, L_0x561b23933410, C4<>;
L_0x561b23933720 .functor MUXZ 32, L_0x561b23933530, L_0x7f066f3b52e8, L_0x561b23933370, C4<>;
L_0x561b239338b0 .functor MUXZ 32, L_0x561b23933720, L_0x7f066f3b5258, L_0x561b239232c0, C4<>;
S_0x561b2391d850 .scope module, "data_order_in" "spi_data_order" 6 53, 7 1 0, S_0x561b2391bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SPI_DATA_LEN";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_DATA_IN";
    .port_info 3 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 4 /OUTPUT 32 "SPI_DATA_OUT";
P_0x561b2391da50 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x561b2391dbc0_0 .net "SPI_BIT_ORDER", 0 0, L_0x561b23922d40;  alias, 1 drivers
v0x561b2391dcb0_0 .net "SPI_DATA_IN", 31 0, v0x561b239220c0_0;  alias, 1 drivers
v0x561b2391dd70_0 .net "SPI_DATA_LEN", 1 0, L_0x561b23922de0;  alias, 1 drivers
v0x561b2391de90_0 .var "SPI_DATA_OUT", 31 0;
L_0x7f066f3b5408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b2391df50_0 .net/2u *"_ivl_0", 1 0, L_0x7f066f3b5408;  1 drivers
L_0x7f066f3b54e0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x561b2391e060_0 .net/2u *"_ivl_10", 31 0, L_0x7f066f3b54e0;  1 drivers
L_0x7f066f3b5528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561b2391e140_0 .net/2u *"_ivl_12", 1 0, L_0x7f066f3b5528;  1 drivers
v0x561b2391e220_0 .net *"_ivl_14", 0 0, L_0x561b23933d70;  1 drivers
L_0x7f066f3b5570 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x561b2391e2e0_0 .net/2u *"_ivl_16", 31 0, L_0x7f066f3b5570;  1 drivers
L_0x7f066f3b55b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b2391e3c0_0 .net/2u *"_ivl_18", 31 0, L_0x7f066f3b55b8;  1 drivers
v0x561b2391e4a0_0 .net *"_ivl_2", 0 0, L_0x561b23933a80;  1 drivers
v0x561b2391e560_0 .net *"_ivl_20", 31 0, L_0x561b23933e60;  1 drivers
v0x561b2391e640_0 .net *"_ivl_22", 31 0, L_0x561b23934020;  1 drivers
L_0x7f066f3b5450 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x561b2391e720_0 .net/2u *"_ivl_4", 31 0, L_0x7f066f3b5450;  1 drivers
L_0x7f066f3b5498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561b2391e800_0 .net/2u *"_ivl_6", 1 0, L_0x7f066f3b5498;  1 drivers
v0x561b2391e8e0_0 .net *"_ivl_8", 0 0, L_0x561b23933c80;  1 drivers
v0x561b2391e9a0_0 .net "data_len", 31 0, L_0x561b239341b0;  1 drivers
v0x561b2391eb90_0 .var/i "i", 31 0;
v0x561b2391ec70_0 .net "rst", 0 0, v0x561b239222c0_0;  alias, 1 drivers
E_0x561b238fc8a0 .event anyedge, v0x561b2391a1b0_0, v0x561b2391dcb0_0;
L_0x561b23933a80 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5408;
L_0x561b23933c80 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5498;
L_0x561b23933d70 .cmp/eq 2, L_0x561b23922de0, L_0x7f066f3b5528;
L_0x561b23933e60 .functor MUXZ 32, L_0x7f066f3b55b8, L_0x7f066f3b5570, L_0x561b23933d70, C4<>;
L_0x561b23934020 .functor MUXZ 32, L_0x561b23933e60, L_0x7f066f3b54e0, L_0x561b23933c80, C4<>;
L_0x561b239341b0 .functor MUXZ 32, L_0x561b23934020, L_0x7f066f3b5450, L_0x561b23933a80, C4<>;
    .scope S_0x561b238e9950;
T_0 ;
    %wait E_0x561b238de760;
    %load/vec4 v0x561b2391a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b238f7840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561b2391a0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561b2391a030_0;
    %load/vec4 v0x561b2391a2c0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391a030_0, 0;
    %load/vec4 v0x561b238f7840_0;
    %inv;
    %assign/vec4 v0x561b238f7840_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x561b2391a030_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b2391a030_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b238f7840_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561b2391a440;
T_1 ;
    %wait E_0x561b238de510;
    %load/vec4 v0x561b2391b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391ba80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b2391b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b2391a830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391b780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b2391b860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561b2391b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561b2391b4e0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x561b2391b5c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x561b2391a830_0, 0;
    %load/vec4 v0x561b2391b5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561b2391ba80_0, 0;
    %load/vec4 v0x561b2391a750_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391b6a0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x561b2391ba80_0, 4, 5;
    %load/vec4 v0x561b2391b4e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x561b2391b4e0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x561b2391b4e0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391b6a0_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0x561b2391ba80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x561b2391a830_0, 0;
    %load/vec4 v0x561b2391ba80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561b2391ba80_0, 0;
    %load/vec4 v0x561b2391a750_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391b6a0_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x561b2391ba80_0, 4, 5;
    %load/vec4 v0x561b2391b4e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x561b2391b4e0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x561b2391ba80_0;
    %assign/vec4 v0x561b2391b780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b2391b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b2391a830_0, 0;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b2391b4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391ba80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b2391a830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b2391b860_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561b2391c3b0;
T_2 ;
    %wait E_0x561b238a33a0;
    %load/vec4 v0x561b2391d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391ca40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561b2391c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b2391d630_0, 0, 32;
T_2.4 ; Top of for-loop
    %load/vec4 v0x561b2391d630_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_2.5, 5;
    %load/vec4 v0x561b2391d630_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391d550_0;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.7, 5;
    %load/vec4 v0x561b2391c850_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391d550_0;
    %sub;
    %subi 1, 0, 32;
    %load/vec4 v0x561b2391d630_0;
    %sub;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561b2391d630_0;
    %assign/vec4/off/d v0x561b2391ca40_0, 4, 5;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561b2391d630_0;
    %assign/vec4/off/d v0x561b2391ca40_0, 4, 5;
T_2.8 ;
T_2.6 ; for-loop step statement
    %load/vec4 v0x561b2391d630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b2391d630_0, 0, 32;
    %jmp T_2.4;
T_2.5 ; for-loop exit label
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x561b2391c850_0;
    %assign/vec4 v0x561b2391ca40_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561b2391d850;
T_3 ;
    %wait E_0x561b238fc8a0;
    %load/vec4 v0x561b2391ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b2391de90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b2391dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b2391eb90_0, 0, 32;
T_3.4 ; Top of for-loop
    %load/vec4 v0x561b2391eb90_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.5, 5;
    %load/vec4 v0x561b2391eb90_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391e9a0_0;
    %sub;
    %cmp/u;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v0x561b2391dcb0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x561b2391e9a0_0;
    %sub;
    %subi 1, 0, 32;
    %load/vec4 v0x561b2391eb90_0;
    %sub;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561b2391eb90_0;
    %assign/vec4/off/d v0x561b2391de90_0, 4, 5;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x561b2391eb90_0;
    %assign/vec4/off/d v0x561b2391de90_0, 4, 5;
T_3.8 ;
T_3.6 ; for-loop step statement
    %load/vec4 v0x561b2391eb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b2391eb90_0, 0, 32;
    %jmp T_3.4;
T_3.5 ; for-loop exit label
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x561b2391dcb0_0;
    %assign/vec4 v0x561b2391de90_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561b2391bc60;
T_4 ;
    %wait E_0x561b238de760;
    %load/vec4 v0x561b23920570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b23920120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561b239204d0_0;
    %assign/vec4 v0x561b23920120_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561b2391bc60;
T_5 ;
    %wait E_0x561b238deb80;
    %load/vec4 v0x561b23920120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %load/vec4 v0x561b2391f830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x561b2391f5f0_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %load/vec4 v0x561b2391f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
T_5.11 ;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %load/vec4 v0x561b239201c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
T_5.13 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23920400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23920360_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561b239204d0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561b238f7170;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x561b23922220_0;
    %nor/r;
    %store/vec4 v0x561b23922220_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561b238f7170;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23922220_0, 0, 1;
    %vpi_call 2 37 "$dumpfile", "spi_logic_masterr.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %vpi_call 2 39 "$monitor", $time, "clk_cpu=%b,rst=%b, SPI_BITRATE=%b, SPI_DATA_OUT=%b, SPI_DATA_IN=%b, SPI_CTRL=%b, SCK=%b,MOSI=%b, MISO=%b, SS=%b, IRQ_SPI=%b", v0x561b23922220_0, v0x561b239222c0_0, v0x561b23921dd0_0, v0x561b239220c0_0, v0x561b23922000_0, v0x561b23921f10_0, v0x561b23921ce0_0, v0x561b23921bf0_0, v0x561b23921ae0_0, v0x561b23922180_0, v0x561b239219d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b239222c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x561b23921dd0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x561b23921f10_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b239220c0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b239222c0_0, 0, 1;
    %pushi/vec4 253, 0, 9;
    %store/vec4 v0x561b23921f10_0, 0, 9;
    %delay 100, 0;
    %pushi/vec4 509, 0, 9;
    %store/vec4 v0x561b23921f10_0, 0, 9;
    %pushi/vec4 2147483661, 0, 32;
    %store/vec4 v0x561b239220c0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 511, 0, 9;
    %store/vec4 v0x561b23921f10_0, 0, 9;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %pushi/vec4 509, 0, 9;
    %store/vec4 v0x561b23921f10_0, 0, 9;
    %delay 400, 0;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b23921ae0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "spi_logic_master_tb1.v";
    "spi_logic_master.v";
    "divider_clock_spi.v";
    "piso_sipo.v";
    "spi_logic_control.v";
    "spi_data_order.v";
