$date
	Tue Jun 27 23:20:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SISO_DUT $end
$scope module siso_dut $end
$var wire 1 ! clk $end
$var wire 1 " din $end
$var reg 4 # data [3:0] $end
$var reg 1 $ dout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
b0 #
1"
0!
$end
#3
0"
#5
0$
1!
#6
1"
#9
0"
#10
0!
#12
1"
#15
0"
1!
#18
1"
#20
0!
#21
0"
#24
1"
#25
b1000 #
1!
#27
0"
#30
1"
0!
#33
0"
#35
b100 #
1!
#36
1"
#39
0"
#40
0!
#42
1"
#45
b10 #
0"
1!
#48
1"
#50
0!
#51
0"
#54
1"
#55
b1001 #
1!
#57
0"
#60
1"
0!
#63
0"
#65
b100 #
1$
1!
#66
1"
#69
0"
#70
0!
#72
1"
#75
b10 #
0$
0"
1!
#78
1"
#80
0!
#81
0"
#84
1"
#85
b1001 #
1!
#87
0"
#90
1"
0!
#93
0"
#95
b100 #
1$
1!
#96
1"
#99
0"
#100
0!
