// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "03/18/2020 15:44:10"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	entrada,
	saida,
	T0,
	T1,
	T2,
	T3,
	T4,
	T5,
	T6,
	T7,
	T8,
	T9);
input 	clk;
input 	[15:0] entrada;
output 	[15:0] saida;
output 	T0;
output 	T1;
output 	T2;
output 	T3;
output 	T4;
output 	T5;
output 	T6;
output 	T7;
output 	T8;
output 	T9;

// Design Ports Information
// saida[0]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[1]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[3]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[4]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[7]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[8]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[9]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[10]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[12]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[13]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[14]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida[15]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T0	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T1	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T2	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T3	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T4	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T5	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T6	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T7	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T8	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T9	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[1]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[4]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[6]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[7]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[8]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[9]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[10]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[11]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[13]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[14]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[15]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \saida[0]~output_o ;
wire \saida[1]~output_o ;
wire \saida[2]~output_o ;
wire \saida[3]~output_o ;
wire \saida[4]~output_o ;
wire \saida[5]~output_o ;
wire \saida[6]~output_o ;
wire \saida[7]~output_o ;
wire \saida[8]~output_o ;
wire \saida[9]~output_o ;
wire \saida[10]~output_o ;
wire \saida[11]~output_o ;
wire \saida[12]~output_o ;
wire \saida[13]~output_o ;
wire \saida[14]~output_o ;
wire \saida[15]~output_o ;
wire \T0~output_o ;
wire \T1~output_o ;
wire \T2~output_o ;
wire \T3~output_o ;
wire \T4~output_o ;
wire \T5~output_o ;
wire \T6~output_o ;
wire \T7~output_o ;
wire \T8~output_o ;
wire \T9~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \entrada[9]~input_o ;
wire \entrada[14]~input_o ;
wire \entrada[10]~input_o ;
wire \entrada[11]~input_o ;
wire \RDM|conteudo[11]~11_combout ;
wire \RDM|conteudo[11]~feeder_combout ;
wire \UC|t4~0_combout ;
wire \UC|t4~1_combout ;
wire \UC|t5~0_combout ;
wire \UC|t5~q ;
wire \UC|t7~0_combout ;
wire \UC|t8~0_combout ;
wire \UC|t8~q ;
wire \UC|t1~1_combout ;
wire \UC|t4~q ;
wire \UC|t6~0_combout ;
wire \UC|t6~q ;
wire \UC|t7~1_combout ;
wire \UC|t7~q ;
wire \UC|t8~1_combout ;
wire \UC|t9~0_combout ;
wire \UC|t9~q ;
wire \UC|writeOUT~2_combout ;
wire \entrada[13]~input_o ;
wire \UC|RwriteAC~0_combout ;
wire \DECOD|Mux15~3_combout ;
wire \RI|conteudo[15]~feeder_combout ;
wire \RI|conteudo[15]~clkctrl_outclk ;
wire \DECOD|Mux15~4_combout ;
wire \UC|RwriteAC~3_combout ;
wire \UC|opULA[0]~7_combout ;
wire \DECOD|Mux15~13_combout ;
wire \UC|opULA[0]~3_combout ;
wire \ULA|Add0~3_combout ;
wire \ULA|Add0~4_combout ;
wire \ULA|Add0~5_combout ;
wire \ULA|Add0~6_combout ;
wire \entrada[8]~input_o ;
wire \RDM|conteudo[8]~8_combout ;
wire \RDM|conteudo[8]~feeder_combout ;
wire \DECOD|Mux15~10_combout ;
wire \DECOD|Mux15~9_combout ;
wire \ULA|Mux0~0_combout ;
wire \ULA|Add0~0_combout ;
wire \ULA|Add0~1_combout ;
wire \ULA|Add0~2_combout ;
wire \ULA|Add0~43 ;
wire \ULA|Add0~45 ;
wire \ULA|Add0~47 ;
wire \ULA|Add0~48_combout ;
wire \ULA|Mux0~1_combout ;
wire \DECOD|Mux15~1_combout ;
wire \DECOD|Mux15~2_combout ;
wire \UC|RwriteAC~1_combout ;
wire \UC|writeN~0_combout ;
wire \entrada[7]~input_o ;
wire \RDM|conteudo[7]~7_combout ;
wire \RDM|conteudo[7]~feeder_combout ;
wire \DECOD|Mux15~0_combout ;
wire \UC|RwriteRDM~4_combout ;
wire \DECOD|Mux15~6_combout ;
wire \UC|selectREM~1_combout ;
wire \DECOD|Mux15~7_combout ;
wire \UC|writeMEM~0_combout ;
wire \UC|got0~7_combout ;
wire \UC|RwritePC~1_combout ;
wire \UC|selectREM~0_combout ;
wire \UC|selectREM~2_combout ;
wire \muxREM|q[14]~2_combout ;
wire \UC|writeREM~1_combout ;
wire \UC|RwritePC~0_combout ;
wire \UC|RwriteREM~0_combout ;
wire \UC|RwriteRDM~0_combout ;
wire \UC|writeREM~0_combout ;
wire \UC|writeREM~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \UC|writeMEM~1_combout ;
wire \UC|writeMEM~2_combout ;
wire \UC|writeMEM~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ;
wire \PC|counter[0]~feeder_combout ;
wire \muxREM|q[0]~3_combout ;
wire \entrada[1]~input_o ;
wire \ULA|Add0~14_combout ;
wire \ULA|Add0~15_combout ;
wire \ULA|Add0~17_cout ;
wire \ULA|Add0~19 ;
wire \ULA|Add0~20_combout ;
wire \entrada[2]~input_o ;
wire \RDM|conteudo[2]~2_combout ;
wire \RDM|conteudo[2]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ;
wire \PC|counter[2]~feeder_combout ;
wire \muxREM|q[2]~5_combout ;
wire \entrada[4]~input_o ;
wire \RDM|conteudo[4]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ;
wire \muxREM|q[4]~7_combout ;
wire \entrada[5]~input_o ;
wire \entrada[6]~input_o ;
wire \RDM|conteudo[6]~6_combout ;
wire \RDM|conteudo[6]~feeder_combout ;
wire \PC|counter[6]~feeder_combout ;
wire \muxREM|q[6]~9_combout ;
wire \muxREM|q[7]~10_combout ;
wire \PC|counter[8]~feeder_combout ;
wire \muxREM|q[8]~11_combout ;
wire \PC|counter[9]~feeder_combout ;
wire \muxREM|q[9]~12_combout ;
wire \PC|counter[10]~feeder_combout ;
wire \muxREM|q[10]~13_combout ;
wire \PC|counter[11]~feeder_combout ;
wire \muxREM|q[11]~14_combout ;
wire \muxREM|q[12]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout ;
wire \UC|RwriteRDM~1_combout ;
wire \UC|selectRDM[1]~5_combout ;
wire \UC|writeRDM~0_combout ;
wire \UC|RselectRDM~0_combout ;
wire \UC|RwriteRDM~3_combout ;
wire \UC|selectRDM[1]~7_combout ;
wire \UC|selectRDM[0]~2_combout ;
wire \UC|selectRDM[1]~4_combout ;
wire \UC|selectRDM[1]~6_combout ;
wire \UC|writeRDM~1_combout ;
wire \UC|writeRDM~2_combout ;
wire \UC|writeRDM~3_combout ;
wire \UC|writeRDM~4_combout ;
wire \UC|writeRDM~5_combout ;
wire \UC|writeRDM~6_combout ;
wire \ULA|Mux9~2_combout ;
wire \ULA|Mux9~3_combout ;
wire \ULA|Add0~9_combout ;
wire \ULA|Add0~10_combout ;
wire \ULA|Add0~11_combout ;
wire \ULA|Add0~12_combout ;
wire \ULA|Add0~13_combout ;
wire \ULA|Add0~21 ;
wire \ULA|Add0~23 ;
wire \ULA|Add0~25 ;
wire \ULA|Add0~27 ;
wire \ULA|Add0~29 ;
wire \ULA|Add0~30_combout ;
wire \ULA|Mux9~0_combout ;
wire \ULA|Mux9~1_combout ;
wire \ULA|Mux10~0_combout ;
wire \ULA|Mux10~1_combout ;
wire \ULA|Add0~28_combout ;
wire \ULA|Mux10~2_combout ;
wire \ULA|Mux10~3_combout ;
wire \ULA|Mux10~4_combout ;
wire \RDM|conteudo[5]~5_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout ;
wire \PC|counter[5]~feeder_combout ;
wire \muxREM|q[5]~8_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout ;
wire \ULA|Mux11~0_combout ;
wire \ULA|Mux11~1_combout ;
wire \ULA|Add0~26_combout ;
wire \ULA|Mux11~2_combout ;
wire \ULA|Mux11~3_combout ;
wire \ULA|Mux11~4_combout ;
wire \ULA|Mux12~2_combout ;
wire \ULA|Mux12~3_combout ;
wire \ULA|Add0~24_combout ;
wire \ULA|Mux12~0_combout ;
wire \ULA|Mux12~1_combout ;
wire \entrada[3]~input_o ;
wire \RDM|conteudo[3]~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout ;
wire \muxREM|q[3]~6_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout ;
wire \ULA|Mux13~0_combout ;
wire \ULA|Mux13~1_combout ;
wire \ULA|Add0~22_combout ;
wire \ULA|Mux13~2_combout ;
wire \ULA|Mux13~3_combout ;
wire \ULA|Mux13~4_combout ;
wire \ULA|Mux14~2_combout ;
wire \ULA|Mux14~3_combout ;
wire \ULA|Mux14~0_combout ;
wire \ULA|Mux14~1_combout ;
wire \RDM|conteudo[1]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout ;
wire \PC|counter[1]~feeder_combout ;
wire \muxREM|q[1]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout ;
wire \ULA|Add0~8_combout ;
wire \ULA|Add0~31 ;
wire \ULA|Add0~32_combout ;
wire \ULA|Mux8~2_combout ;
wire \ULA|Mux8~3_combout ;
wire \ULA|Mux8~0_combout ;
wire \ULA|Mux8~1_combout ;
wire \ULA|Equal0~2_combout ;
wire \ULA|Equal0~0_combout ;
wire \ULA|Equal0~1_combout ;
wire \ULA|Equal0~3_combout ;
wire \ULA|Equal0~4_combout ;
wire \ULA|Equal0~5_combout ;
wire \ffZ|conteudo~q ;
wire \UC|got0~5_combout ;
wire \UC|writePC~0_combout ;
wire \muxREM|q[13]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout ;
wire \ULA|Mux7~0_combout ;
wire \ULA|Mux7~1_combout ;
wire \ULA|Add0~7_combout ;
wire \ULA|Add0~33 ;
wire \ULA|Add0~34_combout ;
wire \ULA|Mux7~2_combout ;
wire \ULA|Mux7~3_combout ;
wire \ULA|Mux7~4_combout ;
wire \ULA|Add0~35 ;
wire \ULA|Add0~37 ;
wire \ULA|Add0~39 ;
wire \ULA|Add0~41 ;
wire \ULA|Add0~42_combout ;
wire \ULA|Mux3~0_combout ;
wire \ULA|Mux3~1_combout ;
wire \ULA|Mux3~2_combout ;
wire \ULA|Mux3~3_combout ;
wire \ULA|Mux3~4_combout ;
wire \ULA|Mux2~0_combout ;
wire \ULA|Mux2~1_combout ;
wire \ULA|Add0~44_combout ;
wire \ULA|Mux2~2_combout ;
wire \ULA|Mux2~3_combout ;
wire \RDM|conteudo[13]~13_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout ;
wire \DECOD|Mux15~5_combout ;
wire \UC|opULA[2]~6_combout ;
wire \ULA|Mux0~2_combout ;
wire \ULA|Mux0~3_combout ;
wire \ffN|conteudo~q ;
wire \entrada[15]~input_o ;
wire \RDM|conteudo[15]~15_combout ;
wire \RDM|conteudo[15]~feeder_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout ;
wire \muxREM|q[15]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout ;
wire \ULA|Add0~40_combout ;
wire \ULA|Mux4~0_combout ;
wire \ULA|Mux4~1_combout ;
wire \ULA|Mux4~2_combout ;
wire \ULA|Mux4~3_combout ;
wire \AC|conteudo[11]~feeder_combout ;
wire \ULA|Mux5~0_combout ;
wire \ULA|Mux5~1_combout ;
wire \ULA|Add0~38_combout ;
wire \ULA|Mux5~2_combout ;
wire \ULA|Mux5~3_combout ;
wire \ULA|Mux5~4_combout ;
wire \RDM|conteudo[10]~10_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout ;
wire \UC|writeOUT~0_combout ;
wire \UC|opULA[0]~4_combout ;
wire \ULA|Mux1~0_combout ;
wire \ULA|Mux1~2_combout ;
wire \ULA|Mux1~3_combout ;
wire \ULA|Add0~46_combout ;
wire \ULA|Mux1~4_combout ;
wire \ULA|Mux1~5_combout ;
wire \ULA|Mux1~6_combout ;
wire \RDM|conteudo[14]~14_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout ;
wire \DECOD|Mux15~8_combout ;
wire \UC|got0~6_combout ;
wire \UC|got0~3_combout ;
wire \UC|got0~4_combout ;
wire \UC|got0~1_combout ;
wire \UC|got0~0_combout ;
wire \UC|got0~2_combout ;
wire \UC|RwriteAC~2_combout ;
wire \UC|got0~9_combout ;
wire \DECOD|Mux15~12_combout ;
wire \DECOD|Mux15~11_combout ;
wire \UC|got0~10_combout ;
wire \UC|got0~8_combout ;
wire \UC|got0~11_combout ;
wire \UC|got0~12_combout ;
wire \UC|t0~q ;
wire \UC|t1~0_combout ;
wire \UC|t1~q ;
wire \UC|t2~0_combout ;
wire \UC|t2~q ;
wire \UC|t3~0_combout ;
wire \UC|t3~q ;
wire \UC|RwriteRDM~2_combout ;
wire \UC|selectRDM[0]~3_combout ;
wire \entrada[12]~input_o ;
wire \RDM|conteudo[12]~12_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout ;
wire \DECOD|Mux15~14_combout ;
wire \UC|opULA[2]~5_combout ;
wire \ULA|Mux1~1_combout ;
wire \ULA|Mux6~2_combout ;
wire \ULA|Mux6~3_combout ;
wire \ULA|Add0~36_combout ;
wire \ULA|Mux6~0_combout ;
wire \ULA|Mux6~1_combout ;
wire \AC|conteudo[9]~feeder_combout ;
wire \RDM|conteudo[9]~9_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout ;
wire \UC|opULA[1]~0_combout ;
wire \UC|opULA[1]~1_combout ;
wire \UC|opULA[1]~2_combout ;
wire \ULA|Mux15~2_combout ;
wire \ULA|Add0~18_combout ;
wire \ULA|Mux15~0_combout ;
wire \ULA|Mux15~1_combout ;
wire \ULA|Mux15~3_combout ;
wire \entrada[0]~input_o ;
wire \RDM|conteudo[0]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ;
wire \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \OUT|conteudo[0]~feeder_combout ;
wire \UC|writeOUT~1_combout ;
wire \OUT|conteudo[3]~feeder_combout ;
wire \OUT|conteudo[4]~feeder_combout ;
wire \OUT|conteudo[6]~feeder_combout ;
wire \OUT|conteudo[7]~feeder_combout ;
wire \OUT|conteudo[8]~feeder_combout ;
wire \OUT|conteudo[9]~feeder_combout ;
wire \OUT|conteudo[10]~feeder_combout ;
wire \OUT|conteudo[11]~feeder_combout ;
wire \OUT|conteudo[12]~feeder_combout ;
wire \OUT|conteudo[13]~feeder_combout ;
wire \OUT|conteudo[14]~feeder_combout ;
wire \OUT|conteudo[15]~feeder_combout ;
wire [15:0] \PC|counter ;
wire [15:0] \REM|conteudo ;
wire [15:0] \AC|conteudo ;
wire [2:0] \MEM|ram_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \RI|conteudo ;
wire [15:0] \OUT|conteudo ;
wire [15:0] \DECOD|operacao ;
wire [3:0] \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w ;
wire [15:0] \RDM|conteudo ;

wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;

assign \MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout  = \MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \saida[0]~output (
	.i(\OUT|conteudo [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[0]~output .bus_hold = "false";
defparam \saida[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \saida[1]~output (
	.i(\OUT|conteudo [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[1]~output .bus_hold = "false";
defparam \saida[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \saida[2]~output (
	.i(\OUT|conteudo [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[2]~output .bus_hold = "false";
defparam \saida[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \saida[3]~output (
	.i(\OUT|conteudo [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[3]~output .bus_hold = "false";
defparam \saida[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \saida[4]~output (
	.i(\OUT|conteudo [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[4]~output .bus_hold = "false";
defparam \saida[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \saida[5]~output (
	.i(\OUT|conteudo [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[5]~output .bus_hold = "false";
defparam \saida[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \saida[6]~output (
	.i(\OUT|conteudo [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[6]~output .bus_hold = "false";
defparam \saida[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \saida[7]~output (
	.i(\OUT|conteudo [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[7]~output .bus_hold = "false";
defparam \saida[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \saida[8]~output (
	.i(\OUT|conteudo [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[8]~output .bus_hold = "false";
defparam \saida[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \saida[9]~output (
	.i(\OUT|conteudo [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[9]~output .bus_hold = "false";
defparam \saida[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \saida[10]~output (
	.i(\OUT|conteudo [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[10]~output .bus_hold = "false";
defparam \saida[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \saida[11]~output (
	.i(\OUT|conteudo [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[11]~output .bus_hold = "false";
defparam \saida[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \saida[12]~output (
	.i(\OUT|conteudo [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[12]~output .bus_hold = "false";
defparam \saida[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \saida[13]~output (
	.i(\OUT|conteudo [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[13]~output .bus_hold = "false";
defparam \saida[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \saida[14]~output (
	.i(\OUT|conteudo [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[14]~output .bus_hold = "false";
defparam \saida[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \saida[15]~output (
	.i(\OUT|conteudo [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[15]~output .bus_hold = "false";
defparam \saida[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \T0~output (
	.i(!\UC|t0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T0~output_o ),
	.obar());
// synopsys translate_off
defparam \T0~output .bus_hold = "false";
defparam \T0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \T1~output (
	.i(\UC|t1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T1~output_o ),
	.obar());
// synopsys translate_off
defparam \T1~output .bus_hold = "false";
defparam \T1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \T2~output (
	.i(\UC|t2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T2~output_o ),
	.obar());
// synopsys translate_off
defparam \T2~output .bus_hold = "false";
defparam \T2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \T3~output (
	.i(\UC|t3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T3~output_o ),
	.obar());
// synopsys translate_off
defparam \T3~output .bus_hold = "false";
defparam \T3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \T4~output (
	.i(\UC|t4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T4~output_o ),
	.obar());
// synopsys translate_off
defparam \T4~output .bus_hold = "false";
defparam \T4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \T5~output (
	.i(\UC|t5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T5~output_o ),
	.obar());
// synopsys translate_off
defparam \T5~output .bus_hold = "false";
defparam \T5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \T6~output (
	.i(\UC|t6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T6~output_o ),
	.obar());
// synopsys translate_off
defparam \T6~output .bus_hold = "false";
defparam \T6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \T7~output (
	.i(\UC|t7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T7~output_o ),
	.obar());
// synopsys translate_off
defparam \T7~output .bus_hold = "false";
defparam \T7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \T8~output (
	.i(\UC|t8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T8~output_o ),
	.obar());
// synopsys translate_off
defparam \T8~output .bus_hold = "false";
defparam \T8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \T9~output (
	.i(\UC|t9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T9~output_o ),
	.obar());
// synopsys translate_off
defparam \T9~output .bus_hold = "false";
defparam \T9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \entrada[9]~input (
	.i(entrada[9]),
	.ibar(gnd),
	.o(\entrada[9]~input_o ));
// synopsys translate_off
defparam \entrada[9]~input .bus_hold = "false";
defparam \entrada[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \entrada[14]~input (
	.i(entrada[14]),
	.ibar(gnd),
	.o(\entrada[14]~input_o ));
// synopsys translate_off
defparam \entrada[14]~input .bus_hold = "false";
defparam \entrada[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N8
cycloneive_io_ibuf \entrada[10]~input (
	.i(entrada[10]),
	.ibar(gnd),
	.o(\entrada[10]~input_o ));
// synopsys translate_off
defparam \entrada[10]~input .bus_hold = "false";
defparam \entrada[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \entrada[11]~input (
	.i(entrada[11]),
	.ibar(gnd),
	.o(\entrada[11]~input_o ));
// synopsys translate_off
defparam \entrada[11]~input .bus_hold = "false";
defparam \entrada[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneive_lcell_comb \RDM|conteudo[11]~11 (
// Equation(s):
// \RDM|conteudo[11]~11_combout  = (\UC|selectRDM[0]~3_combout  & ((\entrada[11]~input_o ))) # (!\UC|selectRDM[0]~3_combout  & (\AC|conteudo [11]))

	.dataa(\AC|conteudo [11]),
	.datab(gnd),
	.datac(\entrada[11]~input_o ),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[11]~11 .lut_mask = 16'hF0AA;
defparam \RDM|conteudo[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
cycloneive_lcell_comb \RDM|conteudo[11]~feeder (
// Equation(s):
// \RDM|conteudo[11]~feeder_combout  = \RDM|conteudo[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[11]~11_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[11]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N2
cycloneive_lcell_comb \UC|t4~0 (
// Equation(s):
// \UC|t4~0_combout  = (!\UC|t1~q  & (\UC|t0~q  & (\UC|got0~12_combout  & !\UC|t2~q )))

	.dataa(\UC|t1~q ),
	.datab(\UC|t0~q ),
	.datac(\UC|got0~12_combout ),
	.datad(\UC|t2~q ),
	.cin(gnd),
	.combout(\UC|t4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~0 .lut_mask = 16'h0040;
defparam \UC|t4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N12
cycloneive_lcell_comb \UC|t4~1 (
// Equation(s):
// \UC|t4~1_combout  = (\UC|t3~q  & \UC|t4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UC|t3~q ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t4~1 .lut_mask = 16'hF000;
defparam \UC|t4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N10
cycloneive_lcell_comb \UC|t5~0 (
// Equation(s):
// \UC|t5~0_combout  = (\UC|t4~q  & (!\UC|t3~q  & \UC|t4~0_combout ))

	.dataa(\UC|t4~q ),
	.datab(gnd),
	.datac(\UC|t3~q ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t5~0 .lut_mask = 16'h0A00;
defparam \UC|t5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N11
dffeas \UC|t5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t5 .is_wysiwyg = "true";
defparam \UC|t5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N0
cycloneive_lcell_comb \UC|t7~0 (
// Equation(s):
// \UC|t7~0_combout  = (!\UC|t4~q  & (!\UC|t5~q  & (!\UC|t3~q  & \UC|t4~0_combout )))

	.dataa(\UC|t4~q ),
	.datab(\UC|t5~q ),
	.datac(\UC|t3~q ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t7~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~0 .lut_mask = 16'h0100;
defparam \UC|t7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N20
cycloneive_lcell_comb \UC|t8~0 (
// Equation(s):
// \UC|t8~0_combout  = (!\UC|t6~q  & (\UC|t7~q  & \UC|t7~0_combout ))

	.dataa(gnd),
	.datab(\UC|t6~q ),
	.datac(\UC|t7~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t8~0 .lut_mask = 16'h3000;
defparam \UC|t8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N21
dffeas \UC|t8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t8 .is_wysiwyg = "true";
defparam \UC|t8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N22
cycloneive_lcell_comb \UC|t1~1 (
// Equation(s):
// \UC|t1~1_combout  = (\UC|t8~q ) # ((\UC|t6~q ) # ((\UC|t7~q ) # (!\UC|t7~0_combout )))

	.dataa(\UC|t8~q ),
	.datab(\UC|t6~q ),
	.datac(\UC|t7~q ),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~1 .lut_mask = 16'hFEFF;
defparam \UC|t1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N13
dffeas \UC|t4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t4 .is_wysiwyg = "true";
defparam \UC|t4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N24
cycloneive_lcell_comb \UC|t6~0 (
// Equation(s):
// \UC|t6~0_combout  = (!\UC|t4~q  & (\UC|t5~q  & (!\UC|t3~q  & \UC|t4~0_combout )))

	.dataa(\UC|t4~q ),
	.datab(\UC|t5~q ),
	.datac(\UC|t3~q ),
	.datad(\UC|t4~0_combout ),
	.cin(gnd),
	.combout(\UC|t6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t6~0 .lut_mask = 16'h0400;
defparam \UC|t6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N25
dffeas \UC|t6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t6 .is_wysiwyg = "true";
defparam \UC|t6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N18
cycloneive_lcell_comb \UC|t7~1 (
// Equation(s):
// \UC|t7~1_combout  = (\UC|t6~q  & \UC|t7~0_combout )

	.dataa(gnd),
	.datab(\UC|t6~q ),
	.datac(gnd),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t7~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t7~1 .lut_mask = 16'hCC00;
defparam \UC|t7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N19
dffeas \UC|t7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t7 .is_wysiwyg = "true";
defparam \UC|t7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N8
cycloneive_lcell_comb \UC|t8~1 (
// Equation(s):
// \UC|t8~1_combout  = (!\UC|t6~q  & \UC|t7~0_combout )

	.dataa(gnd),
	.datab(\UC|t6~q ),
	.datac(gnd),
	.datad(\UC|t7~0_combout ),
	.cin(gnd),
	.combout(\UC|t8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t8~1 .lut_mask = 16'h3300;
defparam \UC|t8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N8
cycloneive_lcell_comb \UC|t9~0 (
// Equation(s):
// \UC|t9~0_combout  = (!\UC|t7~q  & (\UC|t8~1_combout  & ((\UC|t8~q ) # (\UC|t9~q ))))

	.dataa(\UC|t7~q ),
	.datab(\UC|t8~q ),
	.datac(\UC|t9~q ),
	.datad(\UC|t8~1_combout ),
	.cin(gnd),
	.combout(\UC|t9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t9~0 .lut_mask = 16'h5400;
defparam \UC|t9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N9
dffeas \UC|t9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t9 .is_wysiwyg = "true";
defparam \UC|t9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
cycloneive_lcell_comb \UC|writeOUT~2 (
// Equation(s):
// \UC|writeOUT~2_combout  = (\UC|writeOUT~0_combout ) # ((\RI|conteudo [9] & (!\RI|conteudo [10] & \UC|t9~q )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t9~q ),
	.datad(\UC|writeOUT~0_combout ),
	.cin(gnd),
	.combout(\UC|writeOUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeOUT~2 .lut_mask = 16'hFF20;
defparam \UC|writeOUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N5
dffeas \RI|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[11] .is_wysiwyg = "true";
defparam \RI|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \entrada[13]~input (
	.i(entrada[13]),
	.ibar(gnd),
	.o(\entrada[13]~input_o ));
// synopsys translate_off
defparam \entrada[13]~input .bus_hold = "false";
defparam \entrada[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
cycloneive_lcell_comb \UC|RwriteAC~0 (
// Equation(s):
// \UC|RwriteAC~0_combout  = (\RI|conteudo [9] & (\UC|t9~q  & !\RI|conteudo [10]))

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t9~q ),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~0 .lut_mask = 16'h00C0;
defparam \UC|RwriteAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N0
cycloneive_lcell_comb \DECOD|Mux15~3 (
// Equation(s):
// \DECOD|Mux15~3_combout  = (!\RI|conteudo [14] & (\RI|conteudo [13] & (!\RI|conteudo [11] & !\RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~3 .lut_mask = 16'h0004;
defparam \DECOD|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N14
cycloneive_lcell_comb \RI|conteudo[15]~feeder (
// Equation(s):
// \RI|conteudo[15]~feeder_combout  = \RDM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RI|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RI|conteudo[15]~feeder .lut_mask = 16'hF0F0;
defparam \RI|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y36_N15
dffeas \RI|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RI|conteudo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[15] .is_wysiwyg = "true";
defparam \RI|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \RI|conteudo[15]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RI|conteudo [15]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RI|conteudo[15]~clkctrl_outclk ));
// synopsys translate_off
defparam \RI|conteudo[15]~clkctrl .clock_type = "global clock";
defparam \RI|conteudo[15]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
cycloneive_lcell_comb \DECOD|operacao[11] (
// Equation(s):
// \DECOD|operacao [11] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [11])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~3_combout )))

	.dataa(\DECOD|operacao [11]),
	.datab(gnd),
	.datac(\DECOD|Mux15~3_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [11]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[11] .lut_mask = 16'hAAF0;
defparam \DECOD|operacao[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N4
cycloneive_lcell_comb \DECOD|Mux15~4 (
// Equation(s):
// \DECOD|Mux15~4_combout  = (!\RI|conteudo [14] & (\RI|conteudo [12] & (!\RI|conteudo [11] & \RI|conteudo [13])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~4 .lut_mask = 16'h0400;
defparam \DECOD|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N24
cycloneive_lcell_comb \DECOD|operacao[9] (
// Equation(s):
// \DECOD|operacao [9] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|operacao [9]))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|Mux15~4_combout ))

	.dataa(\RI|conteudo[15]~clkctrl_outclk ),
	.datab(gnd),
	.datac(\DECOD|Mux15~4_combout ),
	.datad(\DECOD|operacao [9]),
	.cin(gnd),
	.combout(\DECOD|operacao [9]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[9] .lut_mask = 16'hFA50;
defparam \DECOD|operacao[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
cycloneive_lcell_comb \UC|RwriteAC~3 (
// Equation(s):
// \UC|RwriteAC~3_combout  = (!\DECOD|operacao [11] & (!\DECOD|operacao [13] & !\DECOD|operacao [9]))

	.dataa(\DECOD|operacao [11]),
	.datab(gnd),
	.datac(\DECOD|operacao [13]),
	.datad(\DECOD|operacao [9]),
	.cin(gnd),
	.combout(\UC|RwriteAC~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~3 .lut_mask = 16'h0005;
defparam \UC|RwriteAC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N30
cycloneive_lcell_comb \UC|opULA[0]~7 (
// Equation(s):
// \UC|opULA[0]~7_combout  = (!\UC|RwriteAC~3_combout  & ((\UC|writeOUT~0_combout ) # (\UC|RwriteAC~0_combout )))

	.dataa(gnd),
	.datab(\UC|writeOUT~0_combout ),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|RwriteAC~3_combout ),
	.cin(gnd),
	.combout(\UC|opULA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~7 .lut_mask = 16'h00FC;
defparam \UC|opULA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
cycloneive_lcell_comb \DECOD|Mux15~13 (
// Equation(s):
// \DECOD|Mux15~13_combout  = (\RI|conteudo [11] & (\RI|conteudo [13] & (\RI|conteudo [14] & !\RI|conteudo [12])))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~13 .lut_mask = 16'h0080;
defparam \DECOD|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
cycloneive_lcell_comb \DECOD|operacao[2] (
// Equation(s):
// \DECOD|operacao [2] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [2])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~13_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [2]),
	.datac(\DECOD|Mux15~13_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [2]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[2] .lut_mask = 16'hCCF0;
defparam \DECOD|operacao[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N6
cycloneive_lcell_comb \UC|opULA[0]~3 (
// Equation(s):
// \UC|opULA[0]~3_combout  = (\RI|conteudo [9] & (\RI|conteudo [10] & (\UC|t3~q  & \DECOD|operacao [2])))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\UC|t3~q ),
	.datad(\DECOD|operacao [2]),
	.cin(gnd),
	.combout(\UC|opULA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~3 .lut_mask = 16'h8000;
defparam \UC|opULA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N18
cycloneive_lcell_comb \ULA|Add0~3 (
// Equation(s):
// \ULA|Add0~3_combout  = \RDM|conteudo [12] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(\RDM|conteudo [12]),
	.datab(gnd),
	.datac(\UC|opULA[0]~7_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~3 .lut_mask = 16'h555A;
defparam \ULA|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N24
cycloneive_lcell_comb \ULA|Add0~4 (
// Equation(s):
// \ULA|Add0~4_combout  = \RDM|conteudo [11] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(\RDM|conteudo [11]),
	.datab(\UC|opULA[0]~7_combout ),
	.datac(gnd),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~4 .lut_mask = 16'h5566;
defparam \ULA|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N30
cycloneive_lcell_comb \ULA|Add0~5 (
// Equation(s):
// \ULA|Add0~5_combout  = \RDM|conteudo [10] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(\RDM|conteudo [10]),
	.datab(\UC|opULA[0]~7_combout ),
	.datac(gnd),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~5 .lut_mask = 16'h5566;
defparam \ULA|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N18
cycloneive_lcell_comb \ULA|Add0~6 (
// Equation(s):
// \ULA|Add0~6_combout  = \RDM|conteudo [9] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(\UC|opULA[0]~7_combout ),
	.datab(\RDM|conteudo [9]),
	.datac(gnd),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~6 .lut_mask = 16'h3366;
defparam \ULA|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \entrada[8]~input (
	.i(entrada[8]),
	.ibar(gnd),
	.o(\entrada[8]~input_o ));
// synopsys translate_off
defparam \entrada[8]~input .bus_hold = "false";
defparam \entrada[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N22
cycloneive_lcell_comb \RDM|conteudo[8]~8 (
// Equation(s):
// \RDM|conteudo[8]~8_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[8]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [8])))

	.dataa(gnd),
	.datab(\entrada[8]~input_o ),
	.datac(\UC|selectRDM[0]~3_combout ),
	.datad(\AC|conteudo [8]),
	.cin(gnd),
	.combout(\RDM|conteudo[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[8]~8 .lut_mask = 16'hCFC0;
defparam \RDM|conteudo[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
cycloneive_lcell_comb \RDM|conteudo[8]~feeder (
// Equation(s):
// \RDM|conteudo[8]~feeder_combout  = \RDM|conteudo[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[8]~8_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[8]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N14
cycloneive_lcell_comb \DECOD|Mux15~10 (
// Equation(s):
// \DECOD|Mux15~10_combout  = (!\RI|conteudo [11] & (!\RI|conteudo [12] & (\RI|conteudo [14] & !\RI|conteudo [13])))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~10 .lut_mask = 16'h0010;
defparam \DECOD|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
cycloneive_lcell_comb \DECOD|operacao[7] (
// Equation(s):
// \DECOD|operacao [7] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [7])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~10_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [7]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~10_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [7]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[7] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N8
cycloneive_lcell_comb \DECOD|Mux15~9 (
// Equation(s):
// \DECOD|Mux15~9_combout  = (\RI|conteudo [14] & (!\RI|conteudo [13] & (!\RI|conteudo [11] & \RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~9 .lut_mask = 16'h0200;
defparam \DECOD|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N30
cycloneive_lcell_comb \DECOD|operacao[5] (
// Equation(s):
// \DECOD|operacao [5] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [5])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~9_combout )))

	.dataa(\DECOD|operacao [5]),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~9_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [5]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[5] .lut_mask = 16'hAFA0;
defparam \DECOD|operacao[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cycloneive_lcell_comb \ULA|Mux0~0 (
// Equation(s):
// \ULA|Mux0~0_combout  = (!\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout  & (\AC|conteudo [14])) # (!\UC|opULA[1]~2_combout  & ((!\ffN|conteudo~q )))))

	.dataa(\AC|conteudo [14]),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\ffN|conteudo~q ),
	.cin(gnd),
	.combout(\ULA|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~0 .lut_mask = 16'h080B;
defparam \ULA|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N26
cycloneive_lcell_comb \ULA|Add0~0 (
// Equation(s):
// \ULA|Add0~0_combout  = \RDM|conteudo [15] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(\RDM|conteudo [15]),
	.datab(gnd),
	.datac(\UC|opULA[0]~7_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~0 .lut_mask = 16'h555A;
defparam \ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
cycloneive_lcell_comb \ULA|Add0~1 (
// Equation(s):
// \ULA|Add0~1_combout  = \RDM|conteudo [14] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(\UC|opULA[0]~7_combout ),
	.datab(gnd),
	.datac(\RDM|conteudo [14]),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~1 .lut_mask = 16'h0F5A;
defparam \ULA|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N20
cycloneive_lcell_comb \ULA|Add0~2 (
// Equation(s):
// \ULA|Add0~2_combout  = \RDM|conteudo [13] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(gnd),
	.datab(\RDM|conteudo [13]),
	.datac(\UC|opULA[0]~7_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~2 .lut_mask = 16'h333C;
defparam \ULA|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N10
cycloneive_lcell_comb \ULA|Add0~42 (
// Equation(s):
// \ULA|Add0~42_combout  = (\AC|conteudo [12] & ((\ULA|Add0~3_combout  & (\ULA|Add0~41  & VCC)) # (!\ULA|Add0~3_combout  & (!\ULA|Add0~41 )))) # (!\AC|conteudo [12] & ((\ULA|Add0~3_combout  & (!\ULA|Add0~41 )) # (!\ULA|Add0~3_combout  & ((\ULA|Add0~41 ) # 
// (GND)))))
// \ULA|Add0~43  = CARRY((\AC|conteudo [12] & (!\ULA|Add0~3_combout  & !\ULA|Add0~41 )) # (!\AC|conteudo [12] & ((!\ULA|Add0~41 ) # (!\ULA|Add0~3_combout ))))

	.dataa(\AC|conteudo [12]),
	.datab(\ULA|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~41 ),
	.combout(\ULA|Add0~42_combout ),
	.cout(\ULA|Add0~43 ));
// synopsys translate_off
defparam \ULA|Add0~42 .lut_mask = 16'h9617;
defparam \ULA|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N12
cycloneive_lcell_comb \ULA|Add0~44 (
// Equation(s):
// \ULA|Add0~44_combout  = ((\AC|conteudo [13] $ (\ULA|Add0~2_combout  $ (!\ULA|Add0~43 )))) # (GND)
// \ULA|Add0~45  = CARRY((\AC|conteudo [13] & ((\ULA|Add0~2_combout ) # (!\ULA|Add0~43 ))) # (!\AC|conteudo [13] & (\ULA|Add0~2_combout  & !\ULA|Add0~43 )))

	.dataa(\AC|conteudo [13]),
	.datab(\ULA|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~43 ),
	.combout(\ULA|Add0~44_combout ),
	.cout(\ULA|Add0~45 ));
// synopsys translate_off
defparam \ULA|Add0~44 .lut_mask = 16'h698E;
defparam \ULA|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N14
cycloneive_lcell_comb \ULA|Add0~46 (
// Equation(s):
// \ULA|Add0~46_combout  = (\AC|conteudo [14] & ((\ULA|Add0~1_combout  & (\ULA|Add0~45  & VCC)) # (!\ULA|Add0~1_combout  & (!\ULA|Add0~45 )))) # (!\AC|conteudo [14] & ((\ULA|Add0~1_combout  & (!\ULA|Add0~45 )) # (!\ULA|Add0~1_combout  & ((\ULA|Add0~45 ) # 
// (GND)))))
// \ULA|Add0~47  = CARRY((\AC|conteudo [14] & (!\ULA|Add0~1_combout  & !\ULA|Add0~45 )) # (!\AC|conteudo [14] & ((!\ULA|Add0~45 ) # (!\ULA|Add0~1_combout ))))

	.dataa(\AC|conteudo [14]),
	.datab(\ULA|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~45 ),
	.combout(\ULA|Add0~46_combout ),
	.cout(\ULA|Add0~47 ));
// synopsys translate_off
defparam \ULA|Add0~46 .lut_mask = 16'h9617;
defparam \ULA|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N16
cycloneive_lcell_comb \ULA|Add0~48 (
// Equation(s):
// \ULA|Add0~48_combout  = \ULA|Add0~0_combout  $ (\ULA|Add0~47  $ (!\ffN|conteudo~q ))

	.dataa(\ULA|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ffN|conteudo~q ),
	.cin(\ULA|Add0~47 ),
	.combout(\ULA|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~48 .lut_mask = 16'h5AA5;
defparam \ULA|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N12
cycloneive_lcell_comb \ULA|Mux0~1 (
// Equation(s):
// \ULA|Mux0~1_combout  = (\UC|opULA[2]~6_combout  & (\ULA|Mux0~0_combout )) # (!\UC|opULA[2]~6_combout  & (((\ULA|Add0~48_combout  & !\UC|opULA[1]~2_combout ))))

	.dataa(\ULA|Mux0~0_combout ),
	.datab(\ULA|Add0~48_combout ),
	.datac(\UC|opULA[2]~6_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~1 .lut_mask = 16'hA0AC;
defparam \ULA|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N10
cycloneive_lcell_comb \DECOD|Mux15~1 (
// Equation(s):
// \DECOD|Mux15~1_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [12] & (\RI|conteudo [13] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~1 .lut_mask = 16'h1000;
defparam \DECOD|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N22
cycloneive_lcell_comb \DECOD|operacao[10] (
// Equation(s):
// \DECOD|operacao [10] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [10])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~1_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [10]),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~1_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [10]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[10] .lut_mask = 16'hCFC0;
defparam \DECOD|operacao[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
cycloneive_lcell_comb \DECOD|Mux15~2 (
// Equation(s):
// \DECOD|Mux15~2_combout  = (!\RI|conteudo [13] & (!\RI|conteudo [14] & (\RI|conteudo [12] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [14]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~2 .lut_mask = 16'h1000;
defparam \DECOD|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
cycloneive_lcell_comb \DECOD|operacao[12] (
// Equation(s):
// \DECOD|operacao [12] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [12])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~2_combout )))

	.dataa(\DECOD|operacao [12]),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~2_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [12]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[12] .lut_mask = 16'hAFA0;
defparam \DECOD|operacao[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
cycloneive_lcell_comb \UC|RwriteAC~1 (
// Equation(s):
// \UC|RwriteAC~1_combout  = (!\DECOD|operacao [12] & (!\DECOD|operacao [9] & (!\DECOD|operacao [13] & !\DECOD|operacao [11])))

	.dataa(\DECOD|operacao [12]),
	.datab(\DECOD|operacao [9]),
	.datac(\DECOD|operacao [13]),
	.datad(\DECOD|operacao [11]),
	.cin(gnd),
	.combout(\UC|RwriteAC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~1 .lut_mask = 16'h0001;
defparam \UC|RwriteAC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \UC|writeN~0 (
// Equation(s):
// \UC|writeN~0_combout  = (\UC|opULA[2]~5_combout ) # ((\UC|writeOUT~2_combout  & ((\DECOD|operacao [10]) # (!\UC|RwriteAC~1_combout ))))

	.dataa(\DECOD|operacao [10]),
	.datab(\UC|writeOUT~2_combout ),
	.datac(\UC|RwriteAC~1_combout ),
	.datad(\UC|opULA[2]~5_combout ),
	.cin(gnd),
	.combout(\UC|writeN~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeN~0 .lut_mask = 16'hFF8C;
defparam \UC|writeN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N19
dffeas \AC|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[7] .is_wysiwyg = "true";
defparam \AC|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \entrada[7]~input (
	.i(entrada[7]),
	.ibar(gnd),
	.o(\entrada[7]~input_o ));
// synopsys translate_off
defparam \entrada[7]~input .bus_hold = "false";
defparam \entrada[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
cycloneive_lcell_comb \RDM|conteudo[7]~7 (
// Equation(s):
// \RDM|conteudo[7]~7_combout  = (\UC|selectRDM[0]~3_combout  & ((\entrada[7]~input_o ))) # (!\UC|selectRDM[0]~3_combout  & (\AC|conteudo [7]))

	.dataa(gnd),
	.datab(\AC|conteudo [7]),
	.datac(\entrada[7]~input_o ),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[7]~7 .lut_mask = 16'hF0CC;
defparam \RDM|conteudo[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneive_lcell_comb \RDM|conteudo[7]~feeder (
// Equation(s):
// \RDM|conteudo[7]~feeder_combout  = \RDM|conteudo[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[7]~7_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[7]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \PC|counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[14] .is_wysiwyg = "true";
defparam \PC|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N26
cycloneive_lcell_comb \DECOD|Mux15~0 (
// Equation(s):
// \DECOD|Mux15~0_combout  = (!\RI|conteudo [11] & (\RI|conteudo [13] & (\RI|conteudo [14] & !\RI|conteudo [12])))

	.dataa(\RI|conteudo [11]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~0 .lut_mask = 16'h0040;
defparam \DECOD|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N28
cycloneive_lcell_comb \DECOD|operacao[3] (
// Equation(s):
// \DECOD|operacao [3] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [3])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~0_combout )))

	.dataa(\RI|conteudo[15]~clkctrl_outclk ),
	.datab(\DECOD|operacao [3]),
	.datac(gnd),
	.datad(\DECOD|Mux15~0_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [3]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[3] .lut_mask = 16'hDD88;
defparam \DECOD|operacao[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
cycloneive_lcell_comb \UC|RwriteRDM~4 (
// Equation(s):
// \UC|RwriteRDM~4_combout  = (!\DECOD|operacao [3] & (\UC|RwriteAC~1_combout  & !\DECOD|operacao [10]))

	.dataa(\DECOD|operacao [3]),
	.datab(gnd),
	.datac(\UC|RwriteAC~1_combout ),
	.datad(\DECOD|operacao [10]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~4 .lut_mask = 16'h0050;
defparam \UC|RwriteRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N6
cycloneive_lcell_comb \DECOD|Mux15~6 (
// Equation(s):
// \DECOD|Mux15~6_combout  = (\RI|conteudo [14] & (\RI|conteudo [12] & (\RI|conteudo [11] & !\RI|conteudo [13])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~6 .lut_mask = 16'h0080;
defparam \DECOD|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N12
cycloneive_lcell_comb \DECOD|operacao[4] (
// Equation(s):
// \DECOD|operacao [4] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|operacao [4]))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|Mux15~6_combout ))

	.dataa(\DECOD|Mux15~6_combout ),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|operacao [4]),
	.cin(gnd),
	.combout(\DECOD|operacao [4]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[4] .lut_mask = 16'hFA0A;
defparam \DECOD|operacao[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N6
cycloneive_lcell_comb \UC|selectREM~1 (
// Equation(s):
// \UC|selectREM~1_combout  = ((\UC|RwriteRDM~2_combout  & ((\DECOD|operacao [4]) # (!\UC|RwriteRDM~4_combout )))) # (!\UC|t0~q )

	.dataa(\UC|RwriteRDM~2_combout ),
	.datab(\UC|t0~q ),
	.datac(\UC|RwriteRDM~4_combout ),
	.datad(\DECOD|operacao [4]),
	.cin(gnd),
	.combout(\UC|selectREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~1 .lut_mask = 16'hBB3B;
defparam \UC|selectREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N14
cycloneive_lcell_comb \DECOD|Mux15~7 (
// Equation(s):
// \DECOD|Mux15~7_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [13] & (\RI|conteudo [11] & !\RI|conteudo [12])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [13]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [12]),
	.cin(gnd),
	.combout(\DECOD|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~7 .lut_mask = 16'h0010;
defparam \DECOD|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
cycloneive_lcell_comb \DECOD|operacao[14] (
// Equation(s):
// \DECOD|operacao [14] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [14])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~7_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [14]),
	.datac(\DECOD|Mux15~7_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [14]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[14] .lut_mask = 16'hCCF0;
defparam \DECOD|operacao[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
cycloneive_lcell_comb \UC|writeMEM~0 (
// Equation(s):
// \UC|writeMEM~0_combout  = (!\DECOD|operacao [14] & !\DECOD|operacao [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\DECOD|operacao [14]),
	.datad(\DECOD|operacao [4]),
	.cin(gnd),
	.combout(\UC|writeMEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~0 .lut_mask = 16'h000F;
defparam \UC|writeMEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
cycloneive_lcell_comb \UC|got0~7 (
// Equation(s):
// \UC|got0~7_combout  = (!\DECOD|operacao [3] & (\UC|RwriteAC~1_combout  & (\UC|writeMEM~0_combout  & \UC|got0~5_combout )))

	.dataa(\DECOD|operacao [3]),
	.datab(\UC|RwriteAC~1_combout ),
	.datac(\UC|writeMEM~0_combout ),
	.datad(\UC|got0~5_combout ),
	.cin(gnd),
	.combout(\UC|got0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~7 .lut_mask = 16'h4000;
defparam \UC|got0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
cycloneive_lcell_comb \UC|RwritePC~1 (
// Equation(s):
// \UC|RwritePC~1_combout  = (\DECOD|operacao [6] & \ffN|conteudo~q )

	.dataa(\DECOD|operacao [6]),
	.datab(gnd),
	.datac(\ffN|conteudo~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|RwritePC~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwritePC~1 .lut_mask = 16'hA0A0;
defparam \UC|RwritePC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
cycloneive_lcell_comb \UC|selectREM~0 (
// Equation(s):
// \UC|selectREM~0_combout  = (!\RI|conteudo [10] & ((\DECOD|operacao [10]) # ((\UC|RwritePC~1_combout ) # (!\UC|got0~7_combout ))))

	.dataa(\RI|conteudo [10]),
	.datab(\DECOD|operacao [10]),
	.datac(\UC|got0~7_combout ),
	.datad(\UC|RwritePC~1_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~0 .lut_mask = 16'h5545;
defparam \UC|selectREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N28
cycloneive_lcell_comb \UC|selectREM~2 (
// Equation(s):
// \UC|selectREM~2_combout  = (\UC|selectREM~1_combout ) # ((\UC|t3~q  & \UC|selectREM~0_combout ))

	.dataa(\UC|selectREM~1_combout ),
	.datab(gnd),
	.datac(\UC|t3~q ),
	.datad(\UC|selectREM~0_combout ),
	.cin(gnd),
	.combout(\UC|selectREM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectREM~2 .lut_mask = 16'hFAAA;
defparam \UC|selectREM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N16
cycloneive_lcell_comb \muxREM|q[14]~2 (
// Equation(s):
// \muxREM|q[14]~2_combout  = (\UC|selectREM~2_combout  & (\PC|counter [14])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [14])))

	.dataa(gnd),
	.datab(\PC|counter [14]),
	.datac(\UC|selectREM~2_combout ),
	.datad(\RDM|conteudo [14]),
	.cin(gnd),
	.combout(\muxREM|q[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[14]~2 .lut_mask = 16'hCFC0;
defparam \muxREM|q[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N26
cycloneive_lcell_comb \UC|writeREM~1 (
// Equation(s):
// \UC|writeREM~1_combout  = (\RI|conteudo [9] & ((\UC|t5~q ) # (\UC|t7~q )))

	.dataa(gnd),
	.datab(\UC|t5~q ),
	.datac(\UC|t7~q ),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|writeREM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~1 .lut_mask = 16'hFC00;
defparam \UC|writeREM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \UC|RwritePC~0 (
// Equation(s):
// \UC|RwritePC~0_combout  = (!\RI|conteudo [10] & (!\RI|conteudo [9] & \UC|t5~q ))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|RwritePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwritePC~0 .lut_mask = 16'h1010;
defparam \UC|RwritePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \UC|RwriteREM~0 (
// Equation(s):
// \UC|RwriteREM~0_combout  = (!\RI|conteudo [9] & (\DECOD|operacao [14] & \RI|conteudo [10]))

	.dataa(\RI|conteudo [9]),
	.datab(gnd),
	.datac(\DECOD|operacao [14]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteREM~0 .lut_mask = 16'h5000;
defparam \UC|RwriteREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
cycloneive_lcell_comb \UC|RwriteRDM~0 (
// Equation(s):
// \UC|RwriteRDM~0_combout  = (\DECOD|operacao [3]) # ((\DECOD|operacao [10]) # ((!\UC|writeMEM~0_combout ) # (!\UC|RwriteAC~1_combout )))

	.dataa(\DECOD|operacao [3]),
	.datab(\DECOD|operacao [10]),
	.datac(\UC|RwriteAC~1_combout ),
	.datad(\UC|writeMEM~0_combout ),
	.cin(gnd),
	.combout(\UC|RwriteRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~0 .lut_mask = 16'hEFFF;
defparam \UC|RwriteRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \UC|writeREM~0 (
// Equation(s):
// \UC|writeREM~0_combout  = (\UC|t4~q  & ((\UC|RwriteREM~0_combout ) # ((\UC|RwritePC~0_combout  & \UC|RwriteRDM~0_combout )))) # (!\UC|t4~q  & (\UC|RwritePC~0_combout  & ((\UC|RwriteRDM~0_combout ))))

	.dataa(\UC|t4~q ),
	.datab(\UC|RwritePC~0_combout ),
	.datac(\UC|RwriteREM~0_combout ),
	.datad(\UC|RwriteRDM~0_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~0 .lut_mask = 16'hECA0;
defparam \UC|writeREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N4
cycloneive_lcell_comb \UC|writeREM~2 (
// Equation(s):
// \UC|writeREM~2_combout  = (\UC|writeREM~0_combout ) # ((\UC|selectREM~2_combout ) # ((\UC|writeREM~1_combout  & \UC|selectREM~0_combout )))

	.dataa(\UC|writeREM~1_combout ),
	.datab(\UC|selectREM~0_combout ),
	.datac(\UC|writeREM~0_combout ),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\UC|writeREM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeREM~2 .lut_mask = 16'hFFF8;
defparam \UC|writeREM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N17
dffeas \REM|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[14] .is_wysiwyg = "true";
defparam \REM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \REM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\MEM|ram_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \UC|writeMEM~1 (
// Equation(s):
// \UC|writeMEM~1_combout  = (\UC|t4~q  & ((\DECOD|operacao [4]) # ((\DECOD|operacao [14] & \UC|t6~q )))) # (!\UC|t4~q  & (\DECOD|operacao [14] & (\UC|t6~q )))

	.dataa(\UC|t4~q ),
	.datab(\DECOD|operacao [14]),
	.datac(\UC|t6~q ),
	.datad(\DECOD|operacao [4]),
	.cin(gnd),
	.combout(\UC|writeMEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~1 .lut_mask = 16'hEAC0;
defparam \UC|writeMEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \UC|writeMEM~2 (
// Equation(s):
// \UC|writeMEM~2_combout  = (\RI|conteudo [10] & (((\UC|writeMEM~1_combout )))) # (!\RI|conteudo [10] & (\UC|t7~q  & ((!\UC|writeMEM~0_combout ))))

	.dataa(\UC|t7~q ),
	.datab(\UC|writeMEM~1_combout ),
	.datac(\UC|writeMEM~0_combout ),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|writeMEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~2 .lut_mask = 16'hCC0A;
defparam \UC|writeMEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \UC|writeMEM~3 (
// Equation(s):
// \UC|writeMEM~3_combout  = (\UC|t9~q  & ((\DECOD|operacao [4]) # ((!\RI|conteudo [9] & \UC|writeMEM~2_combout )))) # (!\UC|t9~q  & (!\RI|conteudo [9] & (\UC|writeMEM~2_combout )))

	.dataa(\UC|t9~q ),
	.datab(\RI|conteudo [9]),
	.datac(\UC|writeMEM~2_combout ),
	.datad(\DECOD|operacao [4]),
	.cin(gnd),
	.combout(\UC|writeMEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeMEM~3 .lut_mask = 16'hBA30;
defparam \UC|writeMEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout  = (\REM|conteudo [15] & (\REM|conteudo [14] & (\REM|conteudo [13] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [15]),
	.datab(\REM|conteudo [14]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0 .lut_mask = 16'h8000;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout  = (\REM|conteudo [15] & (\REM|conteudo [13] & \REM|conteudo [14]))

	.dataa(gnd),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 .lut_mask = 16'hC000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N8
cycloneive_lcell_comb \PC|counter[0]~feeder (
// Equation(s):
// \PC|counter[0]~feeder_combout  = \RDM|conteudo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [0]),
	.cin(gnd),
	.combout(\PC|counter[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[0]~feeder .lut_mask = 16'hFF00;
defparam \PC|counter[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N9
dffeas \PC|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[0] .is_wysiwyg = "true";
defparam \PC|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N10
cycloneive_lcell_comb \muxREM|q[0]~3 (
// Equation(s):
// \muxREM|q[0]~3_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [0]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [0]))

	.dataa(gnd),
	.datab(\RDM|conteudo [0]),
	.datac(\PC|counter [0]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[0]~3 .lut_mask = 16'hF0CC;
defparam \muxREM|q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N11
dffeas \REM|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[0] .is_wysiwyg = "true";
defparam \REM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \entrada[1]~input (
	.i(entrada[1]),
	.ibar(gnd),
	.o(\entrada[1]~input_o ));
// synopsys translate_off
defparam \entrada[1]~input .bus_hold = "false";
defparam \entrada[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N14
cycloneive_lcell_comb \ULA|Add0~14 (
// Equation(s):
// \ULA|Add0~14_combout  = \RDM|conteudo [1] $ (((\UC|opULA[0]~3_combout ) # ((!\UC|RwriteAC~3_combout  & \UC|writeOUT~2_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\UC|opULA[0]~3_combout ),
	.datad(\UC|writeOUT~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~14 .lut_mask = 16'h595A;
defparam \ULA|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N4
cycloneive_lcell_comb \ULA|Add0~15 (
// Equation(s):
// \ULA|Add0~15_combout  = \RDM|conteudo [0] $ (((\UC|opULA[0]~3_combout ) # ((!\UC|RwriteAC~3_combout  & \UC|writeOUT~2_combout ))))

	.dataa(\UC|opULA[0]~3_combout ),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\RDM|conteudo [0]),
	.datad(\UC|writeOUT~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~15 .lut_mask = 16'h4B5A;
defparam \ULA|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N16
cycloneive_lcell_comb \ULA|Add0~17 (
// Equation(s):
// \ULA|Add0~17_cout  = CARRY((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout ))

	.dataa(\UC|opULA[0]~7_combout ),
	.datab(\UC|opULA[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ULA|Add0~17_cout ));
// synopsys translate_off
defparam \ULA|Add0~17 .lut_mask = 16'h00EE;
defparam \ULA|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N18
cycloneive_lcell_comb \ULA|Add0~18 (
// Equation(s):
// \ULA|Add0~18_combout  = (\ULA|Add0~15_combout  & ((\AC|conteudo [0] & (\ULA|Add0~17_cout  & VCC)) # (!\AC|conteudo [0] & (!\ULA|Add0~17_cout )))) # (!\ULA|Add0~15_combout  & ((\AC|conteudo [0] & (!\ULA|Add0~17_cout )) # (!\AC|conteudo [0] & 
// ((\ULA|Add0~17_cout ) # (GND)))))
// \ULA|Add0~19  = CARRY((\ULA|Add0~15_combout  & (!\AC|conteudo [0] & !\ULA|Add0~17_cout )) # (!\ULA|Add0~15_combout  & ((!\ULA|Add0~17_cout ) # (!\AC|conteudo [0]))))

	.dataa(\ULA|Add0~15_combout ),
	.datab(\AC|conteudo [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~17_cout ),
	.combout(\ULA|Add0~18_combout ),
	.cout(\ULA|Add0~19 ));
// synopsys translate_off
defparam \ULA|Add0~18 .lut_mask = 16'h9617;
defparam \ULA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N20
cycloneive_lcell_comb \ULA|Add0~20 (
// Equation(s):
// \ULA|Add0~20_combout  = ((\AC|conteudo [1] $ (\ULA|Add0~14_combout  $ (!\ULA|Add0~19 )))) # (GND)
// \ULA|Add0~21  = CARRY((\AC|conteudo [1] & ((\ULA|Add0~14_combout ) # (!\ULA|Add0~19 ))) # (!\AC|conteudo [1] & (\ULA|Add0~14_combout  & !\ULA|Add0~19 )))

	.dataa(\AC|conteudo [1]),
	.datab(\ULA|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~19 ),
	.combout(\ULA|Add0~20_combout ),
	.cout(\ULA|Add0~21 ));
// synopsys translate_off
defparam \ULA|Add0~20 .lut_mask = 16'h698E;
defparam \ULA|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \entrada[2]~input (
	.i(entrada[2]),
	.ibar(gnd),
	.o(\entrada[2]~input_o ));
// synopsys translate_off
defparam \entrada[2]~input .bus_hold = "false";
defparam \entrada[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneive_lcell_comb \RDM|conteudo[2]~2 (
// Equation(s):
// \RDM|conteudo[2]~2_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[2]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [2])))

	.dataa(gnd),
	.datab(\entrada[2]~input_o ),
	.datac(\AC|conteudo [2]),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[2]~2 .lut_mask = 16'hCCF0;
defparam \RDM|conteudo[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \RDM|conteudo[2]~feeder (
// Equation(s):
// \RDM|conteudo[2]~feeder_combout  = \RDM|conteudo[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[2]~2_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[2]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout  = (!\REM|conteudo [14] & (!\REM|conteudo [13] & (\REM|conteudo [15] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [13]),
	.datac(\REM|conteudo [15]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0 .lut_mask = 16'h1000;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout  = (\REM|conteudo [15] & (!\REM|conteudo [13] & !\REM|conteudo [14]))

	.dataa(gnd),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 .lut_mask = 16'h000C;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N28
cycloneive_lcell_comb \PC|counter[2]~feeder (
// Equation(s):
// \PC|counter[2]~feeder_combout  = \RDM|conteudo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|counter[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[2]~feeder .lut_mask = 16'hF0F0;
defparam \PC|counter[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N29
dffeas \PC|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[2] .is_wysiwyg = "true";
defparam \PC|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N22
cycloneive_lcell_comb \muxREM|q[2]~5 (
// Equation(s):
// \muxREM|q[2]~5_combout  = (\UC|selectREM~2_combout  & (\PC|counter [2])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [2])))

	.dataa(gnd),
	.datab(\PC|counter [2]),
	.datac(\RDM|conteudo [2]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[2]~5 .lut_mask = 16'hCCF0;
defparam \muxREM|q[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N23
dffeas \REM|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[2] .is_wysiwyg = "true";
defparam \REM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \entrada[4]~input (
	.i(entrada[4]),
	.ibar(gnd),
	.o(\entrada[4]~input_o ));
// synopsys translate_off
defparam \entrada[4]~input .bus_hold = "false";
defparam \entrada[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \RDM|conteudo[4]~4 (
// Equation(s):
// \RDM|conteudo[4]~4_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[4]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [4])))

	.dataa(\UC|selectRDM[0]~3_combout ),
	.datab(\entrada[4]~input_o ),
	.datac(gnd),
	.datad(\AC|conteudo [4]),
	.cin(gnd),
	.combout(\RDM|conteudo[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[4]~4 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout  = (\REM|conteudo [15] & (\REM|conteudo [14] & (!\REM|conteudo [13] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [15]),
	.datab(\REM|conteudo [14]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0 .lut_mask = 16'h0800;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout  = (\REM|conteudo [15] & (!\REM|conteudo [13] & \REM|conteudo [14]))

	.dataa(\REM|conteudo [15]),
	.datab(gnd),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1 .lut_mask = 16'h0A00;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N11
dffeas \PC|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[4] .is_wysiwyg = "true";
defparam \PC|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cycloneive_lcell_comb \muxREM|q[4]~7 (
// Equation(s):
// \muxREM|q[4]~7_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [4]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [4]))

	.dataa(gnd),
	.datab(\RDM|conteudo [4]),
	.datac(\PC|counter [4]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[4]~7 .lut_mask = 16'hF0CC;
defparam \muxREM|q[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \REM|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[4] .is_wysiwyg = "true";
defparam \REM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \entrada[5]~input (
	.i(entrada[5]),
	.ibar(gnd),
	.o(\entrada[5]~input_o ));
// synopsys translate_off
defparam \entrada[5]~input .bus_hold = "false";
defparam \entrada[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \entrada[6]~input (
	.i(entrada[6]),
	.ibar(gnd),
	.o(\entrada[6]~input_o ));
// synopsys translate_off
defparam \entrada[6]~input .bus_hold = "false";
defparam \entrada[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
cycloneive_lcell_comb \RDM|conteudo[6]~6 (
// Equation(s):
// \RDM|conteudo[6]~6_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[6]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [6])))

	.dataa(gnd),
	.datab(\entrada[6]~input_o ),
	.datac(\UC|selectRDM[0]~3_combout ),
	.datad(\AC|conteudo [6]),
	.cin(gnd),
	.combout(\RDM|conteudo[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[6]~6 .lut_mask = 16'hCFC0;
defparam \RDM|conteudo[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \RDM|conteudo[6]~feeder (
// Equation(s):
// \RDM|conteudo[6]~feeder_combout  = \RDM|conteudo[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[6]~6_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[6]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N2
cycloneive_lcell_comb \PC|counter[6]~feeder (
// Equation(s):
// \PC|counter[6]~feeder_combout  = \RDM|conteudo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [6]),
	.cin(gnd),
	.combout(\PC|counter[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[6]~feeder .lut_mask = 16'hFF00;
defparam \PC|counter[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N3
dffeas \PC|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[6] .is_wysiwyg = "true";
defparam \PC|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cycloneive_lcell_comb \muxREM|q[6]~9 (
// Equation(s):
// \muxREM|q[6]~9_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [6]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [6]))

	.dataa(\RDM|conteudo [6]),
	.datab(gnd),
	.datac(\PC|counter [6]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[6]~9 .lut_mask = 16'hF0AA;
defparam \muxREM|q[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \REM|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[6]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[6] .is_wysiwyg = "true";
defparam \REM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N17
dffeas \PC|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[7] .is_wysiwyg = "true";
defparam \PC|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
cycloneive_lcell_comb \muxREM|q[7]~10 (
// Equation(s):
// \muxREM|q[7]~10_combout  = (\UC|selectREM~2_combout  & (\PC|counter [7])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [7])))

	.dataa(\PC|counter [7]),
	.datab(gnd),
	.datac(\RDM|conteudo [7]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[7]~10 .lut_mask = 16'hAAF0;
defparam \muxREM|q[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N1
dffeas \REM|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[7] .is_wysiwyg = "true";
defparam \REM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N4
cycloneive_lcell_comb \PC|counter[8]~feeder (
// Equation(s):
// \PC|counter[8]~feeder_combout  = \RDM|conteudo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|counter[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[8]~feeder .lut_mask = 16'hF0F0;
defparam \PC|counter[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N5
dffeas \PC|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[8] .is_wysiwyg = "true";
defparam \PC|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N0
cycloneive_lcell_comb \muxREM|q[8]~11 (
// Equation(s):
// \muxREM|q[8]~11_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [8]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [8]))

	.dataa(gnd),
	.datab(\RDM|conteudo [8]),
	.datac(\PC|counter [8]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[8]~11 .lut_mask = 16'hF0CC;
defparam \muxREM|q[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N1
dffeas \REM|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[8] .is_wysiwyg = "true";
defparam \REM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
cycloneive_lcell_comb \PC|counter[9]~feeder (
// Equation(s):
// \PC|counter[9]~feeder_combout  = \RDM|conteudo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [9]),
	.cin(gnd),
	.combout(\PC|counter[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[9]~feeder .lut_mask = 16'hFF00;
defparam \PC|counter[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \PC|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[9] .is_wysiwyg = "true";
defparam \PC|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N6
cycloneive_lcell_comb \muxREM|q[9]~12 (
// Equation(s):
// \muxREM|q[9]~12_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [9]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [9]))

	.dataa(\RDM|conteudo [9]),
	.datab(gnd),
	.datac(\PC|counter [9]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[9]~12 .lut_mask = 16'hF0AA;
defparam \muxREM|q[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N7
dffeas \REM|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[9] .is_wysiwyg = "true";
defparam \REM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N12
cycloneive_lcell_comb \PC|counter[10]~feeder (
// Equation(s):
// \PC|counter[10]~feeder_combout  = \RDM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|counter[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[10]~feeder .lut_mask = 16'hF0F0;
defparam \PC|counter[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N13
dffeas \PC|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[10] .is_wysiwyg = "true";
defparam \PC|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
cycloneive_lcell_comb \muxREM|q[10]~13 (
// Equation(s):
// \muxREM|q[10]~13_combout  = (\UC|selectREM~2_combout  & (\PC|counter [10])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [10])))

	.dataa(\PC|counter [10]),
	.datab(\RDM|conteudo [10]),
	.datac(gnd),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[10]~13 .lut_mask = 16'hAACC;
defparam \muxREM|q[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N25
dffeas \REM|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[10] .is_wysiwyg = "true";
defparam \REM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N14
cycloneive_lcell_comb \PC|counter[11]~feeder (
// Equation(s):
// \PC|counter[11]~feeder_combout  = \RDM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [11]),
	.cin(gnd),
	.combout(\PC|counter[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[11]~feeder .lut_mask = 16'hFF00;
defparam \PC|counter[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N15
dffeas \PC|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[11] .is_wysiwyg = "true";
defparam \PC|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
cycloneive_lcell_comb \muxREM|q[11]~14 (
// Equation(s):
// \muxREM|q[11]~14_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [11]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [11]))

	.dataa(\RDM|conteudo [11]),
	.datab(gnd),
	.datac(\PC|counter [11]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[11]~14 .lut_mask = 16'hF0AA;
defparam \muxREM|q[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N19
dffeas \REM|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[11] .is_wysiwyg = "true";
defparam \REM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \PC|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[12] .is_wysiwyg = "true";
defparam \PC|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N20
cycloneive_lcell_comb \muxREM|q[12]~15 (
// Equation(s):
// \muxREM|q[12]~15_combout  = (\UC|selectREM~2_combout  & (\PC|counter [12])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [12])))

	.dataa(gnd),
	.datab(\PC|counter [12]),
	.datac(\UC|selectREM~2_combout ),
	.datad(\RDM|conteudo [12]),
	.cin(gnd),
	.combout(\muxREM|q[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[12]~15 .lut_mask = 16'hCFC0;
defparam \muxREM|q[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \REM|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[12] .is_wysiwyg = "true";
defparam \REM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40 .lut_mask = 16'hC088;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout  = (!\REM|conteudo [15] & (\REM|conteudo [14] & (!\REM|conteudo [13] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [15]),
	.datab(\REM|conteudo [14]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0 .lut_mask = 16'h0400;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout  = (!\REM|conteudo [15] & (!\REM|conteudo [13] & \REM|conteudo [14]))

	.dataa(\REM|conteudo [15]),
	.datab(gnd),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 .lut_mask = 16'h0500;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout  = (!\REM|conteudo [15] & (\REM|conteudo [14] & (\REM|conteudo [13] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [15]),
	.datab(\REM|conteudo [14]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0 .lut_mask = 16'h4000;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout  = (!\REM|conteudo [15] & (\REM|conteudo [13] & \REM|conteudo [14]))

	.dataa(gnd),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 .lut_mask = 16'h3000;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout  = (!\REM|conteudo [14] & (\REM|conteudo [13] & (!\REM|conteudo [15] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [13]),
	.datac(\REM|conteudo [15]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0 .lut_mask = 16'h0400;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout  = (!\REM|conteudo [15] & (\REM|conteudo [13] & !\REM|conteudo [14]))

	.dataa(gnd),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 .lut_mask = 16'h0030;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout  = (!\REM|conteudo [15] & (!\REM|conteudo [14] & (!\REM|conteudo [13] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [15]),
	.datab(\REM|conteudo [14]),
	.datac(\REM|conteudo [13]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0 .lut_mask = 16'h0100;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w[3] (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3] = (!\REM|conteudo [15] & (!\REM|conteudo [13] & !\REM|conteudo [14]))

	.dataa(gnd),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w[3] .lut_mask = 16'h0003;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36 .lut_mask = 16'h0B08;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~37_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~36_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout  = (!\REM|conteudo [14] & (\REM|conteudo [13] & (\REM|conteudo [15] & \UC|writeMEM~3_combout )))

	.dataa(\REM|conteudo [14]),
	.datab(\REM|conteudo [13]),
	.datac(\REM|conteudo [15]),
	.datad(\UC|writeMEM~3_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0 .lut_mask = 16'h4000;
defparam \MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout  = (\REM|conteudo [15] & (\REM|conteudo [13] & !\REM|conteudo [14]))

	.dataa(gnd),
	.datab(\REM|conteudo [15]),
	.datac(\REM|conteudo [13]),
	.datad(\REM|conteudo [14]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 .lut_mask = 16'h00C0;
defparam \MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [6]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39 .lut_mask = 16'h5044;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~40_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~38_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~39_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
cycloneive_lcell_comb \UC|RwriteRDM~1 (
// Equation(s):
// \UC|RwriteRDM~1_combout  = (!\RI|conteudo [9] & \RI|conteudo [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~1 .lut_mask = 16'h0F00;
defparam \UC|RwriteRDM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \UC|selectRDM[1]~5 (
// Equation(s):
// \UC|selectRDM[1]~5_combout  = (!\UC|t1~q  & (((\UC|RwriteRDM~4_combout ) # (!\UC|RwriteRDM~1_combout )) # (!\UC|t4~q )))

	.dataa(\UC|t4~q ),
	.datab(\UC|t1~q ),
	.datac(\UC|RwriteRDM~1_combout ),
	.datad(\UC|RwriteRDM~4_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~5 .lut_mask = 16'h3313;
defparam \UC|selectRDM[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \UC|writeRDM~0 (
// Equation(s):
// \UC|writeRDM~0_combout  = (\UC|t4~q ) # ((\RI|conteudo [9] & \UC|t6~q ))

	.dataa(gnd),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t6~q ),
	.datad(\UC|t4~q ),
	.cin(gnd),
	.combout(\UC|writeRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~0 .lut_mask = 16'hFFC0;
defparam \UC|writeRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \UC|RselectRDM~0 (
// Equation(s):
// \UC|RselectRDM~0_combout  = (!\RI|conteudo [9] & (\RI|conteudo [10] & (\DECOD|operacao [14] & \UC|t3~q )))

	.dataa(\RI|conteudo [9]),
	.datab(\RI|conteudo [10]),
	.datac(\DECOD|operacao [14]),
	.datad(\UC|t3~q ),
	.cin(gnd),
	.combout(\UC|RselectRDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RselectRDM~0 .lut_mask = 16'h4000;
defparam \UC|RselectRDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
cycloneive_lcell_comb \UC|RwriteRDM~3 (
// Equation(s):
// \UC|RwriteRDM~3_combout  = (\RI|conteudo [9] & (\UC|t8~q  & !\RI|conteudo [10]))

	.dataa(\RI|conteudo [9]),
	.datab(gnd),
	.datac(\UC|t8~q ),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~3 .lut_mask = 16'h00A0;
defparam \UC|RwriteRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
cycloneive_lcell_comb \UC|selectRDM[1]~7 (
// Equation(s):
// \UC|selectRDM[1]~7_combout  = (\UC|RwriteRDM~3_combout  & (((\DECOD|operacao [6] & \ffN|conteudo~q )) # (!\UC|got0~5_combout )))

	.dataa(\DECOD|operacao [6]),
	.datab(\ffN|conteudo~q ),
	.datac(\UC|got0~5_combout ),
	.datad(\UC|RwriteRDM~3_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~7 .lut_mask = 16'h8F00;
defparam \UC|selectRDM[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
cycloneive_lcell_comb \UC|selectRDM[0]~2 (
// Equation(s):
// \UC|selectRDM[0]~2_combout  = (\RI|conteudo [10]) # ((\RI|conteudo [9] & (!\UC|t8~q )) # (!\RI|conteudo [9] & ((!\UC|t6~q ))))

	.dataa(\UC|t8~q ),
	.datab(\UC|t6~q ),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~2 .lut_mask = 16'hFF53;
defparam \UC|selectRDM[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
cycloneive_lcell_comb \UC|selectRDM[1]~4 (
// Equation(s):
// \UC|selectRDM[1]~4_combout  = (\UC|RselectRDM~0_combout ) # ((\UC|selectRDM[1]~7_combout ) # ((!\UC|RwriteRDM~4_combout  & !\UC|selectRDM[0]~2_combout )))

	.dataa(\UC|RselectRDM~0_combout ),
	.datab(\UC|RwriteRDM~4_combout ),
	.datac(\UC|selectRDM[1]~7_combout ),
	.datad(\UC|selectRDM[0]~2_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~4 .lut_mask = 16'hFAFB;
defparam \UC|selectRDM[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
cycloneive_lcell_comb \UC|selectRDM[1]~6 (
// Equation(s):
// \UC|selectRDM[1]~6_combout  = ((\UC|selectRDM[1]~4_combout ) # ((\UC|writeRDM~0_combout  & \UC|selectREM~0_combout ))) # (!\UC|selectRDM[1]~5_combout )

	.dataa(\UC|selectRDM[1]~5_combout ),
	.datab(\UC|writeRDM~0_combout ),
	.datac(\UC|selectRDM[1]~4_combout ),
	.datad(\UC|selectREM~0_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[1]~6 .lut_mask = 16'hFDF5;
defparam \UC|selectRDM[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \UC|writeRDM~1 (
// Equation(s):
// \UC|writeRDM~1_combout  = (\UC|t3~q  & (\DECOD|operacao [4] & (\RI|conteudo [10] & !\RI|conteudo [9])))

	.dataa(\UC|t3~q ),
	.datab(\DECOD|operacao [4]),
	.datac(\RI|conteudo [10]),
	.datad(\RI|conteudo [9]),
	.cin(gnd),
	.combout(\UC|writeRDM~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~1 .lut_mask = 16'h0080;
defparam \UC|writeRDM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \UC|writeRDM~2 (
// Equation(s):
// \UC|writeRDM~2_combout  = (\UC|writeRDM~1_combout ) # ((\UC|RwriteREM~0_combout  & ((\UC|t3~q ) # (\UC|t5~q ))))

	.dataa(\UC|t3~q ),
	.datab(\UC|t5~q ),
	.datac(\UC|RwriteREM~0_combout ),
	.datad(\UC|writeRDM~1_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~2 .lut_mask = 16'hFFE0;
defparam \UC|writeRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \UC|writeRDM~3 (
// Equation(s):
// \UC|writeRDM~3_combout  = ((\UC|RwriteRDM~3_combout  & ((\DECOD|operacao [10]) # (!\UC|got0~7_combout )))) # (!\UC|selectRDM[1]~5_combout )

	.dataa(\DECOD|operacao [10]),
	.datab(\UC|got0~7_combout ),
	.datac(\UC|RwriteRDM~3_combout ),
	.datad(\UC|selectRDM[1]~5_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~3 .lut_mask = 16'hB0FF;
defparam \UC|writeRDM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \UC|writeRDM~4 (
// Equation(s):
// \UC|writeRDM~4_combout  = (\UC|writeRDM~0_combout  & ((\DECOD|operacao [10]) # ((\UC|RwritePC~1_combout ) # (!\UC|got0~7_combout ))))

	.dataa(\DECOD|operacao [10]),
	.datab(\UC|writeRDM~0_combout ),
	.datac(\UC|got0~7_combout ),
	.datad(\UC|RwritePC~1_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~4 .lut_mask = 16'hCC8C;
defparam \UC|writeRDM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \UC|writeRDM~5 (
// Equation(s):
// \UC|writeRDM~5_combout  = (\UC|writeRDM~4_combout ) # ((!\RI|conteudo [9] & (\UC|RwriteRDM~0_combout  & \UC|t6~q )))

	.dataa(\RI|conteudo [9]),
	.datab(\UC|RwriteRDM~0_combout ),
	.datac(\UC|t6~q ),
	.datad(\UC|writeRDM~4_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~5 .lut_mask = 16'hFF40;
defparam \UC|writeRDM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \UC|writeRDM~6 (
// Equation(s):
// \UC|writeRDM~6_combout  = (\UC|writeRDM~2_combout ) # ((\UC|writeRDM~3_combout ) # ((!\RI|conteudo [10] & \UC|writeRDM~5_combout )))

	.dataa(\UC|writeRDM~2_combout ),
	.datab(\RI|conteudo [10]),
	.datac(\UC|writeRDM~3_combout ),
	.datad(\UC|writeRDM~5_combout ),
	.cin(gnd),
	.combout(\UC|writeRDM~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeRDM~6 .lut_mask = 16'hFBFA;
defparam \UC|writeRDM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N13
dffeas \RDM|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[6]~feeder_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[6]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[6] .is_wysiwyg = "true";
defparam \RDM|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N12
cycloneive_lcell_comb \ULA|Mux9~2 (
// Equation(s):
// \ULA|Mux9~2_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout  & (\AC|conteudo [6])) # (!\UC|opULA[0]~4_combout  & ((\AC|conteudo [5]))))) # (!\UC|opULA[1]~2_combout  & (!\AC|conteudo [6]))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [5]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~2 .lut_mask = 16'hAC55;
defparam \ULA|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N30
cycloneive_lcell_comb \ULA|Mux9~3 (
// Equation(s):
// \ULA|Mux9~3_combout  = (\AC|conteudo [6] & ((\ULA|Mux9~2_combout ) # ((\AC|conteudo [7] & \UC|opULA[0]~4_combout )))) # (!\AC|conteudo [6] & (\ULA|Mux9~2_combout  & ((\AC|conteudo [7]) # (!\UC|opULA[0]~4_combout ))))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\ULA|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~3 .lut_mask = 16'hEF80;
defparam \ULA|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N16
cycloneive_lcell_comb \ULA|Add0~9 (
// Equation(s):
// \ULA|Add0~9_combout  = \RDM|conteudo [6] $ (((\UC|opULA[0]~3_combout ) # (\UC|opULA[0]~7_combout )))

	.dataa(\RDM|conteudo [6]),
	.datab(\UC|opULA[0]~3_combout ),
	.datac(gnd),
	.datad(\UC|opULA[0]~7_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~9 .lut_mask = 16'h5566;
defparam \ULA|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
cycloneive_lcell_comb \ULA|Add0~10 (
// Equation(s):
// \ULA|Add0~10_combout  = \RDM|conteudo [5] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(gnd),
	.datab(\RDM|conteudo [5]),
	.datac(\UC|opULA[0]~7_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~10 .lut_mask = 16'h333C;
defparam \ULA|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
cycloneive_lcell_comb \ULA|Add0~11 (
// Equation(s):
// \ULA|Add0~11_combout  = \RDM|conteudo [4] $ (((\UC|opULA[0]~3_combout ) # ((!\UC|RwriteAC~3_combout  & \UC|writeOUT~2_combout ))))

	.dataa(\UC|opULA[0]~3_combout ),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\RDM|conteudo [4]),
	.datad(\UC|writeOUT~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~11 .lut_mask = 16'h4B5A;
defparam \ULA|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
cycloneive_lcell_comb \ULA|Add0~12 (
// Equation(s):
// \ULA|Add0~12_combout  = \RDM|conteudo [3] $ (((\UC|opULA[0]~3_combout ) # ((!\UC|RwriteAC~3_combout  & \UC|writeOUT~2_combout ))))

	.dataa(\UC|opULA[0]~3_combout ),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\RDM|conteudo [3]),
	.datad(\UC|writeOUT~2_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~12 .lut_mask = 16'h4B5A;
defparam \ULA|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N14
cycloneive_lcell_comb \ULA|Add0~13 (
// Equation(s):
// \ULA|Add0~13_combout  = \RDM|conteudo [2] $ (((\UC|opULA[0]~3_combout ) # ((!\UC|RwriteAC~3_combout  & \UC|writeOUT~2_combout ))))

	.dataa(\RDM|conteudo [2]),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\UC|writeOUT~2_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~13 .lut_mask = 16'h559A;
defparam \ULA|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N22
cycloneive_lcell_comb \ULA|Add0~22 (
// Equation(s):
// \ULA|Add0~22_combout  = (\AC|conteudo [2] & ((\ULA|Add0~13_combout  & (\ULA|Add0~21  & VCC)) # (!\ULA|Add0~13_combout  & (!\ULA|Add0~21 )))) # (!\AC|conteudo [2] & ((\ULA|Add0~13_combout  & (!\ULA|Add0~21 )) # (!\ULA|Add0~13_combout  & ((\ULA|Add0~21 ) # 
// (GND)))))
// \ULA|Add0~23  = CARRY((\AC|conteudo [2] & (!\ULA|Add0~13_combout  & !\ULA|Add0~21 )) # (!\AC|conteudo [2] & ((!\ULA|Add0~21 ) # (!\ULA|Add0~13_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\ULA|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~21 ),
	.combout(\ULA|Add0~22_combout ),
	.cout(\ULA|Add0~23 ));
// synopsys translate_off
defparam \ULA|Add0~22 .lut_mask = 16'h9617;
defparam \ULA|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cycloneive_lcell_comb \ULA|Add0~24 (
// Equation(s):
// \ULA|Add0~24_combout  = ((\AC|conteudo [3] $ (\ULA|Add0~12_combout  $ (!\ULA|Add0~23 )))) # (GND)
// \ULA|Add0~25  = CARRY((\AC|conteudo [3] & ((\ULA|Add0~12_combout ) # (!\ULA|Add0~23 ))) # (!\AC|conteudo [3] & (\ULA|Add0~12_combout  & !\ULA|Add0~23 )))

	.dataa(\AC|conteudo [3]),
	.datab(\ULA|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~23 ),
	.combout(\ULA|Add0~24_combout ),
	.cout(\ULA|Add0~25 ));
// synopsys translate_off
defparam \ULA|Add0~24 .lut_mask = 16'h698E;
defparam \ULA|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N26
cycloneive_lcell_comb \ULA|Add0~26 (
// Equation(s):
// \ULA|Add0~26_combout  = (\AC|conteudo [4] & ((\ULA|Add0~11_combout  & (\ULA|Add0~25  & VCC)) # (!\ULA|Add0~11_combout  & (!\ULA|Add0~25 )))) # (!\AC|conteudo [4] & ((\ULA|Add0~11_combout  & (!\ULA|Add0~25 )) # (!\ULA|Add0~11_combout  & ((\ULA|Add0~25 ) # 
// (GND)))))
// \ULA|Add0~27  = CARRY((\AC|conteudo [4] & (!\ULA|Add0~11_combout  & !\ULA|Add0~25 )) # (!\AC|conteudo [4] & ((!\ULA|Add0~25 ) # (!\ULA|Add0~11_combout ))))

	.dataa(\AC|conteudo [4]),
	.datab(\ULA|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~25 ),
	.combout(\ULA|Add0~26_combout ),
	.cout(\ULA|Add0~27 ));
// synopsys translate_off
defparam \ULA|Add0~26 .lut_mask = 16'h9617;
defparam \ULA|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N28
cycloneive_lcell_comb \ULA|Add0~28 (
// Equation(s):
// \ULA|Add0~28_combout  = ((\AC|conteudo [5] $ (\ULA|Add0~10_combout  $ (!\ULA|Add0~27 )))) # (GND)
// \ULA|Add0~29  = CARRY((\AC|conteudo [5] & ((\ULA|Add0~10_combout ) # (!\ULA|Add0~27 ))) # (!\AC|conteudo [5] & (\ULA|Add0~10_combout  & !\ULA|Add0~27 )))

	.dataa(\AC|conteudo [5]),
	.datab(\ULA|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~27 ),
	.combout(\ULA|Add0~28_combout ),
	.cout(\ULA|Add0~29 ));
// synopsys translate_off
defparam \ULA|Add0~28 .lut_mask = 16'h698E;
defparam \ULA|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N30
cycloneive_lcell_comb \ULA|Add0~30 (
// Equation(s):
// \ULA|Add0~30_combout  = (\ULA|Add0~9_combout  & ((\AC|conteudo [6] & (\ULA|Add0~29  & VCC)) # (!\AC|conteudo [6] & (!\ULA|Add0~29 )))) # (!\ULA|Add0~9_combout  & ((\AC|conteudo [6] & (!\ULA|Add0~29 )) # (!\AC|conteudo [6] & ((\ULA|Add0~29 ) # (GND)))))
// \ULA|Add0~31  = CARRY((\ULA|Add0~9_combout  & (!\AC|conteudo [6] & !\ULA|Add0~29 )) # (!\ULA|Add0~9_combout  & ((!\ULA|Add0~29 ) # (!\AC|conteudo [6]))))

	.dataa(\ULA|Add0~9_combout ),
	.datab(\AC|conteudo [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~29 ),
	.combout(\ULA|Add0~30_combout ),
	.cout(\ULA|Add0~31 ));
// synopsys translate_off
defparam \ULA|Add0~30 .lut_mask = 16'h9617;
defparam \ULA|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N12
cycloneive_lcell_comb \ULA|Mux9~0 (
// Equation(s):
// \ULA|Mux9~0_combout  = (\ULA|Mux1~1_combout  & (((\ULA|Mux1~0_combout )))) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux1~0_combout  & (\ULA|Mux9~3_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~30_combout )))))

	.dataa(\ULA|Mux9~3_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\ULA|Add0~30_combout ),
	.datad(\ULA|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~0 .lut_mask = 16'hEE30;
defparam \ULA|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N8
cycloneive_lcell_comb \ULA|Mux9~1 (
// Equation(s):
// \ULA|Mux9~1_combout  = (\RDM|conteudo [6] & ((\ULA|Mux9~0_combout ) # ((\ULA|Mux1~1_combout  & \AC|conteudo [6])))) # (!\RDM|conteudo [6] & (\ULA|Mux9~0_combout  & ((\AC|conteudo [6]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\RDM|conteudo [6]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [6]),
	.datad(\ULA|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux9~1 .lut_mask = 16'hFB80;
defparam \ULA|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N9
dffeas \AC|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[6] .is_wysiwyg = "true";
defparam \AC|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N4
cycloneive_lcell_comb \ULA|Mux10~0 (
// Equation(s):
// \ULA|Mux10~0_combout  = (\UC|opULA[0]~4_combout  & ((\AC|conteudo [6]))) # (!\UC|opULA[0]~4_combout  & (\AC|conteudo [4]))

	.dataa(\AC|conteudo [4]),
	.datab(\AC|conteudo [6]),
	.datac(gnd),
	.datad(\UC|opULA[0]~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~0 .lut_mask = 16'hCCAA;
defparam \ULA|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cycloneive_lcell_comb \ULA|Mux10~1 (
// Equation(s):
// \ULA|Mux10~1_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout ) # (\AC|conteudo [5] $ (!\ULA|Mux10~0_combout )))) # (!\UC|opULA[1]~2_combout  & (\UC|opULA[0]~4_combout  & (\AC|conteudo [5] $ (!\ULA|Mux10~0_combout ))))

	.dataa(\UC|opULA[1]~2_combout ),
	.datab(\AC|conteudo [5]),
	.datac(\ULA|Mux10~0_combout ),
	.datad(\UC|opULA[0]~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~1 .lut_mask = 16'hEB82;
defparam \ULA|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cycloneive_lcell_comb \ULA|Mux10~2 (
// Equation(s):
// \ULA|Mux10~2_combout  = (\ULA|Mux1~0_combout  & (\ULA|Mux10~1_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~28_combout )))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(gnd),
	.datac(\ULA|Mux10~1_combout ),
	.datad(\ULA|Add0~28_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~2 .lut_mask = 16'hF5A0;
defparam \ULA|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cycloneive_lcell_comb \ULA|Mux10~3 (
// Equation(s):
// \ULA|Mux10~3_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [5])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux10~2_combout )))

	.dataa(\RDM|conteudo [5]),
	.datab(gnd),
	.datac(\ULA|Mux1~1_combout ),
	.datad(\ULA|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~3 .lut_mask = 16'hAFA0;
defparam \ULA|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cycloneive_lcell_comb \ULA|Mux10~4 (
// Equation(s):
// \ULA|Mux10~4_combout  = (\ULA|Mux10~3_combout  & ((\AC|conteudo [5]) # (\ULA|Mux1~0_combout  $ (!\ULA|Mux1~1_combout )))) # (!\ULA|Mux10~3_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [5]))))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [5]),
	.datad(\ULA|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux10~4 .lut_mask = 16'hF982;
defparam \ULA|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \AC|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[5] .is_wysiwyg = "true";
defparam \AC|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
cycloneive_lcell_comb \RDM|conteudo[5]~5 (
// Equation(s):
// \RDM|conteudo[5]~5_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[5]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [5])))

	.dataa(\entrada[5]~input_o ),
	.datab(\AC|conteudo [5]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[5]~5 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [5]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \RDM|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[5]~5_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[5] .is_wysiwyg = "true";
defparam \RDM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N30
cycloneive_lcell_comb \PC|counter[5]~feeder (
// Equation(s):
// \PC|counter[5]~feeder_combout  = \RDM|conteudo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [5]),
	.cin(gnd),
	.combout(\PC|counter[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[5]~feeder .lut_mask = 16'hFF00;
defparam \PC|counter[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N31
dffeas \PC|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[5] .is_wysiwyg = "true";
defparam \PC|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N4
cycloneive_lcell_comb \muxREM|q[5]~8 (
// Equation(s):
// \muxREM|q[5]~8_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [5]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [5]))

	.dataa(\RDM|conteudo [5]),
	.datab(gnd),
	.datac(\PC|counter [5]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[5]~8 .lut_mask = 16'hF0AA;
defparam \muxREM|q[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N5
dffeas \REM|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[5] .is_wysiwyg = "true";
defparam \REM|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27 .lut_mask = 16'h0E04;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [4]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24 .lut_mask = 16'h0D08;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N3
dffeas \RDM|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[4]~4_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[4] .is_wysiwyg = "true";
defparam \RDM|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N8
cycloneive_lcell_comb \ULA|Mux11~0 (
// Equation(s):
// \ULA|Mux11~0_combout  = (\UC|opULA[0]~4_combout  & (\AC|conteudo [5])) # (!\UC|opULA[0]~4_combout  & ((\AC|conteudo [3])))

	.dataa(\AC|conteudo [5]),
	.datab(\AC|conteudo [3]),
	.datac(gnd),
	.datad(\UC|opULA[0]~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~0 .lut_mask = 16'hAACC;
defparam \ULA|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N14
cycloneive_lcell_comb \ULA|Mux11~1 (
// Equation(s):
// \ULA|Mux11~1_combout  = (\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout ) # (\AC|conteudo [4] $ (!\ULA|Mux11~0_combout )))) # (!\UC|opULA[0]~4_combout  & (\UC|opULA[1]~2_combout  & (\AC|conteudo [4] $ (!\ULA|Mux11~0_combout ))))

	.dataa(\AC|conteudo [4]),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\UC|opULA[1]~2_combout ),
	.datad(\ULA|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~1 .lut_mask = 16'hE8D4;
defparam \ULA|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cycloneive_lcell_comb \ULA|Mux11~2 (
// Equation(s):
// \ULA|Mux11~2_combout  = (\ULA|Mux1~0_combout  & (\ULA|Mux11~1_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~26_combout )))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(gnd),
	.datac(\ULA|Mux11~1_combout ),
	.datad(\ULA|Add0~26_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~2 .lut_mask = 16'hF5A0;
defparam \ULA|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cycloneive_lcell_comb \ULA|Mux11~3 (
// Equation(s):
// \ULA|Mux11~3_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [4])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux11~2_combout )))

	.dataa(\RDM|conteudo [4]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(gnd),
	.datad(\ULA|Mux11~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~3 .lut_mask = 16'hBB88;
defparam \ULA|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cycloneive_lcell_comb \ULA|Mux11~4 (
// Equation(s):
// \ULA|Mux11~4_combout  = (\ULA|Mux11~3_combout  & ((\AC|conteudo [4]) # (\ULA|Mux1~0_combout  $ (!\ULA|Mux1~1_combout )))) # (!\ULA|Mux11~3_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [4]))))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [4]),
	.datad(\ULA|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux11~4 .lut_mask = 16'hF982;
defparam \ULA|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \AC|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[4] .is_wysiwyg = "true";
defparam \AC|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N12
cycloneive_lcell_comb \ULA|Mux12~2 (
// Equation(s):
// \ULA|Mux12~2_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout  & (\AC|conteudo [3])) # (!\UC|opULA[0]~4_combout  & ((\AC|conteudo [2]))))) # (!\UC|opULA[1]~2_combout  & (!\AC|conteudo [3]))

	.dataa(\AC|conteudo [3]),
	.datab(\AC|conteudo [2]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~2 .lut_mask = 16'hAC55;
defparam \ULA|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N10
cycloneive_lcell_comb \ULA|Mux12~3 (
// Equation(s):
// \ULA|Mux12~3_combout  = (\AC|conteudo [3] & ((\ULA|Mux12~2_combout ) # ((\AC|conteudo [4] & \UC|opULA[0]~4_combout )))) # (!\AC|conteudo [3] & (\ULA|Mux12~2_combout  & ((\AC|conteudo [4]) # (!\UC|opULA[0]~4_combout ))))

	.dataa(\AC|conteudo [3]),
	.datab(\AC|conteudo [4]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\ULA|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~3 .lut_mask = 16'hEF80;
defparam \ULA|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N0
cycloneive_lcell_comb \ULA|Mux12~0 (
// Equation(s):
// \ULA|Mux12~0_combout  = (\ULA|Mux1~1_combout  & (((\ULA|Mux1~0_combout )))) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux1~0_combout  & (\ULA|Mux12~3_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~24_combout )))))

	.dataa(\ULA|Mux12~3_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\ULA|Add0~24_combout ),
	.datad(\ULA|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~0 .lut_mask = 16'hEE30;
defparam \ULA|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N6
cycloneive_lcell_comb \ULA|Mux12~1 (
// Equation(s):
// \ULA|Mux12~1_combout  = (\RDM|conteudo [3] & ((\ULA|Mux12~0_combout ) # ((\ULA|Mux1~1_combout  & \AC|conteudo [3])))) # (!\RDM|conteudo [3] & (\ULA|Mux12~0_combout  & ((\AC|conteudo [3]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\RDM|conteudo [3]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [3]),
	.datad(\ULA|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux12~1 .lut_mask = 16'hFB80;
defparam \ULA|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N7
dffeas \AC|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[3] .is_wysiwyg = "true";
defparam \AC|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \entrada[3]~input (
	.i(entrada[3]),
	.ibar(gnd),
	.o(\entrada[3]~input_o ));
// synopsys translate_off
defparam \entrada[3]~input .bus_hold = "false";
defparam \entrada[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \RDM|conteudo[3]~3 (
// Equation(s):
// \RDM|conteudo[3]~3_combout  = (\UC|selectRDM[0]~3_combout  & ((\entrada[3]~input_o ))) # (!\UC|selectRDM[0]~3_combout  & (\AC|conteudo [3]))

	.dataa(\AC|conteudo [3]),
	.datab(\entrada[3]~input_o ),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[3]~3 .lut_mask = 16'hCCAA;
defparam \RDM|conteudo[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.datac(gnd),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20 .lut_mask = 16'h5544;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [3]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N1
dffeas \RDM|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[3]~3_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[3] .is_wysiwyg = "true";
defparam \RDM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N17
dffeas \PC|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[3] .is_wysiwyg = "true";
defparam \PC|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N2
cycloneive_lcell_comb \muxREM|q[3]~6 (
// Equation(s):
// \muxREM|q[3]~6_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [3]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [3]))

	.dataa(\RDM|conteudo [3]),
	.datab(gnd),
	.datac(\PC|counter [3]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[3]~6 .lut_mask = 16'hF0AA;
defparam \muxREM|q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N3
dffeas \REM|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[3] .is_wysiwyg = "true";
defparam \REM|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [2]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \RDM|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[2]~feeder_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[2] .is_wysiwyg = "true";
defparam \RDM|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N4
cycloneive_lcell_comb \ULA|Mux13~0 (
// Equation(s):
// \ULA|Mux13~0_combout  = (\UC|opULA[0]~4_combout  & (\AC|conteudo [3])) # (!\UC|opULA[0]~4_combout  & ((\AC|conteudo [1])))

	.dataa(\AC|conteudo [3]),
	.datab(\AC|conteudo [1]),
	.datac(gnd),
	.datad(\UC|opULA[0]~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~0 .lut_mask = 16'hAACC;
defparam \ULA|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N24
cycloneive_lcell_comb \ULA|Mux13~1 (
// Equation(s):
// \ULA|Mux13~1_combout  = (\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout ) # (\AC|conteudo [2] $ (!\ULA|Mux13~0_combout )))) # (!\UC|opULA[0]~4_combout  & (\UC|opULA[1]~2_combout  & (\AC|conteudo [2] $ (!\ULA|Mux13~0_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\ULA|Mux13~0_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~1 .lut_mask = 16'hED84;
defparam \ULA|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N18
cycloneive_lcell_comb \ULA|Mux13~2 (
// Equation(s):
// \ULA|Mux13~2_combout  = (\ULA|Mux1~0_combout  & (\ULA|Mux13~1_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~22_combout )))

	.dataa(gnd),
	.datab(\ULA|Mux13~1_combout ),
	.datac(\ULA|Add0~22_combout ),
	.datad(\ULA|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~2 .lut_mask = 16'hCCF0;
defparam \ULA|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N20
cycloneive_lcell_comb \ULA|Mux13~3 (
// Equation(s):
// \ULA|Mux13~3_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [2])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux13~2_combout )))

	.dataa(\RDM|conteudo [2]),
	.datab(gnd),
	.datac(\ULA|Mux1~1_combout ),
	.datad(\ULA|Mux13~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~3 .lut_mask = 16'hAFA0;
defparam \ULA|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N22
cycloneive_lcell_comb \ULA|Mux13~4 (
// Equation(s):
// \ULA|Mux13~4_combout  = (\ULA|Mux13~3_combout  & ((\AC|conteudo [2]) # (\ULA|Mux1~1_combout  $ (!\ULA|Mux1~0_combout )))) # (!\ULA|Mux13~3_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [2]))))

	.dataa(\ULA|Mux1~1_combout ),
	.datab(\ULA|Mux1~0_combout ),
	.datac(\AC|conteudo [2]),
	.datad(\ULA|Mux13~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux13~4 .lut_mask = 16'hF984;
defparam \ULA|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N5
dffeas \AC|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux13~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[2] .is_wysiwyg = "true";
defparam \AC|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N16
cycloneive_lcell_comb \ULA|Mux14~2 (
// Equation(s):
// \ULA|Mux14~2_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout  & ((\AC|conteudo [1]))) # (!\UC|opULA[0]~4_combout  & (\AC|conteudo [0])))) # (!\UC|opULA[1]~2_combout  & (((!\AC|conteudo [1]))))

	.dataa(\AC|conteudo [0]),
	.datab(\AC|conteudo [1]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~2 .lut_mask = 16'hCA33;
defparam \ULA|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N6
cycloneive_lcell_comb \ULA|Mux14~3 (
// Equation(s):
// \ULA|Mux14~3_combout  = (\AC|conteudo [2] & ((\ULA|Mux14~2_combout ) # ((\AC|conteudo [1] & \UC|opULA[0]~4_combout )))) # (!\AC|conteudo [2] & (\ULA|Mux14~2_combout  & ((\AC|conteudo [1]) # (!\UC|opULA[0]~4_combout ))))

	.dataa(\AC|conteudo [2]),
	.datab(\AC|conteudo [1]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\ULA|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~3 .lut_mask = 16'hEF80;
defparam \ULA|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N2
cycloneive_lcell_comb \ULA|Mux14~0 (
// Equation(s):
// \ULA|Mux14~0_combout  = (\ULA|Mux1~0_combout  & ((\ULA|Mux1~1_combout ) # ((\ULA|Mux14~3_combout )))) # (!\ULA|Mux1~0_combout  & (!\ULA|Mux1~1_combout  & (\ULA|Add0~20_combout )))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\ULA|Add0~20_combout ),
	.datad(\ULA|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~0 .lut_mask = 16'hBA98;
defparam \ULA|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cycloneive_lcell_comb \ULA|Mux14~1 (
// Equation(s):
// \ULA|Mux14~1_combout  = (\RDM|conteudo [1] & ((\ULA|Mux14~0_combout ) # ((\ULA|Mux1~1_combout  & \AC|conteudo [1])))) # (!\RDM|conteudo [1] & (\ULA|Mux14~0_combout  & ((\AC|conteudo [1]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\RDM|conteudo [1]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [1]),
	.datad(\ULA|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux14~1 .lut_mask = 16'hFB80;
defparam \ULA|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \AC|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[1] .is_wysiwyg = "true";
defparam \AC|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneive_lcell_comb \RDM|conteudo[1]~1 (
// Equation(s):
// \RDM|conteudo[1]~1_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[1]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [1])))

	.dataa(\entrada[1]~input_o ),
	.datab(\AC|conteudo [1]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[1]~1 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [1]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N7
dffeas \RDM|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[1]~1_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[1] .is_wysiwyg = "true";
defparam \RDM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N30
cycloneive_lcell_comb \PC|counter[1]~feeder (
// Equation(s):
// \PC|counter[1]~feeder_combout  = \RDM|conteudo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [1]),
	.cin(gnd),
	.combout(\PC|counter[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|counter[1]~feeder .lut_mask = 16'hFF00;
defparam \PC|counter[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N31
dffeas \PC|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[1] .is_wysiwyg = "true";
defparam \PC|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
cycloneive_lcell_comb \muxREM|q[1]~4 (
// Equation(s):
// \muxREM|q[1]~4_combout  = (\UC|selectREM~2_combout  & ((\PC|counter [1]))) # (!\UC|selectREM~2_combout  & (\RDM|conteudo [1]))

	.dataa(gnd),
	.datab(\RDM|conteudo [1]),
	.datac(\PC|counter [1]),
	.datad(\UC|selectREM~2_combout ),
	.cin(gnd),
	.combout(\muxREM|q[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[1]~4 .lut_mask = 16'hF0CC;
defparam \muxREM|q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \REM|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[1] .is_wysiwyg = "true";
defparam \REM|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [7]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N5
dffeas \RDM|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[7]~feeder_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[7] .is_wysiwyg = "true";
defparam \RDM|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N22
cycloneive_lcell_comb \ULA|Add0~8 (
// Equation(s):
// \ULA|Add0~8_combout  = \RDM|conteudo [7] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(gnd),
	.datab(\RDM|conteudo [7]),
	.datac(\UC|opULA[0]~7_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~8 .lut_mask = 16'h333C;
defparam \ULA|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N0
cycloneive_lcell_comb \ULA|Add0~32 (
// Equation(s):
// \ULA|Add0~32_combout  = ((\ULA|Add0~8_combout  $ (\AC|conteudo [7] $ (!\ULA|Add0~31 )))) # (GND)
// \ULA|Add0~33  = CARRY((\ULA|Add0~8_combout  & ((\AC|conteudo [7]) # (!\ULA|Add0~31 ))) # (!\ULA|Add0~8_combout  & (\AC|conteudo [7] & !\ULA|Add0~31 )))

	.dataa(\ULA|Add0~8_combout ),
	.datab(\AC|conteudo [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~31 ),
	.combout(\ULA|Add0~32_combout ),
	.cout(\ULA|Add0~33 ));
// synopsys translate_off
defparam \ULA|Add0~32 .lut_mask = 16'h698E;
defparam \ULA|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneive_lcell_comb \ULA|Mux8~2 (
// Equation(s):
// \ULA|Mux8~2_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout  & ((\AC|conteudo [7]))) # (!\UC|opULA[0]~4_combout  & (\AC|conteudo [6])))) # (!\UC|opULA[1]~2_combout  & (((!\AC|conteudo [7]))))

	.dataa(\AC|conteudo [6]),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~2 .lut_mask = 16'hCA33;
defparam \ULA|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneive_lcell_comb \ULA|Mux8~3 (
// Equation(s):
// \ULA|Mux8~3_combout  = (\ULA|Mux8~2_combout  & ((\AC|conteudo [7]) # ((\AC|conteudo [8]) # (!\UC|opULA[0]~4_combout )))) # (!\ULA|Mux8~2_combout  & (\AC|conteudo [7] & (\UC|opULA[0]~4_combout  & \AC|conteudo [8])))

	.dataa(\ULA|Mux8~2_combout ),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\AC|conteudo [8]),
	.cin(gnd),
	.combout(\ULA|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~3 .lut_mask = 16'hEA8A;
defparam \ULA|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cycloneive_lcell_comb \ULA|Mux8~0 (
// Equation(s):
// \ULA|Mux8~0_combout  = (\ULA|Mux1~0_combout  & ((\ULA|Mux1~1_combout ) # ((\ULA|Mux8~3_combout )))) # (!\ULA|Mux1~0_combout  & (!\ULA|Mux1~1_combout  & (\ULA|Add0~32_combout )))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\ULA|Add0~32_combout ),
	.datad(\ULA|Mux8~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~0 .lut_mask = 16'hBA98;
defparam \ULA|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N18
cycloneive_lcell_comb \ULA|Mux8~1 (
// Equation(s):
// \ULA|Mux8~1_combout  = (\RDM|conteudo [7] & ((\ULA|Mux8~0_combout ) # ((\ULA|Mux1~1_combout  & \AC|conteudo [7])))) # (!\RDM|conteudo [7] & (\ULA|Mux8~0_combout  & ((\AC|conteudo [7]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\RDM|conteudo [7]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [7]),
	.datad(\ULA|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux8~1 .lut_mask = 16'hFB80;
defparam \ULA|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N14
cycloneive_lcell_comb \ULA|Equal0~2 (
// Equation(s):
// \ULA|Equal0~2_combout  = (!\ULA|Mux15~3_combout  & (!\ULA|Mux8~1_combout  & ((!\UC|opULA[1]~2_combout ) # (!\ULA|Mux0~2_combout ))))

	.dataa(\ULA|Mux0~2_combout ),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\ULA|Mux15~3_combout ),
	.datad(\ULA|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~2 .lut_mask = 16'h0007;
defparam \ULA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N10
cycloneive_lcell_comb \ULA|Equal0~0 (
// Equation(s):
// \ULA|Equal0~0_combout  = (\ULA|Mux9~1_combout ) # ((\ULA|Mux14~1_combout ) # (\ULA|Mux12~1_combout ))

	.dataa(\ULA|Mux9~1_combout ),
	.datab(\ULA|Mux14~1_combout ),
	.datac(gnd),
	.datad(\ULA|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~0 .lut_mask = 16'hFFEE;
defparam \ULA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N8
cycloneive_lcell_comb \ULA|Equal0~1 (
// Equation(s):
// \ULA|Equal0~1_combout  = (!\ULA|Mux13~4_combout  & (!\ULA|Mux10~4_combout  & (!\ULA|Mux11~4_combout  & !\ULA|Equal0~0_combout )))

	.dataa(\ULA|Mux13~4_combout ),
	.datab(\ULA|Mux10~4_combout ),
	.datac(\ULA|Mux11~4_combout ),
	.datad(\ULA|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~1 .lut_mask = 16'h0001;
defparam \ULA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N16
cycloneive_lcell_comb \ULA|Equal0~3 (
// Equation(s):
// \ULA|Equal0~3_combout  = (!\ULA|Mux7~4_combout  & (\ULA|Equal0~2_combout  & (\ULA|Equal0~1_combout  & !\ULA|Mux6~1_combout )))

	.dataa(\ULA|Mux7~4_combout ),
	.datab(\ULA|Equal0~2_combout ),
	.datac(\ULA|Equal0~1_combout ),
	.datad(\ULA|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~3 .lut_mask = 16'h0040;
defparam \ULA|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N10
cycloneive_lcell_comb \ULA|Equal0~4 (
// Equation(s):
// \ULA|Equal0~4_combout  = (!\ULA|Mux5~4_combout  & (!\ULA|Mux4~3_combout  & (!\ULA|Mux3~4_combout  & \ULA|Equal0~3_combout )))

	.dataa(\ULA|Mux5~4_combout ),
	.datab(\ULA|Mux4~3_combout ),
	.datac(\ULA|Mux3~4_combout ),
	.datad(\ULA|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~4 .lut_mask = 16'h0100;
defparam \ULA|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N2
cycloneive_lcell_comb \ULA|Equal0~5 (
// Equation(s):
// \ULA|Equal0~5_combout  = (!\ULA|Mux1~6_combout  & (!\ULA|Mux2~3_combout  & (!\ULA|Mux0~1_combout  & \ULA|Equal0~4_combout )))

	.dataa(\ULA|Mux1~6_combout ),
	.datab(\ULA|Mux2~3_combout ),
	.datac(\ULA|Mux0~1_combout ),
	.datad(\ULA|Equal0~4_combout ),
	.cin(gnd),
	.combout(\ULA|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Equal0~5 .lut_mask = 16'h0100;
defparam \ULA|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N3
dffeas \ffZ|conteudo (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Equal0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffZ|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffZ|conteudo .is_wysiwyg = "true";
defparam \ffZ|conteudo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N22
cycloneive_lcell_comb \UC|got0~5 (
// Equation(s):
// \UC|got0~5_combout  = (!\DECOD|operacao [7] & ((!\ffZ|conteudo~q ) # (!\DECOD|operacao [5])))

	.dataa(gnd),
	.datab(\DECOD|operacao [7]),
	.datac(\DECOD|operacao [5]),
	.datad(\ffZ|conteudo~q ),
	.cin(gnd),
	.combout(\UC|got0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~5 .lut_mask = 16'h0333;
defparam \UC|got0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N6
cycloneive_lcell_comb \UC|writePC~0 (
// Equation(s):
// \UC|writePC~0_combout  = (\UC|got0~5_combout  & (\UC|RwritePC~1_combout  & ((\UC|RwritePC~0_combout ) # (\UC|RwriteAC~0_combout )))) # (!\UC|got0~5_combout  & ((\UC|RwritePC~0_combout ) # ((\UC|RwriteAC~0_combout ))))

	.dataa(\UC|got0~5_combout ),
	.datab(\UC|RwritePC~0_combout ),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|RwritePC~1_combout ),
	.cin(gnd),
	.combout(\UC|writePC~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writePC~0 .lut_mask = 16'hFC54;
defparam \UC|writePC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \PC|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[13] .is_wysiwyg = "true";
defparam \PC|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N24
cycloneive_lcell_comb \muxREM|q[13]~0 (
// Equation(s):
// \muxREM|q[13]~0_combout  = (\UC|selectREM~2_combout  & (\PC|counter [13])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [13])))

	.dataa(gnd),
	.datab(\PC|counter [13]),
	.datac(\UC|selectREM~2_combout ),
	.datad(\RDM|conteudo [13]),
	.cin(gnd),
	.combout(\muxREM|q[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[13]~0 .lut_mask = 16'hCFC0;
defparam \muxREM|q[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \REM|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[13] .is_wysiwyg = "true";
defparam \REM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N13
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~48_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~49_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [8]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~52_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~50_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~51_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \RDM|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[8]~feeder_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[8]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[8] .is_wysiwyg = "true";
defparam \RDM|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N14
cycloneive_lcell_comb \ULA|Mux7~0 (
// Equation(s):
// \ULA|Mux7~0_combout  = (\UC|opULA[0]~4_combout  & ((\AC|conteudo [9]))) # (!\UC|opULA[0]~4_combout  & (\AC|conteudo [7]))

	.dataa(gnd),
	.datab(\AC|conteudo [7]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\AC|conteudo [9]),
	.cin(gnd),
	.combout(\ULA|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~0 .lut_mask = 16'hFC0C;
defparam \ULA|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N30
cycloneive_lcell_comb \ULA|Mux7~1 (
// Equation(s):
// \ULA|Mux7~1_combout  = (\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout ) # (\AC|conteudo [8] $ (!\ULA|Mux7~0_combout )))) # (!\UC|opULA[0]~4_combout  & (\UC|opULA[1]~2_combout  & (\AC|conteudo [8] $ (!\ULA|Mux7~0_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\UC|opULA[1]~2_combout ),
	.datad(\ULA|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~1 .lut_mask = 16'hE8D4;
defparam \ULA|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N28
cycloneive_lcell_comb \ULA|Add0~7 (
// Equation(s):
// \ULA|Add0~7_combout  = \RDM|conteudo [8] $ (((\UC|opULA[0]~7_combout ) # (\UC|opULA[0]~3_combout )))

	.dataa(gnd),
	.datab(\RDM|conteudo [8]),
	.datac(\UC|opULA[0]~7_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Add0~7 .lut_mask = 16'h333C;
defparam \ULA|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N2
cycloneive_lcell_comb \ULA|Add0~34 (
// Equation(s):
// \ULA|Add0~34_combout  = (\AC|conteudo [8] & ((\ULA|Add0~7_combout  & (\ULA|Add0~33  & VCC)) # (!\ULA|Add0~7_combout  & (!\ULA|Add0~33 )))) # (!\AC|conteudo [8] & ((\ULA|Add0~7_combout  & (!\ULA|Add0~33 )) # (!\ULA|Add0~7_combout  & ((\ULA|Add0~33 ) # 
// (GND)))))
// \ULA|Add0~35  = CARRY((\AC|conteudo [8] & (!\ULA|Add0~7_combout  & !\ULA|Add0~33 )) # (!\AC|conteudo [8] & ((!\ULA|Add0~33 ) # (!\ULA|Add0~7_combout ))))

	.dataa(\AC|conteudo [8]),
	.datab(\ULA|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~33 ),
	.combout(\ULA|Add0~34_combout ),
	.cout(\ULA|Add0~35 ));
// synopsys translate_off
defparam \ULA|Add0~34 .lut_mask = 16'h9617;
defparam \ULA|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N0
cycloneive_lcell_comb \ULA|Mux7~2 (
// Equation(s):
// \ULA|Mux7~2_combout  = (\ULA|Mux1~0_combout  & (\ULA|Mux7~1_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~34_combout )))

	.dataa(gnd),
	.datab(\ULA|Mux1~0_combout ),
	.datac(\ULA|Mux7~1_combout ),
	.datad(\ULA|Add0~34_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~2 .lut_mask = 16'hF3C0;
defparam \ULA|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N6
cycloneive_lcell_comb \ULA|Mux7~3 (
// Equation(s):
// \ULA|Mux7~3_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [8])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux7~2_combout )))

	.dataa(\RDM|conteudo [8]),
	.datab(gnd),
	.datac(\ULA|Mux1~1_combout ),
	.datad(\ULA|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~3 .lut_mask = 16'hAFA0;
defparam \ULA|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N26
cycloneive_lcell_comb \ULA|Mux7~4 (
// Equation(s):
// \ULA|Mux7~4_combout  = (\ULA|Mux7~3_combout  & ((\AC|conteudo [8]) # (\ULA|Mux1~1_combout  $ (!\ULA|Mux1~0_combout )))) # (!\ULA|Mux7~3_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [8]))))

	.dataa(\ULA|Mux1~1_combout ),
	.datab(\ULA|Mux1~0_combout ),
	.datac(\AC|conteudo [8]),
	.datad(\ULA|Mux7~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux7~4 .lut_mask = 16'hF984;
defparam \ULA|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N27
dffeas \AC|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[8] .is_wysiwyg = "true";
defparam \AC|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N4
cycloneive_lcell_comb \ULA|Add0~36 (
// Equation(s):
// \ULA|Add0~36_combout  = ((\ULA|Add0~6_combout  $ (\AC|conteudo [9] $ (!\ULA|Add0~35 )))) # (GND)
// \ULA|Add0~37  = CARRY((\ULA|Add0~6_combout  & ((\AC|conteudo [9]) # (!\ULA|Add0~35 ))) # (!\ULA|Add0~6_combout  & (\AC|conteudo [9] & !\ULA|Add0~35 )))

	.dataa(\ULA|Add0~6_combout ),
	.datab(\AC|conteudo [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~35 ),
	.combout(\ULA|Add0~36_combout ),
	.cout(\ULA|Add0~37 ));
// synopsys translate_off
defparam \ULA|Add0~36 .lut_mask = 16'h698E;
defparam \ULA|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N6
cycloneive_lcell_comb \ULA|Add0~38 (
// Equation(s):
// \ULA|Add0~38_combout  = (\ULA|Add0~5_combout  & ((\AC|conteudo [10] & (\ULA|Add0~37  & VCC)) # (!\AC|conteudo [10] & (!\ULA|Add0~37 )))) # (!\ULA|Add0~5_combout  & ((\AC|conteudo [10] & (!\ULA|Add0~37 )) # (!\AC|conteudo [10] & ((\ULA|Add0~37 ) # 
// (GND)))))
// \ULA|Add0~39  = CARRY((\ULA|Add0~5_combout  & (!\AC|conteudo [10] & !\ULA|Add0~37 )) # (!\ULA|Add0~5_combout  & ((!\ULA|Add0~37 ) # (!\AC|conteudo [10]))))

	.dataa(\ULA|Add0~5_combout ),
	.datab(\AC|conteudo [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~37 ),
	.combout(\ULA|Add0~38_combout ),
	.cout(\ULA|Add0~39 ));
// synopsys translate_off
defparam \ULA|Add0~38 .lut_mask = 16'h9617;
defparam \ULA|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N8
cycloneive_lcell_comb \ULA|Add0~40 (
// Equation(s):
// \ULA|Add0~40_combout  = ((\AC|conteudo [11] $ (\ULA|Add0~4_combout  $ (!\ULA|Add0~39 )))) # (GND)
// \ULA|Add0~41  = CARRY((\AC|conteudo [11] & ((\ULA|Add0~4_combout ) # (!\ULA|Add0~39 ))) # (!\AC|conteudo [11] & (\ULA|Add0~4_combout  & !\ULA|Add0~39 )))

	.dataa(\AC|conteudo [11]),
	.datab(\ULA|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ULA|Add0~39 ),
	.combout(\ULA|Add0~40_combout ),
	.cout(\ULA|Add0~41 ));
// synopsys translate_off
defparam \ULA|Add0~40 .lut_mask = 16'h698E;
defparam \ULA|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N10
cycloneive_lcell_comb \ULA|Mux3~0 (
// Equation(s):
// \ULA|Mux3~0_combout  = (\UC|opULA[1]~2_combout  & ((\AC|conteudo [11]))) # (!\UC|opULA[1]~2_combout  & (\AC|conteudo [13]))

	.dataa(\AC|conteudo [13]),
	.datab(\AC|conteudo [11]),
	.datac(\UC|opULA[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~0 .lut_mask = 16'hCACA;
defparam \ULA|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N24
cycloneive_lcell_comb \ULA|Mux3~1 (
// Equation(s):
// \ULA|Mux3~1_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout ) # (\AC|conteudo [12] $ (!\ULA|Mux3~0_combout )))) # (!\UC|opULA[1]~2_combout  & (\UC|opULA[0]~4_combout  & (\AC|conteudo [12] $ (!\ULA|Mux3~0_combout ))))

	.dataa(\UC|opULA[1]~2_combout ),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\ULA|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~1 .lut_mask = 16'hE88E;
defparam \ULA|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cycloneive_lcell_comb \ULA|Mux3~2 (
// Equation(s):
// \ULA|Mux3~2_combout  = (\ULA|Mux1~0_combout  & ((\ULA|Mux3~1_combout ))) # (!\ULA|Mux1~0_combout  & (\ULA|Add0~42_combout ))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(gnd),
	.datac(\ULA|Add0~42_combout ),
	.datad(\ULA|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~2 .lut_mask = 16'hFA50;
defparam \ULA|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cycloneive_lcell_comb \ULA|Mux3~3 (
// Equation(s):
// \ULA|Mux3~3_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [12])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux3~2_combout )))

	.dataa(\RDM|conteudo [12]),
	.datab(gnd),
	.datac(\ULA|Mux1~1_combout ),
	.datad(\ULA|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~3 .lut_mask = 16'hAFA0;
defparam \ULA|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cycloneive_lcell_comb \ULA|Mux3~4 (
// Equation(s):
// \ULA|Mux3~4_combout  = (\ULA|Mux3~3_combout  & ((\AC|conteudo [12]) # (\ULA|Mux1~0_combout  $ (!\ULA|Mux1~1_combout )))) # (!\ULA|Mux3~3_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [12]))))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [12]),
	.datad(\ULA|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux3~4 .lut_mask = 16'hF982;
defparam \ULA|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \AC|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[12] .is_wysiwyg = "true";
defparam \AC|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneive_lcell_comb \ULA|Mux2~0 (
// Equation(s):
// \ULA|Mux2~0_combout  = (\UC|opULA[0]~4_combout  & (((\AC|conteudo [13]) # (!\UC|opULA[1]~2_combout )))) # (!\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout  & (\AC|conteudo [12])) # (!\UC|opULA[1]~2_combout  & ((!\AC|conteudo [13])))))

	.dataa(\UC|opULA[0]~4_combout ),
	.datab(\AC|conteudo [12]),
	.datac(\AC|conteudo [13]),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~0 .lut_mask = 16'hE4AF;
defparam \ULA|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneive_lcell_comb \ULA|Mux2~1 (
// Equation(s):
// \ULA|Mux2~1_combout  = (\ULA|Mux2~0_combout  & (((\UC|opULA[1]~2_combout ) # (\AC|conteudo [14])) # (!\UC|opULA[0]~4_combout )))

	.dataa(\UC|opULA[0]~4_combout ),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\ULA|Mux2~0_combout ),
	.datad(\AC|conteudo [14]),
	.cin(gnd),
	.combout(\ULA|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~1 .lut_mask = 16'hF0D0;
defparam \ULA|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N30
cycloneive_lcell_comb \ULA|Mux2~2 (
// Equation(s):
// \ULA|Mux2~2_combout  = (\ULA|Mux1~0_combout  & ((\ULA|Mux1~1_combout ) # ((\ULA|Mux2~1_combout )))) # (!\ULA|Mux1~0_combout  & (!\ULA|Mux1~1_combout  & ((\ULA|Add0~44_combout ))))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\ULA|Mux2~1_combout ),
	.datad(\ULA|Add0~44_combout ),
	.cin(gnd),
	.combout(\ULA|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~2 .lut_mask = 16'hB9A8;
defparam \ULA|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cycloneive_lcell_comb \ULA|Mux2~3 (
// Equation(s):
// \ULA|Mux2~3_combout  = (\RDM|conteudo [13] & ((\ULA|Mux2~2_combout ) # ((\ULA|Mux1~1_combout  & \AC|conteudo [13])))) # (!\RDM|conteudo [13] & (\ULA|Mux2~2_combout  & ((\AC|conteudo [13]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\RDM|conteudo [13]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\ULA|Mux2~2_combout ),
	.datad(\AC|conteudo [13]),
	.cin(gnd),
	.combout(\ULA|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux2~3 .lut_mask = 16'hF8B0;
defparam \ULA|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N21
dffeas \AC|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[13] .is_wysiwyg = "true";
defparam \AC|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N2
cycloneive_lcell_comb \RDM|conteudo[13]~13 (
// Equation(s):
// \RDM|conteudo[13]~13_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[13]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [13])))

	.dataa(\UC|selectRDM[0]~3_combout ),
	.datab(\entrada[13]~input_o ),
	.datac(gnd),
	.datad(\AC|conteudo [13]),
	.cin(gnd),
	.combout(\RDM|conteudo[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[13]~13 .lut_mask = 16'hDD88;
defparam \RDM|conteudo[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [13]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N18
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~78_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~79_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~81_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~82_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~80_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N3
dffeas \RDM|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[13]~13_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[13]~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[13] .is_wysiwyg = "true";
defparam \RDM|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N21
dffeas \RI|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[13] .is_wysiwyg = "true";
defparam \RI|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N2
cycloneive_lcell_comb \DECOD|Mux15~5 (
// Equation(s):
// \DECOD|Mux15~5_combout  = (!\RI|conteudo [14] & (!\RI|conteudo [11] & (\RI|conteudo [12] & !\RI|conteudo [13])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~5 .lut_mask = 16'h0010;
defparam \DECOD|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N30
cycloneive_lcell_comb \DECOD|operacao[13] (
// Equation(s):
// \DECOD|operacao [13] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [13])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~5_combout )))

	.dataa(gnd),
	.datab(\DECOD|operacao [13]),
	.datac(\DECOD|Mux15~5_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [13]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[13] .lut_mask = 16'hCCF0;
defparam \DECOD|operacao[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N20
cycloneive_lcell_comb \UC|opULA[2]~6 (
// Equation(s):
// \UC|opULA[2]~6_combout  = (\UC|opULA[2]~5_combout ) # ((\UC|writeOUT~2_combout  & \DECOD|operacao [13]))

	.dataa(\UC|writeOUT~2_combout ),
	.datab(\DECOD|operacao [13]),
	.datac(gnd),
	.datad(\UC|opULA[2]~5_combout ),
	.cin(gnd),
	.combout(\UC|opULA[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[2]~6 .lut_mask = 16'hFF88;
defparam \UC|opULA[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N14
cycloneive_lcell_comb \ULA|Mux0~2 (
// Equation(s):
// \ULA|Mux0~2_combout  = (\UC|opULA[0]~4_combout  & ((\ffN|conteudo~q ) # ((\RDM|conteudo [15] & !\UC|opULA[2]~6_combout )))) # (!\UC|opULA[0]~4_combout  & (\RDM|conteudo [15] & (\ffN|conteudo~q  & !\UC|opULA[2]~6_combout )))

	.dataa(\RDM|conteudo [15]),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\ffN|conteudo~q ),
	.datad(\UC|opULA[2]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~2 .lut_mask = 16'hC0E8;
defparam \ULA|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N28
cycloneive_lcell_comb \ULA|Mux0~3 (
// Equation(s):
// \ULA|Mux0~3_combout  = (\ULA|Mux0~1_combout ) # ((\UC|opULA[1]~2_combout  & \ULA|Mux0~2_combout ))

	.dataa(gnd),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\ULA|Mux0~2_combout ),
	.datad(\ULA|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux0~3 .lut_mask = 16'hFFC0;
defparam \ULA|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N29
dffeas \ffN|conteudo (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ffN|conteudo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ffN|conteudo .is_wysiwyg = "true";
defparam \ffN|conteudo .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \entrada[15]~input (
	.i(entrada[15]),
	.ibar(gnd),
	.o(\entrada[15]~input_o ));
// synopsys translate_off
defparam \entrada[15]~input .bus_hold = "false";
defparam \entrada[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneive_lcell_comb \RDM|conteudo[15]~15 (
// Equation(s):
// \RDM|conteudo[15]~15_combout  = (\UC|selectRDM[0]~3_combout  & ((\entrada[15]~input_o ))) # (!\UC|selectRDM[0]~3_combout  & (\ffN|conteudo~q ))

	.dataa(gnd),
	.datab(\ffN|conteudo~q ),
	.datac(\entrada[15]~input_o ),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[15]~15 .lut_mask = 16'hF0CC;
defparam \RDM|conteudo[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
cycloneive_lcell_comb \RDM|conteudo[15]~feeder (
// Equation(s):
// \RDM|conteudo[15]~feeder_combout  = \RDM|conteudo[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo[15]~15_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[15]~feeder .lut_mask = 16'hFF00;
defparam \RDM|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91 .lut_mask = 16'hC480;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [15]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~91_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~90_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~94_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~93_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~92_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N25
dffeas \RDM|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[15]~feeder_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[15]~95_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[15] .is_wysiwyg = "true";
defparam \RDM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N31
dffeas \PC|counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writePC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|counter[15] .is_wysiwyg = "true";
defparam \PC|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N18
cycloneive_lcell_comb \muxREM|q[15]~1 (
// Equation(s):
// \muxREM|q[15]~1_combout  = (\UC|selectREM~2_combout  & (\PC|counter [15])) # (!\UC|selectREM~2_combout  & ((\RDM|conteudo [15])))

	.dataa(\PC|counter [15]),
	.datab(gnd),
	.datac(\UC|selectREM~2_combout ),
	.datad(\RDM|conteudo [15]),
	.cin(gnd),
	.combout(\muxREM|q[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxREM|q[15]~1 .lut_mask = 16'hAFA0;
defparam \muxREM|q[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \REM|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\muxREM|q[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeREM~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REM|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REM|conteudo[15] .is_wysiwyg = "true";
defparam \REM|conteudo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N23
dffeas \MEM|ram_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REM|conteudo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \MEM|ram_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69 .lut_mask = 16'h3120;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67 .lut_mask = 16'h88C0;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [11]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~67_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~66_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~69_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~70_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~68_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N17
dffeas \RDM|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[11]~feeder_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[11]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[11] .is_wysiwyg = "true";
defparam \RDM|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
cycloneive_lcell_comb \ULA|Mux4~0 (
// Equation(s):
// \ULA|Mux4~0_combout  = (\UC|opULA[0]~4_combout  & ((\AC|conteudo [11]) # ((!\UC|opULA[1]~2_combout )))) # (!\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout  & ((\AC|conteudo [10]))) # (!\UC|opULA[1]~2_combout  & (!\AC|conteudo [11]))))

	.dataa(\UC|opULA[0]~4_combout ),
	.datab(\AC|conteudo [11]),
	.datac(\AC|conteudo [10]),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~0 .lut_mask = 16'hD8BB;
defparam \ULA|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N4
cycloneive_lcell_comb \ULA|Mux4~1 (
// Equation(s):
// \ULA|Mux4~1_combout  = (\ULA|Mux4~0_combout  & (((\AC|conteudo [12]) # (\UC|opULA[1]~2_combout )) # (!\UC|opULA[0]~4_combout )))

	.dataa(\UC|opULA[0]~4_combout ),
	.datab(\AC|conteudo [12]),
	.datac(\ULA|Mux4~0_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~1 .lut_mask = 16'hF0D0;
defparam \ULA|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N18
cycloneive_lcell_comb \ULA|Mux4~2 (
// Equation(s):
// \ULA|Mux4~2_combout  = (\ULA|Mux1~0_combout  & (((\ULA|Mux4~1_combout ) # (\ULA|Mux1~1_combout )))) # (!\ULA|Mux1~0_combout  & (\ULA|Add0~40_combout  & ((!\ULA|Mux1~1_combout ))))

	.dataa(\ULA|Add0~40_combout ),
	.datab(\ULA|Mux4~1_combout ),
	.datac(\ULA|Mux1~0_combout ),
	.datad(\ULA|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~2 .lut_mask = 16'hF0CA;
defparam \ULA|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N28
cycloneive_lcell_comb \ULA|Mux4~3 (
// Equation(s):
// \ULA|Mux4~3_combout  = (\AC|conteudo [11] & ((\ULA|Mux4~2_combout ) # ((\ULA|Mux1~1_combout  & \RDM|conteudo [11])))) # (!\AC|conteudo [11] & (\ULA|Mux4~2_combout  & ((\RDM|conteudo [11]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\AC|conteudo [11]),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\RDM|conteudo [11]),
	.datad(\ULA|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux4~3 .lut_mask = 16'hFB80;
defparam \ULA|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N20
cycloneive_lcell_comb \AC|conteudo[11]~feeder (
// Equation(s):
// \AC|conteudo[11]~feeder_combout  = \ULA|Mux4~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ULA|Mux4~3_combout ),
	.cin(gnd),
	.combout(\AC|conteudo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AC|conteudo[11]~feeder .lut_mask = 16'hFF00;
defparam \AC|conteudo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N21
dffeas \AC|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AC|conteudo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[11] .is_wysiwyg = "true";
defparam \AC|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N18
cycloneive_lcell_comb \ULA|Mux5~0 (
// Equation(s):
// \ULA|Mux5~0_combout  = (\UC|opULA[0]~4_combout  & ((\AC|conteudo [11]))) # (!\UC|opULA[0]~4_combout  & (\AC|conteudo [9]))

	.dataa(\AC|conteudo [9]),
	.datab(\AC|conteudo [11]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~0 .lut_mask = 16'hCACA;
defparam \ULA|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneive_lcell_comb \ULA|Mux5~1 (
// Equation(s):
// \ULA|Mux5~1_combout  = (\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout ) # (\AC|conteudo [10] $ (!\ULA|Mux5~0_combout )))) # (!\UC|opULA[0]~4_combout  & (\UC|opULA[1]~2_combout  & (\AC|conteudo [10] $ (!\ULA|Mux5~0_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\UC|opULA[1]~2_combout ),
	.datad(\ULA|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~1 .lut_mask = 16'hE8D4;
defparam \ULA|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N22
cycloneive_lcell_comb \ULA|Mux5~2 (
// Equation(s):
// \ULA|Mux5~2_combout  = (\ULA|Mux1~0_combout  & (\ULA|Mux5~1_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~38_combout )))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux5~1_combout ),
	.datac(gnd),
	.datad(\ULA|Add0~38_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~2 .lut_mask = 16'hDD88;
defparam \ULA|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N18
cycloneive_lcell_comb \ULA|Mux5~3 (
// Equation(s):
// \ULA|Mux5~3_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [10])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux5~2_combout )))

	.dataa(\ULA|Mux1~1_combout ),
	.datab(\RDM|conteudo [10]),
	.datac(\ULA|Mux5~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~3 .lut_mask = 16'hD8D8;
defparam \ULA|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cycloneive_lcell_comb \ULA|Mux5~4 (
// Equation(s):
// \ULA|Mux5~4_combout  = (\ULA|Mux5~3_combout  & ((\AC|conteudo [10]) # (\ULA|Mux1~0_combout  $ (!\ULA|Mux1~1_combout )))) # (!\ULA|Mux5~3_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [10]))))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [10]),
	.datad(\ULA|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux5~4 .lut_mask = 16'hF982;
defparam \ULA|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \AC|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[10] .is_wysiwyg = "true";
defparam \AC|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneive_lcell_comb \RDM|conteudo[10]~10 (
// Equation(s):
// \RDM|conteudo[10]~10_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[10]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [10])))

	.dataa(\entrada[10]~input_o ),
	.datab(\AC|conteudo [10]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[10]~10 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [10]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~60_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~61_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~64_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~63_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~62_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \RDM|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[10]~10_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[10]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[10] .is_wysiwyg = "true";
defparam \RDM|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \RI|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[10] .is_wysiwyg = "true";
defparam \RI|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N16
cycloneive_lcell_comb \UC|writeOUT~0 (
// Equation(s):
// \UC|writeOUT~0_combout  = (!\RI|conteudo [9] & ((\RI|conteudo [10] & (\UC|t5~q )) # (!\RI|conteudo [10] & ((\UC|t7~q )))))

	.dataa(\RI|conteudo [10]),
	.datab(\RI|conteudo [9]),
	.datac(\UC|t5~q ),
	.datad(\UC|t7~q ),
	.cin(gnd),
	.combout(\UC|writeOUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeOUT~0 .lut_mask = 16'h3120;
defparam \UC|writeOUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
cycloneive_lcell_comb \UC|opULA[0]~4 (
// Equation(s):
// \UC|opULA[0]~4_combout  = (\UC|opULA[0]~3_combout ) # ((!\UC|RwriteAC~3_combout  & ((\UC|writeOUT~0_combout ) # (\UC|RwriteAC~0_combout ))))

	.dataa(\UC|writeOUT~0_combout ),
	.datab(\UC|RwriteAC~3_combout ),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\UC|opULA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[0]~4 .lut_mask = 16'hFF32;
defparam \UC|opULA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N26
cycloneive_lcell_comb \ULA|Mux1~0 (
// Equation(s):
// \ULA|Mux1~0_combout  = (\UC|opULA[2]~6_combout ) # ((\UC|opULA[1]~2_combout  & \UC|opULA[0]~4_combout ))

	.dataa(gnd),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[2]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~0 .lut_mask = 16'hFFC0;
defparam \ULA|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
cycloneive_lcell_comb \ULA|Mux1~2 (
// Equation(s):
// \ULA|Mux1~2_combout  = (\UC|opULA[0]~4_combout  & (\ffN|conteudo~q )) # (!\UC|opULA[0]~4_combout  & ((\AC|conteudo [13])))

	.dataa(\UC|opULA[0]~4_combout ),
	.datab(\ffN|conteudo~q ),
	.datac(\AC|conteudo [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ULA|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~2 .lut_mask = 16'hD8D8;
defparam \ULA|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N12
cycloneive_lcell_comb \ULA|Mux1~3 (
// Equation(s):
// \ULA|Mux1~3_combout  = (\UC|opULA[0]~4_combout  & ((\UC|opULA[1]~2_combout ) # (\AC|conteudo [14] $ (!\ULA|Mux1~2_combout )))) # (!\UC|opULA[0]~4_combout  & (\UC|opULA[1]~2_combout  & (\AC|conteudo [14] $ (!\ULA|Mux1~2_combout ))))

	.dataa(\AC|conteudo [14]),
	.datab(\ULA|Mux1~2_combout ),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~3 .lut_mask = 16'hF990;
defparam \ULA|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N6
cycloneive_lcell_comb \ULA|Mux1~4 (
// Equation(s):
// \ULA|Mux1~4_combout  = (\ULA|Mux1~0_combout  & (\ULA|Mux1~3_combout )) # (!\ULA|Mux1~0_combout  & ((\ULA|Add0~46_combout )))

	.dataa(\ULA|Mux1~3_combout ),
	.datab(\ULA|Mux1~0_combout ),
	.datac(gnd),
	.datad(\ULA|Add0~46_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~4 .lut_mask = 16'hBB88;
defparam \ULA|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
cycloneive_lcell_comb \ULA|Mux1~5 (
// Equation(s):
// \ULA|Mux1~5_combout  = (\ULA|Mux1~1_combout  & (\RDM|conteudo [14])) # (!\ULA|Mux1~1_combout  & ((\ULA|Mux1~4_combout )))

	.dataa(gnd),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\RDM|conteudo [14]),
	.datad(\ULA|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~5 .lut_mask = 16'hF3C0;
defparam \ULA|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
cycloneive_lcell_comb \ULA|Mux1~6 (
// Equation(s):
// \ULA|Mux1~6_combout  = (\ULA|Mux1~5_combout  & ((\AC|conteudo [14]) # (\ULA|Mux1~0_combout  $ (!\ULA|Mux1~1_combout )))) # (!\ULA|Mux1~5_combout  & (\ULA|Mux1~0_combout  & (\ULA|Mux1~1_combout  $ (!\AC|conteudo [14]))))

	.dataa(\ULA|Mux1~0_combout ),
	.datab(\ULA|Mux1~1_combout ),
	.datac(\AC|conteudo [14]),
	.datad(\ULA|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~6 .lut_mask = 16'hF982;
defparam \ULA|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N31
dffeas \AC|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ULA|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[14] .is_wysiwyg = "true";
defparam \AC|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneive_lcell_comb \RDM|conteudo[14]~14 (
// Equation(s):
// \RDM|conteudo[14]~14_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[14]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [14])))

	.dataa(\entrada[14]~input_o ),
	.datab(\UC|selectRDM[0]~3_combout ),
	.datac(gnd),
	.datad(\AC|conteudo [14]),
	.cin(gnd),
	.combout(\RDM|conteudo[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[14]~14 .lut_mask = 16'hBB88;
defparam \RDM|conteudo[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~85_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~84_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86 .lut_mask = 16'h5550;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [14]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~88_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~86_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~87_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89 .lut_mask = 16'hFAF8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \RDM|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[14]~14_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[14]~89_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[14] .is_wysiwyg = "true";
defparam \RDM|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N27
dffeas \RI|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[14] .is_wysiwyg = "true";
defparam \RI|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N20
cycloneive_lcell_comb \DECOD|Mux15~8 (
// Equation(s):
// \DECOD|Mux15~8_combout  = (\RI|conteudo [14] & (!\RI|conteudo [12] & (!\RI|conteudo [13] & \RI|conteudo [11])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [13]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~8 .lut_mask = 16'h0200;
defparam \DECOD|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N18
cycloneive_lcell_comb \DECOD|operacao[6] (
// Equation(s):
// \DECOD|operacao [6] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|operacao [6]))) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|Mux15~8_combout ))

	.dataa(\DECOD|Mux15~8_combout ),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|operacao [6]),
	.cin(gnd),
	.combout(\DECOD|operacao [6]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[6] .lut_mask = 16'hFA0A;
defparam \DECOD|operacao[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
cycloneive_lcell_comb \UC|got0~6 (
// Equation(s):
// \UC|got0~6_combout  = (\UC|RwritePC~0_combout  & (((\DECOD|operacao [6] & \ffN|conteudo~q )) # (!\UC|got0~5_combout )))

	.dataa(\DECOD|operacao [6]),
	.datab(\ffN|conteudo~q ),
	.datac(\UC|got0~5_combout ),
	.datad(\UC|RwritePC~0_combout ),
	.cin(gnd),
	.combout(\UC|got0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~6 .lut_mask = 16'h8F00;
defparam \UC|got0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
cycloneive_lcell_comb \UC|got0~3 (
// Equation(s):
// \UC|got0~3_combout  = (\UC|t5~q  & ((\DECOD|operacao [3]) # ((\DECOD|operacao [10]) # (!\UC|RwriteAC~1_combout ))))

	.dataa(\DECOD|operacao [3]),
	.datab(\DECOD|operacao [10]),
	.datac(\UC|RwriteAC~1_combout ),
	.datad(\UC|t5~q ),
	.cin(gnd),
	.combout(\UC|got0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~3 .lut_mask = 16'hEF00;
defparam \UC|got0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
cycloneive_lcell_comb \UC|got0~4 (
// Equation(s):
// \UC|got0~4_combout  = (\UC|RwriteRDM~1_combout  & ((\UC|got0~3_combout ) # ((\UC|t6~q  & \DECOD|operacao [14]))))

	.dataa(\UC|RwriteRDM~1_combout ),
	.datab(\UC|t6~q ),
	.datac(\DECOD|operacao [14]),
	.datad(\UC|got0~3_combout ),
	.cin(gnd),
	.combout(\UC|got0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~4 .lut_mask = 16'hAA80;
defparam \UC|got0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
cycloneive_lcell_comb \UC|got0~1 (
// Equation(s):
// \UC|got0~1_combout  = (\DECOD|operacao [6] & (((!\ffZ|conteudo~q  & \DECOD|operacao [5])) # (!\ffN|conteudo~q ))) # (!\DECOD|operacao [6] & (!\ffZ|conteudo~q  & ((\DECOD|operacao [5]))))

	.dataa(\DECOD|operacao [6]),
	.datab(\ffZ|conteudo~q ),
	.datac(\ffN|conteudo~q ),
	.datad(\DECOD|operacao [5]),
	.cin(gnd),
	.combout(\UC|got0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~1 .lut_mask = 16'h3B0A;
defparam \UC|got0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
cycloneive_lcell_comb \UC|got0~0 (
// Equation(s):
// \UC|got0~0_combout  = (\UC|t7~q  & (!\RI|conteudo [9] & \UC|RwriteRDM~0_combout ))

	.dataa(gnd),
	.datab(\UC|t7~q ),
	.datac(\RI|conteudo [9]),
	.datad(\UC|RwriteRDM~0_combout ),
	.cin(gnd),
	.combout(\UC|got0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~0 .lut_mask = 16'h0C00;
defparam \UC|got0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
cycloneive_lcell_comb \UC|got0~2 (
// Equation(s):
// \UC|got0~2_combout  = (!\RI|conteudo [10] & ((\UC|got0~0_combout ) # ((\UC|t3~q  & \UC|got0~1_combout ))))

	.dataa(\RI|conteudo [10]),
	.datab(\UC|t3~q ),
	.datac(\UC|got0~1_combout ),
	.datad(\UC|got0~0_combout ),
	.cin(gnd),
	.combout(\UC|got0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~2 .lut_mask = 16'h5540;
defparam \UC|got0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
cycloneive_lcell_comb \UC|RwriteAC~2 (
// Equation(s):
// \UC|RwriteAC~2_combout  = (\UC|t3~q  & (\RI|conteudo [9] & \RI|conteudo [10]))

	.dataa(gnd),
	.datab(\UC|t3~q ),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteAC~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteAC~2 .lut_mask = 16'hC000;
defparam \UC|RwriteAC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N28
cycloneive_lcell_comb \UC|got0~9 (
// Equation(s):
// \UC|got0~9_combout  = (\UC|RwriteRDM~2_combout  & ((\DECOD|operacao [5]) # ((\DECOD|operacao [7]) # (\DECOD|operacao [6]))))

	.dataa(\DECOD|operacao [5]),
	.datab(\DECOD|operacao [7]),
	.datac(\DECOD|operacao [6]),
	.datad(\UC|RwriteRDM~2_combout ),
	.cin(gnd),
	.combout(\UC|got0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~9 .lut_mask = 16'hFE00;
defparam \UC|got0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N16
cycloneive_lcell_comb \DECOD|Mux15~12 (
// Equation(s):
// \DECOD|Mux15~12_combout  = (\RI|conteudo [14] & (\RI|conteudo [12] & (!\RI|conteudo [11] & \RI|conteudo [13])))

	.dataa(\RI|conteudo [14]),
	.datab(\RI|conteudo [12]),
	.datac(\RI|conteudo [11]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~12 .lut_mask = 16'h0800;
defparam \DECOD|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
cycloneive_lcell_comb \DECOD|operacao[1] (
// Equation(s):
// \DECOD|operacao [1] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [1])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~12_combout )))

	.dataa(\DECOD|operacao [1]),
	.datab(gnd),
	.datac(\DECOD|Mux15~12_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [1]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[1] .lut_mask = 16'hAAF0;
defparam \DECOD|operacao[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
cycloneive_lcell_comb \DECOD|Mux15~11 (
// Equation(s):
// \DECOD|Mux15~11_combout  = (!\RI|conteudo [13] & (!\RI|conteudo [14] & (!\RI|conteudo [12] & !\RI|conteudo [11])))

	.dataa(\RI|conteudo [13]),
	.datab(\RI|conteudo [14]),
	.datac(\RI|conteudo [12]),
	.datad(\RI|conteudo [11]),
	.cin(gnd),
	.combout(\DECOD|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~11 .lut_mask = 16'h0001;
defparam \DECOD|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
cycloneive_lcell_comb \DECOD|operacao[15] (
// Equation(s):
// \DECOD|operacao [15] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [15])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~11_combout )))

	.dataa(\DECOD|operacao [15]),
	.datab(gnd),
	.datac(\RI|conteudo[15]~clkctrl_outclk ),
	.datad(\DECOD|Mux15~11_combout ),
	.cin(gnd),
	.combout(\DECOD|operacao [15]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[15] .lut_mask = 16'hAFA0;
defparam \DECOD|operacao[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
cycloneive_lcell_comb \UC|got0~10 (
// Equation(s):
// \UC|got0~10_combout  = (\DECOD|operacao [1]) # ((\DECOD|operacao [15]) # ((\DECOD|operacao [8]) # (\DECOD|operacao [2])))

	.dataa(\DECOD|operacao [1]),
	.datab(\DECOD|operacao [15]),
	.datac(\DECOD|operacao [8]),
	.datad(\DECOD|operacao [2]),
	.cin(gnd),
	.combout(\UC|got0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~10 .lut_mask = 16'hFFFE;
defparam \UC|got0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N2
cycloneive_lcell_comb \UC|got0~8 (
// Equation(s):
// \UC|got0~8_combout  = (\UC|RwriteAC~0_combout  & (((\DECOD|operacao [6] & \ffN|conteudo~q )) # (!\UC|got0~7_combout )))

	.dataa(\DECOD|operacao [6]),
	.datab(\ffN|conteudo~q ),
	.datac(\UC|RwriteAC~0_combout ),
	.datad(\UC|got0~7_combout ),
	.cin(gnd),
	.combout(\UC|got0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~8 .lut_mask = 16'h80F0;
defparam \UC|got0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N0
cycloneive_lcell_comb \UC|got0~11 (
// Equation(s):
// \UC|got0~11_combout  = (\UC|got0~9_combout ) # ((\UC|got0~8_combout ) # ((\UC|RwriteAC~2_combout  & \UC|got0~10_combout )))

	.dataa(\UC|RwriteAC~2_combout ),
	.datab(\UC|got0~9_combout ),
	.datac(\UC|got0~10_combout ),
	.datad(\UC|got0~8_combout ),
	.cin(gnd),
	.combout(\UC|got0~11_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~11 .lut_mask = 16'hFFEC;
defparam \UC|got0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N4
cycloneive_lcell_comb \UC|got0~12 (
// Equation(s):
// \UC|got0~12_combout  = (!\UC|got0~6_combout  & (!\UC|got0~4_combout  & (!\UC|got0~2_combout  & !\UC|got0~11_combout )))

	.dataa(\UC|got0~6_combout ),
	.datab(\UC|got0~4_combout ),
	.datac(\UC|got0~2_combout ),
	.datad(\UC|got0~11_combout ),
	.cin(gnd),
	.combout(\UC|got0~12_combout ),
	.cout());
// synopsys translate_off
defparam \UC|got0~12 .lut_mask = 16'h0001;
defparam \UC|got0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y34_N5
dffeas \UC|t0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|got0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t0 .is_wysiwyg = "true";
defparam \UC|t0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N16
cycloneive_lcell_comb \UC|t1~0 (
// Equation(s):
// \UC|t1~0_combout  = (!\UC|t0~q  & \UC|got0~12_combout )

	.dataa(gnd),
	.datab(\UC|t0~q ),
	.datac(\UC|got0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|t1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t1~0 .lut_mask = 16'h3030;
defparam \UC|t1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N17
dffeas \UC|t1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t1 .is_wysiwyg = "true";
defparam \UC|t1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N30
cycloneive_lcell_comb \UC|t2~0 (
// Equation(s):
// \UC|t2~0_combout  = (\UC|t1~q  & (\UC|t0~q  & \UC|got0~12_combout ))

	.dataa(\UC|t1~q ),
	.datab(\UC|t0~q ),
	.datac(\UC|got0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UC|t2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t2~0 .lut_mask = 16'h8080;
defparam \UC|t2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N31
dffeas \UC|t2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UC|t2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|t1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t2 .is_wysiwyg = "true";
defparam \UC|t2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
cycloneive_lcell_comb \UC|t3~0 (
// Equation(s):
// \UC|t3~0_combout  = (\UC|t2~q  & (!\UC|t1~q  & (\UC|got0~12_combout  & \UC|t0~q )))

	.dataa(\UC|t2~q ),
	.datab(\UC|t1~q ),
	.datac(\UC|got0~12_combout ),
	.datad(\UC|t0~q ),
	.cin(gnd),
	.combout(\UC|t3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|t3~0 .lut_mask = 16'h2000;
defparam \UC|t3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N29
dffeas \UC|t3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UC|t3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UC|t3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UC|t3 .is_wysiwyg = "true";
defparam \UC|t3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
cycloneive_lcell_comb \UC|RwriteRDM~2 (
// Equation(s):
// \UC|RwriteRDM~2_combout  = (\UC|t3~q  & (!\RI|conteudo [9] & \RI|conteudo [10]))

	.dataa(gnd),
	.datab(\UC|t3~q ),
	.datac(\RI|conteudo [9]),
	.datad(\RI|conteudo [10]),
	.cin(gnd),
	.combout(\UC|RwriteRDM~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|RwriteRDM~2 .lut_mask = 16'h0C00;
defparam \UC|RwriteRDM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
cycloneive_lcell_comb \UC|selectRDM[0]~3 (
// Equation(s):
// \UC|selectRDM[0]~3_combout  = (\DECOD|operacao [4] & ((\UC|RwriteRDM~2_combout ) # (!\UC|selectRDM[0]~2_combout )))

	.dataa(gnd),
	.datab(\UC|RwriteRDM~2_combout ),
	.datac(\DECOD|operacao [4]),
	.datad(\UC|selectRDM[0]~2_combout ),
	.cin(gnd),
	.combout(\UC|selectRDM[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UC|selectRDM[0]~3 .lut_mask = 16'hC0F0;
defparam \UC|selectRDM[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N22
cycloneive_io_ibuf \entrada[12]~input (
	.i(entrada[12]),
	.ibar(gnd),
	.o(\entrada[12]~input_o ));
// synopsys translate_off
defparam \entrada[12]~input .bus_hold = "false";
defparam \entrada[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N24
cycloneive_lcell_comb \RDM|conteudo[12]~12 (
// Equation(s):
// \RDM|conteudo[12]~12_combout  = (\UC|selectRDM[0]~3_combout  & ((\entrada[12]~input_o ))) # (!\UC|selectRDM[0]~3_combout  & (\AC|conteudo [12]))

	.dataa(\UC|selectRDM[0]~3_combout ),
	.datab(\AC|conteudo [12]),
	.datac(gnd),
	.datad(\entrada[12]~input_o ),
	.cin(gnd),
	.combout(\RDM|conteudo[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[12]~12 .lut_mask = 16'hEE44;
defparam \RDM|conteudo[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N16
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73 .lut_mask = 16'hC840;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout )))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~72_combout ),
	.datab(gnd),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~73_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74 .lut_mask = 16'h0F0A;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [12]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75 .lut_mask = 16'h3210;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~76_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~74_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~75_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77 .lut_mask = 16'hFCF8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \RDM|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[12]~12_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[12]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[12] .is_wysiwyg = "true";
defparam \RDM|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N3
dffeas \RI|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[12] .is_wysiwyg = "true";
defparam \RI|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
cycloneive_lcell_comb \DECOD|Mux15~14 (
// Equation(s):
// \DECOD|Mux15~14_combout  = (\RI|conteudo [12] & (\RI|conteudo [11] & (!\RI|conteudo [14] & \RI|conteudo [13])))

	.dataa(\RI|conteudo [12]),
	.datab(\RI|conteudo [11]),
	.datac(\RI|conteudo [14]),
	.datad(\RI|conteudo [13]),
	.cin(gnd),
	.combout(\DECOD|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \DECOD|Mux15~14 .lut_mask = 16'h0800;
defparam \DECOD|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
cycloneive_lcell_comb \DECOD|operacao[8] (
// Equation(s):
// \DECOD|operacao [8] = (GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & (\DECOD|operacao [8])) # (!GLOBAL(\RI|conteudo[15]~clkctrl_outclk ) & ((\DECOD|Mux15~14_combout )))

	.dataa(\DECOD|operacao [8]),
	.datab(gnd),
	.datac(\DECOD|Mux15~14_combout ),
	.datad(\RI|conteudo[15]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DECOD|operacao [8]),
	.cout());
// synopsys translate_off
defparam \DECOD|operacao[8] .lut_mask = 16'hAAF0;
defparam \DECOD|operacao[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
cycloneive_lcell_comb \UC|opULA[2]~5 (
// Equation(s):
// \UC|opULA[2]~5_combout  = (\UC|RwriteAC~2_combout  & ((\DECOD|operacao [8]) # ((\DECOD|operacao [2]) # (\DECOD|operacao [1]))))

	.dataa(\DECOD|operacao [8]),
	.datab(\DECOD|operacao [2]),
	.datac(\UC|RwriteAC~2_combout ),
	.datad(\DECOD|operacao [1]),
	.cin(gnd),
	.combout(\UC|opULA[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[2]~5 .lut_mask = 16'hF0E0;
defparam \UC|opULA[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N0
cycloneive_lcell_comb \ULA|Mux1~1 (
// Equation(s):
// \ULA|Mux1~1_combout  = (!\UC|opULA[2]~5_combout  & (\UC|opULA[1]~2_combout  & ((!\UC|writeOUT~2_combout ) # (!\DECOD|operacao [13]))))

	.dataa(\UC|opULA[2]~5_combout ),
	.datab(\DECOD|operacao [13]),
	.datac(\UC|writeOUT~2_combout ),
	.datad(\UC|opULA[1]~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux1~1 .lut_mask = 16'h1500;
defparam \ULA|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N28
cycloneive_lcell_comb \ULA|Mux6~2 (
// Equation(s):
// \ULA|Mux6~2_combout  = (\UC|opULA[1]~2_combout  & ((\UC|opULA[0]~4_combout  & ((\AC|conteudo [9]))) # (!\UC|opULA[0]~4_combout  & (\AC|conteudo [8])))) # (!\UC|opULA[1]~2_combout  & (((!\AC|conteudo [9]))))

	.dataa(\UC|opULA[1]~2_combout ),
	.datab(\UC|opULA[0]~4_combout ),
	.datac(\AC|conteudo [8]),
	.datad(\AC|conteudo [9]),
	.cin(gnd),
	.combout(\ULA|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~2 .lut_mask = 16'hA875;
defparam \ULA|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N26
cycloneive_lcell_comb \ULA|Mux6~3 (
// Equation(s):
// \ULA|Mux6~3_combout  = (\AC|conteudo [10] & ((\ULA|Mux6~2_combout ) # ((\AC|conteudo [9] & \UC|opULA[0]~4_combout )))) # (!\AC|conteudo [10] & (\ULA|Mux6~2_combout  & ((\AC|conteudo [9]) # (!\UC|opULA[0]~4_combout ))))

	.dataa(\AC|conteudo [10]),
	.datab(\AC|conteudo [9]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\ULA|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~3 .lut_mask = 16'hEF80;
defparam \ULA|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N20
cycloneive_lcell_comb \ULA|Mux6~0 (
// Equation(s):
// \ULA|Mux6~0_combout  = (\ULA|Mux1~0_combout  & ((\ULA|Mux6~3_combout ) # ((\ULA|Mux1~1_combout )))) # (!\ULA|Mux1~0_combout  & (((!\ULA|Mux1~1_combout  & \ULA|Add0~36_combout ))))

	.dataa(\ULA|Mux6~3_combout ),
	.datab(\ULA|Mux1~0_combout ),
	.datac(\ULA|Mux1~1_combout ),
	.datad(\ULA|Add0~36_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~0 .lut_mask = 16'hCBC8;
defparam \ULA|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneive_lcell_comb \ULA|Mux6~1 (
// Equation(s):
// \ULA|Mux6~1_combout  = (\RDM|conteudo [9] & ((\ULA|Mux6~0_combout ) # ((\AC|conteudo [9] & \ULA|Mux1~1_combout )))) # (!\RDM|conteudo [9] & (\ULA|Mux6~0_combout  & ((\AC|conteudo [9]) # (!\ULA|Mux1~1_combout ))))

	.dataa(\RDM|conteudo [9]),
	.datab(\AC|conteudo [9]),
	.datac(\ULA|Mux1~1_combout ),
	.datad(\ULA|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux6~1 .lut_mask = 16'hEF80;
defparam \ULA|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N8
cycloneive_lcell_comb \AC|conteudo[9]~feeder (
// Equation(s):
// \AC|conteudo[9]~feeder_combout  = \ULA|Mux6~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ULA|Mux6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AC|conteudo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AC|conteudo[9]~feeder .lut_mask = 16'hF0F0;
defparam \AC|conteudo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N9
dffeas \AC|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\AC|conteudo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[9] .is_wysiwyg = "true";
defparam \AC|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
cycloneive_lcell_comb \RDM|conteudo[9]~9 (
// Equation(s):
// \RDM|conteudo[9]~9_combout  = (\UC|selectRDM[0]~3_combout  & (\entrada[9]~input_o )) # (!\UC|selectRDM[0]~3_combout  & ((\AC|conteudo [9])))

	.dataa(\entrada[9]~input_o ),
	.datab(\AC|conteudo [9]),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[9]~9 .lut_mask = 16'hAACC;
defparam \RDM|conteudo[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58 .lut_mask = 16'hC808;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54 .lut_mask = 16'h2320;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [9]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N10
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~54_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~55_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~58_combout ),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~57_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~56_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59 .lut_mask = 16'hFFC8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N21
dffeas \RDM|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[9]~9_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[9]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[9] .is_wysiwyg = "true";
defparam \RDM|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N19
dffeas \RI|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|t2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RI|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RI|conteudo[9] .is_wysiwyg = "true";
defparam \RI|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N12
cycloneive_lcell_comb \UC|opULA[1]~0 (
// Equation(s):
// \UC|opULA[1]~0_combout  = (\RI|conteudo [9] & (\UC|t3~q  & (\RI|conteudo [10] & \DECOD|operacao [1])))

	.dataa(\RI|conteudo [9]),
	.datab(\UC|t3~q ),
	.datac(\RI|conteudo [10]),
	.datad(\DECOD|operacao [1]),
	.cin(gnd),
	.combout(\UC|opULA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~0 .lut_mask = 16'h8000;
defparam \UC|opULA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
cycloneive_lcell_comb \UC|opULA[1]~1 (
// Equation(s):
// \UC|opULA[1]~1_combout  = (\DECOD|operacao [10]) # ((\DECOD|operacao [13]) # (\DECOD|operacao [9]))

	.dataa(gnd),
	.datab(\DECOD|operacao [10]),
	.datac(\DECOD|operacao [13]),
	.datad(\DECOD|operacao [9]),
	.cin(gnd),
	.combout(\UC|opULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~1 .lut_mask = 16'hFFFC;
defparam \UC|opULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
cycloneive_lcell_comb \UC|opULA[1]~2 (
// Equation(s):
// \UC|opULA[1]~2_combout  = (\UC|opULA[1]~0_combout ) # ((\UC|opULA[1]~1_combout  & ((\UC|RwriteAC~0_combout ) # (\UC|writeOUT~0_combout ))))

	.dataa(\UC|opULA[1]~0_combout ),
	.datab(\UC|RwriteAC~0_combout ),
	.datac(\UC|opULA[1]~1_combout ),
	.datad(\UC|writeOUT~0_combout ),
	.cin(gnd),
	.combout(\UC|opULA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UC|opULA[1]~2 .lut_mask = 16'hFAEA;
defparam \UC|opULA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N22
cycloneive_lcell_comb \ULA|Mux15~2 (
// Equation(s):
// \ULA|Mux15~2_combout  = (\AC|conteudo [0] & ((\UC|opULA[0]~4_combout ) # ((\RDM|conteudo [0] & !\UC|opULA[2]~6_combout )))) # (!\AC|conteudo [0] & (\RDM|conteudo [0] & (\UC|opULA[0]~4_combout  & !\UC|opULA[2]~6_combout )))

	.dataa(\AC|conteudo [0]),
	.datab(\RDM|conteudo [0]),
	.datac(\UC|opULA[0]~4_combout ),
	.datad(\UC|opULA[2]~6_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~2 .lut_mask = 16'hA0E8;
defparam \ULA|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N24
cycloneive_lcell_comb \ULA|Mux15~0 (
// Equation(s):
// \ULA|Mux15~0_combout  = (\UC|opULA[0]~7_combout  & (\AC|conteudo [1])) # (!\UC|opULA[0]~7_combout  & ((\UC|opULA[0]~3_combout  & (\AC|conteudo [1])) # (!\UC|opULA[0]~3_combout  & ((!\AC|conteudo [0])))))

	.dataa(\UC|opULA[0]~7_combout ),
	.datab(\AC|conteudo [1]),
	.datac(\AC|conteudo [0]),
	.datad(\UC|opULA[0]~3_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~0 .lut_mask = 16'hCC8D;
defparam \ULA|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N28
cycloneive_lcell_comb \ULA|Mux15~1 (
// Equation(s):
// \ULA|Mux15~1_combout  = (!\UC|opULA[1]~2_combout  & ((\UC|opULA[2]~6_combout  & ((\ULA|Mux15~0_combout ))) # (!\UC|opULA[2]~6_combout  & (\ULA|Add0~18_combout ))))

	.dataa(\UC|opULA[2]~6_combout ),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\ULA|Add0~18_combout ),
	.datad(\ULA|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~1 .lut_mask = 16'h3210;
defparam \ULA|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N4
cycloneive_lcell_comb \ULA|Mux15~3 (
// Equation(s):
// \ULA|Mux15~3_combout  = (\ULA|Mux15~1_combout ) # ((\UC|opULA[1]~2_combout  & \ULA|Mux15~2_combout ))

	.dataa(gnd),
	.datab(\UC|opULA[1]~2_combout ),
	.datac(\ULA|Mux15~2_combout ),
	.datad(\ULA|Mux15~1_combout ),
	.cin(gnd),
	.combout(\ULA|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ULA|Mux15~3 .lut_mask = 16'hFFC0;
defparam \ULA|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N25
dffeas \AC|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ULA|Mux15~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeN~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AC|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC|conteudo[0] .is_wysiwyg = "true";
defparam \AC|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \entrada[0]~input (
	.i(entrada[0]),
	.ibar(gnd),
	.o(\entrada[0]~input_o ));
// synopsys translate_off
defparam \entrada[0]~input .bus_hold = "false";
defparam \entrada[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \RDM|conteudo[0]~0 (
// Equation(s):
// \RDM|conteudo[0]~0_combout  = (\UC|selectRDM[0]~3_combout  & ((\entrada[0]~input_o ))) # (!\UC|selectRDM[0]~3_combout  & (\AC|conteudo [0]))

	.dataa(\AC|conteudo [0]),
	.datab(\entrada[0]~input_o ),
	.datac(gnd),
	.datad(\UC|selectRDM[0]~3_combout ),
	.cin(gnd),
	.combout(\RDM|conteudo[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RDM|conteudo[0]~0 .lut_mask = 16'hCCAA;
defparam \RDM|conteudo[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode870w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode880w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h5410;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|decode3|w_anode890w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode900w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout ))) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'hA820;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode860w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hA280;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode840w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \MEM|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM|ram_rtl_0|auto_generated|decode3|w_anode823w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\MEM|ram_rtl_0|auto_generated|rden_decode|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\RDM|conteudo [0]}),
	.portaaddr({\REM|conteudo [12],\REM|conteudo [11],\REM|conteudo [10],\REM|conteudo [9],\REM|conteudo [8],\REM|conteudo [7],\REM|conteudo [6],\REM|conteudo [5],\REM|conteudo [4],\REM|conteudo [3],\REM|conteudo [2],\REM|conteudo [1],\REM|conteudo [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_9n91:auto_generated|ALTSYNCRAM";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [1] & ((\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & (\MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout )) # 
// (!\MEM|ram_rtl_0|auto_generated|address_reg_a [0] & ((\MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\MEM|ram_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\MEM|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h5140;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout  = (!\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ) # (\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))

	.dataa(gnd),
	.datab(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h3330;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneive_lcell_comb \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ) # ((\MEM|ram_rtl_0|auto_generated|address_reg_a [2] & ((\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ) # 
// (\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\MEM|ram_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.datac(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hFFA8;
defparam \MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \RDM|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RDM|conteudo[0]~0_combout ),
	.asdata(\MEM|ram_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UC|selectRDM[1]~6_combout ),
	.ena(\UC|writeRDM~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RDM|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RDM|conteudo[0] .is_wysiwyg = "true";
defparam \RDM|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N28
cycloneive_lcell_comb \OUT|conteudo[0]~feeder (
// Equation(s):
// \OUT|conteudo[0]~feeder_combout  = \RDM|conteudo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [0]),
	.cin(gnd),
	.combout(\OUT|conteudo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[0]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
cycloneive_lcell_comb \UC|writeOUT~1 (
// Equation(s):
// \UC|writeOUT~1_combout  = (\DECOD|operacao [3] & ((\UC|writeOUT~0_combout ) # (\UC|RwriteAC~0_combout )))

	.dataa(\UC|writeOUT~0_combout ),
	.datab(\UC|RwriteAC~0_combout ),
	.datac(gnd),
	.datad(\DECOD|operacao [3]),
	.cin(gnd),
	.combout(\UC|writeOUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \UC|writeOUT~1 .lut_mask = 16'hEE00;
defparam \UC|writeOUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N29
dffeas \OUT|conteudo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[0] .is_wysiwyg = "true";
defparam \OUT|conteudo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \OUT|conteudo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[1] .is_wysiwyg = "true";
defparam \OUT|conteudo[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N23
dffeas \OUT|conteudo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[2] .is_wysiwyg = "true";
defparam \OUT|conteudo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
cycloneive_lcell_comb \OUT|conteudo[3]~feeder (
// Equation(s):
// \OUT|conteudo[3]~feeder_combout  = \RDM|conteudo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [3]),
	.cin(gnd),
	.combout(\OUT|conteudo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[3]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N29
dffeas \OUT|conteudo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[3] .is_wysiwyg = "true";
defparam \OUT|conteudo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
cycloneive_lcell_comb \OUT|conteudo[4]~feeder (
// Equation(s):
// \OUT|conteudo[4]~feeder_combout  = \RDM|conteudo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[4]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N11
dffeas \OUT|conteudo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[4] .is_wysiwyg = "true";
defparam \OUT|conteudo[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \OUT|conteudo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RDM|conteudo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[5] .is_wysiwyg = "true";
defparam \OUT|conteudo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N14
cycloneive_lcell_comb \OUT|conteudo[6]~feeder (
// Equation(s):
// \OUT|conteudo[6]~feeder_combout  = \RDM|conteudo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[6]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N15
dffeas \OUT|conteudo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[6] .is_wysiwyg = "true";
defparam \OUT|conteudo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
cycloneive_lcell_comb \OUT|conteudo[7]~feeder (
// Equation(s):
// \OUT|conteudo[7]~feeder_combout  = \RDM|conteudo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[7]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N9
dffeas \OUT|conteudo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[7] .is_wysiwyg = "true";
defparam \OUT|conteudo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N0
cycloneive_lcell_comb \OUT|conteudo[8]~feeder (
// Equation(s):
// \OUT|conteudo[8]~feeder_combout  = \RDM|conteudo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[8]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N1
dffeas \OUT|conteudo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[8] .is_wysiwyg = "true";
defparam \OUT|conteudo[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N2
cycloneive_lcell_comb \OUT|conteudo[9]~feeder (
// Equation(s):
// \OUT|conteudo[9]~feeder_combout  = \RDM|conteudo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [9]),
	.cin(gnd),
	.combout(\OUT|conteudo[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[9]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N3
dffeas \OUT|conteudo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[9] .is_wysiwyg = "true";
defparam \OUT|conteudo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N12
cycloneive_lcell_comb \OUT|conteudo[10]~feeder (
// Equation(s):
// \OUT|conteudo[10]~feeder_combout  = \RDM|conteudo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [10]),
	.cin(gnd),
	.combout(\OUT|conteudo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[10]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N13
dffeas \OUT|conteudo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[10] .is_wysiwyg = "true";
defparam \OUT|conteudo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N20
cycloneive_lcell_comb \OUT|conteudo[11]~feeder (
// Equation(s):
// \OUT|conteudo[11]~feeder_combout  = \RDM|conteudo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [11]),
	.cin(gnd),
	.combout(\OUT|conteudo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[11]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y32_N21
dffeas \OUT|conteudo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[11] .is_wysiwyg = "true";
defparam \OUT|conteudo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N8
cycloneive_lcell_comb \OUT|conteudo[12]~feeder (
// Equation(s):
// \OUT|conteudo[12]~feeder_combout  = \RDM|conteudo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [12]),
	.cin(gnd),
	.combout(\OUT|conteudo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[12]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N9
dffeas \OUT|conteudo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[12] .is_wysiwyg = "true";
defparam \OUT|conteudo[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N30
cycloneive_lcell_comb \OUT|conteudo[13]~feeder (
// Equation(s):
// \OUT|conteudo[13]~feeder_combout  = \RDM|conteudo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [13]),
	.cin(gnd),
	.combout(\OUT|conteudo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[13]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N31
dffeas \OUT|conteudo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[13] .is_wysiwyg = "true";
defparam \OUT|conteudo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N26
cycloneive_lcell_comb \OUT|conteudo[14]~feeder (
// Equation(s):
// \OUT|conteudo[14]~feeder_combout  = \RDM|conteudo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RDM|conteudo [14]),
	.cin(gnd),
	.combout(\OUT|conteudo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[14]~feeder .lut_mask = 16'hFF00;
defparam \OUT|conteudo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \OUT|conteudo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[14] .is_wysiwyg = "true";
defparam \OUT|conteudo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N10
cycloneive_lcell_comb \OUT|conteudo[15]~feeder (
// Equation(s):
// \OUT|conteudo[15]~feeder_combout  = \RDM|conteudo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RDM|conteudo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\OUT|conteudo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OUT|conteudo[15]~feeder .lut_mask = 16'hF0F0;
defparam \OUT|conteudo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y32_N11
dffeas \OUT|conteudo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\OUT|conteudo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UC|writeOUT~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OUT|conteudo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \OUT|conteudo[15] .is_wysiwyg = "true";
defparam \OUT|conteudo[15] .power_up = "low";
// synopsys translate_on

assign saida[0] = \saida[0]~output_o ;

assign saida[1] = \saida[1]~output_o ;

assign saida[2] = \saida[2]~output_o ;

assign saida[3] = \saida[3]~output_o ;

assign saida[4] = \saida[4]~output_o ;

assign saida[5] = \saida[5]~output_o ;

assign saida[6] = \saida[6]~output_o ;

assign saida[7] = \saida[7]~output_o ;

assign saida[8] = \saida[8]~output_o ;

assign saida[9] = \saida[9]~output_o ;

assign saida[10] = \saida[10]~output_o ;

assign saida[11] = \saida[11]~output_o ;

assign saida[12] = \saida[12]~output_o ;

assign saida[13] = \saida[13]~output_o ;

assign saida[14] = \saida[14]~output_o ;

assign saida[15] = \saida[15]~output_o ;

assign T0 = \T0~output_o ;

assign T1 = \T1~output_o ;

assign T2 = \T2~output_o ;

assign T3 = \T3~output_o ;

assign T4 = \T4~output_o ;

assign T5 = \T5~output_o ;

assign T6 = \T6~output_o ;

assign T7 = \T7~output_o ;

assign T8 = \T8~output_o ;

assign T9 = \T9~output_o ;

endmodule
