module pipe_WB(
    input  wire        clk,
    input  wire        reset, 

    input  wire        from_valid,     // preIFæ•°æ®å¯ä»¥å‘å‡º

    input  wire [31:0] from_pc, 

    output wire        to_allowin,     // å…è®¸preIFé˜¶æ®µçš„æ•°æ®è¿›å…?
    output wire        to_valid, 

    input  wire        rf_we_MEM,
    input  wire [ 4:0] rf_waddr_MEM,
    input  wire [31:0] rf_wdata_MEM,   // ä¹‹åè¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªï¿½?

    input  wire [13:0] csr_num_MEM,
    input  wire        csr_en_MEM,
    input  wire        csr_we_MEM,
    input  wire [31:0] csr_wmask_MEM,
    input  wire [31:0] csr_wdata_MEM,

    input  wire        eret_flush_MEM,  
       
    input  wire [31:0] csr_rvalue,

    input  wire        wb_ex_MEM,     // å¼‚å¸¸ä¿¡å·
    input  wire [5:0]  wb_ecode_MEM,  // å¼‚å¸¸ç±»å‹ä¸?çº§ä»£ç ?
    input  wire [8:0]  wb_esubcode_MEM, // å¼‚å¸¸ç±»å‹äºŒçº§ä»£ç 

    output reg          rf_we,          // ç”¨äºè¯»å†™å¯¹æ¯”
    output reg   [ 4:0] rf_waddr,//!!!!!!!!!!!!!
    output wire  [31:0] rf_wdata,       // ç”¨äºMEMé˜¶æ®µè®¡ç®—ï¿??

    output reg [13:0] csr_num,
    output wire       csr_we,
    output reg [31:0] csr_wmask,
    output reg [31:0] csr_wdata,

    output wire       eret_flush,     // ä¹‹åè¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªå†…å­?

    output wire       wb_ex,     // å¼‚å¸¸ä¿¡å·
    output reg [5:0]  wb_ecode,  // å¼‚å¸¸ç±»å‹ä¸?çº§ä»£ç ?
    output reg [8:0]  wb_esubcode, // å¼‚å¸¸ç±»å‹äºŒçº§ä»£ç 
    output reg [31:0] wb_pc,    // æ— æ•ˆæŒ‡ä»¤åœ°å€
    output reg [31:0] wb_vaddr, // æ— æ•ˆæ•°æ®åœ°å€

    output reg [31:0]  PC
);
    reg valid;
    assign to_allowin = 1'b1; 
    assign to_valid = valid;
      
    always @(posedge clk) begin
        if (reset) begin
            valid <= 1'b0;
        end
        else if(to_allowin) begin // å¦‚æœå½“å‰é˜¶æ®µå…è®¸æ•°æ®è¿›å…¥ï¼Œåˆ™æ•°æ®æ˜¯å¦æœ‰æ•ˆå°±å–å†³äºä¸Šä¸€é˜¶æ®µæ•°æ®æ˜¯å¦å¯ä»¥å‘å‡º
            valid <= from_valid;
        end
    end

    wire data_allowin; // æ‹‰æ‰‹æˆåŠŸï¼Œæ•°æ®å¯ä»¥è¿›ï¿??
    assign data_allowin = from_valid && to_allowin;

    always @(posedge clk) begin
        if (reset) begin
            PC <= 32'b0;
        end
        else if(data_allowin) begin
            PC <= from_pc;
        end
    end

    reg [31:0] rf_wdata1; // æœªè?ƒè™‘csrè¯»æ•°çš„æƒ…å†?
    always @(posedge clk) begin
        if (reset) begin
            rf_waddr <= 5'b0;
            rf_we <= 1'b0;
            rf_wdata1 <= 31'b0;
        end
        else if(data_allowin) begin
            rf_waddr <= rf_waddr_MEM;
            rf_we <= rf_we_MEM;
            rf_wdata1 <= rf_wdata_MEM;
        end
    end

    reg csr_en;
    reg csr_we_WB;
    reg eret_flush_WB;
    always @(posedge clk) begin
        if (reset) begin
            csr_num <= 14'b0;
            csr_en <= 1'b0;
            csr_we_WB <= 1'b0;
            csr_wmask <= 32'b0;
            csr_wdata <= 32'b0;
            eret_flush_WB <= 1'b0;
        end
        else if(data_allowin) begin
            csr_num <= csr_num_MEM;
            csr_en <= csr_en_MEM;
            csr_we_WB <= csr_we_MEM;
            csr_wmask <= csr_wmask_MEM;
            csr_wdata <= csr_wdata_MEM;
            eret_flush_WB <= eret_flush_MEM;
        end
    end
    assign rf_wdata =  csr_en ? csr_rvalue : rf_wdata1;
    assign csr_we = csr_we_WB & valid;
    assign eret_flush = eret_flush_WB & valid;

    reg wb_ex_WB;
    always @(posedge clk) begin
        if (reset) begin
            wb_ex_WB <= 1'b0;
            wb_ecode <= 9'b0;
            wb_esubcode <= 9'b0;
            wb_pc <= 32'b0;
            wb_vaddr <= 32'b0;
        end
        else if(data_allowin) begin
            wb_ex_WB <= wb_ex_MEM;
            wb_ecode <= wb_ecode_MEM;
            wb_esubcode <= wb_esubcode_MEM;
            /*--------------------------------------*/
            // è¿™ä¸¤ä¸ªå¼‚å¸¸ä¿¡å·å¹¶æœªå®ç°ç”Ÿæˆå’Œä¼ é?’ï¼Œè¿™é‡Œæ—¶é’Ÿå°†å…¶è®¾ç½®ä¸ºé›¶ï¼Œéœ€è¦è¿›è¡Œå®ç°ï¼ï¼ï¼
            wb_pc <= 32'b0;
            wb_vaddr <= 32'b0;
            /*--------------------------------------*/
        end
    end
    assign wb_ex = wb_ex_WB & valid;

endmodule