#-----------------------------------------------------------
# PlanAhead v13.2
# Build 131561 by hdbuild on Thu Jun 16 17:01:57 PDT 2011
# Start of session at: Fri Aug 17 06:00:06 2012
# Process ID: 5756
# Log file: H:/12s2/COMP3601/Project/top_level/planAhead_run_1/planAhead.log
# Journal file: H:/12s2/COMP3601/Project/top_level/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [ArchReader-0] Loading parts and site information from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source H:/12s2/COMP3601/Project/top_level/pa.fromHdl.tcl
# create_project -name top_level -dir "H:/12s2/COMP3601/Project/top_level/planAhead_run_1" -part xc3s400ft256-5
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 6.254w.  Memory (MB): 360.082p 29.477g
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top top_level $srcset
# set_param project.paUcfFile  "top_level.ucf"
# set hdlfile [add_files [list {../DisplayDecoder/DisplayDecoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../LedDisplay/LedDisplay.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top_level.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "top_level.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s400ft256-5
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "H:\12s2\COMP3601\Project\DisplayDecoder\DisplayDecoder.vhd" into library work
Parsing entity <DisplayDecoder>.
Parsing architecture <Behavioral> of entity <displaydecoder>.
Parsing package <DisplayDecoderPackage>.
Parsing VHDL file "H:\12s2\COMP3601\Project\LedDisplay\LedDisplay.vhd" into library work
Parsing entity <LedDisplay>.
Parsing architecture <Behavioral> of entity <leddisplay>.
Parsing package <LedDisplayPackage>.
Parsing VHDL file "H:\12s2\COMP3601\Project\top_level\top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <Behavioral> of entity <top_level>.
WARNING: [HDL-746] Range is empty (null range) [/build/xfndry/O.61xb/env/TOS/Verific/verific/vhdl_packages/numeric_std.vhd:878]
WARNING: [HDL-746] Range is empty (null range) [/build/xfndry/O.61xb/env/TOS/Verific/verific/vhdl_packages/numeric_std.vhd:879]
Removing all analyzed parse trees
INFO: [ArchReader-18] Reading macro library C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3/hd_int_macros.edn]
INFO: [ArchReader-7] Loading clock regions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
INFO: [ArchReader-3] Loading package from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/ft256/Package.xml
INFO: [ArchReader-4] Loading io standards from C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3/IOStandards.xml
INFO: [ArchReader-5] Loading pkg sso from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3/spartan3/xc3s400/ft256/SSORules.xml
INFO: [GDRC-0] Loading list of drcs for the architecture : C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan3/drc.xml
INFO: [LIB-0] Reading timing library C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-5.lib .
INFO: [LIB-1] Done reading timing library C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan3/spartan3/spartan3-5.lib .
Parsing UCF File [H:\12s2\COMP3601\Project\top_level\top_level.ucf]
Finished Parsing UCF File [H:\12s2\COMP3601\Project\top_level\top_level.ucf]
INFO: [Project-5] Unisim Transformation Summary:
No Unisim elements were transformed.
open_rtl_design: Time (s): 15.093w.  Memory (MB): 403.023p 36.277g
startgroup
startgroup
set_property loc PAD128 [get_ports {mode[0]}]
set_property loc PAD128 [get_ports {mode[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD103 [get_ports {mode[1]}]
set_property loc PAD103 [get_ports {mode[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD104 [get_ports {data[0]}]
set_property loc PAD104 [get_ports {data[0]}]
endgroup
endgroup
set_property loc "" [get_ports [list  {data[2]}]]
set_property loc "" [get_ports [list  {data[2]}]]
startgroup
startgroup
set_property loc PAD107 [get_ports {data[1]}]
set_property loc PAD107 [get_ports {data[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD119 [get_ports {data[2]}]
set_property loc PAD119 [get_ports {data[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD123 [get_ports {data[3]}]
set_property loc PAD123 [get_ports {data[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD124 [get_ports {data[4]}]
set_property loc PAD124 [get_ports {data[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD127 [get_ports {data[5]}]
set_property loc PAD127 [get_ports {data[5]}]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
