

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_VITIS_LOOP_215_1'
================================================================
* Date:           Tue Dec  6 01:26:17 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln215_fu_82_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln215_fu_76_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |state_d0             |       xor|   0|  0|   8|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          19|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    5|         10|
    |i_fu_34                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_34                  |  5|   0|    5|          0|
    |state_addr_reg_133       |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_VITIS_LOOP_215_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_VITIS_LOOP_215_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_VITIS_LOOP_215_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_VITIS_LOOP_215_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_VITIS_LOOP_215_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_VITIS_LOOP_215_1|  return value|
|pynqrypt_round_keys_address0  |  out|    8|   ap_memory|                          pynqrypt_round_keys|         array|
|pynqrypt_round_keys_ce0       |  out|    1|   ap_memory|                          pynqrypt_round_keys|         array|
|pynqrypt_round_keys_q0        |   in|    8|   ap_memory|                          pynqrypt_round_keys|         array|
|state_address0                |  out|    4|   ap_memory|                                        state|         array|
|state_ce0                     |  out|    1|   ap_memory|                                        state|         array|
|state_we0                     |  out|    1|   ap_memory|                                        state|         array|
|state_d0                      |  out|    8|   ap_memory|                                        state|         array|
|state_address1                |  out|    4|   ap_memory|                                        state|         array|
|state_ce1                     |  out|    1|   ap_memory|                                        state|         array|
|state_q1                      |   in|    8|   ap_memory|                                        state|         array|
+------------------------------+-----+-----+------------+---------------------------------------------+--------------+

