Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Mar 12 20:35:01 2020
| Host         : daqlab40-skylake16 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_methodology -file Pico_Toplevel_methodology_drc_routed.rpt -pb Pico_Toplevel_methodology_drc_routed.pb -rpx Pico_Toplevel_methodology_drc_routed.rpx
| Design       : Pico_Toplevel
| Device       : xcvu9p-flgb2104-2L-e
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 477
+-----------+------------------+-------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                       | Violations |
+-----------+------------------+-------------------------------------------------------------------+------------+
| TIMING-1  | Critical Warning | Invalid clock waveform on Clock Modifying Block                   | 1          |
| TIMING-3  | Critical Warning | Invalid primary clock on Clock Modifying Block                    | 9          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                       | 162        |
| LUTAR-1   | Warning          | LUT drives async reset alert                                      | 25         |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal                        | 14         |
| SYNTH-16  | Warning          | Address collision                                                 | 4          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                 | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                  | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                                 | 256        |
| TIMING-24 | Warning          | Overridden Max delay datapath only                                | 1          |
| TIMING-47 | Warning          | False path or asynchronous clock group between synchronous clocks | 2          |
| XDCB-2    | Warning          | Clock defined on multiple objects                                 | 1          |
+-----------+------------------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-1#1 Critical Warning
Invalid clock waveform on Clock Modifying Block  
Invalid clock waveform for clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK specified at a GTYE4_CHANNEL output PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK that does not match the CMB settings. The waveform of the clock is 4 {0 2}. The expected waveform is 2 {0 1}
Related violations: <none>

TIMING-3#1 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#2 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#3 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#4 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#5 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#6 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#7 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#8 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK of a Clock Modifying Block
Related violations: <none>

TIMING-3#9 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O is created on the output pin or net PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O of a Clock Modifying Block
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2 is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[4].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[5].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[6].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[7].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/rst_in_meta_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_meta_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync2_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/bufg_gt_coreclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/pipe_tx_rate_ff_reg[0]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/pipe_tx_rate_ff_reg[1]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/speed_change_in_progress_reg/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/as_mac_in_detect_ff1_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/as_mac_in_detect_ff_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/as_mac_in_detect_user_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/pcie_4_0_pipe_inst/user_lnk_up_cdc_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR, PicoFramework/core/pcie3_uscale_plus_x8/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/pcie_4_0_pipe_inst/user_lnk_up_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/user_lnk_up_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell PicoFramework/core/pcie3_uscale_plus_x8/inst/pcie_4_0_pipe_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PicoFramework/core/pcie3_uscale_plus_x8/inst/user_reset_reg/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/user_reset_cdc/arststages_ff_reg[0]/PRE, PicoFramework/core/pcie3_uscale_plus_x8/inst/user_reset_cdc/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo12/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, UserWrapper/UserModule/fifo_filler/distrRAM_fifo2dma/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR (the first 15 of 26 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[4].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/rst_in_meta_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_init_inst/reset_synchronizer_reset_all_inst/rst_in_meta_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_init_inst/reset_synchronizer_reset_all_inst/rst_in_out_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync1_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync2_reg/PRE, UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_init_inst/reset_synchronizer_reset_all_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/host_sd_table_c_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/host_sd_table_d_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/irem_seq_table_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/irx_seq_table_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/istream_desc_table_reg_uram_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/istream_desc_table_reg_uram_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/itx_seq_table_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/wr_data_q_fifo/ram/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/wr_data_q_fifo/ram/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/wr_data_q_fifo/ram/mem_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/app/PIO_EP/writx_seq_table_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/ram/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/ram/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PicoFramework/core/pcie3_7x_to_v1_6/tx_fifo/ram/mem_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM PicoFramework/app/PIO_EP/EP_RX/Reorderer/g_256b_reorder.data_arr_l_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM PicoFramework/app/PIO_EP/EP_RX/Reorderer/g_256b_reorder.data_arr_l_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM PicoFramework/app/PIO_EP/EP_RX/Reorderer/g_256b_reorder.data_arr_u_reg_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM PicoFramework/app/PIO_EP/EP_RX/Reorderer/g_256b_reorder.data_arr_u_reg_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[0] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[100] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[100]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[101] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[101]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[102] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[102]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[103] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[103]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[104] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[104]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[105] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[105]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[106] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[106]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[107] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[107]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[108] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[108]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[109] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[109]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[10] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[110] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[110]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[111] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[111]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[112] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[112]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[113] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[113]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[114] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[114]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[115] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[115]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[116] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[116]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[117] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[117]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[118] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[118]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[119] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[119]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[11] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[120] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[120]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[121] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[121]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[122] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[122]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[123] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[123]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[124] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[124]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[125] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[125]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[126] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[126]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[127] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[127]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[12] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[13] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[14] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[15] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[16] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[17] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[18] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[19] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[1] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[20] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[21] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[22] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[23] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[24] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[25] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[26] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[27] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[28] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[29] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[2] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[30] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[31] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[32] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[32]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[33] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[33]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[34] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[34]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[35] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[35]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[36] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[36]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[37] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[37]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[38] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[38]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[39] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[39]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[3] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[40] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[40]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[41] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[41]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[42] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[42]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[43] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[43]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[44] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[44]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[45] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[45]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[46] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[46]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[47] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[47]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[48] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[48]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[49] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[49]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[4] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[50] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[50]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[51] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[51]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[52] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[52]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[53] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[53]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[54] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[54]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[55] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[55]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[56] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[56]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[57] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[57]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[58] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[58]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[59] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[59]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[5] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[60] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[60]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[61] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[61]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[62] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[62]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[63] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[63]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[64] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[64]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[65] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[65]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[66] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[66]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[67] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[67]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[68] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[68]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[69] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[69]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[6] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[70] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[70]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[71] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[71]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[72] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[72]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[73] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[73]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[74] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[74]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[75] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[75]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[76] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[76]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[77] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[77]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[78] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[78]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[79] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[79]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[7] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[80] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[80]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[81] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[81]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[82] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[82]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[83] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[83]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[84] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[84]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[85] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[85]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[86] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[86]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[87] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[87]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[88] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[88]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[89] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[89]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[8] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[90] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[90]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[91] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[91]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[92] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[92]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[93] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[93]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[94] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[94]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[95] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[95]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[96] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[96]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[97] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[97]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[98] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[98]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[99] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[99]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s1o_data_reg[9] cannot be properly analyzed as its control pin UserWrapper/UserModule/s1o_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[0] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[100] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[100]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[101] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[101]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[102] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[102]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[103] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[103]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[104] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[104]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[105] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[105]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[106] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[106]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[107] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[107]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[108] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[108]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[109] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[109]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[10] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[110] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[110]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[111] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[111]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[112] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[112]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[113] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[113]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[114] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[114]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[115] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[115]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[116] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[116]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[117] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[117]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[118] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[118]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[119] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[119]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[11] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[120] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[120]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[121] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[121]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[122] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[122]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[123] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[123]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[124] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[124]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[125] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[125]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[126] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[126]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[127] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[127]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[12] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[13] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[14] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[15] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[16] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[17] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[18] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[19] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[1] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[20] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[21] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[22] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[23] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[24] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[25] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[26] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[27] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[28] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[29] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[2] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[30] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[31] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[32] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[32]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[33] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[33]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[34] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[34]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[35] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[35]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[36] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[36]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[37] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[37]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[38] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[38]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[39] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[39]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[3] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[40] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[40]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[41] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[41]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[42] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[42]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[43] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[43]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[44] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[44]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[45] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[45]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[46] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[46]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[47] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[47]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[48] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[48]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[49] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[49]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[4] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[50] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[50]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[51] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[51]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#204 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[52] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[52]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#205 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[53] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[53]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#206 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[54] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[54]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#207 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[55] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[55]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#208 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[56] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[56]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#209 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[57] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[57]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#210 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[58] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[58]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#211 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[59] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[59]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#212 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[5] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#213 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[60] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[60]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#214 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[61] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[61]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#215 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[62] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[62]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#216 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[63] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[63]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#217 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[64] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[64]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#218 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[65] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[65]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#219 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[66] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[66]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#220 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[67] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[67]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#221 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[68] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[68]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#222 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[69] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[69]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#223 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[6] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#224 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[70] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[70]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#225 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[71] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[71]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#226 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[72] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[72]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#227 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[73] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[73]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#228 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[74] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[74]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#229 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[75] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[75]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#230 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[76] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[76]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#231 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[77] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[77]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#232 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[78] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[78]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#233 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[79] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[79]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#234 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[7] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#235 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[80] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[80]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#236 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[81] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[81]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#237 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[82] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[82]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#238 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[83] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[83]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#239 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[84] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[84]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#240 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[85] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[85]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#241 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[86] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[86]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#242 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[87] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[87]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#243 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[88] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[88]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#244 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[89] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[89]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#245 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[8] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#246 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[90] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[90]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#247 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[91] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[91]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#248 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[92] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[92]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#249 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[93] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[93]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#250 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[94] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[94]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#251 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[95] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[95]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#252 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[96] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[96]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#253 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[97] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[97]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#254 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[98] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[98]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#255 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[99] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[99]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#256 Warning
Non-clocked latch  
The latch UserWrapper/UserModule/s2o_data_reg[9] cannot be properly analyzed as its control pin UserWrapper/UserModule/s2o_data_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 106 in the Timing Constraints window in Vivado IDE) between clocks PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK and StreamToFlashCtl_clk overrides a set_max_delay -datapath_only (position 103). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-47#1 Warning
False path or asynchronous clock group between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK and StreamToFlashCtl_clk (see constraint position 106 in the Timing Constraint window in Vivado IDE). It is not recommended to cover synchronous clock domains with constraints that prevent timing analysis as the design could fail in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path or asynchronous clock group between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks StreamToFlashCtl_clk and PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK (see constraint position 106 in the Timing Constraint window in Vivado IDE). It is not recommended to cover synchronous clock domains with constraints that prevent timing analysis as the design could fail in hardware.
Related violations: <none>

XDCB-2#1 Warning
Clock defined on multiple objects  
The clock PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK is defined on multiple objects. Although this is logically functional for timing analysis, it cannot exist in hardware. It is recommended to define a primary clock on a single object.
create_clock -period 4.000 [get_pins -filter REF_PIN_NAME=~TXOUTCLK -of_objects [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ ADVANCED.GT.* }]]
/home/tjames/StreamLoopback128/firmware/SB852_VU9P_StreamLoopback128/SB852_VU9P_StreamLoopback128.srcs/sources_1/ip/pcie3_uscale_plus_x8/source/ip_pcie4_uscale_plus_x1y2.xdc (Line: 120)
Related violations: <none>


