#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 21 17:27:41 2023
# Process ID: 8064
# Current directory: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.runs/ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0_synth_1
# Command line: vivado.exe -log ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0.tcl
# Log file: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.runs/ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0_synth_1/ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0.vds
# Journal file: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.runs/ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0.tcl -notrace
