<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_72076151150f9c89e8fe93bb4df5dbe1.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVInstPrinter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVInstPrinter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVInstPrinter.cpp - Convert RISCV MCInst to asm syntax ---------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This class prints an RISCV MCInst to a .s file.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVInstPrinter_8h.html">RISCVInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCExpr_8h.html">MCTargetDesc/RISCVMCExpr.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">Utils/RISCVBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbol_8h.html">llvm/MC/MCSymbol.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FormattedStream_8h.html">llvm/Support/FormattedStream.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="RISCVInstPrinter_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   27</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;asm-printer&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// Include the auto-generated portion of the assembly writer.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="RISCVInstPrinter_8cpp.html#aab949b6eb4a1dc9d5105b99bc1553088">   30</a></span>&#160;<span class="preprocessor">#define PRINT_ALIAS_INSTR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;RISCVGenAsmWriter.inc&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// Include the auto-generated portion of the compress emitter.</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="RISCVInstPrinter_8cpp.html#ab4a943b769f90c393d89ee098210f3bc">   34</a></span>&#160;<span class="preprocessor">#define GEN_UNCOMPRESS_INSTR</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;RISCVGenCompressInstEmitter.inc&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a>(<span class="stringliteral">&quot;riscv-no-aliases&quot;</span>,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;              <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable the emission of assembler pseudo instructions&quot;</span>),</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;              <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="RISCVInstPrinter_8cpp.html#a8572794f6263e070a8a55187efc349ac">ArchRegNames</a>(<span class="stringliteral">&quot;riscv-arch-reg-names&quot;</span>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                 <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Print architectural register names rather than the &quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                          <span class="stringliteral">&quot;ABI names (such as x2 instead of sp)&quot;</span>),</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                 <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// The command-line flags above are used by llvm-mc and llc. They can be used by</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// `llvm-objdump`, but we override their values here to handle options passed to</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// `llvm-objdump` with `-M` (which matches GNU objdump). There did not seem to</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// be an easier way to allow these options in all these tools, without doing it</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// this way.</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a59cc4673fdcaa6a2dbd8fe5df66431a2">   53</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a59cc4673fdcaa6a2dbd8fe5df66431a2">RISCVInstPrinter::applyTargetSpecificCLOption</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Opt) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> (Opt == <span class="stringliteral">&quot;no-aliases&quot;</span>) {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">if</span> (Opt == <span class="stringliteral">&quot;numeric&quot;</span>) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="RISCVInstPrinter_8cpp.html#a8572794f6263e070a8a55187efc349ac">ArchRegNames</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a889daf2539fe759734a84d036429f3bc">   66</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a889daf2539fe759734a84d036429f3bc">RISCVInstPrinter::printInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Annot, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">bool</span> Res = <span class="keyword">false</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *NewMI = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> UncompressedMI;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    Res = uncompressInst(UncompressedMI, *MI, <a class="code" href="classllvm_1_1MCInstPrinter.html#aaaeadf26b0e3ae38625c5469231bbce6">MRI</a>, STI);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">if</span> (Res)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    NewMI = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<span class="keyword">&gt;</span>(&amp;UncompressedMI);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a> || !<a class="code" href="classllvm_1_1RISCVInstPrinter.html#a0073a5518e96f773f06aa897b7369e25">printAliasInstr</a>(NewMI, STI, O))</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a97f2aa81ceafbced84118f0430b1eea8">printInstruction</a>(NewMI, Address, STI, O);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1MCInstPrinter.html#aab90c946a08959c165433b2c125895ea">printAnnotation</a>(O, Annot);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#ad096aae8fbc6d3bfcf834c10f2325764">   81</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#ad096aae8fbc6d3bfcf834c10f2325764">RISCVInstPrinter::printRegName</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  O &lt;&lt; <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a06ac431bb67c64a5be30848a8c2598bc">getRegisterName</a>(RegNo);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">   85</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">RISCVInstPrinter::printOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                    <span class="keyword">const</span> <span class="keywordtype">char</span> *Modifier) {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Modifier == 0 || Modifier[0] == 0) &amp;&amp; <span class="stringliteral">&quot;No modifiers supported&quot;</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classllvm_1_1RISCVInstPrinter.html#ad096aae8fbc6d3bfcf834c10f2325764">printRegName</a>(O, MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    O &lt;&lt; MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; <span class="stringliteral">&quot;Unknown operand kind in printOperand&quot;</span>);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>()-&gt;<a class="code" href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">print</a>(O, &amp;<a class="code" href="classllvm_1_1MCInstPrinter.html#aacb2bfbafa57a37e627bf1334d349bc6">MAI</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a321c1863f0f95dd6d0908504f4bc4b2b">  105</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a321c1863f0f95dd6d0908504f4bc4b2b">RISCVInstPrinter::printCSRSystemRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keyword">auto</span> SysReg = <a class="code" href="namespacellvm_1_1AArch64SysReg.html#a82af8d0af9e63134718c2c1a12fd6b56">RISCVSysReg::lookupSysRegByEncoding</a>(Imm);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">if</span> (SysReg &amp;&amp; SysReg-&gt;haveRequiredFeatures(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()))</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    O &lt;&lt; SysReg-&gt;Name;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    O &lt;&lt; Imm;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a48a51b86fc9f4389a6242428df874de5">  116</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a48a51b86fc9f4389a6242428df874de5">RISCVInstPrinter::printFenceArg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                     <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">unsigned</span> FenceArg = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (((FenceArg &gt;&gt; 4) == 0) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate in printFenceArg&quot;</span>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58">RISCVFenceField::I</a>) != 0)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;i&#39;</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">RISCVFenceField::O</a>) != 0)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;o&#39;</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">RISCVFenceField::R</a>) != 0)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;r&#39;</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">if</span> ((FenceArg &amp; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">RISCVFenceField::W</a>) != 0)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    O &lt;&lt; <span class="charliteral">&#39;w&#39;</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">if</span> (FenceArg == 0)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    O &lt;&lt; <span class="stringliteral">&quot;unknown&quot;</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a8899a9d651df9e263ab389f5ed6ac5bb">  134</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a8899a9d651df9e263ab389f5ed6ac5bb">RISCVInstPrinter::printFRMArg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">auto</span> FRMArg =</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">RISCVFPRndMode::RoundingMode</a><span class="keyword">&gt;</span>(MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  O &lt;&lt; <a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#aedc240e2d2ffbe260190289a8014707d">RISCVFPRndMode::roundingModeToString</a>(FRMArg);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a326206aef2838a181fb9fd4ffe3f96c5">  141</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a326206aef2838a181fb9fd4ffe3f96c5">RISCVInstPrinter::printAtomicMemOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                        <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() &amp;&amp; <span class="stringliteral">&quot;printAtomicMemOp can only print register operands&quot;</span>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;(&quot;</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classllvm_1_1RISCVInstPrinter.html#ad096aae8fbc6d3bfcf834c10f2325764">printRegName</a>(O, MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  O &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">return</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVInstPrinter.html#a06ac431bb67c64a5be30848a8c2598bc">  153</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1RISCVInstPrinter.html#a06ac431bb67c64a5be30848a8c2598bc">RISCVInstPrinter::getRegisterName</a>(<span class="keywordtype">unsigned</span> RegNo) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVInstPrinter.html#a06ac431bb67c64a5be30848a8c2598bc">getRegisterName</a>(RegNo, <a class="code" href="RISCVInstPrinter_8cpp.html#a8572794f6263e070a8a55187efc349ac">ArchRegNames</a> ? RISCV::NoRegAltName</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                             : RISCV::ABIRegAltName);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;}</div><div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00094">RISCVBaseInfo.h:94</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="RISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a06ac431bb67c64a5be30848a8c2598bc"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a06ac431bb67c64a5be30848a8c2598bc">llvm::RISCVInstPrinter::getRegisterName</a></div><div class="ttdeci">static const char * getRegisterName(unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00153">RISCVInstPrinter.cpp:153</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a321c1863f0f95dd6d0908504f4bc4b2b"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a321c1863f0f95dd6d0908504f4bc4b2b">llvm::RISCVInstPrinter::printCSRSystemRegister</a></div><div class="ttdeci">void printCSRSystemRegister(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00105">RISCVInstPrinter.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="RISCVMCExpr_8h_html"><div class="ttname"><a href="RISCVMCExpr_8h.html">RISCVMCExpr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a8899a9d651df9e263ab389f5ed6ac5bb"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a8899a9d651df9e263ab389f5ed6ac5bb">llvm::RISCVInstPrinter::printFRMArg</a></div><div class="ttdeci">void printFRMArg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00134">RISCVInstPrinter.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_ae3067756d9df7843be2d25cedab37da4"><div class="ttname"><a href="classllvm_1_1MCExpr.html#ae3067756d9df7843be2d25cedab37da4">llvm::MCExpr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const MCAsmInfo *MAI, bool InParens=false) const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8cpp_source.html#l00042">MCExpr.cpp:42</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a889daf2539fe759734a84d036429f3bc"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a889daf2539fe759734a84d036429f3bc">llvm::RISCVInstPrinter::printInst</a></div><div class="ttdeci">void printInst(const MCInst *MI, uint64_t Address, StringRef Annot, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O) override</div><div class="ttdoc">Print the specified MCInst to the specified raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00066">RISCVInstPrinter.cpp:66</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFPRndMode_html_a9214a4f7f7322f485189dd3726776b76"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">llvm::RISCVFPRndMode::RoundingMode</a></div><div class="ttdeci">RoundingMode</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00101">RISCVBaseInfo.h:101</a></div></div>
<div class="ttc" id="FormattedStream_8h_html"><div class="ttname"><a href="FormattedStream_8h.html">FormattedStream.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div></div>
<div class="ttc" id="MCSymbol_8h_html"><div class="ttname"><a href="MCSymbol_8h.html">MCSymbol.h</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a59cc4673fdcaa6a2dbd8fe5df66431a2"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a59cc4673fdcaa6a2dbd8fe5df66431a2">llvm::RISCVInstPrinter::applyTargetSpecificCLOption</a></div><div class="ttdeci">bool applyTargetSpecificCLOption(StringRef Opt) override</div><div class="ttdoc">Customize the printer according to a command line option. </div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00053">RISCVInstPrinter.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a48a51b86fc9f4389a6242428df874de5"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a48a51b86fc9f4389a6242428df874de5">llvm::RISCVInstPrinter::printFenceArg</a></div><div class="ttdeci">void printFenceArg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00116">RISCVInstPrinter.cpp:116</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="RISCVInstPrinter_8cpp_html_aea62f41595b66eff1d60e33efec75c97"><div class="ttname"><a href="RISCVInstPrinter_8cpp.html#aea62f41595b66eff1d60e33efec75c97">NoAliases</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; NoAliases(&quot;riscv-no-aliases&quot;, cl::desc(&quot;Disable the emission of assembler pseudo instructions&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a0073a5518e96f773f06aa897b7369e25"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a0073a5518e96f773f06aa897b7369e25">llvm::RISCVInstPrinter::printAliasInstr</a></div><div class="ttdeci">bool printAliasInstr(const MCInst *MI, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a97f2aa81ceafbced84118f0430b1eea8"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a97f2aa81ceafbced84118f0430b1eea8">llvm::RISCVInstPrinter::printInstruction</a></div><div class="ttdeci">void printInstruction(const MCInst *MI, uint64_t Address, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_a326206aef2838a181fb9fd4ffe3f96c5"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#a326206aef2838a181fb9fd4ffe3f96c5">llvm::RISCVInstPrinter::printAtomicMemOp</a></div><div class="ttdeci">void printAtomicMemOp(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00141">RISCVInstPrinter.cpp:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58">llvm::RISCVFenceField::I</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00092">RISCVBaseInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_aa3bc43f980c1b1c92a3e059d7656e1fb"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#aa3bc43f980c1b1c92a3e059d7656e1fb">llvm::RISCVInstPrinter::printOperand</a></div><div class="ttdeci">void printOperand(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &amp;STI, raw_ostream &amp;O, const char *Modifier=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00085">RISCVInstPrinter.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstPrinter_html_aacb2bfbafa57a37e627bf1334d349bc6"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#aacb2bfbafa57a37e627bf1334d349bc6">llvm::MCInstPrinter::MAI</a></div><div class="ttdeci">const MCAsmInfo &amp; MAI</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00048">MCInstPrinter.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="RISCVInstPrinter_8cpp_html_a8572794f6263e070a8a55187efc349ac"><div class="ttname"><a href="RISCVInstPrinter_8cpp.html#a8572794f6263e070a8a55187efc349ac">ArchRegNames</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ArchRegNames(&quot;riscv-arch-reg-names&quot;, cl::desc(&quot;Print architectural register names rather than the &quot; &quot;ABI names (such as x2 instead of sp)&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFPRndMode_html_aedc240e2d2ffbe260190289a8014707d"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#aedc240e2d2ffbe260190289a8014707d">llvm::RISCVFPRndMode::roundingModeToString</a></div><div class="ttdeci">static StringRef roundingModeToString(RoundingMode RndMode)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00111">RISCVBaseInfo.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstPrinter_html_aab90c946a08959c165433b2c125895ea"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#aab90c946a08959c165433b2c125895ea">llvm::MCInstPrinter::printAnnotation</a></div><div class="ttdeci">void printAnnotation(raw_ostream &amp;OS, StringRef Annot)</div><div class="ttdoc">Utility function for printing annotations. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8cpp_source.html#l00049">MCInstPrinter.cpp:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64SysReg_html_a82af8d0af9e63134718c2c1a12fd6b56"><div class="ttname"><a href="namespacellvm_1_1AArch64SysReg.html#a82af8d0af9e63134718c2c1a12fd6b56">llvm::AArch64SysReg::lookupSysRegByEncoding</a></div><div class="ttdeci">const SysReg * lookupSysRegByEncoding(uint16_t)</div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00095">RISCVBaseInfo.h:95</a></div></div>
<div class="ttc" id="RISCVInstPrinter_8h_html"><div class="ttname"><a href="RISCVInstPrinter_8h.html">RISCVInstPrinter.h</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVInstPrinter_html_ad096aae8fbc6d3bfcf834c10f2325764"><div class="ttname"><a href="classllvm_1_1RISCVInstPrinter.html#ad096aae8fbc6d3bfcf834c10f2325764">llvm::RISCVInstPrinter::printRegName</a></div><div class="ttdeci">void printRegName(raw_ostream &amp;O, unsigned RegNo) const override</div><div class="ttdoc">Print the assembler register name. </div><div class="ttdef"><b>Definition:</b> <a href="RISCVInstPrinter_8cpp_source.html#l00081">RISCVInstPrinter.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstPrinter_html_aaaeadf26b0e3ae38625c5469231bbce6"><div class="ttname"><a href="classllvm_1_1MCInstPrinter.html#aaaeadf26b0e3ae38625c5469231bbce6">llvm::MCInstPrinter::MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00050">MCInstPrinter.h:50</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
