// Seed: 314586257
module module_0 (
    output tri  id_0,
    output tri0 id_1,
    output tri0 id_2
);
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd47,
    parameter id_2 = 32'd42,
    parameter id_4 = 32'd83,
    parameter id_6 = 32'd3
) (
    input tri1 _id_0,
    output wor id_1,
    input supply0 _id_2,
    input supply1 id_3,
    output wire _id_4
);
  assign id_1 = id_3 == $signed(91);
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = -1;
  wire [-1 : id_0] _id_6;
  assign id_1 = -1;
  wire  id_7;
  logic id_8 [id_4 : id_2  &  1  ==  id_6];
  ;
endmodule
