/* Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CGX50DF27) Path("D:/share/ProtoDUNE/FPGA/ADC_CHIP_TEST_SINGLE_SKT_FPGA/output_files/") File("S_SKT_ADC_CHP_TST.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
