#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001cc26de4cb0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_000001cc26e0f3c0 .functor BUFZ 32, L_000001cc26e75030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cc26e0fa50 .functor BUFZ 32, L_000001cc26e735f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cc26e74bd0_0 .var "ALUControl", 2 0;
v000001cc26e74b30_0 .net "Overflow", 0 0, L_000001cc26e0fdd0;  1 drivers
v000001cc26e73f50_0 .net "Result", 31 0, v000001cc26e173f0_0;  1 drivers
v000001cc26e74450_0 .net "Zero", 0 0, L_000001cc26e741d0;  1 drivers
v000001cc26e734b0_0 .net *"_ivl_0", 31 0, L_000001cc26e75030;  1 drivers
v000001cc26e74f90_0 .net *"_ivl_10", 3 0, L_000001cc26e73690;  1 drivers
L_000001cc26ea0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cc26e74c70_0 .net *"_ivl_13", 1 0, L_000001cc26ea0430;  1 drivers
v000001cc26e73730_0 .net *"_ivl_2", 3 0, L_000001cc26e750d0;  1 drivers
L_000001cc26ea03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cc26e739b0_0 .net *"_ivl_5", 1 0, L_000001cc26ea03e8;  1 drivers
v000001cc26e73230_0 .net *"_ivl_8", 31 0, L_000001cc26e735f0;  1 drivers
v000001cc26e73c30_0 .var "addr1", 1 0;
v000001cc26e74310_0 .var "addr2", 1 0;
v000001cc26e737d0_0 .var "addr3", 1 0;
v000001cc26e744f0_0 .var "clk", 0 0;
v000001cc26e743b0_0 .var "rst", 0 0;
v000001cc26e73d70_0 .net "valA", 31 0, L_000001cc26e0f3c0;  1 drivers
v000001cc26e74630_0 .net "valB", 31 0, L_000001cc26e0fa50;  1 drivers
v000001cc26e74d10_0 .var "wr", 0 0;
L_000001cc26e75030 .array/port v000001cc26e169f0, L_000001cc26e750d0;
L_000001cc26e750d0 .concat [ 2 2 0 0], v000001cc26e73c30_0, L_000001cc26ea03e8;
L_000001cc26e735f0 .array/port v000001cc26e169f0, L_000001cc26e73690;
L_000001cc26e73690 .concat [ 2 2 0 0], v000001cc26e74310_0, L_000001cc26ea0430;
S_000001cc26de4e40 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000001cc26de4cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v000001cc26e72d00_0 .net "ALUControl", 2 0, v000001cc26e74bd0_0;  1 drivers
v000001cc26e71d60_0 .net "Overflow", 0 0, L_000001cc26e0fdd0;  alias, 1 drivers
v000001cc26e73020_0 .net "Result", 31 0, v000001cc26e173f0_0;  alias, 1 drivers
v000001cc26e71ea0_0 .net "Zero", 0 0, L_000001cc26e741d0;  alias, 1 drivers
v000001cc26e730c0_0 .net "addr1", 1 0, v000001cc26e73c30_0;  1 drivers
v000001cc26e72120_0 .net "addr2", 1 0, v000001cc26e74310_0;  1 drivers
v000001cc26e712c0_0 .net "addr3", 1 0, v000001cc26e737d0_0;  1 drivers
v000001cc26e721c0_0 .net "clk", 0 0, v000001cc26e744f0_0;  1 drivers
v000001cc26e72260_0 .net "data1", 31 0, L_000001cc26e0f190;  1 drivers
v000001cc26e72300_0 .net "data2", 31 0, L_000001cc26e0f7b0;  1 drivers
v000001cc26e74950_0 .net "rst", 0 0, v000001cc26e743b0_0;  1 drivers
v000001cc26e74a90_0 .net "wr", 0 0, v000001cc26e74d10_0;  1 drivers
S_000001cc26d9d910 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000001cc26de4e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000001cc26e0f190 .functor BUFZ 32, L_000001cc26e74db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cc26e0f7b0 .functor BUFZ 32, L_000001cc26e73370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cc26e17f30_0 .net *"_ivl_0", 31 0, L_000001cc26e74db0;  1 drivers
v000001cc26e16810_0 .net *"_ivl_10", 3 0, L_000001cc26e73af0;  1 drivers
L_000001cc26ea00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cc26e16590_0 .net *"_ivl_13", 1 0, L_000001cc26ea00d0;  1 drivers
v000001cc26e16770_0 .net *"_ivl_2", 3 0, L_000001cc26e74e50;  1 drivers
L_000001cc26ea0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cc26e17d50_0 .net *"_ivl_5", 1 0, L_000001cc26ea0088;  1 drivers
v000001cc26e168b0_0 .net *"_ivl_8", 31 0, L_000001cc26e73370;  1 drivers
v000001cc26e17ad0_0 .net "addr1", 1 0, v000001cc26e73c30_0;  alias, 1 drivers
v000001cc26e17670_0 .net "addr2", 1 0, v000001cc26e74310_0;  alias, 1 drivers
v000001cc26e178f0_0 .net "addr3", 1 0, v000001cc26e737d0_0;  alias, 1 drivers
v000001cc26e17e90_0 .net "clk", 0 0, v000001cc26e744f0_0;  alias, 1 drivers
v000001cc26e172b0_0 .net "data1", 31 0, L_000001cc26e0f190;  alias, 1 drivers
v000001cc26e17df0_0 .net "data2", 31 0, L_000001cc26e0f7b0;  alias, 1 drivers
v000001cc26e16090_0 .net "data3", 31 0, v000001cc26e173f0_0;  alias, 1 drivers
v000001cc26e169f0 .array "register", 0 3, 31 0;
v000001cc26e16950_0 .net "rst", 0 0, v000001cc26e743b0_0;  alias, 1 drivers
v000001cc26e17350_0 .net "wr", 0 0, v000001cc26e74d10_0;  alias, 1 drivers
E_000001cc26e14b80 .event posedge, v000001cc26e17e90_0;
L_000001cc26e74db0 .array/port v000001cc26e169f0, L_000001cc26e74e50;
L_000001cc26e74e50 .concat [ 2 2 0 0], v000001cc26e73c30_0, L_000001cc26ea0088;
L_000001cc26e73370 .array/port v000001cc26e169f0, L_000001cc26e73af0;
L_000001cc26e73af0 .concat [ 2 2 0 0], v000001cc26e74310_0, L_000001cc26ea00d0;
S_000001cc26d9daa0 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000001cc26de4e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v000001cc26e72080_0 .net "A", 31 0, L_000001cc26e0f190;  alias, 1 drivers
v000001cc26e72800_0 .net "ALUControl", 2 0, v000001cc26e74bd0_0;  alias, 1 drivers
v000001cc26e71720_0 .net "B", 31 0, L_000001cc26e0f7b0;  alias, 1 drivers
v000001cc26e724e0_0 .net "B_mux", 31 0, L_000001cc26e74590;  1 drivers
v000001cc26e71a40_0 .net "Bnot", 31 0, L_000001cc26e0f820;  1 drivers
v000001cc26e72c60_0 .net "Cout", 0 0, L_000001cc26e73410;  1 drivers
v000001cc26e715e0_0 .net "LT", 31 0, L_000001cc26e74ef0;  1 drivers
v000001cc26e72ee0_0 .net "LT_1", 0 0, L_000001cc26e0f9e0;  1 drivers
v000001cc26e72580_0 .net "Overflow", 0 0, L_000001cc26e0fdd0;  alias, 1 drivers
v000001cc26e72a80_0 .net "Result", 31 0, v000001cc26e173f0_0;  alias, 1 drivers
v000001cc26e72b20_0 .net "Sum", 31 0, L_000001cc26e732d0;  1 drivers
v000001cc26e72f80_0 .net "Zero", 0 0, L_000001cc26e741d0;  alias, 1 drivers
L_000001cc26ea0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc26e71680_0 .net/2u *"_ivl_16", 31 0, L_000001cc26ea0310;  1 drivers
v000001cc26e71cc0_0 .net *"_ivl_18", 0 0, L_000001cc26e74130;  1 drivers
L_000001cc26ea0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cc26e719a0_0 .net/2u *"_ivl_20", 0 0, L_000001cc26ea0358;  1 drivers
L_000001cc26ea03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc26e72bc0_0 .net/2u *"_ivl_22", 0 0, L_000001cc26ea03a0;  1 drivers
v000001cc26e726c0_0 .net "and_Result", 31 0, L_000001cc26e0f270;  1 drivers
v000001cc26e717c0_0 .net "or_Result", 31 0, L_000001cc26e0f200;  1 drivers
L_000001cc26e73870 .part v000001cc26e74bd0_0, 0, 1;
L_000001cc26e73550 .part v000001cc26e74bd0_0, 0, 1;
L_000001cc26e74810 .part L_000001cc26e0f190, 31, 1;
L_000001cc26e749f0 .part L_000001cc26e0f7b0, 31, 1;
L_000001cc26e748b0 .part L_000001cc26e732d0, 31, 1;
L_000001cc26e74130 .cmp/eq 32, v000001cc26e173f0_0, L_000001cc26ea0310;
L_000001cc26e741d0 .functor MUXZ 1, L_000001cc26ea03a0, L_000001cc26ea0358, L_000001cc26e74130, C4<>;
S_000001cc26e04250 .scope module, "adder" "Adder" 5 43, 6 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001cc26e16db0_0 .net "A", 31 0, L_000001cc26e0f190;  alias, 1 drivers
v000001cc26e163b0_0 .net "B", 31 0, L_000001cc26e74590;  alias, 1 drivers
v000001cc26e17a30_0 .net "Cin", 0 0, L_000001cc26e73550;  1 drivers
v000001cc26e17210_0 .net "Cout", 0 0, L_000001cc26e73410;  alias, 1 drivers
v000001cc26e164f0_0 .net "Sum", 31 0, L_000001cc26e732d0;  alias, 1 drivers
L_000001cc26ea0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc26e16a90_0 .net *"_ivl_10", 0 0, L_000001cc26ea0160;  1 drivers
v000001cc26e16630_0 .net *"_ivl_11", 32 0, L_000001cc26e73eb0;  1 drivers
v000001cc26e16b30_0 .net *"_ivl_13", 32 0, L_000001cc26e74770;  1 drivers
L_000001cc26ea01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc26e17b70_0 .net *"_ivl_16", 31 0, L_000001cc26ea01a8;  1 drivers
v000001cc26e16ef0_0 .net *"_ivl_17", 32 0, L_000001cc26e73ff0;  1 drivers
v000001cc26e16bd0_0 .net *"_ivl_3", 32 0, L_000001cc26e73e10;  1 drivers
L_000001cc26ea0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cc26e166d0_0 .net *"_ivl_6", 0 0, L_000001cc26ea0118;  1 drivers
v000001cc26e17cb0_0 .net *"_ivl_7", 32 0, L_000001cc26e746d0;  1 drivers
L_000001cc26e73410 .part L_000001cc26e73ff0, 32, 1;
L_000001cc26e732d0 .part L_000001cc26e73ff0, 0, 32;
L_000001cc26e73e10 .concat [ 32 1 0 0], L_000001cc26e0f190, L_000001cc26ea0118;
L_000001cc26e746d0 .concat [ 32 1 0 0], L_000001cc26e74590, L_000001cc26ea0160;
L_000001cc26e73eb0 .arith/sum 33, L_000001cc26e73e10, L_000001cc26e746d0;
L_000001cc26e74770 .concat [ 1 32 0 0], L_000001cc26e73550, L_000001cc26ea01a8;
L_000001cc26e73ff0 .arith/sum 33, L_000001cc26e73eb0, L_000001cc26e74770;
S_000001cc26e043e0 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001cc26e0f270 .functor AND 32, L_000001cc26e0f190, L_000001cc26e0f7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001cc26e170d0_0 .net "A", 31 0, L_000001cc26e0f190;  alias, 1 drivers
v000001cc26e16c70_0 .net "B", 31 0, L_000001cc26e0f7b0;  alias, 1 drivers
v000001cc26e16d10_0 .net "Result", 31 0, L_000001cc26e0f270;  alias, 1 drivers
S_000001cc26df8e60 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v000001cc26e161d0_0 .net "in0", 31 0, L_000001cc26e732d0;  alias, 1 drivers
v000001cc26e16e50_0 .net "in1", 31 0, L_000001cc26e732d0;  alias, 1 drivers
v000001cc26e16270_0 .net "in2", 31 0, L_000001cc26e0f270;  alias, 1 drivers
v000001cc26e17710_0 .net "in3", 31 0, L_000001cc26e0f200;  alias, 1 drivers
L_000001cc26ea0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc26e16310_0 .net "in4", 31 0, L_000001cc26ea0238;  1 drivers
v000001cc26e177b0_0 .net "in5", 31 0, L_000001cc26e74ef0;  alias, 1 drivers
L_000001cc26ea0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc26e17030_0 .net "in6", 31 0, L_000001cc26ea0280;  1 drivers
L_000001cc26ea02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc26e16450_0 .net "in7", 31 0, L_000001cc26ea02c8;  1 drivers
v000001cc26e173f0_0 .var "out", 31 0;
v000001cc26e17990_0 .net "sel", 2 0, v000001cc26e74bd0_0;  alias, 1 drivers
E_000001cc26e14dc0/0 .event anyedge, v000001cc26e17990_0, v000001cc26e164f0_0, v000001cc26e164f0_0, v000001cc26e16d10_0;
E_000001cc26e14dc0/1 .event anyedge, v000001cc26e17710_0, v000001cc26e16310_0, v000001cc26e177b0_0, v000001cc26e17030_0;
E_000001cc26e14dc0/2 .event anyedge, v000001cc26e16450_0;
E_000001cc26e14dc0 .event/or E_000001cc26e14dc0/0, E_000001cc26e14dc0/1, E_000001cc26e14dc0/2;
S_000001cc26df8ff0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v000001cc26e17170_0 .net "a", 31 0, L_000001cc26e0f7b0;  alias, 1 drivers
v000001cc26e17490_0 .net "b", 31 0, L_000001cc26e0f820;  alias, 1 drivers
v000001cc26e175d0_0 .net "sel", 0 0, L_000001cc26e73870;  1 drivers
v000001cc26e17850_0 .net "y", 31 0, L_000001cc26e74590;  alias, 1 drivers
L_000001cc26e74590 .functor MUXZ 32, L_000001cc26e0f7b0, L_000001cc26e0f820, L_000001cc26e73870, C4<>;
S_000001cc26dee2e0 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_000001cc26e0f820 .functor NOT 32, L_000001cc26e0f7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cc26e71f40_0 .net "A", 31 0, L_000001cc26e0f7b0;  alias, 1 drivers
v000001cc26e72940_0 .net "Result", 31 0, L_000001cc26e0f820;  alias, 1 drivers
S_000001cc26dee470 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001cc26e0f200 .functor OR 32, L_000001cc26e0f190, L_000001cc26e0f7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cc26e71360_0 .net "A", 31 0, L_000001cc26e0f190;  alias, 1 drivers
v000001cc26e728a0_0 .net "B", 31 0, L_000001cc26e0f7b0;  alias, 1 drivers
v000001cc26e729e0_0 .net "Result", 31 0, L_000001cc26e0f200;  alias, 1 drivers
S_000001cc26df0110 .scope module, "slt" "SLT" 5 64, 12 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_000001cc26e0fcf0 .functor XOR 1, L_000001cc26e73cd0, L_000001cc26e749f0, C4<0>, C4<0>;
L_000001cc26e0fd60 .functor XOR 1, L_000001cc26e0fcf0, L_000001cc26e74810, C4<0>, C4<0>;
L_000001cc26e0fe40 .functor NOT 1, L_000001cc26e0fd60, C4<0>, C4<0>, C4<0>;
L_000001cc26e0f890 .functor XOR 1, L_000001cc26e748b0, L_000001cc26e74810, C4<0>, C4<0>;
L_000001cc26e0f350 .functor NOT 1, L_000001cc26e73910, C4<0>, C4<0>, C4<0>;
L_000001cc26e0feb0 .functor AND 1, L_000001cc26e0fe40, L_000001cc26e0f890, C4<1>, C4<1>;
L_000001cc26e0fdd0 .functor AND 1, L_000001cc26e0feb0, L_000001cc26e0f350, C4<1>, C4<1>;
L_000001cc26e0f9e0 .functor XOR 1, L_000001cc26e748b0, L_000001cc26e0fdd0, C4<0>, C4<0>;
v000001cc26e72da0_0 .net "A", 0 0, L_000001cc26e74810;  1 drivers
v000001cc26e71860_0 .net "ALUControl", 2 0, v000001cc26e74bd0_0;  alias, 1 drivers
v000001cc26e71e00_0 .net "B", 0 0, L_000001cc26e749f0;  1 drivers
v000001cc26e71900_0 .net "LT", 0 0, L_000001cc26e0f9e0;  alias, 1 drivers
v000001cc26e723a0_0 .net "Overflow", 0 0, L_000001cc26e0fdd0;  alias, 1 drivers
v000001cc26e71400_0 .net "Sum", 0 0, L_000001cc26e748b0;  1 drivers
v000001cc26e72440_0 .net *"_ivl_1", 0 0, L_000001cc26e73cd0;  1 drivers
v000001cc26e71c20_0 .net *"_ivl_11", 0 0, L_000001cc26e73910;  1 drivers
v000001cc26e71b80_0 .net *"_ivl_14", 0 0, L_000001cc26e0feb0;  1 drivers
v000001cc26e714a0_0 .net *"_ivl_2", 0 0, L_000001cc26e0fcf0;  1 drivers
v000001cc26e72e40_0 .net *"_ivl_4", 0 0, L_000001cc26e0fd60;  1 drivers
v000001cc26e71540_0 .net "gate1", 0 0, L_000001cc26e0fe40;  1 drivers
v000001cc26e72760_0 .net "gate2", 0 0, L_000001cc26e0f890;  1 drivers
v000001cc26e71ae0_0 .net "gate3", 0 0, L_000001cc26e0f350;  1 drivers
L_000001cc26e73cd0 .part v000001cc26e74bd0_0, 0, 1;
L_000001cc26e73910 .part v000001cc26e74bd0_0, 1, 1;
S_000001cc26df02a0 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_000001cc26d9daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001cc26ea01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cc26e71220_0 .net/2u *"_ivl_0", 30 0, L_000001cc26ea01f0;  1 drivers
v000001cc26e72620_0 .net "in", 0 0, L_000001cc26e0f9e0;  alias, 1 drivers
v000001cc26e71fe0_0 .net "out", 31 0, L_000001cc26e74ef0;  alias, 1 drivers
L_000001cc26e74ef0 .concat [ 1 31 0 0], L_000001cc26e0f9e0, L_000001cc26ea01f0;
    .scope S_000001cc26d9d910;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc26e169f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001cc26d9d910;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc26e169f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001cc26d9d910;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc26e169f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001cc26d9d910;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001cc26e169f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001cc26d9d910;
T_4 ;
    %wait E_000001cc26e14b80;
    %load/vec4 v000001cc26e16950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc26e169f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc26e169f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc26e169f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc26e169f0, 0, 4;
T_4.0 ;
    %load/vec4 v000001cc26e17350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001cc26e16090_0;
    %load/vec4 v000001cc26e178f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cc26e169f0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cc26df8e60;
T_5 ;
    %wait E_000001cc26e14dc0;
    %load/vec4 v000001cc26e17990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001cc26e161d0_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001cc26e16e50_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001cc26e16270_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001cc26e17710_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001cc26e16310_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001cc26e177b0_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001cc26e17030_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001cc26e16450_0;
    %store/vec4 v000001cc26e173f0_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001cc26de4cb0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "reg_test_1_dmp.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cc26de4cb0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v000001cc26e74bd0_0, v000001cc26e73c30_0, v000001cc26e74310_0, v000001cc26e737d0_0, v000001cc26e73d70_0, v000001cc26e74630_0, v000001cc26e73f50_0, v000001cc26e74450_0, v000001cc26e74b30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc26e744f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc26e743b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc26e74d10_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc26e744f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc26e744f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cc26e74bd0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc26e74d10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001cc26e73c30_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001cc26e74310_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001cc26e737d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cc26e744f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cc26e744f0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_1.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
