=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Tue Jan 12 16:27:24 2021
Project Dir: /home/hanji/stratus/mv1/train_npu/sfu
Module:      finish_gen
HLS Config:  DPA
=========================================================
Scheduler report for : _finish                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
finish                2 (1:FALSE)      --              FALSE  finish_gen.h,l:17,c:16 -> l:58,c:7                  
                                                                                                                  
finish                3 (2:FALSE)      --              FALSE  finish_gen.h,l:17,c:16 -> l:64,c:7                  
                                                                                                                  
finish                4 (3:TRUE)       --              FALSE  finish_gen.h,l:17,c:16 -> l:64,c:7                  
                                                                                                                  
internal_cnt          4 (3:TRUE)       --              FALSE  finish_gen.h,l:21,c:27 -> l:61,c:14                 
                                                                                                                  
last_en               4 (3:TRUE)       --              FALSE  finish_gen.h,l:20,c:19 -> l:63,c:14                 
                                                                                                                  
clear                 4 (3:TRUE)       --              FALSE  finish_gen.h,l:13,c:23 -> l:59,c:14                 
                                                                                                                  
f:finish_gen.h,l:61,  4 (3:TRUE)       --              FALSE  & c:14                                              
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:64,c:14 & l:63,c:10                  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:64,c:14 & l:63,c:10 & write @l:62,c  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:64,c:14 & l:63,c:10 & write @l:62,c  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:64,c:14 & l:63,c:10 & write @l:62,c  
                                                                                                                  
finish                4 (3:TRUE)       --              FALSE  finish_gen.h,l:17,c:16 -> l:64,c:7 &                
                                                                                                                  
                                                                                                                  
Scheduler report for : _internal_cnt                                                                              
------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
internal_cnt          2 (1:FALSE)      --              FALSE  finish_gen.h,l:21,c:27 -> l:49,c:7                  
                                                                                                                  
internal_cnt          3 (2:FALSE)      --              FALSE  @(f:finish_gen.h,l:21,c:27->l:61,c:14) -> l:53,c:7  
                                                                                                                  
finish._internal_cnt  3 (2:FALSE)      --              FALSE  @[[ mapped (f:finish_gen.h,l:17,c:16->l:58,c:7) ma  
                                                                                                                  
internal_cnt          4 (3:TRUE)       --              FALSE  finish_gen.h,l:21,c:27 -> l:51,c:22                 
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:finish_gen.h,l:50,c:14                            
                                                                                                                  
f:finish_gen.h,l:53,  4 (3:TRUE)       --              FALSE  & operator= @c:20 & l:51,c:44 & c:42 & operator= @  
                                                                                                                  
internal_cnt          4 (3:TRUE)       --              FALSE  finish_gen.h,l:21,c:27 -> l:53,c:7 &                
                                                                                                                  
                                                                                                                  
Scheduler report for : _up_count                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
cnt                   2 (1:FALSE)      --              FALSE  finish_gen.h,l:19,c:28 -> l:40,c:7                  
                                                                                                                  
cnt                   3 (2:FALSE)      --              FALSE  finish_gen.h,l:19,c:28 -> l:44,c:7                  
                                                                                                                  
clear                 4 (3:TRUE)       --              FALSE  finish_gen.h,l:13,c:23 -> l:41,c:14                 
                                                                                                                  
last_en               4 (3:TRUE)       --              FALSE  finish_gen.h,l:20,c:19 -> l:41,c:30                 
                                                                                                                  
cnt                   4 (3:TRUE)       --              FALSE  finish_gen.h,l:19,c:28 -> l:44,c:7                  
                                                                                                                  
cnt_enable            4 (3:TRUE)       --              FALSE  finish_gen.h,l:14,c:15 -> l:43,c:14                 
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:finish_gen.h,l:41,c:27                            
                                                                                                                  
f:finish_gen.h,l:44,  4 (3:TRUE)       --              FALSE  & c:24                                              
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:44,c:11 & l:43,c:10                  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:44,c:11 & l:43,c:10 & l:42,c:13 & o  
                                                                                                                  
cnt                   4 (3:TRUE)       --              FALSE  finish_gen.h,l:19,c:28 -> l:44,c:7 &                
                                                                                                                  
                                                                                                                  
Scheduler report for : _gen_last_en                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
last_en               2 (1:FALSE)      --              FALSE  finish_gen.h,l:20,c:19 -> l:26,c:7                  
                                                                                                                  
cnt                   4 (3:TRUE)       --              FALSE  finish_gen.h,l:19,c:28 -> l:28,c:10                 
                                                                                                                  
total_num             4 (3:TRUE)       --              FALSE  finish_gen.h,l:15,c:24 -> l:28,c:24                 
                                                                                                                  
enable                4 (3:TRUE)       --              FALSE  finish_gen.h,l:12,c:23 -> l:27,c:13                 
                                                                                                                  
operator==            4 (3:TRUE)       --              FALSE  finish_gen.h,l:28,c:21                              
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  finish_gen.h,l:34,c:15 & operator= @l:31,c:15 & op  
                                                                                                                  
last_en               4 (3:TRUE)       --              FALSE  finish_gen.h,l:20,c:19 -> l:34,c:7 &                
                                                                                                                  
                                                                                                                  
