[13:11:34.775] <TB2>     INFO: *** Welcome to pxar ***
[13:11:34.775] <TB2>     INFO: *** Today: 2016/09/02
[13:11:34.782] <TB2>     INFO: *** Version: 47bc-dirty
[13:11:34.782] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:34.782] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:34.782] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//defaultMaskFile.dat
[13:11:34.782] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C15.dat
[13:11:34.859] <TB2>     INFO:         clk: 4
[13:11:34.859] <TB2>     INFO:         ctr: 4
[13:11:34.859] <TB2>     INFO:         sda: 19
[13:11:34.859] <TB2>     INFO:         tin: 9
[13:11:34.859] <TB2>     INFO:         level: 15
[13:11:34.859] <TB2>     INFO:         triggerdelay: 0
[13:11:34.860] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:11:34.860] <TB2>     INFO: Log level: DEBUG
[13:11:34.869] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:11:34.878] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:11:34.881] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:11:34.883] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:11:36.446] <TB2>     INFO: DUT info: 
[13:11:36.446] <TB2>     INFO: The DUT currently contains the following objects:
[13:11:36.446] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:11:36.446] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:11:36.446] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:11:36.446] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:11:36.446] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.446] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.447] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.447] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:11:36.447] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:36.448] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:11:36.449] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:36.450] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:36.454] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31125504
[13:11:36.454] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x18db6f0
[13:11:36.454] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x184f770
[13:11:36.454] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f33e9d94010
[13:11:36.454] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f33effff510
[13:11:36.454] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31191040 fPxarMemory = 0x7f33e9d94010
[13:11:36.455] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[13:11:36.456] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[13:11:36.456] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:11:36.456] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:11:36.857] <TB2>     INFO: enter 'restricted' command line mode
[13:11:36.857] <TB2>     INFO: enter test to run
[13:11:36.857] <TB2>     INFO:   test: FPIXTest no parameter change
[13:11:36.857] <TB2>     INFO:   running: fpixtest
[13:11:36.857] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:11:36.860] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:11:36.860] <TB2>     INFO: ######################################################################
[13:11:36.860] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:11:36.860] <TB2>     INFO: ######################################################################
[13:11:36.863] <TB2>     INFO: ######################################################################
[13:11:36.863] <TB2>     INFO: PixTestPretest::doTest()
[13:11:36.863] <TB2>     INFO: ######################################################################
[13:11:36.866] <TB2>     INFO:    ----------------------------------------------------------------------
[13:11:36.866] <TB2>     INFO:    PixTestPretest::programROC() 
[13:11:36.866] <TB2>     INFO:    ----------------------------------------------------------------------
[13:11:54.882] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:11:54.882] <TB2>     INFO: IA differences per ROC:  16.9 18.5 16.9 19.3 19.3 19.3 17.7 19.3 19.3 16.9 18.5 20.1 20.9 17.7 17.7 19.3
[13:11:54.950] <TB2>     INFO:    ----------------------------------------------------------------------
[13:11:54.950] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:11:54.950] <TB2>     INFO:    ----------------------------------------------------------------------
[13:11:56.203] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:11:56.705] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:11:57.207] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:11:57.708] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:11:58.210] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:11:58.711] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:11:59.213] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:11:59.715] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:12:00.217] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:12:00.718] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:12:01.220] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:12:01.721] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:12:02.223] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:12:02.725] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:12:03.227] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:12:03.728] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:12:03.982] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 1.6 2.4 1.6 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 1.6 
[13:12:03.982] <TB2>     INFO: Test took 9034 ms.
[13:12:03.982] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:12:04.011] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:04.011] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:12:04.011] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:04.114] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[13:12:04.215] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:12:04.316] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 23.9188 mA
[13:12:04.418] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[13:12:04.518] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[13:12:04.619] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 23.9188 mA
[13:12:04.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 21.5188 mA
[13:12:04.821] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  93 Ia 25.5188 mA
[13:12:04.922] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  85 Ia 23.9188 mA
[13:12:05.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:12:05.124] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.9188 mA
[13:12:05.226] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[13:12:05.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[13:12:05.427] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[13:12:05.528] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.7188 mA
[13:12:05.629] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  85 Ia 24.7188 mA
[13:12:05.729] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  82 Ia 23.9188 mA
[13:12:05.831] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[13:12:05.932] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[13:12:06.033] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.5188 mA
[13:12:06.134] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  93 Ia 24.7188 mA
[13:12:06.234] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  90 Ia 23.9188 mA
[13:12:06.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[13:12:06.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  83 Ia 24.7188 mA
[13:12:06.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 23.9188 mA
[13:12:06.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[13:12:06.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 25.5188 mA
[13:12:06.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  70 Ia 23.9188 mA
[13:12:06.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[13:12:07.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[13:12:07.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 23.9188 mA
[13:12:07.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.3188 mA
[13:12:07.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 23.9188 mA
[13:12:07.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9188 mA
[13:12:07.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  88
[13:12:07.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[13:12:07.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  85
[13:12:07.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[13:12:07.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:12:07.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[13:12:07.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  82
[13:12:07.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:12:07.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  90
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  70
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  85
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[13:12:07.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:12:09.305] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:12:09.305] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  20.1
[13:12:09.337] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:09.337] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:12:09.337] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:09.472] <TB2>     INFO: Expecting 231680 events.
[13:12:17.553] <TB2>     INFO: 231680 events read in total (7363ms).
[13:12:17.705] <TB2>     INFO: Test took 8365ms.
[13:12:17.906] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:12:17.910] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 72
[13:12:17.913] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:12:17.917] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:12:17.920] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 122 and Delta(CalDel) = 59
[13:12:17.924] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:12:17.927] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:12:17.931] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 98 and Delta(CalDel) = 65
[13:12:17.934] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 119 and Delta(CalDel) = 62
[13:12:17.938] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:12:17.941] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 112 and Delta(CalDel) = 61
[13:12:17.945] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:12:17.948] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 98 and Delta(CalDel) = 66
[13:12:17.951] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 65
[13:12:17.955] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:12:17.959] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 109 and Delta(CalDel) = 65
[13:12:17.000] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:12:18.036] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:18.036] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:12:18.036] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:18.172] <TB2>     INFO: Expecting 231680 events.
[13:12:26.377] <TB2>     INFO: 231680 events read in total (7490ms).
[13:12:26.383] <TB2>     INFO: Test took 8342ms.
[13:12:26.408] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:12:26.718] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 178 +/- 34
[13:12:26.722] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:12:26.726] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:12:26.729] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[13:12:26.733] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[13:12:26.736] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[13:12:26.740] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 32.5
[13:12:26.744] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:12:26.748] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 30
[13:12:26.751] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[13:12:26.755] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 30.5
[13:12:26.759] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 34
[13:12:26.763] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32.5
[13:12:26.767] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31.5
[13:12:26.771] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 32
[13:12:26.806] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:12:26.806] <TB2>     INFO: CalDel:      128   178   144   132   115   141   130   151   140   146   143   149   170   163   132   148
[13:12:26.806] <TB2>     INFO: VthrComp:     51    51    51    51    52    51    51    51    52    51    51    51    51    51    51    51
[13:12:26.810] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat
[13:12:26.810] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C1.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C2.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C3.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C4.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C5.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C6.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C7.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C8.dat
[13:12:26.811] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C9.dat
[13:12:26.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C10.dat
[13:12:26.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C11.dat
[13:12:26.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C12.dat
[13:12:26.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C13.dat
[13:12:26.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C14.dat
[13:12:26.812] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:12:26.812] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:12:26.812] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:12:26.812] <TB2>     INFO: PixTestPretest::doTest() done, duration: 49 seconds
[13:12:26.812] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:12:26.896] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:12:26.896] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:12:26.896] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:12:26.896] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:12:26.899] <TB2>     INFO: ######################################################################
[13:12:26.899] <TB2>     INFO: PixTestTiming::doTest()
[13:12:26.899] <TB2>     INFO: ######################################################################
[13:12:26.900] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:26.900] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:12:26.900] <TB2>     INFO:    ----------------------------------------------------------------------
[13:12:26.900] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:12:28.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:12:31.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:12:33.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:12:35.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:12:37.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:12:40.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:12:42.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:12:44.705] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:12:46.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:12:48.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:12:50.770] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:12:53.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:12:55.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:12:57.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:12:59.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:13:02.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:13:03.657] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:13:05.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:13:06.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:13:08.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:13:09.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:13:11.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:13:12.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:13:14.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:13:15.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:13:17.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:13:18.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:13:20.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:13:21.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:13:23.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:13:24.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:13:26.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:13:29.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:13:30.648] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:13:32.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:13:33.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:13:35.208] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:13:36.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:13:38.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:13:39.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:13:43.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:13:45.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:13:48.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:13:50.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:13:52.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:13:54.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:13:57.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:13:59.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:14:01.166] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:14:03.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:14:05.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:14:07.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:14:10.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:14:12.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:14:14.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:14:17.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:14:19.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:14:21.623] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:14:23.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:14:26.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:14:28.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:14:30.715] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:14:32.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:14:35.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:14:37.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:14:39.809] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:14:42.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:14:44.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:14:46.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:14:48.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:14:51.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:14:53.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:14:54.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:14:57.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:14:59.515] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:15:01.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:15:04.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:15:06.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:15:08.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:15:10.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:15:12.400] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:15:13.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:15:15.442] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:15:16.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:15:18.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:15:20.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:15:21.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:15:23.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:15:24.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:15:26.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:15:27.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:15:29.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:15:30.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:15:32.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:15:33.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:15:35.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:15:36.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:15:38.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:15:39.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:15:41.298] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:15:42.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:15:44.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:15:45.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:15:47.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:15:49.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:15:51.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:15:54.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:15:56.474] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:15:58.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:16:01.020] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:16:03.294] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:16:05.567] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:16:07.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:16:10.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:16:12.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:16:14.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:16:16.932] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:16:19.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:16:21.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:16:23.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:16:26.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:16:28.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:16:30.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:16:32.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:16:35.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:16:37.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:16:39.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:16:42.328] <TB2>     INFO: TBM Phase Settings: 240
[13:16:42.328] <TB2>     INFO: 400MHz Phase: 4
[13:16:42.328] <TB2>     INFO: 160MHz Phase: 7
[13:16:42.328] <TB2>     INFO: Functional Phase Area: 5
[13:16:42.331] <TB2>     INFO: Test took 255432 ms.
[13:16:42.331] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:16:42.331] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:42.331] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:16:42.331] <TB2>     INFO:    ----------------------------------------------------------------------
[13:16:42.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:16:43.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:16:47.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:16:51.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:16:54.799] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:16:58.575] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:17:02.351] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:17:06.126] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:17:09.903] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:17:11.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:17:12.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:17:14.464] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:17:15.985] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:17:17.504] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:17:19.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:17:20.545] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:17:22.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:17:23.586] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:17:25.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:17:26.625] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:17:28.144] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:17:29.664] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:17:31.938] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:17:33.458] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:17:34.977] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:17:36.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:17:38.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:17:39.536] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:17:41.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:17:44.083] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:17:46.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:17:48.630] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:17:50.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:17:51.669] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:17:53.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:17:54.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:17:56.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:17:59.255] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:18:01.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:18:03.802] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:18:05.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:18:06.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:18:08.362] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:18:09.881] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:18:12.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:18:14.427] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:18:16.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:18:18.974] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:18:20.494] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:18:22.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:18:23.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:18:25.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:18:27.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:18:29.600] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:18:31.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:18:34.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:18:35.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:18:37.186] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:18:38.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:18:40.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:18:41.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:18:43.268] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:18:44.789] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:18:46.308] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:18:48.211] <TB2>     INFO: ROC Delay Settings: 228
[13:18:48.211] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:18:48.211] <TB2>     INFO: ROC Port 0 Delay: 4
[13:18:48.211] <TB2>     INFO: ROC Port 1 Delay: 4
[13:18:48.211] <TB2>     INFO: Functional ROC Area: 4
[13:18:48.214] <TB2>     INFO: Test took 125883 ms.
[13:18:48.214] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:18:48.214] <TB2>     INFO:    ----------------------------------------------------------------------
[13:18:48.214] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:18:48.214] <TB2>     INFO:    ----------------------------------------------------------------------
[13:18:49.353] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4408 4408 4408 4408 4408 4408 4408 4408 e062 c000 a101 80c0 4408 4408 4409 4408 4408 4409 4409 4409 e062 c000 
[13:18:49.353] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4408 4408 4408 4408 4408 4409 4408 4408 e022 c000 a102 8000 4409 4409 4409 4409 4409 4409 4409 4409 e022 c000 
[13:18:49.353] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4408 4409 4409 4408 4408 4408 4408 4408 e022 c000 a103 8040 4409 4409 4408 4409 4409 4408 4408 4408 e022 c000 
[13:18:49.353] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:19:03.557] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:03.557] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:19:17.719] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:17.719] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:19:31.916] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:31.916] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:19:46.217] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:46.217] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:20:00.271] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:00.271] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:20:14.378] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:14.378] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:20:28.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:28.402] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:20:42.492] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:42.492] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:20:56.598] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:56.598] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:21:10.676] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:11.058] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:11.071] <TB2>     INFO: Decoding statistics:
[13:21:11.071] <TB2>     INFO:   General information:
[13:21:11.071] <TB2>     INFO: 	 16bit words read:         240000000
[13:21:11.071] <TB2>     INFO: 	 valid events total:       20000000
[13:21:11.071] <TB2>     INFO: 	 empty events:             20000000
[13:21:11.071] <TB2>     INFO: 	 valid events with pixels: 0
[13:21:11.071] <TB2>     INFO: 	 valid pixel hits:         0
[13:21:11.071] <TB2>     INFO:   Event errors: 	           0
[13:21:11.071] <TB2>     INFO: 	 start marker:             0
[13:21:11.071] <TB2>     INFO: 	 stop marker:              0
[13:21:11.071] <TB2>     INFO: 	 overflow:                 0
[13:21:11.071] <TB2>     INFO: 	 invalid 5bit words:       0
[13:21:11.071] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:21:11.071] <TB2>     INFO:   TBM errors: 		           0
[13:21:11.071] <TB2>     INFO: 	 flawed TBM headers:       0
[13:21:11.071] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:21:11.071] <TB2>     INFO: 	 event ID mismatches:      0
[13:21:11.071] <TB2>     INFO:   ROC errors: 		           0
[13:21:11.071] <TB2>     INFO: 	 missing ROC header(s):    0
[13:21:11.071] <TB2>     INFO: 	 misplaced readback start: 0
[13:21:11.071] <TB2>     INFO:   Pixel decoding errors:	   0
[13:21:11.071] <TB2>     INFO: 	 pixel data incomplete:    0
[13:21:11.071] <TB2>     INFO: 	 pixel address:            0
[13:21:11.071] <TB2>     INFO: 	 pulse height fill bit:    0
[13:21:11.071] <TB2>     INFO: 	 buffer corruption:        0
[13:21:11.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.071] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:21:11.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.071] <TB2>     INFO:    Read back bit status: 1
[13:21:11.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.071] <TB2>     INFO:    Timings are good!
[13:21:11.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.071] <TB2>     INFO: Test took 142857 ms.
[13:21:11.071] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:21:11.072] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:21:11.072] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:21:11.072] <TB2>     INFO: PixTestTiming::doTest took 524175 ms.
[13:21:11.072] <TB2>     INFO: PixTestTiming::doTest() done
[13:21:11.072] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:21:11.072] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:21:11.072] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:21:11.072] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:21:11.072] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:21:11.073] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:21:11.073] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:21:11.425] <TB2>     INFO: ######################################################################
[13:21:11.425] <TB2>     INFO: PixTestAlive::doTest()
[13:21:11.425] <TB2>     INFO: ######################################################################
[13:21:11.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.429] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:21:11.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:11.430] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:21:11.778] <TB2>     INFO: Expecting 41600 events.
[13:21:15.861] <TB2>     INFO: 41600 events read in total (3368ms).
[13:21:15.862] <TB2>     INFO: Test took 4432ms.
[13:21:15.870] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:15.870] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:21:15.870] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:21:16.246] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:21:16.246] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    2    0
[13:21:16.246] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    0    0    0    0    0    2    0
[13:21:16.249] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:16.249] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:21:16.249] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:16.250] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:21:16.593] <TB2>     INFO: Expecting 41600 events.
[13:21:19.560] <TB2>     INFO: 41600 events read in total (2252ms).
[13:21:19.561] <TB2>     INFO: Test took 3311ms.
[13:21:19.561] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:19.561] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:21:19.561] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:21:19.561] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:21:19.969] <TB2>     INFO: PixTestAlive::maskTest() done
[13:21:19.970] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:21:19.972] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:19.972] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:21:19.972] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:19.975] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:21:20.323] <TB2>     INFO: Expecting 41600 events.
[13:21:24.408] <TB2>     INFO: 41600 events read in total (3370ms).
[13:21:24.409] <TB2>     INFO: Test took 4434ms.
[13:21:24.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:24.417] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:21:24.417] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:21:24.788] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:21:24.789] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:21:24.789] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:21:24.789] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:21:24.797] <TB2>     INFO: ######################################################################
[13:21:24.797] <TB2>     INFO: PixTestTrim::doTest()
[13:21:24.797] <TB2>     INFO: ######################################################################
[13:21:24.799] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:24.799] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:21:24.799] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:24.877] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:21:24.877] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:21:24.890] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:21:24.890] <TB2>     INFO:     run 1 of 1
[13:21:24.890] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:25.233] <TB2>     INFO: Expecting 5025280 events.
[13:22:10.567] <TB2>     INFO: 1417152 events read in total (44619ms).
[13:22:54.757] <TB2>     INFO: 2820328 events read in total (88809ms).
[13:23:39.136] <TB2>     INFO: 4235336 events read in total (133189ms).
[13:24:04.178] <TB2>     INFO: 5025280 events read in total (158230ms).
[13:24:04.215] <TB2>     INFO: Test took 159325ms.
[13:24:04.271] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:04.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:24:05.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:24:07.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:08.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:09.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:11.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:24:12.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:24:13.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:24:15.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:24:16.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:24:17.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:24:19.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:24:20.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:24:21.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:23.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:24.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:25.807] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234831872
[13:24:25.810] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2687 minThrLimit = 96.2682 minThrNLimit = 120.483 -> result = 96.2687 -> 96
[13:24:25.811] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6579 minThrLimit = 94.6342 minThrNLimit = 112.674 -> result = 94.6579 -> 94
[13:24:25.811] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8928 minThrLimit = 86.8582 minThrNLimit = 104.591 -> result = 86.8928 -> 86
[13:24:25.812] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1497 minThrLimit = 99.0573 minThrNLimit = 120.641 -> result = 99.1497 -> 99
[13:24:25.812] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.306 minThrLimit = 108.213 minThrNLimit = 133.453 -> result = 108.306 -> 108
[13:24:25.813] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4619 minThrLimit = 94.4536 minThrNLimit = 114.924 -> result = 94.4619 -> 94
[13:24:25.813] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7364 minThrLimit = 91.6882 minThrNLimit = 113.397 -> result = 91.7364 -> 91
[13:24:25.813] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2461 minThrLimit = 98.225 minThrNLimit = 118.285 -> result = 98.2461 -> 98
[13:24:25.814] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.935 minThrLimit = 106.927 minThrNLimit = 130.621 -> result = 106.935 -> 106
[13:24:25.814] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6495 minThrLimit = 84.5776 minThrNLimit = 105.068 -> result = 84.6495 -> 84
[13:24:25.815] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.255 minThrLimit = 96.2152 minThrNLimit = 119.221 -> result = 96.255 -> 96
[13:24:25.815] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5837 minThrLimit = 89.5066 minThrNLimit = 114.877 -> result = 89.5837 -> 89
[13:24:25.815] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.569 minThrLimit = 92.5653 minThrNLimit = 114.546 -> result = 92.569 -> 92
[13:24:25.816] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2607 minThrLimit = 93.2429 minThrNLimit = 113.527 -> result = 93.2607 -> 93
[13:24:25.816] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8317 minThrLimit = 90.8232 minThrNLimit = 109.394 -> result = 90.8317 -> 90
[13:24:25.816] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9994 minThrLimit = 91.9967 minThrNLimit = 112.702 -> result = 91.9994 -> 91
[13:24:25.816] <TB2>     INFO: ROC 0 VthrComp = 96
[13:24:25.817] <TB2>     INFO: ROC 1 VthrComp = 94
[13:24:25.817] <TB2>     INFO: ROC 2 VthrComp = 86
[13:24:25.817] <TB2>     INFO: ROC 3 VthrComp = 99
[13:24:25.817] <TB2>     INFO: ROC 4 VthrComp = 108
[13:24:25.817] <TB2>     INFO: ROC 5 VthrComp = 94
[13:24:25.817] <TB2>     INFO: ROC 6 VthrComp = 91
[13:24:25.817] <TB2>     INFO: ROC 7 VthrComp = 98
[13:24:25.817] <TB2>     INFO: ROC 8 VthrComp = 106
[13:24:25.817] <TB2>     INFO: ROC 9 VthrComp = 84
[13:24:25.818] <TB2>     INFO: ROC 10 VthrComp = 96
[13:24:25.818] <TB2>     INFO: ROC 11 VthrComp = 89
[13:24:25.818] <TB2>     INFO: ROC 12 VthrComp = 92
[13:24:25.818] <TB2>     INFO: ROC 13 VthrComp = 93
[13:24:25.818] <TB2>     INFO: ROC 14 VthrComp = 90
[13:24:25.818] <TB2>     INFO: ROC 15 VthrComp = 91
[13:24:25.818] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:24:25.818] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:24:25.830] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:24:25.830] <TB2>     INFO:     run 1 of 1
[13:24:25.830] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:26.180] <TB2>     INFO: Expecting 5025280 events.
[13:25:02.180] <TB2>     INFO: 892328 events read in total (35283ms).
[13:25:37.026] <TB2>     INFO: 1782408 events read in total (70129ms).
[13:26:12.359] <TB2>     INFO: 2671240 events read in total (105462ms).
[13:26:47.761] <TB2>     INFO: 3550872 events read in total (140864ms).
[13:27:21.628] <TB2>     INFO: 4426112 events read in total (174731ms).
[13:27:45.745] <TB2>     INFO: 5025280 events read in total (198848ms).
[13:27:45.814] <TB2>     INFO: Test took 199984ms.
[13:27:45.992] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:46.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:48.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:49.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:51.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:53.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:54.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:56.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:58.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:59.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:01.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:03.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:04.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:06.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:08.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:09.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:11.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:12.937] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310460416
[13:28:12.942] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.4793 for pixel 0/71 mean/min/max = 44.41/31.2556/57.5644
[13:28:12.942] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 63.7241 for pixel 17/1 mean/min/max = 48.1296/32.4959/63.7634
[13:28:12.942] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.3947 for pixel 18/9 mean/min/max = 46.6914/32.7686/60.6142
[13:28:12.943] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.2156 for pixel 37/1 mean/min/max = 46.3228/31.3797/61.2659
[13:28:12.943] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.6706 for pixel 5/12 mean/min/max = 47.4545/34.0483/60.8606
[13:28:12.943] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.5873 for pixel 0/3 mean/min/max = 46.0296/32.4701/59.5892
[13:28:12.944] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.9762 for pixel 49/0 mean/min/max = 47.1389/31.2374/63.0405
[13:28:12.944] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.0686 for pixel 37/0 mean/min/max = 45.9623/30.8069/61.1177
[13:28:12.944] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 64.3635 for pixel 15/9 mean/min/max = 49.2155/33.615/64.8159
[13:28:12.945] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.2095 for pixel 0/4 mean/min/max = 46.0241/32.7151/59.3331
[13:28:12.945] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.6584 for pixel 8/8 mean/min/max = 46.1938/31.5921/60.7955
[13:28:12.945] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.2101 for pixel 8/11 mean/min/max = 45.9858/33.586/58.3856
[13:28:12.946] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.9368 for pixel 0/7 mean/min/max = 46.2185/33.1921/59.2449
[13:28:12.946] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.0731 for pixel 0/16 mean/min/max = 46.0752/33.0652/59.0852
[13:28:12.946] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.6735 for pixel 51/2 mean/min/max = 45.8716/34.0295/57.7137
[13:28:12.947] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0696 for pixel 25/7 mean/min/max = 45.74/34.324/57.156
[13:28:12.947] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:28:13.079] <TB2>     INFO: Expecting 411648 events.
[13:28:20.614] <TB2>     INFO: 411648 events read in total (6816ms).
[13:28:20.620] <TB2>     INFO: Expecting 411648 events.
[13:28:28.160] <TB2>     INFO: 411648 events read in total (6871ms).
[13:28:28.168] <TB2>     INFO: Expecting 411648 events.
[13:28:35.683] <TB2>     INFO: 411648 events read in total (6846ms).
[13:28:35.694] <TB2>     INFO: Expecting 411648 events.
[13:28:43.224] <TB2>     INFO: 411648 events read in total (6868ms).
[13:28:43.237] <TB2>     INFO: Expecting 411648 events.
[13:28:50.749] <TB2>     INFO: 411648 events read in total (6856ms).
[13:28:50.764] <TB2>     INFO: Expecting 411648 events.
[13:28:58.315] <TB2>     INFO: 411648 events read in total (6894ms).
[13:28:58.334] <TB2>     INFO: Expecting 411648 events.
[13:29:05.842] <TB2>     INFO: 411648 events read in total (6851ms).
[13:29:05.861] <TB2>     INFO: Expecting 411648 events.
[13:29:13.433] <TB2>     INFO: 411648 events read in total (6906ms).
[13:29:13.452] <TB2>     INFO: Expecting 411648 events.
[13:29:21.150] <TB2>     INFO: 411648 events read in total (7033ms).
[13:29:21.175] <TB2>     INFO: Expecting 411648 events.
[13:29:28.696] <TB2>     INFO: 411648 events read in total (6878ms).
[13:29:28.722] <TB2>     INFO: Expecting 411648 events.
[13:29:36.349] <TB2>     INFO: 411648 events read in total (6977ms).
[13:29:36.381] <TB2>     INFO: Expecting 411648 events.
[13:29:43.922] <TB2>     INFO: 411648 events read in total (6906ms).
[13:29:43.956] <TB2>     INFO: Expecting 411648 events.
[13:29:51.583] <TB2>     INFO: 411648 events read in total (6997ms).
[13:29:51.619] <TB2>     INFO: Expecting 411648 events.
[13:29:59.199] <TB2>     INFO: 411648 events read in total (6942ms).
[13:29:59.235] <TB2>     INFO: Expecting 411648 events.
[13:30:06.735] <TB2>     INFO: 411648 events read in total (6864ms).
[13:30:06.773] <TB2>     INFO: Expecting 411648 events.
[13:30:14.301] <TB2>     INFO: 411648 events read in total (6890ms).
[13:30:14.340] <TB2>     INFO: Test took 121393ms.
[13:30:14.832] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1214 < 35 for itrim = 97; old thr = 33.7407 ... break
[13:30:14.858] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4904 < 35 for itrim = 111; old thr = 34.2142 ... break
[13:30:14.888] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3087 < 35 for itrim = 106; old thr = 33.5592 ... break
[13:30:14.927] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3597 < 35 for itrim = 122; old thr = 33.7164 ... break
[13:30:14.964] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4521 < 35 for itrim+1 = 117; old thr = 34.5765 ... break
[13:30:14.992] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6522 < 35 for itrim+1 = 105; old thr = 34.8707 ... break
[13:30:15.004] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6258 < 35 for itrim+1 = 83; old thr = 34.4865 ... break
[13:30:15.018] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0868 < 35 for itrim = 83; old thr = 34.5941 ... break
[13:30:15.052] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8054 < 35 for itrim+1 = 135; old thr = 34.5523 ... break
[13:30:15.080] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1054 < 35 for itrim = 111; old thr = 33.3817 ... break
[13:30:15.119] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7478 < 35 for itrim+1 = 115; old thr = 34.8841 ... break
[13:30:15.169] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6256 < 35 for itrim+1 = 111; old thr = 34.7273 ... break
[13:30:15.198] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0583 < 35 for itrim = 104; old thr = 33.8962 ... break
[13:30:15.228] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1601 < 35 for itrim = 101; old thr = 34.142 ... break
[13:30:15.258] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.653 < 35 for itrim+1 = 93; old thr = 34.5944 ... break
[13:30:15.298] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5254 < 35 for itrim+1 = 94; old thr = 34.7912 ... break
[13:30:15.373] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:30:15.383] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:15.383] <TB2>     INFO:     run 1 of 1
[13:30:15.383] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:15.726] <TB2>     INFO: Expecting 5025280 events.
[13:30:50.950] <TB2>     INFO: 872808 events read in total (34505ms).
[13:31:24.847] <TB2>     INFO: 1743928 events read in total (68402ms).
[13:31:59.740] <TB2>     INFO: 2614056 events read in total (103295ms).
[13:32:34.591] <TB2>     INFO: 3473656 events read in total (138146ms).
[13:33:09.406] <TB2>     INFO: 4329064 events read in total (172961ms).
[13:33:37.634] <TB2>     INFO: 5025280 events read in total (201189ms).
[13:33:37.715] <TB2>     INFO: Test took 202332ms.
[13:33:37.901] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:38.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:39.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:41.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:43.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:44.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:46.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:47.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:49.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:50.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:52.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:54.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:55.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:57.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:58.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:00.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:01.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:03.310] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275582976
[13:34:03.311] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.480211 .. 255.000000
[13:34:03.389] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:34:03.399] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:03.399] <TB2>     INFO:     run 1 of 1
[13:34:03.399] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:03.748] <TB2>     INFO: Expecting 8220160 events.
[13:34:37.581] <TB2>     INFO: 811520 events read in total (33118ms).
[13:35:11.097] <TB2>     INFO: 1623272 events read in total (66634ms).
[13:35:44.992] <TB2>     INFO: 2435160 events read in total (100529ms).
[13:36:18.843] <TB2>     INFO: 3246584 events read in total (134380ms).
[13:36:51.870] <TB2>     INFO: 4058248 events read in total (167407ms).
[13:37:24.706] <TB2>     INFO: 4869632 events read in total (200243ms).
[13:37:58.367] <TB2>     INFO: 5680024 events read in total (233904ms).
[13:38:31.412] <TB2>     INFO: 6489984 events read in total (266949ms).
[13:39:04.913] <TB2>     INFO: 7299200 events read in total (300450ms).
[13:39:38.324] <TB2>     INFO: 8108544 events read in total (333861ms).
[13:39:43.213] <TB2>     INFO: 8220160 events read in total (338750ms).
[13:39:43.341] <TB2>     INFO: Test took 339942ms.
[13:39:43.664] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:44.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:46.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:48.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:49.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:51.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:53.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:55.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:57.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:59.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:01.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:03.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:05.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:07.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:09.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:11.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:13.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:16.122] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303226880
[13:40:16.236] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.906217 .. 67.807458
[13:40:16.312] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 77 (-1/-1) hits flags = 528 (plus default)
[13:40:16.325] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:16.325] <TB2>     INFO:     run 1 of 1
[13:40:16.325] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:16.702] <TB2>     INFO: Expecting 2362880 events.
[13:40:52.918] <TB2>     INFO: 992280 events read in total (35501ms).
[13:41:30.007] <TB2>     INFO: 1984280 events read in total (72590ms).
[13:41:44.792] <TB2>     INFO: 2362880 events read in total (87375ms).
[13:41:44.830] <TB2>     INFO: Test took 88507ms.
[13:41:44.910] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:45.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:46.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:47.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:48.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:50.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:51.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:52.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:53.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:54.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:56.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:57.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:58.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:59.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:00.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:01.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:02.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:04.145] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387715072
[13:42:04.227] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.014590 .. 61.431622
[13:42:04.301] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 71 (-1/-1) hits flags = 528 (plus default)
[13:42:04.311] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:04.311] <TB2>     INFO:     run 1 of 1
[13:42:04.311] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:04.654] <TB2>     INFO: Expecting 2030080 events.
[13:42:43.138] <TB2>     INFO: 992512 events read in total (37769ms).
[13:43:20.380] <TB2>     INFO: 1985080 events read in total (75011ms).
[13:43:22.464] <TB2>     INFO: 2030080 events read in total (77095ms).
[13:43:22.495] <TB2>     INFO: Test took 78184ms.
[13:43:22.551] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:22.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:23.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:24.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:26.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:27.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:28.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:29.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:30.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:31.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:33.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:34.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:35.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:36.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:37.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:38.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:40.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:41.244] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415285248
[13:43:41.332] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.444132 .. 61.431622
[13:43:41.406] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 71 (-1/-1) hits flags = 528 (plus default)
[13:43:41.416] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:41.416] <TB2>     INFO:     run 1 of 1
[13:43:41.416] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:41.761] <TB2>     INFO: Expecting 1963520 events.
[13:44:18.989] <TB2>     INFO: 979568 events read in total (36513ms).
[13:44:56.137] <TB2>     INFO: 1958760 events read in total (73662ms).
[13:44:56.713] <TB2>     INFO: 1963520 events read in total (74238ms).
[13:44:56.738] <TB2>     INFO: Test took 75323ms.
[13:44:56.802] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:56.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:58.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:59.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:00.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:01.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:02.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:03.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:04.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:05.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:06.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:07.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:09.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:10.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:11.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:12.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:13.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:14.576] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420847616
[13:45:14.658] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:45:14.658] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:45:14.669] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:14.669] <TB2>     INFO:     run 1 of 1
[13:45:14.669] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:15.011] <TB2>     INFO: Expecting 1364480 events.
[13:45:55.535] <TB2>     INFO: 1075816 events read in total (39809ms).
[13:46:05.780] <TB2>     INFO: 1364480 events read in total (50054ms).
[13:46:05.793] <TB2>     INFO: Test took 51124ms.
[13:46:05.826] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:05.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:06.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:07.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:08.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:09.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:10.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:11.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:12.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:13.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:14.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:15.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:16.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:17.481] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:18.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:19.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:20.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:21.354] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424566784
[13:46:21.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[13:46:21.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[13:46:21.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[13:46:21.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[13:46:21.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[13:46:21.387] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[13:46:21.388] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C0.dat
[13:46:21.394] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C1.dat
[13:46:21.401] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C2.dat
[13:46:21.408] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C3.dat
[13:46:21.415] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C4.dat
[13:46:21.422] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C5.dat
[13:46:21.429] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C6.dat
[13:46:21.436] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C7.dat
[13:46:21.443] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C8.dat
[13:46:21.454] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C9.dat
[13:46:21.461] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C10.dat
[13:46:21.467] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C11.dat
[13:46:21.474] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C12.dat
[13:46:21.481] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C13.dat
[13:46:21.488] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C14.dat
[13:46:21.495] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C15.dat
[13:46:21.502] <TB2>     INFO: PixTestTrim::trimTest() done
[13:46:21.502] <TB2>     INFO: vtrim:      97 111 106 122 117 105  83  83 135 111 115 111 104 101  93  94 
[13:46:21.502] <TB2>     INFO: vthrcomp:   96  94  86  99 108  94  91  98 106  84  96  89  92  93  90  91 
[13:46:21.502] <TB2>     INFO: vcal mean:  34.99  35.00  34.98  34.97  34.98  34.95  35.09  35.06  34.95  34.93  34.98  35.00  35.01  35.03  34.98  34.98 
[13:46:21.502] <TB2>     INFO: vcal RMS:    0.85   0.91   1.07   0.91   0.84   0.85   1.36   1.09   0.94   0.88   0.88   0.78   0.82   0.83   1.12   0.80 
[13:46:21.502] <TB2>     INFO: bits mean:  10.13   9.06   9.45   9.62   8.89   9.16   7.66   8.09   8.94   9.50   9.73   9.14   9.17   9.25   9.04   8.96 
[13:46:21.502] <TB2>     INFO: bits RMS:    2.47   2.57   2.54   2.69   2.54   2.70   3.08   3.25   2.50   2.65   2.63   2.64   2.71   2.65   2.62   2.61 
[13:46:21.512] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:21.512] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:46:21.512] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:21.515] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:46:21.516] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:46:21.526] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:21.526] <TB2>     INFO:     run 1 of 1
[13:46:21.526] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:21.869] <TB2>     INFO: Expecting 4160000 events.
[13:47:07.775] <TB2>     INFO: 1160635 events read in total (45191ms).
[13:47:53.619] <TB2>     INFO: 2308475 events read in total (91035ms).
[13:48:39.309] <TB2>     INFO: 3444895 events read in total (136725ms).
[13:49:08.368] <TB2>     INFO: 4160000 events read in total (165784ms).
[13:49:08.423] <TB2>     INFO: Test took 166897ms.
[13:49:08.547] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:08.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:10.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:12.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:14.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:16.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:18.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:20.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:22.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:24.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:26.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:28.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:30.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:32.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:34.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:36.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:38.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:40.298] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378138624
[13:49:40.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:49:40.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:49:40.373] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 205 (-1/-1) hits flags = 528 (plus default)
[13:49:40.383] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:40.383] <TB2>     INFO:     run 1 of 1
[13:49:40.383] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:40.728] <TB2>     INFO: Expecting 4284800 events.
[13:50:26.412] <TB2>     INFO: 1101020 events read in total (44969ms).
[13:51:09.982] <TB2>     INFO: 2193335 events read in total (88539ms).
[13:51:53.382] <TB2>     INFO: 3273410 events read in total (131939ms).
[13:52:33.229] <TB2>     INFO: 4284800 events read in total (171786ms).
[13:52:33.296] <TB2>     INFO: Test took 172912ms.
[13:52:33.434] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:33.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:35.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:37.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:39.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:41.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:43.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:45.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:47.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:49.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:51.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:53.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:55.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:56.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:58.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:00.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:02.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:04.650] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382918656
[13:53:04.651] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:53:04.724] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:53:04.724] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 202 (-1/-1) hits flags = 528 (plus default)
[13:53:04.734] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:04.734] <TB2>     INFO:     run 1 of 1
[13:53:04.734] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:05.077] <TB2>     INFO: Expecting 4222400 events.
[13:53:50.433] <TB2>     INFO: 1108370 events read in total (44641ms).
[13:54:34.902] <TB2>     INFO: 2207465 events read in total (89110ms).
[13:55:17.836] <TB2>     INFO: 3294460 events read in total (132045ms).
[13:55:56.060] <TB2>     INFO: 4222400 events read in total (170268ms).
[13:55:56.124] <TB2>     INFO: Test took 171390ms.
[13:55:56.259] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:56.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:58.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:00.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:02.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:04.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:06.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:07.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:09.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:11.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:13.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:15.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:17.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:19.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:21.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:23.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:25.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:27.112] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393273344
[13:56:27.113] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:56:27.193] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:56:27.193] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 198 (-1/-1) hits flags = 528 (plus default)
[13:56:27.204] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:27.204] <TB2>     INFO:     run 1 of 1
[13:56:27.204] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:27.547] <TB2>     INFO: Expecting 4139200 events.
[13:57:13.320] <TB2>     INFO: 1118255 events read in total (45057ms).
[13:57:57.301] <TB2>     INFO: 2226020 events read in total (89038ms).
[13:58:41.872] <TB2>     INFO: 3322035 events read in total (133609ms).
[13:59:15.386] <TB2>     INFO: 4139200 events read in total (167123ms).
[13:59:15.450] <TB2>     INFO: Test took 168246ms.
[13:59:15.584] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:15.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:17.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:19.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:21.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:23.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:25.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:27.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:29.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:31.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:33.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:35.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:37.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:39.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:41.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:43.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:45.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:47.554] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420782080
[13:59:47.555] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:59:47.628] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:59:47.628] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 200 (-1/-1) hits flags = 528 (plus default)
[13:59:47.638] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:47.638] <TB2>     INFO:     run 1 of 1
[13:59:47.638] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:47.990] <TB2>     INFO: Expecting 4180800 events.
[14:00:33.781] <TB2>     INFO: 1112475 events read in total (45076ms).
[14:01:18.663] <TB2>     INFO: 2215070 events read in total (89958ms).
[14:02:03.557] <TB2>     INFO: 3306145 events read in total (134853ms).
[14:02:39.269] <TB2>     INFO: 4180800 events read in total (170564ms).
[14:02:39.328] <TB2>     INFO: Test took 171690ms.
[14:02:39.461] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:39.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:41.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:43.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:45.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:47.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:49.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:51.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:53.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:54.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:56.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:58.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:00.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:02.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:04.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:06.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:08.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:10.418] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381808640
[14:03:10.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.91348, thr difference RMS: 1.61873
[14:03:10.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.8895, thr difference RMS: 1.42451
[14:03:10.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.22443, thr difference RMS: 1.67548
[14:03:10.419] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.87078, thr difference RMS: 1.32067
[14:03:10.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.242, thr difference RMS: 1.33431
[14:03:10.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.86016, thr difference RMS: 1.75693
[14:03:10.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.31522, thr difference RMS: 1.8397
[14:03:10.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.2385, thr difference RMS: 1.44082
[14:03:10.420] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.8366, thr difference RMS: 1.5548
[14:03:10.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.39372, thr difference RMS: 1.31185
[14:03:10.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.12694, thr difference RMS: 1.67655
[14:03:10.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.57114, thr difference RMS: 1.49333
[14:03:10.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.68328, thr difference RMS: 1.51413
[14:03:10.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.32028, thr difference RMS: 1.57598
[14:03:10.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.63586, thr difference RMS: 1.54587
[14:03:10.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.29919, thr difference RMS: 1.58287
[14:03:10.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.93842, thr difference RMS: 1.6104
[14:03:10.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.8411, thr difference RMS: 1.42529
[14:03:10.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.15797, thr difference RMS: 1.65519
[14:03:10.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.72754, thr difference RMS: 1.32745
[14:03:10.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.184, thr difference RMS: 1.35109
[14:03:10.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.74216, thr difference RMS: 1.75795
[14:03:10.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.17476, thr difference RMS: 1.85196
[14:03:10.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.2149, thr difference RMS: 1.44919
[14:03:10.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.7465, thr difference RMS: 1.55283
[14:03:10.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.40241, thr difference RMS: 1.31468
[14:03:10.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.08342, thr difference RMS: 1.65944
[14:03:10.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.53789, thr difference RMS: 1.46046
[14:03:10.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.65818, thr difference RMS: 1.52443
[14:03:10.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.26699, thr difference RMS: 1.59115
[14:03:10.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.69124, thr difference RMS: 1.53484
[14:03:10.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.27899, thr difference RMS: 1.5841
[14:03:10.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.99993, thr difference RMS: 1.64719
[14:03:10.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.8274, thr difference RMS: 1.41191
[14:03:10.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.19622, thr difference RMS: 1.6171
[14:03:10.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.80406, thr difference RMS: 1.32121
[14:03:10.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.2514, thr difference RMS: 1.32533
[14:03:10.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.79634, thr difference RMS: 1.74558
[14:03:10.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.15554, thr difference RMS: 1.84724
[14:03:10.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.2094, thr difference RMS: 1.46018
[14:03:10.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.8017, thr difference RMS: 1.54647
[14:03:10.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.57174, thr difference RMS: 1.30365
[14:03:10.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.17518, thr difference RMS: 1.65845
[14:03:10.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.57151, thr difference RMS: 1.47224
[14:03:10.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.74553, thr difference RMS: 1.50868
[14:03:10.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.33296, thr difference RMS: 1.59168
[14:03:10.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.81499, thr difference RMS: 1.53396
[14:03:10.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.30594, thr difference RMS: 1.58502
[14:03:10.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.00625, thr difference RMS: 1.66241
[14:03:10.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.7815, thr difference RMS: 1.43206
[14:03:10.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.21457, thr difference RMS: 1.6433
[14:03:10.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.8689, thr difference RMS: 1.3291
[14:03:10.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.3624, thr difference RMS: 1.31329
[14:03:10.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.82738, thr difference RMS: 1.74181
[14:03:10.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.14459, thr difference RMS: 1.86963
[14:03:10.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.3236, thr difference RMS: 1.47605
[14:03:10.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.9087, thr difference RMS: 1.52449
[14:03:10.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.70323, thr difference RMS: 1.30094
[14:03:10.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.29111, thr difference RMS: 1.67722
[14:03:10.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.67555, thr difference RMS: 1.45843
[14:03:10.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.82627, thr difference RMS: 1.50146
[14:03:10.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.43596, thr difference RMS: 1.57186
[14:03:10.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.00294, thr difference RMS: 1.52758
[14:03:10.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.30757, thr difference RMS: 1.59482
[14:03:10.540] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:03:10.544] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2505 seconds
[14:03:10.544] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:03:11.251] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:03:11.251] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:03:11.254] <TB2>     INFO: ######################################################################
[14:03:11.254] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:03:11.254] <TB2>     INFO: ######################################################################
[14:03:11.254] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:11.254] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:03:11.254] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:11.254] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:03:11.265] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:03:11.265] <TB2>     INFO:     run 1 of 1
[14:03:11.265] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:11.615] <TB2>     INFO: Expecting 59072000 events.
[14:03:40.670] <TB2>     INFO: 1073000 events read in total (28340ms).
[14:04:08.892] <TB2>     INFO: 2142000 events read in total (56562ms).
[14:04:37.095] <TB2>     INFO: 3211800 events read in total (84765ms).
[14:05:05.209] <TB2>     INFO: 4282800 events read in total (112879ms).
[14:05:33.297] <TB2>     INFO: 5351600 events read in total (140967ms).
[14:06:01.556] <TB2>     INFO: 6423000 events read in total (169226ms).
[14:06:29.812] <TB2>     INFO: 7493200 events read in total (197482ms).
[14:06:57.931] <TB2>     INFO: 8562000 events read in total (225601ms).
[14:07:26.134] <TB2>     INFO: 9633800 events read in total (253804ms).
[14:07:54.274] <TB2>     INFO: 10703000 events read in total (281944ms).
[14:08:22.449] <TB2>     INFO: 11771800 events read in total (310119ms).
[14:08:50.684] <TB2>     INFO: 12844200 events read in total (338354ms).
[14:09:18.822] <TB2>     INFO: 13912600 events read in total (366492ms).
[14:09:46.998] <TB2>     INFO: 14980800 events read in total (394668ms).
[14:10:15.213] <TB2>     INFO: 16053800 events read in total (422883ms).
[14:10:43.270] <TB2>     INFO: 17123000 events read in total (450940ms).
[14:11:11.491] <TB2>     INFO: 18194800 events read in total (479161ms).
[14:11:39.600] <TB2>     INFO: 19265000 events read in total (507270ms).
[14:12:07.777] <TB2>     INFO: 20333400 events read in total (535447ms).
[14:12:35.847] <TB2>     INFO: 21405000 events read in total (563517ms).
[14:13:03.979] <TB2>     INFO: 22474200 events read in total (591649ms).
[14:13:32.040] <TB2>     INFO: 23543400 events read in total (619710ms).
[14:14:00.183] <TB2>     INFO: 24615800 events read in total (647853ms).
[14:14:28.267] <TB2>     INFO: 25684400 events read in total (675937ms).
[14:14:56.454] <TB2>     INFO: 26752800 events read in total (704124ms).
[14:15:24.575] <TB2>     INFO: 27825200 events read in total (732245ms).
[14:15:52.815] <TB2>     INFO: 28894600 events read in total (760485ms).
[14:16:20.941] <TB2>     INFO: 29964200 events read in total (788611ms).
[14:16:49.202] <TB2>     INFO: 31035400 events read in total (816872ms).
[14:17:17.280] <TB2>     INFO: 32103800 events read in total (844950ms).
[14:17:45.404] <TB2>     INFO: 33173400 events read in total (873074ms).
[14:18:13.633] <TB2>     INFO: 34245400 events read in total (901303ms).
[14:18:41.843] <TB2>     INFO: 35314200 events read in total (929513ms).
[14:19:10.078] <TB2>     INFO: 36384800 events read in total (957748ms).
[14:19:38.236] <TB2>     INFO: 37454800 events read in total (985906ms).
[14:20:06.385] <TB2>     INFO: 38523200 events read in total (1014055ms).
[14:20:34.543] <TB2>     INFO: 39594200 events read in total (1042213ms).
[14:21:02.739] <TB2>     INFO: 40664200 events read in total (1070409ms).
[14:21:30.752] <TB2>     INFO: 41732600 events read in total (1098422ms).
[14:21:58.878] <TB2>     INFO: 42803200 events read in total (1126548ms).
[14:22:27.062] <TB2>     INFO: 43873000 events read in total (1154732ms).
[14:22:55.199] <TB2>     INFO: 44942000 events read in total (1182869ms).
[14:23:23.358] <TB2>     INFO: 46014000 events read in total (1211028ms).
[14:23:51.732] <TB2>     INFO: 47083200 events read in total (1239402ms).
[14:24:19.349] <TB2>     INFO: 48151600 events read in total (1267019ms).
[14:24:47.003] <TB2>     INFO: 49223800 events read in total (1294673ms).
[14:25:15.029] <TB2>     INFO: 50292200 events read in total (1322699ms).
[14:25:42.304] <TB2>     INFO: 51360200 events read in total (1349974ms).
[14:26:10.471] <TB2>     INFO: 52431600 events read in total (1378141ms).
[14:26:38.674] <TB2>     INFO: 53501000 events read in total (1406344ms).
[14:27:06.686] <TB2>     INFO: 54569200 events read in total (1434356ms).
[14:27:34.805] <TB2>     INFO: 55640200 events read in total (1462475ms).
[14:28:02.958] <TB2>     INFO: 56710400 events read in total (1490628ms).
[14:28:30.982] <TB2>     INFO: 57778800 events read in total (1518652ms).
[14:28:59.179] <TB2>     INFO: 58850400 events read in total (1546849ms).
[14:29:05.374] <TB2>     INFO: 59072000 events read in total (1553044ms).
[14:29:05.394] <TB2>     INFO: Test took 1554129ms.
[14:29:05.452] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:05.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:05.581] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:06.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:06.821] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:08.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:08.054] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:09.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:09.288] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:10.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:10.504] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:11.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:11.723] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:12.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:12.927] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:14.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:14.126] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:15.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:15.343] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:16.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:16.546] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:17.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:17.785] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:19.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:19.029] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:20.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:20.241] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:21.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:21.456] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:22.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:22.698] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:23.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:23.901] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:25.073] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499458048
[14:29:25.104] <TB2>     INFO: PixTestScurves::scurves() done 
[14:29:25.105] <TB2>     INFO: Vcal mean:  35.08  35.15  35.12  35.10  35.09  35.08  35.23  35.18  35.13  35.04  35.06  35.08  35.22  35.10  35.13  35.10 
[14:29:25.105] <TB2>     INFO: Vcal RMS:    0.72   0.78   0.96   0.78   0.72   0.72   1.32   1.01   0.82   0.76   0.77   0.65   0.71   0.70   1.02   0.66 
[14:29:25.105] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:29:25.177] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:29:25.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:29:25.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:29:25.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:29:25.177] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:29:25.178] <TB2>     INFO: ######################################################################
[14:29:25.178] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:29:25.178] <TB2>     INFO: ######################################################################
[14:29:25.181] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:29:25.528] <TB2>     INFO: Expecting 41600 events.
[14:29:29.607] <TB2>     INFO: 41600 events read in total (3360ms).
[14:29:29.608] <TB2>     INFO: Test took 4427ms.
[14:29:29.615] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:29.615] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[14:29:29.615] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:29:29.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 49, 30] has eff 0/10
[14:29:29.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 49, 30]
[14:29:29.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 8, 79] has eff 0/10
[14:29:29.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 8, 79]
[14:29:29.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 39, 35] has eff 0/10
[14:29:29.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 39, 35]
[14:29:29.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 46, 79] has eff 0/10
[14:29:29.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 46, 79]
[14:29:29.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[14:29:29.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:29:29.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:29:29.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:29:29.963] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:30.309] <TB2>     INFO: Expecting 41600 events.
[14:29:34.432] <TB2>     INFO: 41600 events read in total (3408ms).
[14:29:34.433] <TB2>     INFO: Test took 4470ms.
[14:29:34.440] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:34.440] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:29:34.440] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:29:34.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.629
[14:29:34.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[14:29:34.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.066
[14:29:34.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 167
[14:29:34.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.577
[14:29:34.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.005
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 175
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.367
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.715
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.037
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.486
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.737
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 188
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.025
[14:29:34.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.975
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.466
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 198
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.174
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.092
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.727
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 185
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.869
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:29:34.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:29:34.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:29:34.532] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:34.883] <TB2>     INFO: Expecting 41600 events.
[14:29:39.030] <TB2>     INFO: 41600 events read in total (3433ms).
[14:29:39.032] <TB2>     INFO: Test took 4500ms.
[14:29:39.039] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:39.039] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:29:39.039] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:29:39.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 13
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.7768
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 88
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5492
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 67
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.2094
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,18] phvalue 56
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8938
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 67
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6837
[14:29:39.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 69
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7736
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8584
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 64
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.4617
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 65
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9765
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,43] phvalue 80
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8031
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 70
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1757
[14:29:39.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 69
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 99.0158
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 100
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3902
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 69
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1022
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 61
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0431
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 83
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.245
[14:29:39.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 92
[14:29:39.048] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[14:29:39.451] <TB2>     INFO: Expecting 2560 events.
[14:29:40.409] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:40.409] <TB2>     INFO: Test took 1361ms.
[14:29:40.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:40.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[14:29:40.917] <TB2>     INFO: Expecting 2560 events.
[14:29:41.875] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:41.875] <TB2>     INFO: Test took 1465ms.
[14:29:41.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:41.876] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 18, 2 2
[14:29:42.383] <TB2>     INFO: Expecting 2560 events.
[14:29:43.340] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:43.341] <TB2>     INFO: Test took 1465ms.
[14:29:43.341] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:43.342] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 3 3
[14:29:43.848] <TB2>     INFO: Expecting 2560 events.
[14:29:44.806] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:44.807] <TB2>     INFO: Test took 1465ms.
[14:29:44.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:44.808] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 4 4
[14:29:45.314] <TB2>     INFO: Expecting 2560 events.
[14:29:46.272] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:46.272] <TB2>     INFO: Test took 1464ms.
[14:29:46.272] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:46.273] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[14:29:46.780] <TB2>     INFO: Expecting 2560 events.
[14:29:47.740] <TB2>     INFO: 2560 events read in total (245ms).
[14:29:47.740] <TB2>     INFO: Test took 1467ms.
[14:29:47.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:47.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 6 6
[14:29:48.248] <TB2>     INFO: Expecting 2560 events.
[14:29:49.207] <TB2>     INFO: 2560 events read in total (245ms).
[14:29:49.207] <TB2>     INFO: Test took 1466ms.
[14:29:49.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:49.208] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:29:49.716] <TB2>     INFO: Expecting 2560 events.
[14:29:50.674] <TB2>     INFO: 2560 events read in total (244ms).
[14:29:50.675] <TB2>     INFO: Test took 1467ms.
[14:29:50.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:50.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 43, 8 8
[14:29:51.183] <TB2>     INFO: Expecting 2560 events.
[14:29:52.141] <TB2>     INFO: 2560 events read in total (244ms).
[14:29:52.141] <TB2>     INFO: Test took 1466ms.
[14:29:52.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:52.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[14:29:52.649] <TB2>     INFO: Expecting 2560 events.
[14:29:53.606] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:53.607] <TB2>     INFO: Test took 1465ms.
[14:29:53.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:53.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 10 10
[14:29:54.114] <TB2>     INFO: Expecting 2560 events.
[14:29:55.072] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:55.072] <TB2>     INFO: Test took 1465ms.
[14:29:55.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:55.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[14:29:55.580] <TB2>     INFO: Expecting 2560 events.
[14:29:56.537] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:56.538] <TB2>     INFO: Test took 1466ms.
[14:29:56.538] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:56.538] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 12 12
[14:29:57.046] <TB2>     INFO: Expecting 2560 events.
[14:29:58.003] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:58.003] <TB2>     INFO: Test took 1465ms.
[14:29:58.004] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:58.004] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 13 13
[14:29:58.510] <TB2>     INFO: Expecting 2560 events.
[14:29:59.469] <TB2>     INFO: 2560 events read in total (244ms).
[14:29:59.470] <TB2>     INFO: Test took 1466ms.
[14:29:59.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:59.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 14 14
[14:29:59.977] <TB2>     INFO: Expecting 2560 events.
[14:30:00.937] <TB2>     INFO: 2560 events read in total (245ms).
[14:30:00.937] <TB2>     INFO: Test took 1467ms.
[14:30:00.938] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:00.938] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[14:30:01.445] <TB2>     INFO: Expecting 2560 events.
[14:30:02.403] <TB2>     INFO: 2560 events read in total (243ms).
[14:30:02.403] <TB2>     INFO: Test took 1466ms.
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:30:02.404] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:30:02.407] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:02.913] <TB2>     INFO: Expecting 655360 events.
[14:30:14.685] <TB2>     INFO: 655360 events read in total (11057ms).
[14:30:14.696] <TB2>     INFO: Expecting 655360 events.
[14:30:26.323] <TB2>     INFO: 655360 events read in total (11070ms).
[14:30:26.338] <TB2>     INFO: Expecting 655360 events.
[14:30:37.977] <TB2>     INFO: 655360 events read in total (11082ms).
[14:30:37.997] <TB2>     INFO: Expecting 655360 events.
[14:30:49.625] <TB2>     INFO: 655360 events read in total (11082ms).
[14:30:49.649] <TB2>     INFO: Expecting 655360 events.
[14:31:01.258] <TB2>     INFO: 655360 events read in total (11059ms).
[14:31:01.285] <TB2>     INFO: Expecting 655360 events.
[14:31:12.927] <TB2>     INFO: 655360 events read in total (11103ms).
[14:31:12.961] <TB2>     INFO: Expecting 655360 events.
[14:31:24.529] <TB2>     INFO: 655360 events read in total (11036ms).
[14:31:24.567] <TB2>     INFO: Expecting 655360 events.
[14:31:36.166] <TB2>     INFO: 655360 events read in total (11070ms).
[14:31:36.206] <TB2>     INFO: Expecting 655360 events.
[14:31:47.903] <TB2>     INFO: 655360 events read in total (11165ms).
[14:31:47.956] <TB2>     INFO: Expecting 655360 events.
[14:31:59.609] <TB2>     INFO: 655360 events read in total (11127ms).
[14:31:59.658] <TB2>     INFO: Expecting 655360 events.
[14:32:11.372] <TB2>     INFO: 655360 events read in total (11188ms).
[14:32:11.432] <TB2>     INFO: Expecting 655360 events.
[14:32:23.103] <TB2>     INFO: 655360 events read in total (11144ms).
[14:32:23.160] <TB2>     INFO: Expecting 655360 events.
[14:32:34.848] <TB2>     INFO: 655360 events read in total (11162ms).
[14:32:34.917] <TB2>     INFO: Expecting 655360 events.
[14:32:46.662] <TB2>     INFO: 655360 events read in total (11218ms).
[14:32:46.728] <TB2>     INFO: Expecting 655360 events.
[14:32:58.389] <TB2>     INFO: 655360 events read in total (11134ms).
[14:32:58.460] <TB2>     INFO: Expecting 655360 events.
[14:33:10.187] <TB2>     INFO: 655360 events read in total (11200ms).
[14:33:10.261] <TB2>     INFO: Test took 187854ms.
[14:33:10.353] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:10.663] <TB2>     INFO: Expecting 655360 events.
[14:33:22.440] <TB2>     INFO: 655360 events read in total (11062ms).
[14:33:22.451] <TB2>     INFO: Expecting 655360 events.
[14:33:34.169] <TB2>     INFO: 655360 events read in total (11159ms).
[14:33:34.184] <TB2>     INFO: Expecting 655360 events.
[14:33:45.807] <TB2>     INFO: 655360 events read in total (11068ms).
[14:33:45.827] <TB2>     INFO: Expecting 655360 events.
[14:33:57.489] <TB2>     INFO: 655360 events read in total (11111ms).
[14:33:57.512] <TB2>     INFO: Expecting 655360 events.
[14:34:09.150] <TB2>     INFO: 655360 events read in total (11089ms).
[14:34:09.177] <TB2>     INFO: Expecting 655360 events.
[14:34:20.621] <TB2>     INFO: 655360 events read in total (10898ms).
[14:34:20.653] <TB2>     INFO: Expecting 655360 events.
[14:34:32.074] <TB2>     INFO: 655360 events read in total (10876ms).
[14:34:32.111] <TB2>     INFO: Expecting 655360 events.
[14:34:43.502] <TB2>     INFO: 655360 events read in total (10856ms).
[14:34:43.544] <TB2>     INFO: Expecting 655360 events.
[14:34:55.360] <TB2>     INFO: 655360 events read in total (11289ms).
[14:34:55.415] <TB2>     INFO: Expecting 655360 events.
[14:35:06.724] <TB2>     INFO: 655360 events read in total (10782ms).
[14:35:06.774] <TB2>     INFO: Expecting 655360 events.
[14:35:18.080] <TB2>     INFO: 655360 events read in total (10779ms).
[14:35:18.138] <TB2>     INFO: Expecting 655360 events.
[14:35:29.760] <TB2>     INFO: 655360 events read in total (11095ms).
[14:35:29.817] <TB2>     INFO: Expecting 655360 events.
[14:35:41.380] <TB2>     INFO: 655360 events read in total (11036ms).
[14:35:41.450] <TB2>     INFO: Expecting 655360 events.
[14:35:53.095] <TB2>     INFO: 655360 events read in total (11119ms).
[14:35:53.161] <TB2>     INFO: Expecting 655360 events.
[14:36:04.510] <TB2>     INFO: 655360 events read in total (10823ms).
[14:36:04.579] <TB2>     INFO: Expecting 655360 events.
[14:36:15.906] <TB2>     INFO: 655360 events read in total (10800ms).
[14:36:15.981] <TB2>     INFO: Test took 185628ms.
[14:36:16.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:36:16.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:36:16.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:36:16.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:36:16.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:36:16.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:36:16.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:36:16.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:36:16.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:36:16.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:36:16.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:36:16.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:36:16.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:36:16.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:36:16.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:36:16.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:36:16.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:36:16.159] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.166] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.173] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:16.180] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.187] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.194] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.201] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.207] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.214] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.221] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.228] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.235] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:16.242] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:16.249] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:36:16.255] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:36:16.262] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:36:16.269] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:36:16.276] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:36:16.283] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.290] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.296] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:16.303] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.310] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:36:16.317] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:36:16.324] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:36:16.330] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.337] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.344] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:36:16.351] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:36:16.400] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[14:36:16.400] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[14:36:16.400] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[14:36:16.400] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[14:36:16.400] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[14:36:16.400] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[14:36:16.401] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[14:36:16.402] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[14:36:16.749] <TB2>     INFO: Expecting 41600 events.
[14:36:20.549] <TB2>     INFO: 41600 events read in total (3085ms).
[14:36:20.549] <TB2>     INFO: Test took 4144ms.
[14:36:21.197] <TB2>     INFO: Expecting 41600 events.
[14:36:24.991] <TB2>     INFO: 41600 events read in total (3079ms).
[14:36:24.992] <TB2>     INFO: Test took 4137ms.
[14:36:25.638] <TB2>     INFO: Expecting 41600 events.
[14:36:29.416] <TB2>     INFO: 41600 events read in total (3063ms).
[14:36:29.417] <TB2>     INFO: Test took 4122ms.
[14:36:29.720] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:29.852] <TB2>     INFO: Expecting 2560 events.
[14:36:30.808] <TB2>     INFO: 2560 events read in total (241ms).
[14:36:30.808] <TB2>     INFO: Test took 1088ms.
[14:36:30.810] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:31.318] <TB2>     INFO: Expecting 2560 events.
[14:36:32.274] <TB2>     INFO: 2560 events read in total (241ms).
[14:36:32.275] <TB2>     INFO: Test took 1465ms.
[14:36:32.277] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:32.783] <TB2>     INFO: Expecting 2560 events.
[14:36:33.739] <TB2>     INFO: 2560 events read in total (241ms).
[14:36:33.740] <TB2>     INFO: Test took 1463ms.
[14:36:33.742] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:34.248] <TB2>     INFO: Expecting 2560 events.
[14:36:35.204] <TB2>     INFO: 2560 events read in total (241ms).
[14:36:35.205] <TB2>     INFO: Test took 1464ms.
[14:36:35.206] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:35.712] <TB2>     INFO: Expecting 2560 events.
[14:36:36.669] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:36.669] <TB2>     INFO: Test took 1463ms.
[14:36:36.671] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:37.177] <TB2>     INFO: Expecting 2560 events.
[14:36:38.134] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:38.135] <TB2>     INFO: Test took 1464ms.
[14:36:38.136] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:38.644] <TB2>     INFO: Expecting 2560 events.
[14:36:39.603] <TB2>     INFO: 2560 events read in total (245ms).
[14:36:39.604] <TB2>     INFO: Test took 1468ms.
[14:36:39.606] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:40.112] <TB2>     INFO: Expecting 2560 events.
[14:36:41.071] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:41.071] <TB2>     INFO: Test took 1465ms.
[14:36:41.073] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:41.579] <TB2>     INFO: Expecting 2560 events.
[14:36:42.538] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:42.538] <TB2>     INFO: Test took 1465ms.
[14:36:42.540] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:43.046] <TB2>     INFO: Expecting 2560 events.
[14:36:44.005] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:44.006] <TB2>     INFO: Test took 1466ms.
[14:36:44.008] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:44.514] <TB2>     INFO: Expecting 2560 events.
[14:36:45.473] <TB2>     INFO: 2560 events read in total (244ms).
[14:36:45.473] <TB2>     INFO: Test took 1466ms.
[14:36:45.476] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:45.981] <TB2>     INFO: Expecting 2560 events.
[14:36:46.939] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:46.939] <TB2>     INFO: Test took 1463ms.
[14:36:46.942] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:47.448] <TB2>     INFO: Expecting 2560 events.
[14:36:48.406] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:48.406] <TB2>     INFO: Test took 1464ms.
[14:36:48.408] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:48.914] <TB2>     INFO: Expecting 2560 events.
[14:36:49.871] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:49.872] <TB2>     INFO: Test took 1464ms.
[14:36:49.875] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:50.380] <TB2>     INFO: Expecting 2560 events.
[14:36:51.340] <TB2>     INFO: 2560 events read in total (245ms).
[14:36:51.340] <TB2>     INFO: Test took 1465ms.
[14:36:51.342] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:51.848] <TB2>     INFO: Expecting 2560 events.
[14:36:52.806] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:52.807] <TB2>     INFO: Test took 1465ms.
[14:36:52.810] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:53.315] <TB2>     INFO: Expecting 2560 events.
[14:36:54.272] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:54.273] <TB2>     INFO: Test took 1464ms.
[14:36:54.275] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:54.781] <TB2>     INFO: Expecting 2560 events.
[14:36:55.739] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:55.739] <TB2>     INFO: Test took 1465ms.
[14:36:55.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:56.248] <TB2>     INFO: Expecting 2560 events.
[14:36:57.206] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:57.206] <TB2>     INFO: Test took 1465ms.
[14:36:57.211] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:57.715] <TB2>     INFO: Expecting 2560 events.
[14:36:58.672] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:58.673] <TB2>     INFO: Test took 1462ms.
[14:36:58.675] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:59.181] <TB2>     INFO: Expecting 2560 events.
[14:37:00.138] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:00.138] <TB2>     INFO: Test took 1463ms.
[14:37:00.140] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:00.647] <TB2>     INFO: Expecting 2560 events.
[14:37:01.605] <TB2>     INFO: 2560 events read in total (243ms).
[14:37:01.606] <TB2>     INFO: Test took 1467ms.
[14:37:01.608] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:02.113] <TB2>     INFO: Expecting 2560 events.
[14:37:03.070] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:03.070] <TB2>     INFO: Test took 1462ms.
[14:37:03.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:03.579] <TB2>     INFO: Expecting 2560 events.
[14:37:04.537] <TB2>     INFO: 2560 events read in total (243ms).
[14:37:04.538] <TB2>     INFO: Test took 1466ms.
[14:37:04.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:05.046] <TB2>     INFO: Expecting 2560 events.
[14:37:06.003] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:06.003] <TB2>     INFO: Test took 1464ms.
[14:37:06.005] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:06.511] <TB2>     INFO: Expecting 2560 events.
[14:37:07.468] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:07.469] <TB2>     INFO: Test took 1464ms.
[14:37:07.471] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:07.977] <TB2>     INFO: Expecting 2560 events.
[14:37:08.933] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:08.933] <TB2>     INFO: Test took 1463ms.
[14:37:08.935] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:09.441] <TB2>     INFO: Expecting 2560 events.
[14:37:10.398] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:10.399] <TB2>     INFO: Test took 1464ms.
[14:37:10.401] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:10.907] <TB2>     INFO: Expecting 2560 events.
[14:37:11.864] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:11.865] <TB2>     INFO: Test took 1464ms.
[14:37:11.867] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:12.373] <TB2>     INFO: Expecting 2560 events.
[14:37:13.330] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:13.330] <TB2>     INFO: Test took 1463ms.
[14:37:13.332] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:13.838] <TB2>     INFO: Expecting 2560 events.
[14:37:14.796] <TB2>     INFO: 2560 events read in total (243ms).
[14:37:14.796] <TB2>     INFO: Test took 1464ms.
[14:37:14.798] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:37:15.304] <TB2>     INFO: Expecting 2560 events.
[14:37:16.262] <TB2>     INFO: 2560 events read in total (242ms).
[14:37:16.262] <TB2>     INFO: Test took 1465ms.
[14:37:17.274] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[14:37:17.274] <TB2>     INFO: PH scale (per ROC):    73  65  80  75  67  79  67  70  70  82  73  80  80  75  73  80
[14:37:17.274] <TB2>     INFO: PH offset (per ROC):  166 189 188 181 184 177 189 188 174 176 182 154 176 187 171 159
[14:37:17.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:37:17.449] <TB2>     INFO: ######################################################################
[14:37:17.449] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:37:17.449] <TB2>     INFO: ######################################################################
[14:37:17.449] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:37:17.462] <TB2>     INFO: scanning low vcal = 10
[14:37:17.807] <TB2>     INFO: Expecting 41600 events.
[14:37:21.507] <TB2>     INFO: 41600 events read in total (2985ms).
[14:37:21.507] <TB2>     INFO: Test took 4045ms.
[14:37:21.509] <TB2>     INFO: scanning low vcal = 20
[14:37:22.015] <TB2>     INFO: Expecting 41600 events.
[14:37:25.713] <TB2>     INFO: 41600 events read in total (2983ms).
[14:37:25.713] <TB2>     INFO: Test took 4204ms.
[14:37:25.715] <TB2>     INFO: scanning low vcal = 30
[14:37:26.221] <TB2>     INFO: Expecting 41600 events.
[14:37:29.931] <TB2>     INFO: 41600 events read in total (2995ms).
[14:37:29.932] <TB2>     INFO: Test took 4216ms.
[14:37:29.934] <TB2>     INFO: scanning low vcal = 40
[14:37:30.435] <TB2>     INFO: Expecting 41600 events.
[14:37:34.632] <TB2>     INFO: 41600 events read in total (3482ms).
[14:37:34.633] <TB2>     INFO: Test took 4699ms.
[14:37:34.636] <TB2>     INFO: scanning low vcal = 50
[14:37:35.054] <TB2>     INFO: Expecting 41600 events.
[14:37:39.270] <TB2>     INFO: 41600 events read in total (3501ms).
[14:37:39.271] <TB2>     INFO: Test took 4635ms.
[14:37:39.274] <TB2>     INFO: scanning low vcal = 60
[14:37:39.692] <TB2>     INFO: Expecting 41600 events.
[14:37:43.898] <TB2>     INFO: 41600 events read in total (3491ms).
[14:37:43.899] <TB2>     INFO: Test took 4625ms.
[14:37:43.902] <TB2>     INFO: scanning low vcal = 70
[14:37:44.322] <TB2>     INFO: Expecting 41600 events.
[14:37:48.601] <TB2>     INFO: 41600 events read in total (3564ms).
[14:37:48.602] <TB2>     INFO: Test took 4700ms.
[14:37:48.605] <TB2>     INFO: scanning low vcal = 80
[14:37:49.022] <TB2>     INFO: Expecting 41600 events.
[14:37:53.297] <TB2>     INFO: 41600 events read in total (3560ms).
[14:37:53.298] <TB2>     INFO: Test took 4693ms.
[14:37:53.301] <TB2>     INFO: scanning low vcal = 90
[14:37:53.717] <TB2>     INFO: Expecting 41600 events.
[14:37:57.977] <TB2>     INFO: 41600 events read in total (3545ms).
[14:37:57.978] <TB2>     INFO: Test took 4677ms.
[14:37:57.981] <TB2>     INFO: scanning low vcal = 100
[14:37:58.399] <TB2>     INFO: Expecting 41600 events.
[14:38:02.791] <TB2>     INFO: 41600 events read in total (3677ms).
[14:38:02.791] <TB2>     INFO: Test took 4810ms.
[14:38:02.794] <TB2>     INFO: scanning low vcal = 110
[14:38:03.213] <TB2>     INFO: Expecting 41600 events.
[14:38:07.475] <TB2>     INFO: 41600 events read in total (3547ms).
[14:38:07.475] <TB2>     INFO: Test took 4681ms.
[14:38:07.478] <TB2>     INFO: scanning low vcal = 120
[14:38:07.895] <TB2>     INFO: Expecting 41600 events.
[14:38:12.159] <TB2>     INFO: 41600 events read in total (3549ms).
[14:38:12.160] <TB2>     INFO: Test took 4682ms.
[14:38:12.162] <TB2>     INFO: scanning low vcal = 130
[14:38:12.579] <TB2>     INFO: Expecting 41600 events.
[14:38:16.856] <TB2>     INFO: 41600 events read in total (3562ms).
[14:38:16.856] <TB2>     INFO: Test took 4694ms.
[14:38:16.859] <TB2>     INFO: scanning low vcal = 140
[14:38:17.278] <TB2>     INFO: Expecting 41600 events.
[14:38:21.561] <TB2>     INFO: 41600 events read in total (3568ms).
[14:38:21.561] <TB2>     INFO: Test took 4702ms.
[14:38:21.564] <TB2>     INFO: scanning low vcal = 150
[14:38:21.984] <TB2>     INFO: Expecting 41600 events.
[14:38:26.260] <TB2>     INFO: 41600 events read in total (3561ms).
[14:38:26.260] <TB2>     INFO: Test took 4696ms.
[14:38:26.263] <TB2>     INFO: scanning low vcal = 160
[14:38:26.679] <TB2>     INFO: Expecting 41600 events.
[14:38:30.947] <TB2>     INFO: 41600 events read in total (3553ms).
[14:38:30.948] <TB2>     INFO: Test took 4685ms.
[14:38:30.951] <TB2>     INFO: scanning low vcal = 170
[14:38:31.367] <TB2>     INFO: Expecting 41600 events.
[14:38:35.625] <TB2>     INFO: 41600 events read in total (3543ms).
[14:38:35.626] <TB2>     INFO: Test took 4675ms.
[14:38:35.630] <TB2>     INFO: scanning low vcal = 180
[14:38:36.045] <TB2>     INFO: Expecting 41600 events.
[14:38:40.264] <TB2>     INFO: 41600 events read in total (3504ms).
[14:38:40.265] <TB2>     INFO: Test took 4635ms.
[14:38:40.268] <TB2>     INFO: scanning low vcal = 190
[14:38:40.687] <TB2>     INFO: Expecting 41600 events.
[14:38:44.910] <TB2>     INFO: 41600 events read in total (3508ms).
[14:38:44.910] <TB2>     INFO: Test took 4642ms.
[14:38:44.913] <TB2>     INFO: scanning low vcal = 200
[14:38:45.333] <TB2>     INFO: Expecting 41600 events.
[14:38:49.548] <TB2>     INFO: 41600 events read in total (3500ms).
[14:38:49.549] <TB2>     INFO: Test took 4636ms.
[14:38:49.552] <TB2>     INFO: scanning low vcal = 210
[14:38:49.971] <TB2>     INFO: Expecting 41600 events.
[14:38:54.191] <TB2>     INFO: 41600 events read in total (3504ms).
[14:38:54.192] <TB2>     INFO: Test took 4640ms.
[14:38:54.194] <TB2>     INFO: scanning low vcal = 220
[14:38:54.614] <TB2>     INFO: Expecting 41600 events.
[14:38:58.831] <TB2>     INFO: 41600 events read in total (3502ms).
[14:38:58.831] <TB2>     INFO: Test took 4637ms.
[14:38:58.834] <TB2>     INFO: scanning low vcal = 230
[14:38:59.254] <TB2>     INFO: Expecting 41600 events.
[14:39:03.493] <TB2>     INFO: 41600 events read in total (3524ms).
[14:39:03.494] <TB2>     INFO: Test took 4660ms.
[14:39:03.498] <TB2>     INFO: scanning low vcal = 240
[14:39:03.919] <TB2>     INFO: Expecting 41600 events.
[14:39:08.150] <TB2>     INFO: 41600 events read in total (3516ms).
[14:39:08.150] <TB2>     INFO: Test took 4652ms.
[14:39:08.153] <TB2>     INFO: scanning low vcal = 250
[14:39:08.575] <TB2>     INFO: Expecting 41600 events.
[14:39:12.806] <TB2>     INFO: 41600 events read in total (3516ms).
[14:39:12.807] <TB2>     INFO: Test took 4653ms.
[14:39:12.811] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:39:13.232] <TB2>     INFO: Expecting 41600 events.
[14:39:17.463] <TB2>     INFO: 41600 events read in total (3516ms).
[14:39:17.464] <TB2>     INFO: Test took 4653ms.
[14:39:17.467] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:39:17.888] <TB2>     INFO: Expecting 41600 events.
[14:39:22.118] <TB2>     INFO: 41600 events read in total (3515ms).
[14:39:22.119] <TB2>     INFO: Test took 4652ms.
[14:39:22.122] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:39:22.542] <TB2>     INFO: Expecting 41600 events.
[14:39:26.774] <TB2>     INFO: 41600 events read in total (3517ms).
[14:39:26.775] <TB2>     INFO: Test took 4653ms.
[14:39:26.778] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:39:27.199] <TB2>     INFO: Expecting 41600 events.
[14:39:31.429] <TB2>     INFO: 41600 events read in total (3515ms).
[14:39:31.429] <TB2>     INFO: Test took 4651ms.
[14:39:31.433] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:39:31.854] <TB2>     INFO: Expecting 41600 events.
[14:39:36.082] <TB2>     INFO: 41600 events read in total (3513ms).
[14:39:36.083] <TB2>     INFO: Test took 4650ms.
[14:39:36.614] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:39:36.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:39:36.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:39:36.617] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:39:36.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:39:36.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:39:36.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:39:36.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:39:36.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:39:36.618] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:39:36.619] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:40:14.189] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:40:14.189] <TB2>     INFO: non-linearity mean:  0.955 0.966 0.964 0.961 0.955 0.953 0.951 0.956 0.965 0.962 0.959 0.962 0.960 0.951 0.954 0.963
[14:40:14.189] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.007 0.006 0.008 0.008 0.006 0.004 0.006 0.006 0.005 0.008 0.006 0.006
[14:40:14.189] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:40:14.211] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:40:14.234] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:40:14.257] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:40:14.279] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:40:14.302] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:40:14.324] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:40:14.347] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:40:14.369] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:40:14.391] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:40:14.414] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:40:14.436] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:40:14.458] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:40:14.480] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:40:14.503] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:40:14.525] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-11_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:40:14.547] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:40:14.547] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:40:14.555] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:40:14.555] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:40:14.558] <TB2>     INFO: ######################################################################
[14:40:14.558] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:40:14.558] <TB2>     INFO: ######################################################################
[14:40:14.561] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:40:14.570] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:14.570] <TB2>     INFO:     run 1 of 1
[14:40:14.570] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:14.912] <TB2>     INFO: Expecting 3120000 events.
[14:41:03.298] <TB2>     INFO: 1283575 events read in total (47670ms).
[14:41:50.980] <TB2>     INFO: 2566055 events read in total (95352ms).
[14:42:11.714] <TB2>     INFO: 3120000 events read in total (116087ms).
[14:42:11.753] <TB2>     INFO: Test took 117184ms.
[14:42:11.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:11.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:13.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:14.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:16.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:17.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:19.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:20.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:21.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:23.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:24.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:26.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:27.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:29.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:30.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:31.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:33.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:34.590] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425611264
[14:42:34.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:42:34.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4944, RMS = 1.13683
[14:42:34.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:34.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:42:34.622] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2794, RMS = 1.31819
[14:42:34.622] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:34.623] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:42:34.623] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3147, RMS = 2.81952
[14:42:34.623] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:42:34.623] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:42:34.623] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2161, RMS = 3.28519
[14:42:34.623] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:42:34.624] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:42:34.624] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.4175, RMS = 1.98904
[14:42:34.624] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:42:34.624] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:42:34.624] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3424, RMS = 1.79174
[14:42:34.624] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:42:34.625] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:42:34.625] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.678, RMS = 1.32022
[14:42:34.625] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:42:34.625] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:42:34.625] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2886, RMS = 1.21842
[14:42:34.625] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:42:34.626] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:42:34.626] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4825, RMS = 1.91333
[14:42:34.626] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:42:34.626] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:42:34.626] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0511, RMS = 1.81158
[14:42:34.626] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:42:34.627] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:42:34.627] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3807, RMS = 1.11289
[14:42:34.627] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:34.627] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:42:34.627] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2827, RMS = 1.538
[14:42:34.627] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:42:34.629] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:42:34.629] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2277, RMS = 1.64063
[14:42:34.629] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:34.629] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:42:34.629] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1126, RMS = 1.94431
[14:42:34.629] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:42:34.630] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:42:34.630] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4447, RMS = 1.34751
[14:42:34.630] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:42:34.630] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:42:34.630] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1221, RMS = 1.57327
[14:42:34.630] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:34.631] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:42:34.631] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3696, RMS = 1.88036
[14:42:34.631] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:42:34.631] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:42:34.631] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8221, RMS = 2.10808
[14:42:34.631] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:42:34.632] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:42:34.632] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.4304, RMS = 1.48764
[14:42:34.632] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[14:42:34.632] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:42:34.632] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.2782, RMS = 1.76438
[14:42:34.632] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:42:34.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:42:34.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0241, RMS = 1.50089
[14:42:34.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:34.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:42:34.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1767, RMS = 1.5391
[14:42:34.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:34.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:42:34.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7032, RMS = 1.60818
[14:42:34.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:34.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:42:34.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7595, RMS = 1.40389
[14:42:34.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:34.636] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:42:34.636] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5889, RMS = 1.33226
[14:42:34.636] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:34.636] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:42:34.636] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4897, RMS = 2.48135
[14:42:34.636] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:34.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:42:34.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4025, RMS = 0.909943
[14:42:34.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:34.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:42:34.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9508, RMS = 1.30578
[14:42:34.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:34.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:42:34.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6435, RMS = 1.26867
[14:42:34.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:34.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:42:34.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2165, RMS = 1.7197
[14:42:34.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:42:34.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:42:34.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8083, RMS = 1.25332
[14:42:34.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:34.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:42:34.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0752, RMS = 2.12637
[14:42:34.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:34.642] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[14:42:34.642] <TB2>     INFO: number of dead bumps (per ROC):     0    9    0    0    0    0   10   17    0    0    1    0    0    2    0    1
[14:42:34.642] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:42:34.736] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:42:34.736] <TB2>     INFO: enter test to run
[14:42:34.736] <TB2>     INFO:   test:  no parameter change
[14:42:34.737] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[14:42:34.737] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[14:42:34.737] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:42:34.737] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:42:35.228] <TB2>    QUIET: Connection to board 141 closed.
[14:42:35.228] <TB2>     INFO: pXar: this is the end, my friend
[14:42:35.228] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
