{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 18:46:11 2013 " "Info: Processing started: Wed Nov 27 18:46:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shiyan2 -c shiyan2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shiyan2 -c shiyan2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 416 -184 -16 432 "clk" "" } { 552 32 216 568 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst2 d\[5\] clk 2.557 ns register " "Info: tsu for register \"inst2\" (data pin = \"d\[5\]\", clock pin = \"clk\") is 2.557 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.818 ns + Longest pin register " "Info: + Longest pin to register delay is 9.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns d\[5\] 1 PIN PIN_237 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_237; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 264 -176 -8 280 "d\[6..1\]" "" } { 192 104 240 208 "d\[1\]" "" } { 312 112 240 328 "d\[2\]" "" } { 432 112 240 448 "d\[3\]" "" } { 192 376 456 208 "d\[4\]" "" } { 432 384 456 448 "d\[6\]" "" } { 312 376 456 328 "d\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.034 ns) + CELL(0.309 ns) 9.818 ns inst2 2 REG LC_X22_Y6_N2 1 " "Info: 2: + IC(8.034 ns) + CELL(0.309 ns) = 9.818 ns; Loc. = LC_X22_Y6_N2; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.343 ns" { d[5] inst2 } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 272 456 520 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 18.17 % ) " "Info: Total cell delay = 1.784 ns ( 18.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.034 ns ( 81.83 % ) " "Info: Total interconnect delay = 8.034 ns ( 81.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.818 ns" { d[5] inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.818 ns" { d[5] {} d[5]~out0 {} inst2 {} } { 0.000ns 0.000ns 8.034ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 272 456 520 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.298 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 416 -184 -16 432 "clk" "" } { 552 32 216 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.118 ns) + CELL(0.711 ns) 7.298 ns inst2 2 REG LC_X22_Y6_N2 1 " "Info: 2: + IC(5.118 ns) + CELL(0.711 ns) = 7.298 ns; Loc. = LC_X22_Y6_N2; Fanout = 1; REG Node = 'inst2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.829 ns" { clk inst2 } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 272 456 520 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 29.87 % ) " "Info: Total cell delay = 2.180 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.118 ns ( 70.13 % ) " "Info: Total interconnect delay = 5.118 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { clk inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { clk {} clk~out0 {} inst2 {} } { 0.000ns 0.000ns 5.118ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.818 ns" { d[5] inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.818 ns" { d[5] {} d[5]~out0 {} inst2 {} } { 0.000ns 0.000ns 8.034ns } { 0.000ns 1.475ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.298 ns" { clk inst2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.298 ns" { clk {} clk~out0 {} inst2 {} } { 0.000ns 0.000ns 5.118ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[4\] inst1 15.559 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[4\]\" through register \"inst1\" is 15.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.340 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 416 -184 -16 432 "clk" "" } { 552 32 216 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.160 ns) + CELL(0.711 ns) 7.340 ns inst1 2 REG LC_X4_Y18_N2 1 " "Info: 2: + IC(5.160 ns) + CELL(0.711 ns) = 7.340 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { clk inst1 } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 456 520 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 29.70 % ) " "Info: Total cell delay = 2.180 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.160 ns ( 70.30 % ) " "Info: Total interconnect delay = 5.160 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { clk inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { clk {} clk~out0 {} inst1 {} } { 0.000ns 0.000ns 5.160ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 456 520 232 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.995 ns + Longest register pin " "Info: + Longest register to pin delay is 7.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LC_X4_Y18_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 456 520 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.871 ns) + CELL(2.124 ns) 7.995 ns q\[4\] 2 PIN PIN_132 0 " "Info: 2: + IC(5.871 ns) + CELL(2.124 ns) = 7.995 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'q\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.995 ns" { inst1 q[4] } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 616 792 168 "q\[6..1\]" "" } { 192 304 332 208 "q\[1\]" "" } { 192 520 560 208 "q\[4\]" "" } { 312 520 552 328 "q\[5\]" "" } { 312 304 332 328 "q\[2\]" "" } { 432 304 336 448 "q\[3\]" "" } { 432 520 548 448 "q\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 26.57 % ) " "Info: Total cell delay = 2.124 ns ( 26.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.871 ns ( 73.43 % ) " "Info: Total interconnect delay = 5.871 ns ( 73.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.995 ns" { inst1 q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.995 ns" { inst1 {} q[4] {} } { 0.000ns 5.871ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { clk inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { clk {} clk~out0 {} inst1 {} } { 0.000ns 0.000ns 5.160ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.995 ns" { inst1 q[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.995 ns" { inst1 {} q[4] {} } { 0.000ns 5.871ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst1 d\[4\] clk 0.563 ns register " "Info: th for register \"inst1\" (data pin = \"d\[4\]\", clock pin = \"clk\") is 0.563 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.340 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 416 -184 -16 432 "clk" "" } { 552 32 216 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.160 ns) + CELL(0.711 ns) 7.340 ns inst1 2 REG LC_X4_Y18_N2 1 " "Info: 2: + IC(5.160 ns) + CELL(0.711 ns) = 7.340 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.871 ns" { clk inst1 } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 456 520 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 29.70 % ) " "Info: Total cell delay = 2.180 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.160 ns ( 70.30 % ) " "Info: Total interconnect delay = 5.160 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { clk inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { clk {} clk~out0 {} inst1 {} } { 0.000ns 0.000ns 5.160ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 456 520 232 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.792 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns d\[4\] 1 PIN PIN_236 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_236; Fanout = 1; PIN Node = 'd\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 264 -176 -8 280 "d\[6..1\]" "" } { 192 104 240 208 "d\[1\]" "" } { 312 112 240 328 "d\[2\]" "" } { 432 112 240 448 "d\[3\]" "" } { 192 376 456 208 "d\[4\]" "" } { 432 384 456 448 "d\[6\]" "" } { 312 376 456 328 "d\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.008 ns) + CELL(0.309 ns) 6.792 ns inst1 2 REG LC_X4_Y18_N2 1 " "Info: 2: + IC(5.008 ns) + CELL(0.309 ns) = 6.792 ns; Loc. = LC_X4_Y18_N2; Fanout = 1; REG Node = 'inst1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { d[4] inst1 } "NODE_NAME" } } { "shiyan2.bdf" "" { Schematic "D:/jizu52/shiyan2.bdf" { { 152 456 520 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 26.27 % ) " "Info: Total cell delay = 1.784 ns ( 26.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 73.73 % ) " "Info: Total interconnect delay = 5.008 ns ( 73.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { d[4] inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { d[4] {} d[4]~out0 {} inst1 {} } { 0.000ns 0.000ns 5.008ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { clk inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { clk {} clk~out0 {} inst1 {} } { 0.000ns 0.000ns 5.160ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { d[4] inst1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { d[4] {} d[4]~out0 {} inst1 {} } { 0.000ns 0.000ns 5.008ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 18:46:12 2013 " "Info: Processing ended: Wed Nov 27 18:46:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
