# CNN-ACCELERATOR
Hardware accelerator for convolutional neural networks implemented in Verilog.

![arqui_chip](https://user-images.githubusercontent.com/47645091/172915146-1f963266-3a2f-4342-b404-da749a1ba707.png)

# DATAFLOW ARCHITECTURE

The dataflow architecture of the accelerator is based in the dataflow BSM (broadcast,stay,migration) introduced by ihyuck Jo
in the following paper https://ieeexplore.ieee.org/document/8374840.


![detailed_arq](https://user-images.githubusercontent.com/47645091/172915726-80be5ca7-0af3-4ce4-ba30-2a793b681a7f.png)


# AVALON SYSTEM

![Esquematico_sys](https://user-images.githubusercontent.com/47645091/172916317-0a5fd750-984f-44cd-a74a-4ec11ee7fed0.png)
