../../front_end/source/shift_reg.v
../../front_end/source/MultiplexTxT.v
../../front_end/source/shift_mux.v
../../front_end/source/Mux_3x1_b_v2.v
../../front_end/source/LZD.v
../../front_end/source/CORDIC_FSM_v3.v
../../front_end/source/FPU_Add_Subtract_Function.v
../../front_end/source/FSM_input_enable.v
../../front_end/source/d_ff_en.v
../../front_end/source/RegisterAdd.v
../../front_end/source/FORMATTER.v
../../front_end/source/exp_operation.v
../../front_end/source/Round_Sgf_Dec.v
../../front_end/source/Multiplexer_AC.v
../../front_end/source/Greater_Comparator.v
../../front_end/source/counter_d.v
../../front_end/source/xor_tri.v
../../front_end/source/CORDIC_Arch3.v
../../front_end/source/add_sub_carry_out.v
../../front_end/source/CORDIC_Arch2.v
../../front_end/source/Mux_3x1.v
../../front_end/source/Tenth_Phase_v2.v
../../front_end/source/FSM_Add_Subtract.v
../../front_end/source/Mux_Array.v
../../front_end/source/CORDIC_FSM_v2.v
../../front_end/source/Up_Counter.v
../../front_end/source/counter_up.v
../../front_end/source/sgn_result.v
../../front_end/source/Oper_Start_In.v
../../front_end/source/lut_CASE_32.v
../../front_end/source/Priority_Codec_64.v
../../front_end/source/Comparator_Less.v
../../front_end/source/Mux_2x1.v
../../front_end/source/DECO_CORDIC_OP.v
../../front_end/source/sign_inverter.v
../../front_end/source/lut_CASE_64.v
../../front_end/source/Simple_Subt.v
../../front_end/source/Mux_3x1_b.v
../../front_end/source/Rotate_Mux_Array.v
../../front_end/source/Add_Subt.v
../../front_end/source/Priority_Codec_32.v
../../front_end/source/Tenth_Phase.v
../../front_end/source/Comparator.v
../../front_end/source/PriorityEncoder_ExtCORDIC.v
../../front_end/source/Barrel_shifter.v
../../front_end/source/Comparators.v
../../front_end/source/FPU_ADD_Substract_PIPELINED.v
../../front_end/source/Op_Select.v
/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_behavioral/SINGLE/tb_CORDIC_Arch3.v
