\hypertarget{group__CMSIS__CM3__core__definitions}{}\section{C\+M3 Core Definitions}
\label{group__CMSIS__CM3__core__definitions}\index{C\+M3 Core Definitions@{C\+M3 Core Definitions}}
Collaboration diagram for C\+M3 Core Definitions\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d4/dcf/group__CMSIS__CM3__core__definitions}
\end{center}
\end{figure}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__CMSIS__CM3__core__register}{C\+M\+S\+I\+S C\+M3 Core Register}
\item 
\hyperlink{group__CMSIS__CM3__Core__FunctionInterface}{C\+M\+S\+I\+S C\+M3 Core Function Interface}
\item 
\hyperlink{group__CMSIS__CM3__CoreDebugInterface}{C\+M\+S\+I\+S C\+M3 Core Debug Interface}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__CMSIS__CM3__core__definitions_gac1c1120e9fe082fac8225c60143ac79a}{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}~(0x01)
\item 
\#define \hyperlink{group__CMSIS__CM3__core__definitions_ga9ff7a998d4b8b3c87bfaca6e78607950}{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB}~(0x30)
\item 
\#define \hyperlink{group__CMSIS__CM3__core__definitions_gaf888c651cd8c93fd25364f9e74306a1c}{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}~((\hyperlink{group__CMSIS__CM3__core__definitions_gac1c1120e9fe082fac8225c60143ac79a}{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN} $<$$<$ 16) $\vert$ \hyperlink{group__CMSIS__CM3__core__definitions_ga9ff7a998d4b8b3c87bfaca6e78607950}{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB})
\item 
\#define \hyperlink{group__CMSIS__CM3__core__definitions_ga63ea62503c88acab19fcf3d5743009e3}{\+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M}~(0x03)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file defines all structures and symbols for C\+M\+S\+IS core\+:
\begin{DoxyItemize}
\item C\+M\+S\+IS version number
\item Cortex-\/M core registers and bitfields
\item Cortex-\/M core peripheral base address 
\end{DoxyItemize}

\subsection{Macro Definition Documentation}
\index{C\+M3 Core Definitions@{C\+M3 Core Definitions}!\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}}
\index{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON@{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}!C\+M3 Core Definitions@{C\+M3 Core Definitions}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON}{__CM3_CMSIS_VERSION}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+ON~(({\bf \+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN} $<$$<$ 16) $\vert$ {\bf \+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB})}\hypertarget{group__CMSIS__CM3__core__definitions_gaf888c651cd8c93fd25364f9e74306a1c}{}\label{group__CMSIS__CM3__core__definitions_gaf888c651cd8c93fd25364f9e74306a1c}
C\+M\+S\+IS H\+AL version number \index{C\+M3 Core Definitions@{C\+M3 Core Definitions}!\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}}
\index{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN@{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}!C\+M3 Core Definitions@{C\+M3 Core Definitions}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN}{__CM3_CMSIS_VERSION_MAIN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+M\+A\+IN~(0x01)}\hypertarget{group__CMSIS__CM3__core__definitions_gac1c1120e9fe082fac8225c60143ac79a}{}\label{group__CMSIS__CM3__core__definitions_gac1c1120e9fe082fac8225c60143ac79a}
\mbox{[}31\+:16\mbox{]} C\+M\+S\+IS H\+AL main version \index{C\+M3 Core Definitions@{C\+M3 Core Definitions}!\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB@{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB}}
\index{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB@{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB}!C\+M3 Core Definitions@{C\+M3 Core Definitions}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB}{__CM3_CMSIS_VERSION_SUB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+C\+M3\+\_\+\+C\+M\+S\+I\+S\+\_\+\+V\+E\+R\+S\+I\+O\+N\+\_\+\+S\+UB~(0x30)}\hypertarget{group__CMSIS__CM3__core__definitions_ga9ff7a998d4b8b3c87bfaca6e78607950}{}\label{group__CMSIS__CM3__core__definitions_ga9ff7a998d4b8b3c87bfaca6e78607950}
\mbox{[}15\+:0\mbox{]} C\+M\+S\+IS H\+AL sub version \index{C\+M3 Core Definitions@{C\+M3 Core Definitions}!\+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M@{\+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M}}
\index{\+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M@{\+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M}!C\+M3 Core Definitions@{C\+M3 Core Definitions}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M}{__CORTEX_M}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+C\+O\+R\+T\+E\+X\+\_\+M~(0x03)}\hypertarget{group__CMSIS__CM3__core__definitions_ga63ea62503c88acab19fcf3d5743009e3}{}\label{group__CMSIS__CM3__core__definitions_ga63ea62503c88acab19fcf3d5743009e3}
Cortex core 