.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000100000
000000000000000001
000010000000000000
000000010000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000010000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000001
001000000000000000000000000011101100000100000010000000
000000000000000000000000000000110000000000000000000001
000000000000000000000011100101000000000011000001000000
000000000000001001000000001011000000000010000001000000
000000000000000000000000011011100000000011000010000000
000000000000000000000010001101100000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000011101010000100000000000000
000000000000000001000010000000010000000001000001000100
000000000000000001100000000000011110001100110000000001
000000000000000000100000000000011011110011000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 2 1
000000000010000000000000010111100000000000001000000000
000000000000000000000011110000000000000000000000001000
111000000000001000000000000001100000000000001000000000
000000001000001011000000000000000000000000000000000000
000000000000000000000000000101001000001100111000000000
000000000000000111000000000000001111110011000000000001
000000000000000000000000010111001001001100111000000000
000000000000000000000010000000101111110011000000000001
000000000000000000000000001000001000001100110000000000
000000000000000000000000001011001111110011000000000001
000000000000000000000000000000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000010000101100000001100110100000000
000000000000000000000100001111100000110011000010000010
010000000000000001100000000000011110000100000100000000
100000000000000001000010000000000000000000000010000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000010011000000000001010100000001
000000000000001111000011111011101100000001110000000010
111000100000000111000000001000011010000000100000000000
000000000000000000000000000011001111000000000000000100
010000000000001000000011000111100000000011000000000000
110000000000000001000110111001000000000001000000000000
000000000000000001000000000111111010000000000000000000
000000001110000000000000001111101110000000010000000000
000000000000001000000110010101011000001100110000000000
000000000000001011000010100000100000110011000000000000
000010000000001001000000000001011100010100000000000000
000001000000001011000000000000001010101000010001000000
000000000000000000000000000000000001000000100100000000
000000000000000001000010000000001111000000000000000000
010000000000001000000010100000001100000100000100000000
100000000000100111000000000000010000000000000000000001

.logic_tile 5 1
000000001000100001100111110000000000000010000100000001
000000000000001001000010100000001100000000000011000000
111000000000000101000011110111111000000000000000000000
000000000000001101100010101101011001000010000000000000
010000000111000011100000000001011001101001010000000000
010010000000100000100011110001001101001000010000000000
000000000000001001000111011000000000000010000000000000
000000000000000001100110100111000000000000000000000000
000000000000001001000000001101011011000100000000000000
000000000000000001100010110001111011000000000000000000
000000000001000001100000001000000001000000100000100101
000000000000000000000010011001001010000000000000000000
000010100010000000000000001011101100100011110000000000
000000000000010000000000000101001010000011110000000000
010010100000000111100000000000001100000010000000000000
100000000000000111100000000000010000000000000001000000

.logic_tile 6 1
000000000000000111100010100111100001000001010100000000
000000000000000000000111101111101010000010010010000000
001000000000000101000111011011111010001001000110000000
000000001000000000100111100111100000000101000011000001
000000000000000000000011100111001101000100000110000000
000000000000000000000110110000001010101000010011000000
000000000000000111100000000011100001000010000000000000
000000000000000000100000001101001101000011010000100000
000000000000000111000000001001111001100100000000000000
000000000000000000000000001001011111010100000000000000
000010100000101001000111010011111100000010100000000010
000001001111011011000011000000011001001001000000000000
000100000000001000000010001001000000000001110100000100
000000000000000101000000000101001001000000010001100000
000000000000001000000010110101101011010000100110000001
000000000000100101000110100000011100101000000000000000

.logic_tile 7 1
000000000100000000000110011000001011010000000100000000
000000000000000000000011100111001010010110100000000000
111000000000001000000000001000000000000010000000000000
000000000000000001000000001011000000000000000000000000
110000000000001000000000001101101111010000000000000000
110010000001010001000011110011011101111000000000000000
000000000000000001000000010001111100001001010000000000
000000000000000001100010001111001011000000100000000000
000000000000000000000000011000001001010100000100000000
000000000000000000000010000101011000010100100000000000
000000000000000000000111010011101000010000010000000000
000000000000101001000110000101011111010000100000000000
000000000000000000000010001101100000000001110100000000
000000100000000000000010010101101101000000110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000101100000000111100001000000001000000000
000000000000000000000000000000101100000000000000001000
000011000000000000000000000111000001000000001000000000
000011000000000000000000000000101100000000000000000000
000000000000000000000111100111000000000000001000000000
000000000010000000000100000000001101000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000101101000000000000000000
000000000000100000010010100111100001000000001000000000
000000100000000111000110110000001101000000000000000000
000000000000001111100010100111100000000000001000000000
000000000000000111000010010000001000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000101000010100111100001000000001000000000
000100000000001101100110100000101010000000000000000000

.logic_tile 9 1
000001000000000001100011101011101110101000010100000010
000010000000000111000000000011011100110100110000000000
111000100000001000000000010001011011000000100000000000
000000000000000011000011101011001011000000000000000000
110000000000000101000110001001011100010000000000000000
110010101010000000100000000001011011111000000000000000
000000100001000111000000000011001011010000000100000000
000000001000000000000011100000111100101001010001000000
000000000000001000000011111111011100000100000000000000
000000000000000001000110000001110000001100000000000000
000000000000101001000111000101111100000000000010000000
000000001101010001000110001011011001000100000000000000
000000000000000000000011111111111100001001000100000000
000000000000000000000011011001100000001110000011000000
000100000000000000000000010000001010000010000010000000
000100000000000000000010000000000000000000000000000000

.ramb_tile 10 1
000000000000000011000000010111111000000001
000000100000001111000011010111110000000000
111000001000000000000011101101101000000000
000001000000101001000100001011010000010000
010000000000000000000011100011011000000000
110000000000000000000000001011010000100000
000000000000000111100000010001001000000000
000000000000000000000011101111010000000100
000000000100000011100000001101111000000000
000000000000000111000010010001110000010000
000000000000001011100111000011101000010000
000000000000001111000000000001010000000000
000000000000001001000000011011111000000000
000000001010000111100011001111010000010000
110000100000000001000011100011001000000010
110000001110000000100011110111010000000000

.logic_tile 11 1
000000000000000000000011100111001000000000010000000000
000000000000000000000111101011111110000000000000000101
111000000000000000000010101101001001000000000000000000
000000000000000000000100001001111111000000100010000000
000000000000000001000111101111101101000000000000000000
000000000000000000000000001111011101000000100000000000
000000000000001000000000001011101011010000000000000000
000000000000000001000000000101001101110000100001000000
000000000000000000000010100111111000001000000000000000
000000000000000000000010101101111001000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000101000111010000001110000000000100000000
000000000001010001000110001111000000000100000011000000
010000001010000000000010101001001011000000010000000000
100000000010000101000010001001111111000000000001000000

.logic_tile 12 1
000000000000000000000010100101100000000000001000000000
000000001100000000000100000000100000000000000000001000
111000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
010000000000000101000011100001001000001100111000000000
110000000000000000100010110000100000110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000001101000010110000001010110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101000000110011000000000000
000000100000000000000000011011000000000000000100000000
000000000000000000000010001111000000000010000010000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000001000000000000000010110001100001000000001000000000
000000000000001111000011100000001110000000000000000000
111000000000011001000000000111001000001100111100000000
000000000000100001100000000000000000110011000011000001
000000000000000000000000000000001000001100110100000011
000000000000000000000000001011000000110011000000100100
000000000000000000000010010001000000000000000000000000
000000000000000000000110001001000000000001000000100000
000000101111100000000000011000011100000100000100000000
000000000000000000000010000001010000000000000000000100
000000000000000000000010000001000000000000000110000110
000000000000000001000000000000100000000001000000000000
000000000000000001100000001000011010000000000111000010
000010000000000000000000000011010000000010000000100001
010000000001010001100000000000011010000100000101000000
100000000000100000000000000000010000000000000000100001

.logic_tile 2 2
000000000000000111100000010000000001000010100100000000
000000000010000000100010001101001111000010000000000000
111000000000000001100000000101101110000000000000000001
000000000000001111000000000000010000000001000000000000
010000000011000111000110000101011110010000100000000000
010001000000000000100010110000101110101000010000000000
000000000000010111100000000111101101000110100000000000
000000000000100000100011110000011011000000000000000000
000000100000001000000000000001000000000010100100000001
000000000000000001000011101101001100000001110000000000
000000000000000101000000001101001101111001010100000000
000000000000000000100010010011011011010110100000000000
000000000000001001100110001111011001101111010100000000
000000000000000011100100000111001101111111100000000000
000000000000001011000110010011111001101011010000000000
000000000000000011010010000001101111001011100000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000001101000000000000000100000000
000000000000000000000000000101100000000001001001100100
111000000000001001100000001000000001000000000000000000
000000000000000011000000000111001101000010000000000100
000000000000000000000000000000011011000100000110000000
000000000010000000000011100000001010000000000001100101
000000000000000101000000000111011010000000000110000000
000000000000000101000000000000100000000001000000100100
000000000000000000000011101000001110000100000110000000
000000000000100000000100000101000000000000000001000100
000000000000001001000110100111011101110100010000000000
000000000000001111000000001111001100101000000000000000
000000000000000111000010010001101100000010000000000000
000000000000000001100011110000010000001001000000000000
010010100000001001000000000101111110000100000100000000
010001000000000101000000000000000000000000000010100100

.logic_tile 5 2
000010100001000111100010001000011001000100000110000000
000000000000100000000011001101001001000000000010000000
111000000000000111100010100111001001000000010110000000
000000000000000000000111100101011000110000010011000000
010000000001001111100010101001001000001001000000000000
110000000000100001000010110111010000001000000000000000
000100000100001000000011101011011100000100000010000010
000100000000000001000011000101011111000000000000000000
000000000000001000000011101011111010111101110001000100
000000000110001001000011000011011101111111110001000001
000000000000001111000010010111101011101001110000000000
000000000010001101100110011101001001010100100010000000
000001000000000001100000000111101110000000000000000000
000000000110000101000010100000100000001000000000100000
000000001100000001000000010000011101000010000000000010
000000000000000000000010011011011101000000000010000000

.logic_tile 6 2
000000001101010111100011100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
111000001110000011100000000011100001000000001000000000
000000000000000000100000000000101110000000000000000000
110000001100001111000000000111101000001100111000000000
110000000000000111000011100000101010110011000000000000
000001000000000000000111000011101000001100111000000000
000000100000000101000110110000101011110011000000000000
000000000000100000000000000001001001001100111000000000
000000001010000000000000000000101101110011000000000000
000001000000000000000000010011101000001100110000000000
000010100000000000000011000000101000110011000000000000
000000000000000001000110000101111010000001000000000010
000010000000001111100100000111100000000011000000000000
000000000000011000000000010101100001000000000100000000
000000000000000011000011000111101000000010000000000011

.logic_tile 7 2
000000100110000111100000000101000000000000001000000000
000001000001010000100000000000100000000000000000001000
111010100000000001100000010000000000000000001000000000
000001000000000000000010000000001000000000000000000000
000100000000000000000000000111001000001100111100100000
000000000000000000000011110000100000110011000000100000
000000000000001000000110000111001000001100111100000001
000000001110000001000000000000100000110011000010000000
000000100000000000010000000101101000001100111100000100
000001000000010000000000000000000000110011000000000100
000000000000000000000000000000001001001100111100000000
000001001010000000000000000000001000110011000010000001
000100000000000000000110010000001001001100111100000001
000000000000000000000010000000001001110011000000100000
010000000000000000000000000101101000001100111100000000
100000000000000000000000000000100000110011000000100001

.logic_tile 8 2
000000000000100001000000000101100000000000001000000000
000000000101010000100000000000001100000000000000010000
000001000000001000000000000001100000000000001000000000
000010000000001011000000000000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000001000001000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000101000000101000010100101000001000000001000000000
000000000000001101100110110000001100000000000000000000
000000000001000000000010100111100001000000001000000000
000000000001011101000110110000001111000000000000000000
000000000100000001000110100111100001000000001000000000
000000000001010000000100000000001101000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000001011100011000000101101000000000000000000

.logic_tile 9 2
000000100100000111000000000000000001000010000000000000
000001100000000000100000000000001010000000000000000000
111000000000000000000000000000001100000100000100000000
000000000000100000000000000000000000000000000000000000
110100000001000000000000000011100000000000000100000100
000000000110010000000000000000000000000001000010000000
000000100001000001100000000000011110000010000000000000
000000000000000000000000000000010000000000000000000000
000010100001011000000011000000001100000100000100000000
000001000000100111000000000000010000000000000000000100
000000000000000111100000000000000000000000100100000000
000000000000000000100000000000001000000000000000000000
000000000001000000000000010000001110000010000000000000
000010000000010000000010000000010000000000000000000000
010000000000001000000010001000000000000010000000000000
100000001110000001000000000111000000000000000000000000

.ramt_tile 10 2
000000000000000111000010000111011010100000
000000000000001001000000000001100000000000
111000000000000000000110110101101010000000
000000001000001111000110111101110000000010
110000000100001001000110101001011010000001
010001000000001111100111101001100000000000
000000000000001001000011110111001010000001
000000000000001111100111110001110000000000
000000100000000000000000010101011010001000
000001000000000000000011100111000000000000
000000000000001000000000000001101010001000
000000000000000011000000000111010000000000
000000000000000001000011101101111010000000
000000000000000111000111110011100000010000
010000000000010000000000001101001010100000
110000000000000000000000001001010000000000

.logic_tile 11 2
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110000111100000000000001000000000
000000001000000000000100000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000001000000001000000000
000100000010000000000000000000001110000000000000000000
000000000000001101100110110011000000000000001000000000
000000001110001011000010100000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000110110011001000111100001010100010
000000000000000101000010100000000000111100000010000010

.logic_tile 12 2
000000000001010000000000010000000001000000000000000000
000000000000000000000011000011001100000000100000000000
111101101100000101000000001000011000010000100100000000
000010100000001101000011110101001010010010100000000000
010000000001011000000010101101011000001101000100000000
010000000000100001000010100001000000001001000000000000
000001000000000001100110000001100000000000000100000000
000010101000100101000000001101000000000010000000000000
000011000000001000000000001000000000000000100100000000
000000000000001001000000000001001011000000000000000000
000000000000000000000000000001100001001100110000000000
000000000000101101000000000000101111110011000000000000
000000000001010000000000001101000001000001110100000000
000000000000100000000000000001001010000001010000000000
000001000000000000000000010001111011101101110100000000
000010100010000000000010000101011111010110100000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000100000000000000101100000000000001000000000
000000000001000000000000000000000000000000000000001000
111000000000000000000000010101100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000100111100000000000001001001100111000000000
000000000001010000100000000000001101110011000010000000
000000000000001000000111110101001000001100111000000000
000000001010001111000111010000000000110011000010000000
000000000000000101000000000000001001001100110000000000
000000000000000000000000000000001001110011000010000000
000000100000000001000000001000000000000000000000000000
000001000000000111000011100011001100000000100000000100
000000000000000000000000000101100001000000100000000000
000000000000000000000000000000101110000000000010000000
000010000000000011100000001000011100010100000100000000
000000000000000000000000000011001100010000100000000000

.logic_tile 2 3
000010100000110000000110000001101100000100000000000000
000000000011010111000000000000100000001001000010000000
111000000000000011100111001111111010001001000000000000
000000000000000000100110111111000000000101000000000000
000000000000100000000010000000001110000010000000000000
000000000001000000000111000111011000000000000000100100
000000000001010011100110111001101110101001000000000000
000000000000000000000011110001111011010110100000000000
000000000000000011100000001011101001110100010000000000
000000000000000000000000000101111011111001110000000000
000010100000010000000110000000000001000000100100000000
000001000000001101000000001001001101000010100000000000
000000000000100001100010110000000001000000100100000000
000010000001000000100110010000001011000000000000000000
000000000000000001100000011011101011001001000000000000
000000000000000000000010001101011000001010000000000000

.ramb_tile 3 3
010000000000000111000000000000000001000000
001000000110010000000000001011001110000000
111000000000000011100000011000000000000000
000000000000000000100011000001001101000000
010000000000100101100011101000000000000000
111000000000000000000100001101000000000000
000000000000000111000111010101000000000000
001000000000000000000110010001000000000100
000000000000000000000010000000000000000000
001000000000010000000111110111000000000000
000000000000000000000000001000000000000000
001000000000000000000000001101000000000000
000000000000000101100000001000000000000000
001000000000000000000000001001000000000000
010000000000001111000000001000000000000000
111000000000000111100000000111000000000000

.logic_tile 4 3
000000000000001101000000000001000000000011000000000001
000000000000001111000000000001000000000001000000000100
111000000000001111100110011111011111010011010000000000
000000000000000001100010000001001100010011100000000000
110000000000000001000010010011011011111001010000000011
110000000000010000000011010101001011111110100000100101
000001000010001101100110000001100001000011100001000000
000000000000001001100110111101101001000001010000000000
000000000001011101000000001111111101000000000000000000
000000000000000101000000001011011010100000000000000000
000000000000000101000010001000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000000000000000111000111110111101111000010000000000000
000000000000000101000010000011101000000011000000000000
000001000010000111000000000000001010010000000000000000
000000000000001001100011110000011111000000000001000000

.logic_tile 5 3
000010100000001000000000001111101011010010100000000000
000010100000001111000010101001111010110100000000000000
111000000000000001100011100000000001000000100000000000
000000000000000101000110111101001010000010000000000000
000010100001000000000111100101001101111010000000000000
000000000000000000000010111001111001011100010000000000
000000000000001001000000001011111000001110100000000000
000000000000000001100011100111011011010111000000000000
000010000100010000000110000011011111010010100100000000
000001000000100000000000000000101000000001000000000000
000000000000001000000000000111011001000100100000000000
000000000000000001000000000000011110100001000000000000
000100000001000001100000001001101110101000010000000000
000000001000000000000011101111111000110000100000000000
000000000000000000000111101000001011010100100000000000
000000000000000101000010000001011011000000000000000000

.logic_tile 6 3
000001100000000000000000000011111000010000000000000000
000000000000101111000010010001111110010100000000000000
111000000000000000000010111111000001000010100000000000
000000000000000000000110100101001111000010010000100000
110000000001001000000000000101101101001100000000000000
000000001010100111000010110001111011011100000000000000
000000000000000000000010100011101000000100000000000000
000000000000000101000110100000111010101000010001000000
000000100001110011100010001001101101111101110000000001
000001000100010000000100001001101100111101010000000000
000001000000001000000111000000000000000000100110000000
000010100000011001000011110000001011000000000010000000
000010000001000111000000000001100001000000000000000000
000001000000100000000000000000101111000001000000100000
010000000000010000000110010000001110000100000100000001
100000000000100000000110000000000000000000000000000010

.logic_tile 7 3
000000001110100000000000000111001000001100111100100000
000000000001000000000000000000000000110011000001010000
111000000000000001100000010000001000001100111100000000
000000000100000000000010000000001100110011000000100010
000000000000100000000000000000001000001100111100000011
000000000000010000000000000000001101110011000000000000
000000000000001000000110000000001000001100111110000000
000000000000000001000000000000001101110011000001000000
000001001100100001100110010101101000001100111100000010
000000000001000000000010000000000000110011000000000010
000000000001010000000000000000001001001100111110000010
000000000000000000000000000000001000110011000000000010
000001001010101000000000000000001001001100111100000011
000000100001000001000000000000001001110011000000000000
010000000001010000000000000101101000001100111100000110
100000000000000000000000000000100000110011000000000000

.logic_tile 8 3
000100000000000111000111100011000000000000001000000000
000000000010000000100000000000001100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000100000000000000000001001000000000000000000
000001001110000000000011000001000000000000001000000000
000000100000100000000100000000001101000000000000000000
000000000001010000000000000111000000000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000000101000010100111000001000000001000000000
000000000000001101000110110000101100000000000000000000
000001000000000101000010100101000001000000001000000000
000000100110001101100110110000101100000000000000000000
000000000000000101000111000111100001000000001000000000
000000000000000000100010000000101101000000000000000000
000000000000000001000000000111100001000000001000000000
000000001100000000000010010000001101000000000000000000

.logic_tile 9 3
000000000000000111100000010001011000110011000000000010
000000000000000000100011110101001110000000000000000000
111000000000000101000111100000001000010110000000000000
000000000010101111000000001111011110000010000010000000
110000000100000101000000000111011110001100110000000000
110000000110000000000010110000010000110011000000000000
000010100001010111000000000000011100000100000101100000
000001000000101101100010110000010000000000000000000000
000000000000000000000000001101101010001000000000000000
000000000000000000000011110101110000000110000000000000
001000000000000000000110111011011110100000000000000000
000010100000000000000111011001111110000000000011100000
000000000000000111100111010101100001000010100000000000
000000000000000111000010000000001000000001000001000000
000000001010000000000111000000000001000010000000000000
000000000000010000000110000000001101000000000000100000

.ramb_tile 10 3
010000000001010011100000001111011110000000
001000000110000000100000001001100000000000
111000000000000000000000011111011100100000
000000000001000111000011000011000000000000
010010100001010000000111010101011110000000
111001000010000000000011101111100000010000
000000000000000001000011100011011100000000
001000000000000000000000000001000000010000
000010100000001011100111001111111110000010
001000000110000011000100000101100000000000
000000000000000111100010000001111100000100
001000000000001101100000001011000000000000
000000100010000011100111111011011110000010
001001001100010000100111111101000000000000
110000000000000001000011111111111100000000
111000000000001101000011111011100000010000

.logic_tile 11 3
000000000000001000000000001111101001000000000000000000
000000000000001011000000001111001010100000000000010000
111100100000000101000010110101101011010000000100000000
000001000000000000100010000000101010101001010000000001
110000000000110001100110001111111001000000000000000000
110000001110110000000000001111011010001000000000000000
000000000000001111000110001011101101010000010000000000
000000000010000001100000000011001000010000100000000000
000000000000001000000000001000011101000000000010000000
000000000000000001000000001011011001000010000001000000
000000100000000001100110101000001011010100000100000001
000000001000000001000010000011011010010100100000000000
000000000001000000000011010000000001000000000000000000
000000000110000000000010000001001100000000100000000000
000000000000001000000010000101011101000000010000000000
000000001010001011000100001111001000100000110000000000

.logic_tile 12 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
111000000110100000000110010000000001000000001000000000
000000000000000111000010100000001100000000000000000000
000001000000001011100000010101001000001100110000000000
000000000001011111100010000000000000110011000000000000
001000000000000111000000000000011001000010000000000000
000000000000000111100000000000001001000000000010000000
000000000000000000000000001011111000101010110000000000
000000000000000111000000000001111010101001110001100000
000100000011000011100110000111100000000010000010000000
000000000000000000100100001101101010000011010000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010011100001100000000110001111111001011001000100000100
110011000001010000000100001001111010110110100000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010001000000000000000010100001000001000000100000000000
001000100000000000000111110000101101000001000000000000
111000000000000000000110001000011010000100000100000000
000000000000000000000000001001010000000000000000000000
000000000000000001100000010011001010110001100010000000
001000000000011011000011100111001010001110010000000000
000000000000000111000111110111101110000000110000000000
001000000000000000100110000111111011000000000000000000
000100000000000001000000000000001111010010000000000100
001100000010000000000000001111001111000000000000000000
000000000000010000000000011001011010101000010000000000
001000000000100000000010001111101100011000100000000000
000000000000001011100110101101101001101001000100000000
001000000000000001100000001101111111000100000000000000
000100000000000000000110100101001110010111100000000000
001100000000000000000011110011001010000111110000000000

.logic_tile 2 4
010000100100010111000011110001000001000001000000000000
001000000000001101000010101011001010000001010000000000
111000000000000011100111110101001100000010110001000000
000000000000001111100111001001001110001111100000000000
110000000011011111100000001101000001000000000000100000
111000000000000111000010101001001011000000010000000000
000010100000001101100111000001100000000000000010000000
001001000000001111000111110000001011000000010000100000
000000000000001000000000010001111011001011100000000000
001000000110000001000010001001011101101011110000000000
000000000000000000000000001000000000000000000100000100
001000000110000000000010000101000000000010000000000000
000100000000000001000011100111100000000000000000000000
001000000000000001100011110000001100000000010000000000
000000000000001000000000000001001111010111100000000000
001000000000000001000000001111001001011011100000000000

.ramt_tile 3 4
000000010000000000000000000000000000000000
000010010000001111000000000011001000000000
111000010000000000000000000000000001000000
000000010000000000000000000101001111000000
010000000000100000000011101000000000000000
110000000001010001000100001011000000000000
000000000001010101100000001011100000000000
000000000000100000100010001101000000010000
000000000001000101100011101000000000000000
000001000000000001000000000111000000000000
000010000001011000000000000000000000000000
000011000000101001000010000011000000000000
000000000000000011100000000000000000000000
000000000000000000000000000111000000000000
010010100000000101000000000000000000000000
110001000000000000000010111011000000000000

.logic_tile 4 4
010000000001010101000111110000000000000000000000000000
001000001010100000100011000011001111000000100001100000
111000000000001011100110000001100000000000100000000000
000000000000011011100000001111001011000001110000000000
010001000000000011000000001001011001111100000000000000
011000000000000000100011110111011101101100000000000000
000000000000000101000010101000011110000000000000000000
001000001100000000000111000111010000000010000000000000
000000000000000000000110010011111000010100100000000000
001000000000001001000111000000101101101001010010000000
000000000000000000000110110101101010101011110000000000
001000000001000000000011001001101101000111010010000000
000000000000000001000110011101111101101001010100000010
001000100000000000100010000111111010010000000000000000
000000000100001101110010101111001111010110100000000000
001000000000000111000010011011011111001001010000000000

.logic_tile 5 4
010100001110100101000011101001011011110000000000000000
001000000000111101000011100011011011000000110000000000
111100001110101011100111100101001111000010000000000000
000001001011001111100110110000001100000001010000000000
000000000000000101000000011011111001000000110100000001
001000000000000000100011010111101101010100110000000100
000000000000000101000010110000000001000000100110000001
001000000000000111100110000000001000000000000000000000
000000000000000000000000001101011101010000000000000000
001000000000000000000000001111101000101000000000000001
000000000000101001100010100101111001000110000000000001
001000000000000101000110001001011010000001000011000000
000000100000011101000000000001111110101001110000000000
001000000000101011000000001001111000101010110000000010
000000000111000111000110010101111010000000000000000000
001010000000100000100011010000011110100000000000100000

.logic_tile 6 4
010000000000000000000000000000000000001100110000000000
001000000000000000000011110011001001110011000000000000
111000000000001000000000000000011110010000000010000000
000000001100001011000010100011001101000000000000000000
010010000110001000000010001000011010000110000100100000
111000000000000001000010110001011111000010100000000000
000000000000000000000000000000011001000010000000000000
001000000010000101000010111111011110010110000000000000
000000000000001101000010100011001010000100000000000000
001001000000001011100110110000010000000000000000000000
000011000000000000000000000000011000010110000000000000
001011100100000000000000000101011111000010000000000100
000001000001011000000110011111011011110100000000000000
001000100000001011000010001001001000111100000001000000
000001000000001111000000000000001100000000100000000000
001010100000001011000000000000011101000000000000000100

.logic_tile 7 4
010000000000101001100000000000001000001100111100000010
001000000000000001000000000000001000110011000000010000
111000000000001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000000000101
000010100100100000000000010101001000001100111100000000
001001000000000000000010000000100000110011000000000001
000000000000000000000000000111001000001100111111000000
001000100000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
001010000000000000000000000000001000110011000001000000
000001000001010001100000010000001001001100111100000001
001010000100000000000010000000001100110011000000000000
000000000010000000000110000000001001001100111100000000
001010000000000000000000000000001101110011000010000000
010000000000000000000000000000001001001100111100000000
101000000001010000000000000000001001110011000010000000

.logic_tile 8 4
010000000000000000000000000111000001000000001000000000
001000001000000000000000000000001110000000000000010000
000010000000100000000000000101100000000000001000000000
000001000001010000000000000000001100000000000000000000
000000000000100011100111100111000000000000001000000000
001000000001000000100000000000101110000000000000000000
000000001100000111100000000011100000000000001000000000
001001000000100000100000000000101101000000000000000000
000000000000100101000010100111100000000000001000000000
001000001001000000100100000000001011000000000000000000
000100000000000101000010100111000001000000001000000000
001000000000000111100111000000101100000000000000000000
000000100000000011100011000111100000000000001000000000
001000000000001101100110110000101010000000000000000000
000000000000000011100000000011100001000000001000000000
001000000000001101000010110000001101000000000000000000

.logic_tile 9 4
010000000000001111000000000001001010110011000000000000
001000000000100011000000000011001000010010000000000000
111000000000000101000000001000000000000010000000000000
000000101000000101000010011101000000000000000000000000
000000000000101111100000000101011001000110000110000000
001000000000001111000011110000101000101000000010000000
000000001000000001000000000000001010000010000100000000
001000000000001101100011100000000000000000000000000000
000010100000011000000000001000000001000010100000000000
001001001010001101000000001111001101000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000100000000110000000000000000000000100000000
001000000110000000000000001111000000000010000010100000
000100000000000000000111001101111000001110000100000000
001100001000000000000000000101010000000110000010000000

.ramt_tile 10 4
000000000000000000000011110101011100000010
000000000001010000000011010011000000000000
111010000000000000000000001011111110100000
000000001001010000000000001111100000000000
110000000001101001000000001111111100001000
110000001100111111000000001111000000000000
000000000001010111000000010011011110001000
000001000000100000100011111011100000000000
000000000000001111100011100111011100000000
000000000000001111100011110111100000010000
000000000001011011100000000011111110000100
000000100000100011100011111001000000000000
000110000001000111000111110101111100000000
000001001111000000000111001001100000001000
010000000001001011100111100101011110000010
110001000110000111100011100011000000000000

.logic_tile 11 4
010000000001000000000000011111000000000001000000000000
001000000100000000000010111001000000000000000010000000
001010001110000000000110000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
010010100001010000000000000000000001000000100000000000
001000001110000000000011010000001111000000000000000100
000010000000000000000000000000000000000000000000000000
001001100000000000000000000000000000000000000000000000
000000000001000000000000000000000001000010000010000011
001000000000000000000000000000001101000000000000000000
000000000000100000000000001000000001000000000010000001
001000000001010000000011101001001110000010000001100000
000000000001011000000010000101000000000000100100000110
001000100000101001000000000000101001000000000000000000
000010100000000000000110100001001110000000000100000001
001001000010001111000000000000110000000001000000000000

.logic_tile 12 4
010000000110000000000000000001100001000000000100000000
001000001100000000000010110000001111000001000000000000
111000000000100101000000001111100000000000000100000000
000000000011000000100000000111100000000010000000000000
000010100000000001100000001000000000000000100100000000
001001000000000000000011101111001001000000000000000000
000000001110000000010110000000000000000010000000000000
001101000000000000000010111101000000000000000000000000
000000000000000000000000001000000000001100110000000000
001000000000000000000000001101001010110011000000000000
000001000001000000000000000111100001000000100100000000
001000101110000111000000000000101011000000000000000000
000010000000000000000000000000011111010100100000000010
001001000000000000000000000101011111010110100000000000
110000000000101000000010110000000000000010000011100010
011101000001010001000111010000000000000000000010000100

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000000011000000000
100000001000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000001100000001100011100101000001000001010001000000
001000000000000000100011100111101111000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000001010000000000000001000000000000000110000000
011000000000001101000010110000000000000001000000000000
000010100000000000000111100000000001000000100000000000
001000000000000111000110111111001010000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000010000000001111010000100000000001
001000000000000000000110000111001101010010100000100000
000000000000000101100000001011001001001111010000000100
001000000000000001000010001101111101001111000000000000
010000000000000101100110000111111001000010000000000000
101000000110000000000000000101001011000000000000000000

.logic_tile 2 5
010000000001100101000010111111101011101000000000000000
001001000001011101100011110001001101110100000000000000
111000000000001111100010110101101011111111010000000000
000000001100000111100111101101111011111101000000000000
110000000000001111100011110001011000000010000010000000
111000001000001111100111110001011010000000000000000000
000010100000000111000111100001011011011111110000000000
001001000000000000000011101001111000111011110000000000
000000100000000111000110000000000001000010100000000000
001000001000001001100010110011001111000010000010000000
000010100000001000000111000011101101000100000100000001
001000001100001101000110000000011101101000010010000000
000000000000100000000111001111101101101100000000000000
001000000001000000000000001001101010111100000001000000
000000000000000000000010010000001010000000000010000000
001000000000000111000011101011011010000000100000000010

.ramb_tile 3 5
010000000000000000000111111101111000000000
001000000000000000000010110001100000100000
111000000000000111100000001101111010000000
000000000000001001100000000111100000100000
110000100000000011100111110101011000000000
011000000000100011100111011111000000100000
000000000000000111100111000101011010100000
001010100000000001100010000011100000000000
000000000000000001000000010101111000000000
001000000000000000000010100111000000100000
000000000000000000000011100101011010001000
001000001110000111000000001101000000000000
000000000000000011100111001001011000000010
001000100110000000100100000111100000000000
110000000000000011100000001001011010000010
011000000000000011100000001011100000000000

.logic_tile 4 5
010000000000000101000110001101001101101010110000000000
001000000000000000000000001011101011101001110000000000
111000000100000001100111000111001010001000000010000000
000000001110001101100110101101110000001100000000000000
000000000000001011100010100000000001000010100000000000
001000000000000001000010110011001000000010000000000000
000000000000001101000110001011011101010010100000000000
001000000110001111000110111011111011000001000000000010
000001000000001001100000010111001000000010000000000000
001010000000000111000011100000010000000000000001000000
000000000000001000000010001111001010011101010000000000
001000000000001111000110000001001010101101010000000010
000100100000001011100010101001101101010010100010000000
001001000000000101100000001001101010110011110000000000
000000000011000000000000001011100000000000000100000000
001001000000000000000000000101001000000001000000100000

.logic_tile 5 5
010000000000000001100000011011111011110000100000000000
001000000110000000000010001011011111100000010000000000
111000000000000101000010100101000000000000000110100000
000000000001001101100000000000000000000001000011000100
110000000000100111000000000000001110000100000100000010
011000000001000000100000000000000000000000000011100010
000001000010000101000111100101100000000000000100000001
001000000110000000000010110000100000000001000001100100
000001100000000000000110011111111001010110000000000100
001001000000000000000011000111111010000000000000000000
000000001110100001110000010000000000000000000000000100
001000000001010000000010110001001101000000100001000000
000000000010001000000000000101111001000010000000000000
001000001010000011000000001001101000000000000000000010
000000000000000001100111011000001001000010000000000000
001000000110000000100111111101011000000000000000000000

.logic_tile 6 5
010000000000000011100110110011100001000000100100000000
001000000000000001000010101011101110000001110000100000
111001000000010000000111100101011010100000110000100000
000000100000100000000100001111011001110000110000000000
010000000000101101100111101111011100000010000000000000
111001000000001011000100001111001001000011000000000000
000000100000000101100110001111101000000011110000000000
001001000100000000100000001111111110000011100000000000
000000000000000000000111101000001010000010100000000000
001010000000000001000110011011001000000110000001000000
000001000000000101000111000101001110010110000000000000
001000000110000000100110110001011001000000000000000010
000000001010000000000110000011011001010110110000000000
001000000000011101000010110011111010101010110000000000
000000000000000011000010101011101000000101000000000000
001010000100000000100110110011110000000110000000000000

.logic_tile 7 5
010000001110001000000000000000001000001100111100000000
001000000000000001000000000000001000110011000010010000
111000000110000001100000000000001000001100111100000000
000000000000100000000000000000001100110011000000000001
000000000100100000000000010101001000001100111100000000
001010100101000000000010000000100000110011000001000000
000000000001001000000000000111001000001100111100000010
001000000000000001000000000000100000110011000000000000
000000000000000001110000000101101000001100111100000001
001000000000000000000000000000000000110011000000000000
000001000000000000000000010000001001001100111100000000
001010100000100000000010000000001000110011000000000110
000000000000000000000110000000001001001100111100000100
001001000000000000000000000000001101110011000000000010
010000100000100000000110000111101000001100110100000000
101000001100010000000000000000100000110011000000000001

.logic_tile 8 5
010001001000001000000000000111001001111100010100000000
001000100000001101000000000101101000111100000000010100
111000000000100111000011011001101110110011000000000000
000000000001001111000111000101111011000000000000000000
000110000000100111100011111001111000010000100110000000
001010000001010000000011011111011100110000010000000000
000000000000011001000010011011011010100010000000000000
001000000000000111000111100011101110001000100000000000
000000000000011000000000010000000001000000100100000000
001000000000001111000011000000001011000000000000000000
000010100000000111100000001001001011001001100110000000
001001000000000000100000000111011111001001000000000000
000000000000001000000010110000000000000010000000000000
001000000000001001000010101111000000000000000000100000
000000000001001000000010010111101101010100000100000000
001000000000000011000111110000101011100000000000000100

.logic_tile 9 5
010000001110000101100000000001100001000001110100000000
001000000000001101000000000101001100000000010001000011
001010001110001111100011101000000001000000000100100110
000000001100001011100000000011001111000010000001000100
000000000000000001100110100001011101100000000000000000
001000000000000101000000000111011010000000000000000000
000000000001011001100000010101001110010100000101000001
001000001000100011000011110000011110100000010000000001
000001000000000101000000000011000000000000000100000000
001010100000000000100000000000000000000001000000000000
000000000000100001000110001011101010100000000000000000
001000000001001111010011000111111010000000000000000000
000000000001000011000010101101100000000001010100100001
001000000000100011000100000001101010000010010000000000
000000000000100111000000011001011111101010000000000000
001000000001000011100011110101001001001010100000000000

.ramb_tile 10 5
010000000110001000000111101001111110000000
001000000000000011000110001111110000000000
111010000000010111000010000101011100000010
000000000000000111100100001011010000000000
010000000000011011100010000101111110000000
111000000001100101100000001001110000000000
000001100001010000000011111001011100000000
001010101010000000000010101011010000010000
000010000000001000000111000001011110000000
001001000100001011000110000011110000000000
000010100000000000000010001011011100000000
001000000000000000000010110001110000000000
000000000000010000000000001101011110000000
001000000000000000000011110001010000000001
110000000000000111000010000101111100000000
111000000000000000000110111111110000010000

.logic_tile 11 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001010000000000000001000
000010100000000001100110000111100000000000001000000000
000000000110000000100100000000100000000000000000000000
000010100000001001100000010101000000000000001000000000
001000000000001001100010010000100000000000000000000000
000000100001000000000000000111000001000000001000000000
001001000000000000000000000000101001000000000000000000
000001000000000000000000000001100001000000001000000000
001000100000000000000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000101000000000000001010000000000000000000
000000000000010000000010100001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000110100000001001111100001000000001
001000000110000000000000000000001001111100000000000000

.logic_tile 12 5
010000000000000101000000000001000000000000001000000000
001000000000000101000010100000000000000000000000001000
111000100000100000000110100111100000000000001000000000
000001001001001111000000000000100000000000000000000000
110000000010000000000010100000001000001100111000000000
111000000000000000000100000000001001110011000000000000
000000001110000101000000000101001000001100111000000000
001001000000101101000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
001000001010000000010000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
001001000000010000000000000000000000110011000000000000
000000000000000000000011001000001000001100110000000000
001000000000000000000000000101000000110011000000000000
010001000000100000000110000111100001000010000100000000
011000100000000000000000000000101001000000000000000000

.io_tile 13 5
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000011100111111100000100000100100000
000000000000001001000010001001100000001110000000000000
111000000000001000000110010000001101010010100000000000
000000000000001011000010110000011001000000000010000000
110000000000001001000000010111100001000001000100100000
110000000000000001000011001001001111000011010000000000
000000000000000001100111110001001010010000000000000000
000000000000000111000010000000001001101000000000100000
000000000000000001000000000000011011010100000100000000
000001000010000111100010101001011110000110000000100000
000000000000000111100000000001111000000000010000000000
000000000000000000100000001111011100000000000000000000
000000100000000000000011110101000000000001100100000100
000001000000000000000010110011001001000001010000000000
000000000000001011100010001101111010000000000000000000
000000000000000001000010000101011011001000000000000000

.logic_tile 2 6
000000001101010000000010011111001101010000000000000000
000000000000000000000011001001101110100001010000000010
111000000000001111000011100001101100000100000000000001
000000000000000001100110101011101100010100100000000000
010000000000000000000000011101100000000001010110000000
010001000000000000000011110001101101000010010000000000
000000000001010001000000010011011100000100000100000000
000000000000100000000011101101110000001101000000000000
000000000000001001000110011000001000010000000110000000
000000000010100111000011000111011101010110000000000000
000000000000100011100000010000001101010000000100000000
000000000000010000000010001011011001010010100000000000
000001000000000000000000010001100001000001000100000000
000000000000100000000011011011001010000011010000000000
000000000000000001100000000011111001000001110000000001
000000000000000000000000000011111100000000010000000000

.ramt_tile 3 6
000000000000000111000000000101111110100000
000000000000000000100011100111000000000000
111000000000000000000000000001001100000001
000000000000000000000011101011100000000000
110000000001000000000000001101011110000000
110000000000001001000000001001000000100000
000000000000000001000111100101101100000010
000000000000001001110100000001000000000000
000000001100100000000011001111011110000010
000000000001010001000010000011000000000000
000000000000000111000111001101101100000010
000000000000001101100110111011100000000000
000000001110100001000010011011111110000000
000000001010001111000011011011000000000100
110000000000001011100000000011001100000001
110000000000000101000000001111100000000000

.logic_tile 4 6
000000000000001000000011100011011100011100100000000000
000000000000010001000010111101111010111100110000000000
111000100000000001100110000111001100000000010000100000
000001000001010000100000000011101011000000000000000000
000000000000000001100110010000011110000000000000100000
000000000000000001100111111011000000000010000000000000
000000000001010111100110000011011011000000100000000000
000000001010100000100100000000111000000000000010000000
000010100010000111000110100001001110000110000000000000
000001000000000101100010100000100000000001000000100000
000000000000100101000110100001001011001001000010000000
000000000001000000000000001111011100101000010000000000
000001000000000000000110011011101110000000000000000000
000010101000000001000010100111111011000001000000000000
000000000001011101000000001001011010100000010100000000
000000000000100101000000001001101010110000000000000000

.logic_tile 5 6
000000000000000000000000011000000000000000000110000000
000010000000000000000011110111000000000010000000000000
111000000000000001100011100111001101101001010000100000
000010100010000111000100001101101000110100010000000000
010010100000000000000000000111100000000000000100100001
010001000000000000000010100000100000000001000000000101
000000100000000000000000001000000000000000000101000000
000011100001010000000000001001000000000010000010100010
000000000000000000000000001000000000000000000100000000
000000000000001101000010101011000000000010000000100000
000000001010000000000000010000011000000100000100000001
000000100000000000000011000000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100001111000000000010000000000011
000000000000000111000010100011000000000000000100000100
000001000000000000000010010000100000000001000011100010

.logic_tile 6 6
000001000000000000000111001000000000000000000010000000
000010000000000000000110110011001110000010000000000000
111000000000000111100000000111100001000010100100000000
000000000000001101000000000011001101000001100000100010
110000000000000001000000011111111100000101000100100000
100000000000000000000011000101010000001001000000000000
000001000000100001100000001011001010101100000000000000
000000000000000001000000000001101101111100000000000000
000001000000000101100010100011101010000010100100000000
000000000000000000100011110000111111001001000010100010
000000001010001000000111111011001001001011100000000000
000000000000010011000110100001111010101111010000000000
000000000000100111100110000011101001000010100100000000
000000100000000000000000000000111101001001000010100000
000000001000001101100111001111111000000111000100000000
000000000100001101000000001011100000000010000010100000

.logic_tile 7 6
000001000000100000000000001111001111110000000000000000
000010101000000000000000001111101001110001010000000000
001001001110000000000111000000000000000000000100000000
000010101010000000000011101011000000000010000000000001
010100000000101000000011100000000000000000000100000000
110000000001010011000100001011000000000010000010000000
000000000000001000000000001011011111101001110000000000
000000001000001011000000000101011101000000100000000000
000000000000100000000011100000000001000000100100000000
000000000001001111000010110000001110000000000000000100
000000000000000000010010100111101101010111010000000000
000000000000000000000000000101101110101011010000000000
000000000000000000000000001001101100011011100000000000
000000000001001111000010101111111100010111100000000000
000000000000000011100111100000000001000000100100000000
000000001100001001100000000000001110000000000000000001

.logic_tile 8 6
000000000000000000000110100000000001000000100100000000
000000000000001101000110110000001011000000000010000000
001010000000000111100000010011111001100000000010000100
000000000000000101000011111001111100000000000000000000
110100000001010000000000000000001100000100000100000000
010000000000000000000000000000010000000000000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100001111000000000010000000000000
000000100010000000000010110000000000000010000000000000
000001000000000000000110110001000000000000000000000010
000000000001000011100111000000011110000100000100000001
000000001000000000100011110000010000000000000000000000
000111100000000000000000001011111001000110110000000000
000010100100010000000010110001101110001111110010000000
000000001110010111100111000000001000000100000100000001
000000000001010000000100000000010000000000000000000000

.logic_tile 9 6
000010100000000000000110111000000000000000000100000100
000000001100000000000010011001000000000010000000000000
111000000000000000000011100101001000000000000000000000
000000000000000000000111110000110000001000000001000000
110000000000000000000011101011000000000001000000000000
000000000110000000000010111101100000000000000000000000
000000001100000000000010010000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000001100100000000000011100101000000000010000000000000
000011000100010000000000000000100000000000000000100000
000010101110000101100000000000001011010000000000000000
000001000000000000000000000000011100000000000000000000
000000000000000000000000000001111010000110000000000000
000000000000000000000010000000110000000001000010000000
010101000000100000000000000000000000000000000000000000
100010100011000000000000001111001101000000100000000000

.ramt_tile 10 6
000000100001000000000011101101101110100000
000000000000110000000011111101010000000000
111000000001000111100010001111101100000001
000000000100100000100100001101010000000000
110001100000000001000011111001101110000000
110011000100100000100111001111110000000001
000000000000001111000011100011101100000001
000000000000001101000011101001110000000000
000000000000000000000000011101001110000001
000001000000000000000010100101110000000000
000010100000000111100000011001001100000000
000000000000100001100011001111110000000000
000010000000000000000111110001101110000001
000001000000000000000010101101010000000000
110000001110000111000011101101001100000000
010000000000000000100111100011010000010000

.logic_tile 11 6
000000000000010000000010010001001001111110100010000000
000000000000100000000110000111101110101110100000010000
111010100000000000000000010101011100100000010110000000
000000000110000000000010110011011101010000000000000000
010000000000000001100110000101001110000110000000000000
110000000000000111000000000000000000000001000000000000
000000100000000000000000000000000000000010000000000000
000011101000100000000000000011001101000000100000100000
000000001000001001000010000011100001000000000010000000
000000000000001001100000000000001001000000010000000000
000010000000001001100000010011101000000110000000000100
000000000000000111100010110000010000000001000000000000
000000000000001101000000000000011111010000000000000000
000000000000001011000000000000001001000000000000000001
000000000000001101100000000001101100000000000000000000
000000001010001001000000000000100000001000000000100000

.logic_tile 12 6
000001000000000101000011100001000000000000001000000000
000010100000000000100011100000100000000000000000001000
111000000001000000000000000111000000000000001000000000
000001000010000111000000000000000000000000000000000000
000000000000000000000010100000001001001100110000000000
000000000000000000000000000000001111110011000000000000
000001000000100001100000001000001010000100000100000000
000010001001000101000000001011010000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000001001000000000001000000000000
000000000000010000010110000001011010000101000100000100
000001001010000000000100000111100000001100000000000000
000000000000001011000000011001001110100110110000000010
000000000000001011100010001111011001101001110000000000
010000000000000000000011000000011010000010000010000100
010000001010000000000000000111000000000000000000100000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000001100010001000000000000010000000000000
000010000010000000000000000011000000000000000000000000
001000000000000000000000000000000000001100110100000000
000000000000000000000000000001000000110011000000000000
010000000000100001000000000111100000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000000001010000000000000000000
000000000000000000000010000111100001000000110000000000
000000000000001001000000001001101101000010110000000001
000000001110100000010000000000001110000010000000000000
000000000001011111000000000000000000000000000000000010
110000000000000001000110100111100000000010000000000100
000000000000000101100000000000000000000000000000000000

.logic_tile 2 7
000100000001100101100000001001011001111001010100000000
000100000100100000000011111101001111100000000010000000
001000000000000111100111111101011010001010000100000000
000000000000000000000011010011110000000110000000000100
000000000000001111000011100000000001000000100100100010
000000000000001011100011100000001010000000000010000010
000000000000000011100010000101111101000010100100000010
000000000000000000000111110000101011100000010000000000
000000000000000000000000001111111000001011000100000000
000010000000000000000000001101110000000001000010000111
000000000000001011100111000111011000101111010000000000
000000000000000011000000001101011010101101010010000001
000000000000000011100000010111000001000010010100000101
000000000010100111000011111001101011000001010010100011
000000000000000000000011000101000001000000000000000000
000000001010000000000011000111001101000010000000000000

.ramb_tile 3 7
000000000000100111000000000001001110001000
000000000001001111000010000101010000000000
111001000000001011000011100001101100000000
000010000000000101000011000111110000010000
010000000000000001000000000011101110000000
010000000010000000000000000001010000100000
000000000000000111000111001101101100000000
000000000000000000000100001011110000000010
000000001110000000000111001001101110001000
000000000000100000000110100001010000000000
000000001100000011100011100111001100000001
000000000000000000100000001011110000000000
000000000001000111000010000111101110000100
000000000000000011100010100111010000000000
010010000000001111100000001111101100000000
110000000000001011000000001001010000000001

.logic_tile 4 7
000000000000000111000000000001111101000100000100100010
000000000100000000100010110000111110101001010010000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000101001000111110101011100001001010000000000
110000001011000001000010010101101101000110000000000000
000000000000000000000010100000000000000000100110000000
000000000000000000000010110000001010000000000010000010
000010101100001011100111001000011110010100000000000000
000000000000001111100110000111011100010000100010000000
000000000000000101100011000001000001000010100000000000
000000000000000000000000000000101011000001000000000100
000000001100000000000000011001001100001000000000000000
000001000000000000000010001111000000000000000000000001
000000000000000011100110100111111010100001000000000000
000000000000000000100110001011011111001000010000000001

.logic_tile 5 7
000000100111010000000000000000011110000100000100000000
000000000000000000000000000000010000000000000010000000
111000000000100000000000010000000000000000000100000100
000000000001001101000011101101000000000010000000000000
010000000110001000000111100011000000000000000100100000
110000000000100111000010110000000000000001000000000000
000000000000000000000111111001111110001100000000000000
000000000000001001000111010101000000001110000010000000
000100000000000001000000001011100001000001000000000000
000000000000000000000000001001001100000010100001000000
000000000000001111000111110000000000000000000100000000
000000000001011011100110100111000000000010000000000100
000000000000001000000110100101111101000000100000000000
000001000000010011000000001111111101010100100000000010
000000000000000101000000000000011011000000000000000000
000000000000100000100010010101011100000110100001000000

.logic_tile 6 7
000000000000101011000000000001111111101010000000000000
000000000000000011000011110011111000010110000000000000
111000100010001111000011101101101011110110000000000000
000000000000000101000011101001111111110000000000000000
010000001010000001000111000001011100001110000000000000
010000000000000000100100000111010000000110000000000100
000000000001000001100110111011111000111000000000000000
000000000100000101000011000101111110111010100000000100
000000100000000111000000001001111111001111110000000000
000001000001000001000000001111111110001101010000000000
000000000000000000000111101101111101000111010100000010
000000000000000111000011110001001011101011010000000000
000010100000100111000000010111100000000000000000000000
000000000000010101000011110001000000000001000000000000
000000100000000001000010100101000000000010110001000000
000000000000001001000010011111001100000010100000000000

.logic_tile 7 7
000000100000100111000010101011101111111000100000000000
000000000001000101100100001011111110010100000000000000
111001000001000000000110101011111101101000000000000000
000010100000001111000010111001101101101110000000000000
110000000010000101100010110101100000000000010100000000
100000001100000000000010000111101000000001110000000000
000000000000100000000000000000011001010110100000000000
000000000011010000000011100001001100010000000000000100
000011000000001000000000000011111111100100010000000000
000000000000001101000000000011111101010100100000000000
000001000000101011100010000101001110000000100100000010
000000101011001101000011100000001001101000010010000000
000000000000001111000000010000001010010100000100100000
000000000000000001100010110111011011010000100000000100
000000000000000101100000010111011000010100000101000000
000000100000000000000010100000011110100000010010000000

.logic_tile 8 7
000000000000001111100111000000000000000000000100000000
000000000000000001100000001111000000000010000000000000
111000000010001011100000010000011100000100000100000000
000001001010001011000011010000010000000000000000000000
110000000000000000000011100001001010000010100001000000
000010100111001101000111110000011011100001010000100000
000001100000000111000111001101111110110011000010000000
000011000000000000100000001111101100100001000000000000
000000001110001001100000000001011000110011000000000100
000000000000000101000000000011101000000000000000000000
000100000000000000000000000001111110001011000000000000
000001000110000000000010110001110000000011000001000010
000010000000100011100010100001001011000010100000000000
000000000000010000000100000000001000100001010001000000
010000000000010011100110110111011010001110000000000001
100010100001000000000010100001000000000110000000000000

.logic_tile 9 7
000001000000001101000000000000000000000000100100000000
000110000001010001100010100000001101000000000000000000
111000000000000000000010110111111111010111100000000000
010000000110000000000010000111101100001011100000000000
110000001000000011100000010000000000000000000100000000
000000000110010000000011000111000000000010000000000000
000010000000100101000000000001001111000000000001000000
000000001111000111000000000001111010000000100000000000
000010101010000001100000010000000000000010000000000000
000000000110000000000011100001000000000000000000100000
000100000000000011100000010101011000100110000000000010
000001000001000000100010111101011111100100010000000000
000000001100100001000011110000011110000100000100000000
000000000001000111000010000000010000000000000000000000
010010000000000101000010010101111101000000000000000000
100001000000000000000011100011011001000100000000000000

.ramb_tile 10 7
000000100001001011100011101101101100000010
000001000000100111100111101111110000000000
111000100000000011100000000111101100000000
000001000110000111000000001101010000100000
010001000000001111100000010001101100000000
010000001100001111100011001111010000010000
000000000000010111000111000011001100000000
000000000010000001000110001001010000000000
000000101110011000000010110101101100000100
000001000001100011000111010001010000000000
000000001011010000000000000001101100000000
000000001000100000000000000101010000000000
000001000100010000000111100001001100000001
000010100110000001000100000101010000000000
010000000000000011100010000101101100000000
110000000000000000000000000111110000010000

.logic_tile 11 7
000000000001000011000111010101011010000000000000000000
000000000000000000100010000101101011000000100001000000
111000000111011001100111100001100000000001000000000000
000000001010001111100110111011000000000000000010000000
110001000001010101000011100011111000010100000100000000
010000000000000000100111110000111110001001000011000000
000000000000000011100010000011100001000001010110000000
000000000010001101100000000111101101000001100000000000
000000000000000011000111000001011100000000100100000000
000000000000000000000111110000011001101000010000000000
000000000111010000000011110101111000010000000000000000
000000000010000000000110001001011100000000000010000000
000001000000000001000111100011111110010100000100000000
000010000000001111000000000000101111100000010000000000
000001000000001001000000000111111011010000100000000000
000000000000000001000000000000011000101000010000000000

.logic_tile 12 7
000000000000000001100011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111001100000100000000111010011111100000000000000000000
000010101111000000000011010000101001100000000000000000
000000000001010101000000000101111100001000000000000000
000010000000001101100000000101100000001101000000000000
000010100000000101000000000000001000001100110000000000
000000001000001101000010110011010000110011000000000000
000010100000000011000000010011101000000000100000000000
000000000000000000000010000101111101000001110000000000
000100000000010101010110000001001111100110110000000010
000000000110000011100011000001111001010110110000000000
000000000100000000000110001111111101010001100100000000
000000000000000000000000000101011001100100010000000100
000000000001001000000000001001011100111100010000000000
000000000000000001000000000101111010010100010000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000010100000000000000010100001000000000000001000000000
000000000000000101000010100000100000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000101000000000000000111100000000000000000001000000000
000110100000100000000000000000001001000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000001000000000000000001000000000000001000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000001000000000000010000000000000
000000000000100000000000000101000000000000000000000000
001000000000000000000010100000000001000010000000000000
000000000000000000000100000000001110000000000000000000
110000000101000000000010100000000000000010000000000000
110000000000000000000110110000001011000000000000000000
000000100001010101000000001000000000000010000000000000
000001000000101101100000001001000000000000000000000000
000110001100000000000000010000000000000000100100000000
000100000000000000000010010000001101000000000000000001
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000010100000010000000010010000001110000010000000000000
000000001000000000000011010000010000000000000000000000
110000000000001000000000000000000000000010000000000000
000000000000000011000000001101000000000000000000000000

.ramt_tile 3 8
000000000001000000000011100111011110000000
000000000000100000000100000101010000100000
111010000000000000000011001001101110000000
000000000000000011000000001011000000100000
110010100000001111100111111101011110000001
110010000010010111000111100111010000000000
000000000000000011100010000011001110000000
000000001110000000000111101111000000100000
000000000000000000000000001001011110000001
000000000000011011000000000011110000000000
000010000000001000000110111101001110000000
000000000000001001000110011101100000000010
000000000000000111100011111001111110000000
000000001000000001000011011011110000000001
010000100000000001000000010101101110000000
110001000000000000100010101101100000100000

.logic_tile 4 8
000000000000000000000000001101100001000001100100000000
000001000000000000000010010011101110000010100000000100
111000000000001000000000000111101100010100000110000000
000000000000001011000010110000001110001001000001000000
010000000000000000000110000000011011000110100000000000
110000000000100001000100000000001111000000000000000000
000000000000000000000000001001011000000110000000000000
000000000000000001000011111111100000001010000000000000
000000101110101000000000000011100000000010000110000000
000001000001010001000010101011001111000011010000000000
000000000000001001100000001000000000000000000011000000
000000000000000001000010010111001010000000100000100101
000000000000100000000110001000000001000010100000000000
000000000001001001000000001111001101000010000001000000
000000000000000001100011110001100000000010000000000000
000000000000001111000010100000100000000000000001000000

.logic_tile 5 8
000000000001010000000111010101101001010000100000000000
000000000000000000000011010000011010000001000000000000
111000000000000000000111001111111000000001000000000000
000000000000001001000010111101100000001001000010000000
010000000000000101000110001111100001000011010000000000
010000001010000000000000000001101011000011000000000000
000000000000111101000010011000011010010010100000000000
000000001010011011000111110101001001000010000000000000
000000100000000000000000001001100000000000100000000000
000001000000000011000000000111101011000000110000000000
000001000000000101100000010011001111111001010000000000
000000100000000000000010010111011100100010100000000010
000000000000001000000110001001100000000000100000000000
000000001010001001000100000111101010000000110010000000
010000000000000001000110110011111000000000000101000000
100000000000000000000111100000110000000001000001100000

.logic_tile 6 8
000000000000011101100011010101111001111000010000000000
000000000000100101000010100001101010101101000000000000
111000000000000111000000010000011001000010100100000000
000000000100000000100011011001011010000110000001000000
110000000000000001100011100001000001000000010110000000
100010000000000101000100000101101111000010110000000001
000000000000001011100010010011101110000100000100000100
000000000000000001100010100000101001101000010010000000
000000000001000001000010000011011110000111010000000000
000000000000100000000100001101101001010111110000000000
000001000000000000000000010111000000000000010100000000
000010101000001101000010001001101010000001110010000010
000001000000000101100110001001001100101010000000000000
000010100100000000000000001101011011010110000000000000
000000100000000000000110000101011100100100010000000000
000001000000001111000000000011101101010100100000000000

.logic_tile 7 8
000000000001001000000000001101111100001000000100000001
000010100100100111000000001001000000001110000000000000
111000000000000111000010101001011010001101000100000000
000000000000000101000011100101000000001000000010100000
110000000001010101000000000101011010001001000100000000
100000000101000000000010110011100000001010000010000000
000000001101000101000010001000011001010000100100000000
000000000000000011000000000101001001010100000001000000
000001001000001000000111011111101100110010100000000000
000010100000000001000110001101011111110000000010000000
000000000000000001100000000101111100100010110000000000
000001000000000101000011101011101110010000100000000000
000000001010000000000011000101100000000000010100000000
000000000000000011000010101011001010000010110000000000
000001001110000000000000000011100001000010110000000000
000000101101001101000000001111101000000001010000000010

.logic_tile 8 8
000000000111001101000000001111011111000000000000000000
000000001110100101000010011111101101000000010000000000
001100000000000000000000011000000000000010000000000100
000000101000000000000010101101000000000000000000000000
010000001110101000000000010000000000000000100110100110
010000000001010011000010100000001101000000000001000010
000000101000110000000000010001000000000000000110000001
000000000000010000000010010000000000000001000000000001
000000000011000000000000010001000000000010000000000010
000000000110000000000011100000000000000000000000000000
000001000000000000000000010001100000000000000100000001
000000100000100000000010100000100000000001000001000010
000000000100000000000010000000001010000100000100000000
000010000001010000000010100000010000000000000010000100
000010000000000000000110000000001110010000000000000000
000000000000000001000000000000011010000000000000000000

.logic_tile 9 8
000011000000010000000110001000001000000110000001000000
000000000000001111000000000111010000000010000000000000
111100000000000011000111001011011011010111100000000000
000000001000000000000100000011101001000111010000000000
110000000000100000000110000011011000010111100000000000
110000000111010001000100001101111101000111010000000000
000000000000000001100000000001000001000010100000000001
000000001010000000100000000000001101000001000000000000
000001001101000000000010110111011000010000000100000000
000010100000100111000011000000101110100001010001000000
000000000000001101000111000001001100000110000000000000
000000001000000101000000000000000000000001000010000000
000001100000001011100011101101001110010111100000000000
000011100000000011000010010011001101000111010000000000
000000000000000001100011101000011111010100000100000000
000001000000001101000100000001011110000110000010000001

.ramt_tile 10 8
000000000000000000000000001111111000000001
000010000000001111000000001111000000000000
111000100001000101100000000001011010000001
000001000110000000000000000011010000000000
010000000100101001000111100111011000000001
110000001111011111000100001111000000000000
000000000001000111000111101011011010000000
000000000000100000100111101011110000000000
000010100000001111100111000011011000000000
000000001000001111000111110111100000000000
000000000000001111100011101011111010000000
000001000000000011000100001101010000000000
000000000000000111000010000101011000000000
000000000000001111000100000011000000100000
010010100001011000000111001101011010000010
110000000000001111000100000011010000000000

.logic_tile 11 8
000000000001001111100110101101011000101110000100000000
000000101100100111100000000011011101101101010000000000
111000000001001000000010101101011110010111100000000000
000000001000101011000011101101111001001011100000000000
111000001001001111100011100001101110101110000100000000
110000000000000001000000001011111010101101010000000000
000001000001011000000111010001001010010111100000000000
000000000000000011000111000011011000001011100000000000
000000100001010111000000000111000001000000000000000000
000001001010011101100010100000001011000000010000000000
000000000001001001100000001011001111100010110100000000
000000000010000011000000001001101100010110110000000000
000001000000000111100010110101111010010111100000000000
000010000000001001000010000011011011001011100000000000
000000000000000000000011100001111000000000000000000000
000001001110000000000000000000010000001000000000000000

.logic_tile 12 8
000000001010011000000000010011001010010100000000000000
000000000000000101000010000000111000100000010000000000
111001000000100000000000011111101110111000110000000000
000010101001000000000011010011011101011000100000000000
010000000000010111000010110011101100110011110100000000
110000001110000000100110101011101001100001010000000000
000010100000000001100110001101001110111111000100000000
000000000000000000000000001011011100010110000000000000
000010100110001011100011011111001100001001000000000000
000000000000000011100011111101110000001010000000000000
000000000000011001110110010101101101110011110100000000
000000001100000011000110000011001101100001010000000000
000000000000000000000110011011101101110011110100000000
000000000000000000000010000011101101100001010000000000
000010100000000011000000000001111011110110100100000000
000000000000100000000000000011111101110100010000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100111100000000000000000001000000000
000000000000000111100000000000001011000000000000010000
000000000000000000000011100000000000000000001000000000
000000001010000000000111100000001001000000000000000000
000001000000000000000110000001100000000000001000000000
000000100000100000000100000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 9
001000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
010001000001010000000000010101001000001100111100000100
000000001010000000000010000000100000110011000000000000
000000000000001000000110010000001000001100111100000000
000000000000001111000010000000001001110011000000000001
000001001010000000000000000000001001001100111100000000
000000100000000000000000000000001100110011000000000100
000000000001011000000000000111101000001100111100000010
000000000000000001000000000000000000110011000000000000
000000001100000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000010100000
110000000000000001100000000101101000001100111100000001
000000001111000000000000000000100000110011000000000000

.ramb_tile 3 9
000000000001101000000000001111001100000001
000000000001111111000000001001110000000000
111000000000000000000111101101101110000000
000000000000000000000010010111110000000000
110000000000100111000010010101001100000000
010000000001000111000011000011010000100000
000000000000001111000010001001001110100000
000000000001011011000010001101010000000000
000001100100000111000110100001101100000000
000011100000001001000011110101110000010000
000000000001000000000000000011101110000000
000000000000100111000010011101110000100000
000000000000010000000110111101101100000000
000000000000000000000011100101010000000000
110000000000001000000000000101001110000010
010000000000001101000000000011110000000000

.logic_tile 4 9
000000000000000001100010000111011101010111100000000000
000000000000000001000000000101101110000111010010000000
001000000000000000000010100001000000000010100000000001
000000000000000000000000000000001001000001000000000000
010000001111000111100110000000001100000010000010000000
000001000000100000000000000000010000000000000000000000
000000000100000000000011100001011100000110000000000000
000001000000000000000000000000000000000001000000000000
000001100000000000000011100001000000000010100000000000
000010100110000000010100000000001011000001000000000010
000000001000000001000000000000011010000010000000000000
000000000000001001000000000000010000000000000001000000
000000000000000000000000000001100000000000000110100000
000000000000000001000010110000100000000001000001000000
110010100000000111000000000000000000000010000000000000
000001000000000000000000000000001110000000000001000000

.logic_tile 5 9
000000000000000011100111100000000000000010000000000000
000001000000000000000110011001000000000000000001000000
111000000000000000000010000111101010000000100000000000
000001001000010000000100001101111000000000000000000000
110000001111100001100111010000011100000000000001000000
010000000001110000000111011111011110000110100000000000
000000000000000111000110001101000001000000110000100000
000000000100000001000000000101001100000010110000000000
000000000000000101100011110001101000001110000000000000
000000000110000000100011110111110000000110000000100000
000000000001000001100011100001011010000110000000000100
000000000000000000100100000000110000001000000000000000
000000000000000001000011000000000001000000100100000000
000000000000000000000100000000001010000000000000000000
000000001000000000000010000000000000000000100000000000
000000000000000000000000000011001101000000000001000000

.logic_tile 6 9
000000001110001000000000000111000000000000000100000000
000000000110000011000000000000000000000001000000000100
001000000000000000000110001000000000000000000100000000
000000000001010000000100001001000000000010000000000100
010000001100110111100010010101000000000000000100000000
110000000000000101100011110000100000000001000000100000
000000100000000000000111000000011100000100000100000000
000100000001010000000100000000010000000000000000000100
000010100000100000000010101011000000000001000000100000
000000000001010000000000001101101110000010100000000000
000000000000000000000000001000000000000000000100000001
000001000000000000000010000111000000000010000000000000
000000001100001001000110100000000000000000100100000001
000000000000100101000000000000001111000000000000000000
000000000000001000000000010001001011111001010000000000
000000000000000101000010100101001111010010100000000000

.logic_tile 7 9
000000000000000011100000010101000000000011010000100000
000010001001000111100011111101101100000011000000000000
111000000000000000000110000000001010010100100010000000
000000000000000000000011100000001111000000000000000000
010000100000000111100010110001111111100010010000000000
010001000001000000100111001011111001010010100000000000
000000100000000111100000000111101010010110100010100000
000000000000000000100000000000111000100000000000000000
000000001100000111100010011011000000000010110010000000
000000000000000101100010111011101011000001010000000010
000000000000000000000000010000011010000010000000000000
000000000000001001000010100000000000000000000001000000
000000000001100000000000001111011110001000000100000000
000000000000010000000010000011100000001110000000000000
000000100001000000000010100001001010000001000000000000
000000000100001001000010010011010000001001000000000001

.logic_tile 8 9
000010000000000001000010010001000001000000000000000000
000000001000001111100010010000001010000000010000000000
111000001110000111000000011000000000000000000000000000
000000000000001101100011001101001001000000100000000000
110000101100000000000110000001111111010000000000000000
010000000000000000000010001101011110000000000000000000
000000000001001001000111101000000001000000000000000000
000000100000001111000010001101001010000000100000000000
000000000100110000000010111011000001000000100000000000
000000000000000000000111101101101101000000110000000000
000000000000000000000110101001011000010111100000000000
000000000000000000000011010111011011001011100000000000
000001000000001000000000001011101110000000000000000000
000000000000000001000000000001101001000000100000000000
000001000000000001100010000111100000000000000100000010
000000100000001101000010100000100000000001000000000000

.logic_tile 9 9
000001000000110000000110000001111000010111100000000000
000000100000000000000011110011011010001011100000000000
111010100000000011100111011111101001010111100000000100
000000001010001101100111000011111010001011100000000000
000001000000000011100011100101011111010111100000000000
000000000000000000000111111101101110000111010000000000
000000000000001000000011100000000001000010100000000000
000000000000101111000010001011001101000010000000000010
000110100000000000000010110000000001000000100100000000
000000000000101001000110100000001011000000000000000010
000000000100001101000111001001001101010111100000000000
000000000000000111000000000001111011000111010000000000
000000100100010011100000001000001000000110000000000000
000000000000000000000000000001010000000010000000000010
110000000100000001000010000111011000000000000000000000
010000000000000101100000000000010000001000000000000000

.ramb_tile 10 9
000000001010001111000000000101011100000000
000000000000000011100011101011100000000000
111000000000011111100000000101111100000000
000000000110001011000010011011010000000000
010000000000000000000011101011011100000000
010000000000000000000010011001000000000000
000010000000001011100000001001011100000000
000000000000000011000000001011010000000000
000000000000001011100111011001111100000000
000000000000001111000111000011000000010000
000001000001011101000011110001111100000000
000000100000000011100111010001010000000000
000000000001011000000000000101111100000000
000000000000100111000000000011000000000000
110001000000000001000000000101011100000000
110000100000000000100000000111110000000000

.logic_tile 11 9
000001000000101000000110000000001100000100000100000000
000000100001010111000000000000000000000000000001000000
111000001000001000000111011111101100000110100000000000
000000000110000011000110101001001111001111110000000000
110000000000000000000111001001011011000000000000000000
000000000000000001000011101111101011001000000001000000
000000000001000001000010111011111000010111100000000000
000100000000001101100011011001111010000111010000000000
000010101010000111100000001101011100010111100000000000
000001000001011101100010111011111000001011100000000000
000011100000000000000010111101001100000110100000000000
000010101000000000000111011001111111001111110000000000
000000000001000000000000001000000001000000000010000000
000000000000100000000011110001001010000000100000000000
010001000000000001000110001101100000000001000000000000
100000000000000000000000001101000000000000000000000000

.logic_tile 12 9
000000000001111101100000001000000001000000000000000000
000000000001110001000000001101001110000000100000000000
000000000000001001100111001000011110000000000000000000
000000000100000001000000001011010000000100000000000000
000000000000000000000000000001111100010000000000000000
000000000000000000000000000000101111000000000000100000
000001000000111111100111101000000000000010000000000000
000000100000011011000000001001000000000000000000000000
000000000000000001100110000000011011010000000000000000
000000000000001101000110110000001110000000000000000000
000000000000000111000011000101111110000000000000000000
000000000100000000000000000000010000001000000000000000
000000100000000000000111000011001100000001000000000000
000001000000000000000000000011101000000000000010000000
000000101100000011100111101001101100010000000000000000
000001000000000000000100000001011000000000000000000100

.io_tile 13 9
000000000001000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000001000000011100011000000000000001000000000
000000000000001101000100000000100000000000000000000000
000000000000000111000111110001100000000000001000000000
000000000000000000100011110000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000010111000000000000001000000000
000000000000001011000011010000100000000000000000000000
000000000000000011000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000011000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 2 10
000000000000000001100000010000001000001100111110000000
000000000000000000000010000000001100110011000000010100
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000001000100
010000000000100000000110000000001000001100111100100100
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000001
000000000000000001000000000000100000110011000000000100
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000100001
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000010100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000100000
110010000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000010000000

.ramt_tile 3 10
000000100000101000000000000011111110000000
000001000101011011000000001111110000000000
111010100000001111000000010011001010000001
000000000000000011100011100101000000000000
010000000001000001100010001011011110000000
110000000000100111100000001101110000000000
000000000000000001000111001011101010000000
000000000000000000000100000001000000000100
000001000000001000000111001111011110000100
000000101000001011000000000001110000000000
000000000000010011100010001001101010000001
000000000000100011100100000011100000000000
000001000000010000000010010111011110000000
000000100010001111000011010001010000100000
010000000000001000000010001111101010000010
110000000000000011000111110111100000000000

.logic_tile 4 10
000000000000001000000000011001101010010111100000000000
000000000000000101000011101001011110001011100000000000
111000000000000111010000011011101100000110100000000000
000000000000000000100011010001101011001111110000000000
010010100000001000000111000111100000000010000000000000
010001000000000011000110000000100000000000000001000000
000000000000000000000000000101001100111100000111000010
000000000000000000000000000101111101111100010000000011
000001000010101011100110000000011100000100000100000010
000000100101010011000010000000010000000000000000000000
000000001010000111000011110011100000000010000000000000
000000000000000001100110010000000000000000000001000000
000000001110000001100000001011011000000110100000000000
000000001100000000100000001111001000001111110010000000
000000000001010000000111111000000000000010000000000000
000010100000100000000011100011000000000000000001000000

.logic_tile 5 10
000000001110000000000000010011111011010000100000000000
000001000000100000000011110000011011000000010000100100
001010000000001000000000000000000000000000000000000000
000011100001001111000011110000000000000000000000000000
010000000000010001000000001000000000000010000000000000
010000000000100000000010110001000000000000000000100000
000010000001010000000010110011111110000100000000000000
000000000000100000000111100000100000000000000000000001
000000000010000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000011100001010001000000010111000001000010110000000000
000001000100100000000011001101001011000001010000000010
000000000000000111100111000000001111000010100000000001
000000000001010000000110011111011001000010000000000000
000000000000000111000000000000000000000010000000000000
000000000000000000000000000000001111000000000000000010

.logic_tile 6 10
000000000000001000000111110101101110010100100100000000
000000000000101111000110000000101001000000010000000000
111000000000001000000010101101100001000011100000000000
000000001000000001000000000101101100000001000000000000
110000000000001000000000010011001110000100000100000000
110000000010000001000011110000101100001001010000000000
000001000000000101100010001011100000000001010100000000
000010100000001101000111101001001110000010010000000000
000000100000000011100110000101001110000101000100000000
000001000110001111000011100001000000001001000000000000
000000001100001101100000010001100001000000010100000010
000000000000001001100011110111001111000001110000000000
000001000000001000000110011011001011100001010000000000
000010100000000111000111000101011101100010010000000100
000000000000000000000000000000001100000000000000000000
000000001000000000000010101111011001000000100000100000

.logic_tile 7 10
000000001101001101100000000011011101010110000000000000
000000000000100001000000000000011110000001000000000000
111000000000001000000110001011011100100000010000000000
000000001000001011000000001101101110100000100000000010
000100001110000000000000000001001111000001010000000001
000000000000100000000000000001001100000010010000000000
000000000000101001100000011101101110000000000010000110
000000001111010001000010001001000000000010000001100001
000010001010001101000000000000011100000100000110000000
000000100110001011100010110000000000000000000011100100
000000001010101101000111000011100000000000000110000110
000000000000001011000010100000100000000001000000000000
000000001010010001000000000111111101010110000000000000
000001000000100111000000000000111000000001000000000000
000000000000000101000111001111101101000010000000000000
000000000000001001100110110101101110000000000000000000

.logic_tile 8 10
000001000000111111100000000011111110000000000000000000
000000101001011001100011110001011101000000100000000000
111001001110001001100010110001011100000000000000000000
000000100000000101100111101101111111100000000000000001
010000001100000101000111110000001100000100000110000000
110000000000000111000111110000000000000000000000000000
000000100000001000000111100000000001000000000010000000
000000000010001011000000000101001001000000100000000010
000010100000000111100000011011111111000110100000000000
000000000000000101000010100001101011001111110000000000
000000000000000001100011110111100001000000000000000000
000001000000000000000110110000101010000000010000000000
000010100000100011000000010000000001000000000000000000
000000001011010000100011110111001001000000100000000000
000001000000010000000010011011001010000001000000000000
000010000001010111000110000001001000000000000000000000

.logic_tile 9 10
000010000000010000000110110111000000000010000010000000
000001001010110000000011100111100000000011000000000000
111000000000000001100000000000000001000010100000000000
000000001000000000000000000101001000000010000000000010
110000001010101001100000000111101101010111100000000000
110000000010110001100000000101101111000111010000000000
000000001100100001000000000011000000000000000100000000
000000000000010000000000000000000000000001000010100000
000000000000000101000000000111011100000110000000000010
000000000000000001000000000000100000000001000000100000
000001000000000101000000010000001110000110000000000001
000010100010010000100010111001000000000010000000000000
000000101011011101000111000111111111010111100000000000
000001000000000111100110111001101010000111010000000000
000000000001010101000111011111111100000110100000000000
000100000000100101000111011111011110001111110000000100

.ramt_tile 10 10
000000000000000111100000001011001010000000
000000000000000000100000001101000000000000
111010100000000000000110100011011110000000
000001000001001111000100000111000000000000
010000000000001111000011110101101010000000
110000001000000101000010111111000000000000
000000000000000001000111011011011110000010
000000000000001001100111011101100000000000
000000000000001001000000010101001010000000
000000000110000111100011010101100000000000
000000000010000000000000001001111110000000
000000000000001111000000000111000000000000
000000100001000000000010001001001010001000
000010000110010001000000001111000000000000
010000000001010111000111101011111110000000
110000000000001001100100001001000000000000

.logic_tile 11 10
000001000001011011100111001101011011010111100000000000
000010100000100011100100001001101011001011100000000000
000000100000101111000000000011011001010111100000000100
000100000011001011000011101101011000000111010000000000
000000000000001101100000011001001101010111100000000000
000000000000001011000011001001001110001011100000000000
000001100000001000000010010111101010000110100000000000
000010000001011111000011111001001101001111110000000000
000000001110000111000111001101011111010111100000000000
000000000000001101000000001001011110001011100000000000
000000100001000000000011100001011001000110100000000000
000000001000100000000000001101011011001111110000000000
000000001100000000000011101101001101010111100000000000
000000000000000000000000001111111000001011100000000000
000000000000000111000110001001101110000110100000000000
000000001000000000100110111011111011001111110000100000

.logic_tile 12 10
000000000000001111000110010101000000000000000000000000
000000000000000001000011110000001001000000010000000000
001000001100001000000000010000011000000000000000000000
000001000000001011000011000101010000000100000000000000
010000000001000000000111001111111010000001000010000000
110000000000100111000100000101001110000000000000000000
000000000001001101100111100111111000000000000000000000
000010000000100001000100000000000000001000000000000000
000000000010000000000111001000000001000000000000000000
000000000000000000000100001101001110000000100000000000
000000000000100001100000001001001110000000000010000000
000010100001010000100000000011011001000100000000000000
000000001101000001100010100001000000000000000110000000
000000000000100000000100000000000000000001000000000100
000000000000001011100000000000000000000000000111000000
000000000000101001100000001011000000000010000001000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000101100010100101100000000000001000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001011000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011010000001111000000000000000000
000000000000001000000010100000000001000000001000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 2 11
000001000000001000000000010000001000001100111100000010
000000100000100001000010000000001000110011000000010000
001000000000000000000000010111001000001100111110000000
000000000000000000000011010000000000110011000000000000
010100000000000000000000000000001000001100111100000000
000100000000000000000000000000001001110011000000000100
000000000000001000000000000111001000001100111110000000
000000000000001111000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000100
000000000000000000000000000000000000110011000010000000
000000000000000000000000000001101000001100111000000010
000000000000000000000000000000100000110011000000000000
000000000000000001100110000101101000001100111001000000
000000000000100000000000000000000000110011000000000000
110000000000001000000110000111101000001100111100000100
000000000100000001000000000000100000110011000000000000

.ramb_tile 3 11
010100000001000111000000000011101100000000
001100000000001001000010010111010000000000
111010100000000000000000001001001110000000
000001000000000111000011100101010000000001
110000001101000011100000000011101100000000
011000000000000000100000000011110000010000
000100000000001011100000011001101110000010
001100000000000111100011101101110000000000
000000100000000000000110110111001100000000
001000000000000001000010100101110000100000
000000000000000111000111000011101110000100
001000001100000000100110000111110000000000
000000001100100111100110101111101100000000
001000000001001111100011110101010000000001
010000000000001000000000000001001110000001
011000000000001011000000000001110000000000

.logic_tile 4 11
000001000000000000000110010011100000000000000100000000
000000101000000000000011000000100000000001000000100001
111000000000000000000000010000000001000010000001000000
000000001100000011000011100000001110000000000000000000
010000000000000000000000001001000000000010000000000000
010000000000000000000000000111100000000011000000000000
000000000111010101000111100001111100000110000000000000
000000001000000000100000000000000000000001000000000000
000000100001000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000110000001111010000110000000000000
000000001010000001000000000000010000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000001001000000000010000000000010
000000000000000001100000010000000001000000100100000000
000000001010000001000010000000001111000000000000000000

.logic_tile 5 11
000100100100000000000111010000000001000000100100000000
000100001110000111000111010000001010000000000000000000
111001100000100011100111000011111011000110000000100000
000010100000010000100100000000101000000001010000000000
010000000000000111000000000001101100000000000000000000
100001000000000000000000001001101111000100000000000000
000000000000100001100110100011111111000110000010000000
000000000000010001000010000000101110000001010000000000
000001000000001001100000001000001111000110000000000000
000000000000001001100000001011001011000010100010000000
000000000000000011000000001000000000000000000100000000
000000000000001101000011100011000000000010000000000000
000000000000001000000010000001011010101101010100000100
000000000110000001000000000001101010111110100000000000
010011100000001101000000001011011101000000000000000000
100001000000101001000010001111001011001000000000000000

.logic_tile 6 11
000000000000001000000000010111111000010010100100000000
000000101000001011000011000001111100110011110000000010
111000001010101000000010110011101111010110000100000000
000000000011000001000010001101101001111111000000000000
010000000000000000000010010111011100000111000000000000
010000000000000000000011011111110000000001000000000000
000000000000010001000010111111001011001111110100000000
000000100000000000000011011001111111001001010000000000
000000000000001000000000001111111001001011100100000000
000001000110000001000010000001111010010111100000000000
000000000000001000000110011101111111011110100100000000
000000000000001001000010011101101111101110000000000000
000100000001000001100110001111111001001011100100000000
000100000000100000000010001001111100010111100000000000
000000000000000001100110011111101101000111010100000000
000001000001000000000010011111111001101011010000000000

.logic_tile 7 11
000000000100000101000010100111100000000010010111000111
000000000000001101100000001101101101000010100010000100
001010100011110111100111000000011001010100000000000001
000001100000111101000000001001001001000100000010000000
000000001000000000000011011101101110001010000110000010
000000000000000000000011101011010000001001000001100000
000001100001000101000111000101111100000010000100100100
000011100100101111100100000000101111100001010011100101
000000000000001000000000010001011101000000000000000000
000000000001000111000011010000001010001000000001100000
000000001000000001100000010111001100001010000100000000
000000100000001101000011111101010000000110000000000000
000000001000000111000000011001000000000011010000000100
000000000010000000100011010111101000000011000010000000
000001000000000111100000000011000001000010110100000111
000010000000100000000010111111001000000000100010100010

.logic_tile 8 11
000001000000000000000000001000000000000000000110000000
000000100000000000000000000001000000000010000000000000
001000000000000000000110001101100000000001000010000000
000000000000000111000000000011001100000000000001100100
110001000001110000000000001000011000000000000010000000
110000100011010000000000000111010000000100000000000010
000000000000000101100011100000000001000000000010000001
000000000000000000000100001111001001000000100001000001
000101000000000101000110101000000000000010000000000010
000000100000000000100000001101000000000000000000000000
000000000000000101000000001000011010000100000000000100
000000000100100000100000000011001100000000000001000000
000000100000000000000111010011011101000000000000100000
000000000000010000000110100000001010000001000000000010
000000000000000101100110100111100000000001000000000001
000000000000000000000000001011100000000000000000000000

.logic_tile 9 11
000010100000000111000000000011001110010111100000000000
000011000000000000000000000101111101001011100000000000
001000000000111111100000000111011100000110000000000000
000000000000000011000000000000100000000001000010000000
000000000000000011100111110001111100101001010100000000
000000000000000000100110100011011011111110111000000000
000000000000000000000000000000011111000000100100000000
000000000000000000000000000000001100000000001000000000
000000000000001000000111010101011110000110000000000000
000000001100000011000010100000110000000001000000100010
000000000000000011100010011101001101111100100100000000
000000000000001101000011000001101101111101011000000000
000001000000000000000110001000001010000110000000000000
000010001010000000000111100011010000000010000010000000
010000000000101111010000000011111111111100000100000000
010000000001001011000010110001101110111110001001000000

.ramb_tile 10 11
010000000111000000000011100101011000000000
001000000000000111000100000101110000000000
111000000000001011100111101111011010000000
000000000000000011000000000011010000000000
010010000000001111100111100001111000000000
111001100000000011000010001111010000000000
000000000000001011100111100011011010000001
001000000000101111100000001001010000000000
000000100000001000000000001111011000000000
001000000000011011000000000001110000000000
000001000001100111100000001101111010000000
001010101010010000000010010101010000000000
000100000001110011100111111101011000000000
001100100000110000000111001011010000000000
110000000000001001000000001001011010000000
111001000010000111000000000111010000100000

.logic_tile 11 11
000000000000001000000011110111000001000010100010000000
000000100000000111000110110000101100000001000000000000
111010100000000111100011101111001000010111100000000000
000000000000100000100011110111011001001011100000000000
110001000001000000000010100101101101000000000001000000
000000000000000000000000001101101111000100000000000000
000000000000000000000111011001101100000110100000000000
000000000000000000000110000011111001001111110000000000
000011000000000001100010000011011100010111100000000000
000011100000011111000010111111101000000111010000000000
000000000000001011100000001000000000000000000100000000
000001000000000111000010001001000000000010000001000001
000010000001010101000011101000011000000000000000000000
000001000000000000100111111011000000000100000000000000
010000000001001000000110000011011010000000000000000000
100000001010001011000000000000010000001000000000000000

.logic_tile 12 11
000000000000100000000111000000011000010000000000000000
000100000000000000000011110000011100000000000000000000
111000000001010111000111001111111100000000000000100000
000000000000100000000000000101111010000100000000000000
010000000001011000000110000111100000000000000100000100
010000000000100001000000001111100000000001000000000000
000000001110001001100000001101101010001000010100000100
000001000110100101000000001111011001010100000000000000
000000000000001011100000010000011000000010000000000000
000000000000000111100010110000000000000000000010000000
000000000001010111100111010011000001000000100100000000
000000000010000000000010010000101111000000000000100000
000110100000000000000110100001111100000100000000000000
000100000000000000000100000000010000000000000000000000
000000000000000000000110011000000000000000000000000000
000000000000000000000010000011001100000000100000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001011000000000
000100001000000000
000010000000100010
000000010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000001000000110010000001000111100001000000000
001000000000001001000110010000000000111100000000010000
111000000001000000000110000000000000000010000000100000
000000000000100000000100001001000000000000000000000000
010100000000000000000111000101100001000000100100100000
111100000000000000000000000000001010000001010000000000
000000000000001001000000000111000000000010000000000000
001000000000001011000000000000100000000000000000000000
000000000000000000000000000000000000000010000000000000
001000000000000000000000000000001001000000000000100000
000000000000001000000000000001000000000010000000000000
001000000110000101000000000000000000000000000000100000
000000000000000000000110100001100000000010000000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000011100000000010000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000100000000000000101001000001100111110000000
001000001001010000000000000000000000110011000000010000
001000000000001000000000000111001000001100111110000000
000000000000000001000000000000000000110011000000000000
010100000000001000000000000111001000001100111110000000
001100000110000001000000000000100000110011000000100000
000000000000000000000000000000001000001100111110000000
001000000000000000010000000000001101110011000000000000
000000100000000000000110000000001001001100111100000000
001001000000000000000000000000001000110011000010000000
000000000000000000000000000111101000001100111110000000
001000000000000000000000000000000000110011000000000000
000000001100000001100000010111101000001100110100000000
001000000000100000000010000000100000110011000000000100
110000000000000001100000010000011110000010000000000000
001000000000000000000010000000000000000000000000000000

.ramt_tile 3 12
000001000000101000000011111011111000000000
000000100001000011000111110011100000000001
111000000000001001100111011001111010000000
000000000000001111100111100101100000000000
110000000000001111000111110001011000000000
110001000000000111100111010101100000000000
000000100001011001100000000001011010100000
000001001100001011110010010101100000000000
000100000001011111100000000101011000000100
000100001000000011100000000011100000000000
000010000000000000000010001101011010000000
000001000000001001000000001001100000100000
000000000000010000000011100101111000000000
000000000110000000000100000001100000000000
010000100000000000000010000111111010000000
010001000000000000000000000011100000000000

.logic_tile 4 12
010000000000000101110000001101111000010111100010000000
001000000000000000000000001001101100001011100000000000
111000000000000111000110110000001010000110000000000001
000000001010100000000011110101000000000010000000100000
110000100000000001000000011011101010000110100000000000
111000000000001111000010101001011100001111110001000000
000000000110001000000000011001101101000110100000000000
001000000000001011000010101011101001001111110000000000
000001001101000101000111000011011111010111100000000000
001010000000101001100000000111011001001011100000000000
000000000000000011100111000000011110000100000100000000
001000001110000000000100000000010000000000000000000000
000000000000101001000110101111011010010111100000000000
001000000001011001100100001001001100001011100000000001
000000000000010000000010010011011000000110100000000100
001000001110000000000011010001011101001111110000000000

.logic_tile 5 12
010100000000000101000010110011011010010111100000000000
001100001000100000000011110011011001000111010000000000
111000100000000111000000010101101011000000000000000000
000000001100000101000010000111011111000100000000000001
000000000000000111000110100000011000001100110100000000
001001000000000011000000001011000000110011000001000000
000001000000001111000010001101101100100000000100100100
001010000010000001100011110101111010000000000000100000
000001000000101111000000010000000000000000000100000010
001000000001000011000010001111000000000010000000000000
000000000000001001000010010111111000100000000000000001
001000000000001101000011010001011001000000000000000000
000010000001011000000010011011111111100000000000000000
001011100000000001000010111011001000000000000000000000
010000000000010101000000000011101011110100110100000010
101000000010101101100010001111001101110110110001000000

.logic_tile 6 12
010010000000010001100110001101011111010111100000000001
001000000001000000000000000001001001000111010000000000
111000000000000000000000010101101110010111100000000000
000000000000000111000011110101101100001011100000000000
010000001100000101000000010000000000000000000100000000
101000000000000001100010000011000000000010000000000000
000000000000000000000011100000000000000000000100000000
001000100000000000000100001101000000000010000000000000
000000100100001111100111100101001101010010100000000000
001010100000001001000000000000111101000001000000000000
000001001110000000000000010000000000000000100100000000
001010100000100000000011000000001001000000000000000100
000000000000001011100010000001011110010110000000000000
001000000100101111000000000000111010000001000000000000
010001000000000000000011110111011110000000000000000100
101000000000000001000011000001111110000000100000000000

.logic_tile 7 12
010001000000011000000011001011001111000000000000000000
001010101000100011000000001011001111001000000000000000
001000001010001001000011101000001100000010100100000000
000000000000001111100000001001011001010000100000000000
000000000000100111000111101000011000000010000100100111
001000000001011101000100001101011111010110000011000100
000001100010001011100111110001000001000000000000000000
001011100000000101000010100000001111000000010000000000
000000000001001111100000011011111000000000000000000000
001000000111011011000011010001101010000000010000000000
000010101010000000000010100101001101000010000100000000
001000100000010000000110100000101001100001010000000000
000100000000000000000010110101111011100000000000000010
001100000000000001000110111111011110000000000000000000
000000000000000101000011100000011010000000000001000000
001000001001010000100111100101001111000110100000000100

.logic_tile 8 12
010000000000000101100000001001100000000000100000000000
001000000000000000000010111101001001000000110010000001
111000000000110111100010100101111110000000000010000000
000010001101111101000100000000001000000000010010000110
000000000000101101000011100000001110000000000000000000
001000000000011011000000001101010000000100000001000001
000000001010000101100111000011111011000110000010000000
001000000000000000000100000000111001101001000011000000
000000000000000000000000001001000001000010000010000110
001000000000000000000000000101001110000000000010000001
000000100000000000000000010001111010000000000000000001
001001000000000000000011000000011010001001010010000000
000000000001100000000000001001000001000000000000000001
001000000001110000000010000101001110000010000010000000
000001001101000001100000000000001010000100000100000000
001010100000000000100000000000000000000000000011100010

.logic_tile 9 12
010000001101000000000011100000011010000100000100000000
001000000000000000000000000000010000000000000000000000
111001100000100101000000010001101100110011000000000010
000001000001000000100011110111101100000000000000000000
110000000000000000000000000111111000000000000000000000
001000000000100000000000000000100000001000000001000000
000000000000100000000000010011000000000010000000000100
001000000001000000000011100000000000000000000000000000
000000001100001001000000000111000000000010000000000000
001000000000000001000010100000000000000000000000100000
000000101110000011000000000111011001110000000000000001
001001000000000000100000001001111100111001000000000000
000000000000100101000010100001100000000000000000000000
001000000000010111000100000000001101000000010001000000
010000000001010000000000000000001111010000000000000000
101000000100000000000010100000001000000000000001000000

.ramt_tile 10 12
000000000000000000000000001101111110000010
000010100000000000000011110011010000000000
111000000000000000000000001001011100000000
000000000000000000000000001011110000000000
010001000000100001000011110101111110000000
110010000001010000000111111111110000000000
000001000000001001000000011111111100000010
000010100000000111000011100011110000000000
000001001110100111100000000111011110000000
000000100010000000100011101011010000000100
000000000000000111000011111111011100001000
000000000000000111000010010111010000000000
000000000000001111100010001101011110001000
000000001000000011000100000111110000000000
010000000000010111100011110101011100001000
110000000000100001100110010011010000000000

.logic_tile 11 12
010000101110000000000000011111011100101010000000000000
001000000000001001000011111011011111010110000000000000
111000000000000111100000001001101101100010010000000000
000000000110000000100011000101101101010010100000000000
110010000000101000000000011011011000001101000101000000
101001000011001111000010000011000000001000000001000001
000000000000011111100110001101111100001001000110000100
001000000000001011000000000111000000001010000001000000
000000001000001001100011001101000001000000010100000000
001000000000001111000100000011101011000001110000000000
000001000000001000000111011011001000101110000000000000
001010000000001101000011001011011101010100000000000000
000000000001001000000111100101001110001000000000000000
001000000000101111000010100001010000000010000000000000
000000000000001000000111100111101101100010010000000000
001000000000000001000100000101101101010010100000000000

.logic_tile 12 12
010000000000000011100000001001011000001000000000000000
001000000000000000100010111001010000000010000000000000
001000000000001000000010110000000000000000100100100100
000001000000000101000110100000001011000000000001000000
010000000000010000000011100000000000000000000000000100
111010000000000000000111000000000000000000000000000000
000000000000001000000010100000000001000000100110100000
001000000000000111000100000000001010000000000001000000
000000000000000000000000000000000000000010000000000000
001000000000000000000000000000001001000000000001000000
000000000010000000000000001000000000000000000110100000
001000000100000000000000001111000000000010000000100100
000000000000000000000000000000000001000010000000000000
001000000000000000000000000000001011000000000001000000
000010100001000000000000000001100000000000000100000110
001010000000000000000011110000000000000001000010100000

.io_tile 13 12
000000000100000010
000000000100000000
000010000100000000
000010010100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000001001100000000000001110010110000000000000
001000000000001001100000001011001010000010000000000010
111000000000000000000000010000000001000000100100000000
000000000000000000000010010000001110000000000000000000
010000000000000001100011000000011100000100000100000000
111000000000000000000100000000010000000000000010000000
000000000000000000000000000000000000000010000000100000
001000000000000000000000000001000000000000000000000000
000000000000001000000000010000000000000000000100000000
001000000000000011000010100011000000000010000010000000
000000000000000000000110000001000000000010000000000000
001000000000000000000000000000000000000000000000100000
000000000000000000000000001000000000000010000000000000
001000000000000101000000001001000000000000000000100000
000000000000001000000000000000001010000100000100000000
001000000000000001000000000000000000000000000000000000

.logic_tile 2 13
010000000100101000000000010001101011010110000000000000
001000000001011111000010100000001011000001000010000000
111000000000000001100111110001000000000010110000000000
000000000000000000000110000111001011000000010000000010
010000000000000000000000010011000000000000000100000000
101000000000011101000011010000000000000001000000000000
000000000000000001000110100001101000000010000000000000
001000000000000000000000000101110000000111000010000000
000000001100001001000000000000000000000010000000000000
001000000000001001100000000001001100000010100010000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001111000000000000000000
000000000000001000000000010000011000000100000100000000
001000000000001001000010000000000000000000000000000100
010000000000000001000000001101111111010111100000000000
101000000000000101000000000111001001000111010000000001

.ramb_tile 3 13
010010000001011111000011110011001100000000
001000000010001011000011010101010000000001
111010100000000000000111100011011010000000
000001001110000000000100000101110000000000
010000001100001001000000000001001100000000
011000000000000111100000000011110000010000
000000000000001011100010000011111010000000
001000000110001011100011110001110000000000
000000000000001111100111111001101100100000
001000000000000011000011110101110000000000
000010000000000000000000001111111010000000
001001000000000111000011101101110000010000
000100000011000000000011100101101100000000
001100000010000000000010010001010000000000
110000000000000000000011100111011010000000
011000000000000000000100001111110000100000

.logic_tile 4 13
010000001011001001100110100001000000000010100010000000
001000000000000111000000000000001010000001000000000000
001001000000000001000000010000000000000010100010000000
000100000000000000100011100011001011000010000000000000
000001000000000101000111010001101011010110000100000000
001010000000001001000011100000001001100000000000000000
000100000000000101000111101001100000000011010110000000
001000000000000000000111101011101110000010000000000000
000001000000011001000010001111100000000011100000000001
001000100000000011100100000101101100000001000000000000
000000001010000000000111011111111100000111000000000000
001000001100000000000111001111010000000010000000000000
000000000000000000000000000101101000010111100000000000
001000000010101011000000000001111011001011100000000000
000000000000000111100000000101111000010010100100000000
001000000000000000100010000000111101100000000000000000

.logic_tile 5 13
010001000000000111000111000001001100010110000100000000
001000100000000000000000000000101111100000000000000000
001000000000001101000000001101011000000010000000000000
000000000000000001100000001101101111000000000000000000
000011000000100011100110001000011000000010000100000000
001010100000010111000000000111001111010010100000000000
000000000000100101100000010111011100000110000100000000
001000000001010000000010000000101101101000000000000000
000001000000100111000111101101000000000010010100000000
001000000000000000000100000101001111000001010000000000
000000001010000111100000000111000001000011010100000010
001000000000001111000000000111101110000010000000000000
000000000000000000000011110011100001000010110100000000
001000001110000001000111111111001111000000100000000000
000000000110001001000010000101001110001010000110100000
001010100000010111100000000001010000001001000001000100

.logic_tile 6 13
010010000000001000000111010101100000000000000100000000
001001000000000111000010100000100000000001000000000001
111000000000000000000000010001100000000000000100000000
000000000010000000000011100000100000000001000000100000
110000000001111000000011100101001001000010000000000000
111000100000110101000000001001011101000000000000000000
000000000000000000000010010111101010000110000000000000
001000000000000000000010000111110000000101000000000000
000000000010100000000111000111111101000000000010000000
001100000010011101000000000001001110100000000000000000
000000000000000101000000010011001011010110000000000000
001000000000000000000011110000011011000001000000000100
000010000000000011100011100000001110000100000100000000
001001000100100101100100000000000000000000000000000000
000000001000000101000010111101101110010111100000000000
001000000000000101100111001111101101000111010000000000

.logic_tile 7 13
010000100000000000000000000101011011000000000000000000
001001001010100000000011101011001110001000000000000000
001000000000000000000111010111011010010010100100000000
000000000000001111000011100000001011000001000000000000
000000000001000101000111010011111111010111100000000000
001000000000100111100011011101011011001011100000000000
000000000000001111100110001001111011010111100000000000
001010001110001011100100001001111110000111010000000000
000000000000000101100000000111100000000000000000000001
001001000000000000100011110000101111000000010000000000
000000000000101111000000000011111011010111100000000000
001000000000000111100010010111011111000111010000000000
000001001100100001000111111011000000000000100000000000
001010000001001111000111010001001010000000110000000010
000000000000000101000000011001011100000110100000000000
001000000000000001000011011001111111001111110000000000

.logic_tile 8 13
010110001110100101000110110101011100000000000000000000
001101000001010000100010100000000000001000000000000000
111000000000001001100000000111101110000000000100000000
010000000000000011000010110000110000000001000000000100
000000000000001000000000010011011011010000000000000000
001000001010001111000011000011101110000000000000000000
000000000000100111000110111001100000000010110000000001
001000000001001101000011111101101011000010100000000000
000000100000001101100110001001001001000000000000000000
001001000000000101000100000101011100000100000000000000
000000000100001101100000000111000001000001100110000100
001000000000010101000000000111101000000000110000000010
000000100001000111000111000011100000000001000000000000
001001000000100011100000000111000000000000000000000000
010001000100100111100011101001011010000000000000000000
011000100001000101100100000111111100001000000000000000

.logic_tile 9 13
010000000000000000000000000011011100000000000000000000
001000000000000000000000000000100000001000000000000000
111010100100000000000111001000011110000000000000000000
000001000001000000000100000011000000000100000000000000
000010100000000000000000000101100000000010100000000000
001010000000000000000000000000101111000001000000000000
000000000000000000000000010000000001000010100000000000
001000000000000000000010001111001111000010000000000000
000010001110000000000010100000011101010000000000000000
001001000000000000000000000000001111000000000000000000
000000000010010001100010100000000001000000100111000001
001000000000100000000000000000001111000000000010100000
000001000000000000010110010111111000000110000000000000
001010000000000000000010010000110000000001000000000000
000000000000100101100110111000000001000000000000000000
001000000001010000000010011011001100000000100001000000

.ramb_tile 10 13
010000000000000000000110110101001000000000
001000000000001001000010100111110000000000
111000001100000000000000011001101010000000
000000000000000111000011100011110000000000
010000000000000011100110110011101000000000
011000000000000000100011110001110000000000
000010000000000000000000010101001010000000
001000000000100000000011000011010000000000
000010100000001111000000001101101000100000
001000000000000111100000001111110000000000
000000000000000011100010101001101010000000
001000001100001001000110000111010000000000
000001100000000011100000001111001000000000
001011100000001101100011111011010000000000
110000001100001000000111000011001010000000
011000000000001111000000001111010000000000

.logic_tile 11 13
010000001110000101000000000011111010010000000100100000
001000000000000101100000000000101000100001010001000001
111000000001000111000000001000011010010000100110000000
000000000100000111000000000101001000010100000000000000
110000000000000001000010001011001010110000000000000000
101000000000000000000111100001011010110010100000000000
000000000000001101000000000000000001000000000000000000
001000000000001111000000001111001111000000100010000000
000000000001010111100000010011001010101010000000000000
001000000000101101000011001101011101010110000000000000
000000000000001000000110000000001100000000000010000000
001000100000000001000000001111000000000100000000000000
000010000000001001100010010001101111110000000000000000
001001000000000011000011101111001111000000000000000100
000000000000000000000011101011101110001101000110000000
001001000000000000000010110101000000001000000000000000

.logic_tile 12 13
010010000000000101100000000000000000000010000001000000
001001000000001101000010110001000000000000000000000000
111000000000001000000000000000000000000000000100000000
000000000100000111000000000001000000000010000000000000
110000000000000001100000000111100000000000000100000000
001000000000000101000000000000000000000001000000000000
000000000000000011100000000001001011110011000000000000
001000001010000000000000001011101111000000000000000000
000010000000000111000111000000000000000010000000000010
001000000000000000000000001001000000000000000000000000
000000000000000000000000000101000000000010000000000000
001000000000010000000000000000000000000000000000100000
000000000000000000000000000101001101100000000000000010
001000000000000000000000000001001010001000000000000000
010000000000001000000000010001100000000000000100000000
101000000000001001000010110000000000000001000000000000

.io_tile 13 13
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000010100000000000000000000101000000
000000000000000001000100001011000000000010000000000000
111000000000000101000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
010000000000000000000000000111011000000010000000000000
100000000000000000000000000111000000001011000000000001
000000000000000000000000000000001100000100000100100000
000000000000000000000000000000000000000000000000100000
000000000000001000000000010111001001000010100000000000
000000000000000001000011110000011111001001000010000000
000000000000000001100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001100000000000000001000000100100000000
000000000000000101000000000000001111000000000000000001
010000000000000000000110000000001110000100000100000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000001001100010100011111000000000000010000101
000000000000000101000010110000110000001000000010000100
001000000000001000000011110001001100000010000000000000
000000000000000101000011110101100000000111000000000000
000001001100001011100110101101101001000100000000000000
000010100000000001000011000001111111000000000000000000
000000000000001011100000000001001010000110000010000000
000000000000000111100010110101010000001011000000000000
000000000000000000000000000001001010010010100100000000
000000000000001101000010110000011111100000000010000000
000000001000000000000110110101111101100000000000000000
000000000000001101000110001111011010000000000000000010
000000000000101000000011011001001111100000000000000000
000000000001001001000010000011001001000000000000000000
000000000000000000000010100101001100001011000100000000
000000000000000000000100001101010000000001000010000000

.ramt_tile 3 14
000001001111001000000011100101011110000000
000000100010000011000011100111000000000000
111000000000001000000111110011001010000000
000000000000001111000011101011000000000001
010000000000000001100011100001111110000000
010000001000001001100100001101100000000001
000000100000000000000010001011101010000000
000001000000001111000010000101000000000000
000000000010001000000011000111011110000000
000001000000000011000100000001100000000000
000000000000001011100000001001101010000000
000000000000001101100000000011000000000000
000000000000000001000000011101111110000001
000001000000000000000011001001100000000000
110000000000001011100000000101101010000000
110000000000001011000000001001100000000001

.logic_tile 4 14
000000000001000000000110111101111001010111100000000000
000000000000001001000011111111111000000111010010000000
111000000001001101100011100000001110000100000100000010
000000000000100011000010110000010000000000000000000000
010000001110001000000010001011001111100000000000000000
110000000010000101000010101001011010000000000001000000
000000000000000101000010100001101110010111100010000000
000000000000000000100010000101001101000111010000000000
000000000000000101100010001111001011000010000000000000
000001000010000111000100001101011101000000000010000000
000000000000000000000011110001011001010111100001000000
000000000000000000000011101011101000000111010000000000
000000000000001111000010011011101000000110100000000000
000000000000000111000110100001111000001111110000000001
000000000000000000000010111011011000010111100000000000
000000000000000000000110011111001101000111010000000010

.logic_tile 5 14
000000000001001011100111011000000000000000000100000000
000000000000101111100110111111000000000010000000000000
111000100000000000000000010000011010000010100000000000
000001000000000000000010001001011000000110000000000000
010000000000001101100110000001001010000010000000100000
100000000000001001000011101101100000001011000000000000
000000000000000000000111000000001100000100000100000100
000000000000000000000000000000000000000000000000000000
000000000000101000000010100011011110000000000000000010
000000000000010001000100000001111001001000000000000000
000000000000000111100010101000001011000010100000000000
000000000000000000000100000011001101000110000000000000
000000000001110000000000000101000000000000000100000000
000000000000110000000000000000100000000001000010000000
010000000000000000000110010001100000000000000100000000
100000000000000000000010010000100000000001000000000000

.logic_tile 6 14
000000000000001101100011000011011100100000000000000000
000000000000000001000110100011001101000000000000000000
001000000000101001100110010001001111000000000000000000
000000000000011011000011110101011111000000010000000000
000001000001010001100011101101111101000010000000000000
000010000000100111100111010111011100000000000000000000
000000000000000000000011100101011110101000000100000000
000000000000000001000100001101111001110100010000000000
000010100110001001100000010001111000000000000000000000
000001000000000111100010000101101001010000000000000000
000000000010000011100110000001100000000011010100000000
000000000000000001000100001101001111000001000000000000
000000000000000000000110001101001110000111000100000100
000001000000000001000011101001100000000001000000000000
000000000000000111100011000000011010010110000100000000
000000100000000000000010100001011011010000000000000000

.logic_tile 7 14
000000000000000011000110000000001000000100000100000000
000000100000000000000000000000010000000000000000000000
111000000000000111000110010011101111000000000000000000
000000000000000000000011100001001001000000100000000000
010000000001010101100010001001111100010111100000000000
110000000000100000000000001101011101000111010000000000
000001000010001111100111000000011110000100000100000000
000000000000000101100100000000000000000000000000000000
000000000000000000000010110111101001010010100000000000
000000001110000000000010110000011001000001000000100000
000000000000000001000010100111111001000110100000000000
000000100001000001000000000000011100001000000000100000
000001000000100111000000010101101110000000000000000100
000000100001000001100011010000001010100000000001000001
000001000000001001000000000101101100000110100000000000
000010000000000111000000001011011111001111110000000000

.logic_tile 8 14
000001000000101000000010111000000000000000000100000000
000000100010001111000110101001000000000010000000000000
001000000000100000000000010101011110000000000000000000
000000000001011001000010100000100000001000000000000000
000001001001010000000010111111100000000001000000000000
000010000000000101000111100101100000000000000001000000
000000000000000001100000010101100000000001000000000000
000000000001010000100011101101000000000000000000000000
000000000011000000000010000011001001000110100000000000
000000000000000000000000001111111000001111110000000000
000001000000000001100000000000000001000000000000000000
000010100000000000100000001001001011000000100000000000
000000100000100000000111001011101010000000000000000000
000000000001000000000100001111001001000000010000000000
000000000000100001000010100001011010000000000000000000
000000000001000000000011110000000000001000000000000000

.logic_tile 9 14
000010000100000000000000010000000000000000100100000001
000000000000011001010011110000001000000000000001000000
001000000001010101000000000101000001000000000001000000
000000000000100000010000000000101000000000010000000000
010000000000001000000110000011000000000001000010000000
010000001010001001000100001111100000000000000000000000
000000000000000000000000001000000000000000000000000000
000000001110000000000000000001001010000000100000000000
000000100000010000000010100000000001000000000000000000
000011100000100000010000001111001110000000100000000000
000010100000000011100000000111011100000000000000000000
000101000000000000100010100000110000001000000000000100
000000000000000101000010100000000000000000000000000000
000000000000000000000100001111001110000000100000000010
000000000010000101000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000010

.ramt_tile 10 14
000000000000001000000010001001011110000000
000000000000000111000011100001110000000000
111000000000000111000011101111011100100000
000000000000000111000000001001010000000000
010001000000000000000111100011111110001000
110000100000000000000100001111010000000000
000000000000001001000111101111111100000000
000000000000000111100000000001010000000000
000000000000000000000000000011111110100000
000000000000010000000010001001110000000000
000000000000100011100111011001011100000000
000010100001010000100110010111010000100000
000010000000000011100010000101111110000000
000000000000000000100010001011010000000000
010001000000110011100000010101111100000000
110010100001111001000010011111110000000000

.logic_tile 11 14
000000000000000111000010001111001110001101000100000000
000000000000001001000110101111010000000100000001000000
111000000000000000000111010000011000010000000100000000
000001000000000111000011100101011110010110000001000000
110000000000001101000000001001101011100010110000000000
100000000000000001100010010111111011100000010000000000
000001100000000001000011110011011000001101000110000000
000011100000000000000010000111100000001000000000000011
000000000000000000000010110001001110010000000110000100
000000000000000000000010000000101001100001010000000000
000000000000000000000000001111001110100000000000000000
000000000000000000000000001101101000000000000000000001
000010000000001011100110111011011110100010000000000000
000001000000001101100010110101111010001000100000000000
000000000000000111100110010001011011110000000000000000
000000000100100000000011111101001001111001000000000000

.logic_tile 12 14
000000000000000000000010100000011000000100000100000000
000000000110000000000010110000010000000000000000000000
111000000000000000000111000000000001000010000000000100
000000000000000000000000000000001100000000000000000000
110000000000001111000010101000000000000000000100000000
000000000000000011000111101111000000000010000000000000
000000000000000111000000000111101011100000000000000000
000000000000001101000000001001001101000000100000000000
000000000001010000000000000000000000000010000000000010
000000000000100000000000000000001001000000000000000000
000000000000100001100110000000000000000000100100000000
000000000001010000000000000000001011000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001011000000000000100000
010000000000000001100110000001011011110011000000000000
100000000000000000000100000101101010000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000001000000000000000011010000100000100100000
000000000000001001000011100000010000000000000000000000
111000000000000101000000000001000000000010000000000000
000000000000000000100010100111001010000011010010000000
010000000000000101000000000111100000000010100000000000
010000000000001101100010110101101000000001100000000000
000000000000000101000000010111100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000000001100001000011100000000001
000000000000000000000000000001001010000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001010000000000000000000
000000000000000001100000000001011000000110000000000001
000000000000000000000010100000011011000001010000000000

.logic_tile 2 15
000000000000001101100000010001001101100000000000100000
000000000000000111000010101001011110000000000000000000
111000000000000000000010110001000000000000000110000000
000000000000000000000110100000000000000001000001000000
010000001100000000000010100000011000000100000100000000
100000000000000101000110110000010000000000000000000000
000000000000000101000000000001100001000011100010000000
000000000000000000100000000101101001000010000000000000
000000000000000000000110000111000000000000000110000000
000000000000000000000000000000100000000001000000000010
000000000000000000000000000101111110010010100000000000
000000000000000000000000000000011010000001000010000000
000000000000000000000010110101001010010110000000000001
000000000000000000000110000000101111000001000000000000
010000000000000001100010101000001010000110100000000000
100000000000001101000100000111011010000000100010100000

.ramb_tile 3 15
000000000000000111000000000111011100000000
000000000000001111100011100101110000000000
111000000000000111100010010001011110000000
000000000000000111000111010111110000000001
110000001100100001000011110101011100000000
010000000001000000000011110001110000010000
000000000000000000000000011111111110000000
000000000000000000000011111001010000000000
000000100000000000000000001101111100000000
000000000000000000000010101011110000100000
000010000000000000000010111111011110000000
000001000000000000000011011111110000100000
000000000000000000000010011001111100000010
000000000000001011000011101001010000000000
010010000000000001000010110101011110000000
010001000000000000000011000001110000000000

.logic_tile 4 15
000000000000001111100000010111100000000000000100100000
000000000000000101100010000000000000000001000001000000
111000000000000011100110011001011001010111100000000000
000000000100001101000011100001011101000111010010000000
010100000000100101000110100000011000000100000110000000
100100000001010000100011010000010000000000000000000000
000000000000001000000000000001101011010111100000000000
000000000000001011000000001101111010000111010000000000
000010101100000000000000000011100000000000000100000000
000011100000000000000000000000000000000001000000000000
000000000000001001000111000001011000000010000000000001
000000000000000001100100000001100000000111000000000000
000000000000000000000000000001000001000011100000000010
000000000000000000000000000101001100000001000000000000
010000000000000000000000000011100000000000000100000000
100000000000001111000000000000000000000001000000000000

.logic_tile 5 15
000000000000000000000011100111100000000000001000000000
000000000000000000000111100000000000000000000000001000
000000000000000000000111100000000001000000001000000000
000000001100000000000100000000001101000000000000000000
000110000001010111100000000000000000000000001000000000
000101000010100000100000000000001010000000000000000000
000000000000000111000000000111000000000000001000000000
000000001100000000000000000000001001000000000000000000
000000000000100000000000000001000001000000001000000000
000000001101000000000000000000101010000000000000000000
000010000000000000000110100000000001000000001000000000
000001000010000000000000000000001001000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010001010010000000000000000001000111100001000000000
000000000000100001000000000000001001111100000010100010

.logic_tile 6 15
000000000000000000000000000111000000000000001000000000
000000000000010000000011110000100000000000000000001000
111000000000000000000110100101100000000000001000000000
000010100000000000000000000000100000000000000000000000
010010100000000000000000000111101000001100111000000000
010001000000000000000000000000000000110011000000000000
000000000000000000000110000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001000000000000010111001000001100111000000000
000001000000000000000011100000000000110011000000000000
000000001000000000000000000011001000001100111000000000
000000000000000001000000000000100000110011000000000100
000000000000000000000010101000001000001100110000000000
000000000010000101000010100111000000110011000000000000
110000000000100101000000001000011010000010000100000000
010000001000010101000000001001010000000000000000000000

.logic_tile 7 15
000000000000001111000110000001011000000000000000000000
000000000000000001000111100111011010000000010000000000
001001000100001111000110000101111111010111100000000000
000000000000001101100111110011011000000111010000000000
000000000000001001100011100011011100000001000000000100
000000000001000011000000001101100000001001000000000000
000000000000001111000110100001101000000000000000000000
000000100000000011000100000111111001000100000000000000
000000001110010101100110011000011010000010000100000000
000000000000100011100011111101000000000000001000000010
000000000000001011000000010101111001010100000100000001
000110000000000011000010110000101010101001001000000000
000001000000001101100000001101011110000010000000000000
000010101100001111000000001011001100000000000000000000
110000000000000000000110100001001101000000000000000000
010000000000000011000000000000011100001001010010000000

.logic_tile 8 15
000010100000000111100110010001101101110010100000000000
000001000000000101100110101001001011110000000000000000
111000000000001111000111000000000000000000000000000000
000000000000001101000110110001001101000000100000000000
000010000000100000000000000000001011000010100100000100
000001000000010111000000000001001001010010100001100001
000000001100001111000111001000000000000000000100100100
000000000000000111100000001001000000000010000010000010
000000000000000001000110000000001101010000000000000000
000000000000000000000000000000011000000000000000000000
000000000000001111100000001101111100000001000000000010
000000000000000001100000000011001001000000000000000000
000000000000000000000110100011011010000000000000000100
000000000000000000000100000000100000001000000000000000
000000000100000000000000000000001110000100000110000101
000000000000000000000000000000010000000000000011100100

.logic_tile 9 15
000000000000101000000110100001011100000000000000000000
000000000001000011000000000000110000001000000000100000
111000000000100001100011101000000001000010100000000000
000000000000000000000000001001001011000010000000000000
110000000001001001100010000000001010010000000100000001
100000000000000101000100001111001011010110000000000000
000001000100000000000000001000001010000110000000000000
000000000000000000000011100001000000000010000000000000
000000000011000000000000000111101000000000000000000000
000000000000000000000000000000110000001000000001000000
000000000000001000000010100001000001000010100000000000
000010000000000101000000000000001011000001000000000000
000000000001010000000011100111001000000000000000000000
000000000000000000000010100000110000001000000000100000
000000000000000000000000000011100000000001000000000000
000000000000000000000010101001000000000000000000000000

.ramb_tile 10 15
000000000000000000000000010001111000010000
000000000000000000000011110101100000000000
111000100000000101100111100001011010000000
000001000000000000000000001101100000000000
010000000000001011100110111011111000100000
110000000000001011100011011011100000000000
000000000100000101100000000111011010000000
000000000000000000000000000101000000000000
000001000000000001000010101011011000000000
000010000000001101100100000111100000000000
000000000011100000000110010011011010000000
000000000001110001000111110011000000000000
000000000000001101000111111111011000000000
000000000000001001100011111111000000000000
110000000000000011100010000111011010000000
010000000000000000000100001111100000100000

.logic_tile 11 15
000000000000000101000000000000000000000010000000000100
000000000000000101000000000101000000000000000000000000
111000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110010000000000001100111101111001101110011000000000000
000001000001010001000100001111101011000000000000100000
000000001100000000000110000101100000000010000000000000
000000000000000000000000000000100000000000000000000001
000000000000000011100111100001000000000000000110000000
000000001100000001000100000000000000000001000000000000
000010000000000000000010000111000000000001000000000000
000010101000000000000000001011000000000000000010000000
000010000000000101000000000111111100101011010000000000
000001000000000000100010000011111011000010000000000000
010000000000100000000110110000000000000000100100000000
100000000000000000000011010000001010000000000000000000

.logic_tile 12 15
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000000000000000000000100000
111000000000000000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
110000000000001011100000000000001010000100000100000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000001000000000110000000000001000010000000000000
000000000000100000000000000000001101000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000101000000000000001100000000000000100000000
100000000000000001000000000000000000000001000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000000
111000000000001000000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
010000000000000000000010100000000000000000100100000000
010000000000000000000000000000001011000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
010000000000000001100000000000011000000100000100000000
100000000000001001000000000000010000000000000000000000

.ramt_tile 3 16
000100000001001111100110111001011100000010
000101000000001101000111110011100000000000
111000000000001011100011111101011110000000
000000000000000011100111111011100000000000
110000001110000111000011101001111100000000
010000000000000000000100000001100000000001
000000000000000011000000000001011110000010
000000000000000000000000001111000000000000
000000000000000000000011100001011100000000
000000000010000000000010001111000000100000
000000000000000101100011001001011110001000
000000000000001001000000000001100000000000
000000000001001000000111000111011100000000
000000000000000111000010000101000000100000
010000000000000101100000000001111110000000
110000000000000000000000001011100000010000

.logic_tile 4 16
000000000000000101100000001011100000000010000000000000
000001000000000000000000001101000000000011000000000000
111000000000000000000000000000000000000000000100000101
000000000000000000000000001111000000000010000011000001
110000000000000001000111000000000000000000100000000000
110000000000000000000100000000001100000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001001000000000010000000001000000100100000000
000000000000000001000011000000001101000000000001000000
000000000000000001100000000000001111000110100000000000
000000000000000000000011000000001110000000000000000000
000000000000000001000011000001011110010111100000000000
000000000000000000100111001101011101000111010010000000
000000000000000000000000000111001010000110000000000000
000000000000001001000010010000000000000001000000000000

.logic_tile 5 16
000000000000001000000000010101101001111110100010000000
000000000000000011000011111001001001101110100000010000
001000000000000000000000000000001110000010000000000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000011011111111000010000000000000
000000000000000000000011011101001101000000000000000010
000000000000001000000110000000000000000000100101000001
000000000000001111000000000000001101000000000000100000
000010000000000000000011101000000000000000100000000000
000001000010100000000011100011001001000000000000000000
000000000000101101100000010000011100000010000000000001
000000000000011011100010000000000000000000000000000000
000000000000000000000110000011001010000110000100000000
000000000000000000000000000000111101101000000000000000
000000000000000000000010000001011110001011000100000000
000000000000000001000100001011010000000001000000000000

.logic_tile 6 16
000000100000100000000000000001100000000000001000000000
000000001001000000000000000000100000000000000000001000
111000000000001000000110000101000000000000001000000000
000000000000000101000000000000100000000000000000000000
110000000000000000000110010000001001001100110000000000
110000000010000000000010000000001010110011000000000000
000000000000001001100000001101011001001000000100000001
000000000000001111000000001001101101111000000000000000
000000000000000000000000011011101011101111010000000000
000000001110000000000010101111111010000111010000000000
000000001000001000000110010011111000000100000100000000
000000000000000001000110100000000000000000000000000010
000000000000000000000111000101111100010100100000000100
000001001100000000000000000000011101101001010000000000
000000000000100000000110100001111100000000000100000000
000000000000010000000000000000010000000001000000000010

.logic_tile 7 16
000000000000000001100000001001100000000000000100000000
000000001000000000000000000011100000000010000001000000
111000000000100101100111100101111010001100110000000000
000000100000011001000000000000010000110011000000000000
000000000000000000000110100011011000000000000110000000
000000001100000000000000000000010000000001000000000000
000001000000000011000110100000000001000000000110000000
000010000000000000100000001011001001000010000000000000
000000000000010101100110010001100000000000100100000000
000000001110100000000110010000101101000000000000000001
000000000110001000000000010000011101000100000110000000
000010100000001001000010010000011001000000000000000000
000100100000000000000000001001011001110110100000000000
000100000000000000000000001101011111110101010000000000
010001000000000000000110001101011010001000000010000000
010010000000000000000000000001110000000000000000000000

.logic_tile 8 16
000000000000000011100000010000011010000100000110000000
000000000001000000000010100000010000000000000001100101
001000001010000000000000000001011100001100110000000000
000010100000000000000000000000100000110011000000000000
110000000000010000000111100001000000000000000111000000
010000000000100001000010100000000000000001000010100000
000000000000000000000111010111100000000000000110000101
000010100000000000000011000000000000000001000000100001
000000000001010000000000010101000000000000000100000011
000000000000100000000011000000000000000001000011000100
000000000100000000000000000011100000000010000000000001
000000000000000001000010000000100000000000000010000101
000000000000000000000000000101000001000010000000000000
000000000010000000000000000000101011000000000011100100
000001000000000001000000000101000000000010000000000010
000000000000000000000000000000100000000000000000000000

.logic_tile 9 16
000000000000000111100000000000000000000000000110000000
000000000000000000010000001011000000000010000000100001
001000000000000111000000000000000000000000000110000001
000000000000000000110000001111000000000010000001000000
110000000000000000000000000001100000000000000101000000
110000000010000000000010100000000000000001000001000010
000000000000000000000000000000000001000000100100000101
000000000000000000000000000000001110000000000000000101
000001000000000000000010010101000000000000000110000010
000000100000000000000111000000100000000001000000000010
000000000000000000000000000000000000000000000100000001
000100000000000000000000001011000000000010000011000000
000000000000000000000011100000011110000100000110000001
000000000000000000000010000000010000000000000000000010
000000000000001000000000010000000000000000000110000000
000000000000000011000011000001000000000010000000000010

.ramt_tile 10 16
000000000000100000000000011111101100000001
000000000001010001000010100111000000000000
111000000000001000000110101001101110000000
000000000000000101000000000011000000000000
010000000000000000000111100101101100000000
110000000000000000000100001111100000000000
000000000000000001000111110001001110000000
000000000000000000000110101011100000010000
000000000000001001100010000001101100000001
000100000000001111100110010001100000000000
000000000000000111000010001101101110001000
000000000000000000000000001011100000000000
000000000000001001100010000111001100000000
000000000000000111100110011011000000000000
010000000000000011100000000011001110000000
110000000000001111100000001111000000000000

.logic_tile 11 16
000000000000000000000000011000000000000000000100000000
000000000000000111000010001101000000000010000000000000
111000000000000000000000001111101010100010010000000000
000000000000000000000000001011001110000110010000000000
110010100000000011000000010000000000000000100100000000
000001000000000001000010000000001000000000000000000000
000000000000000000000111100111101010101110000000000000
000000000000000000000000001011101010010100000000000000
000000000000000000000111000000001110000010000000000000
000000000000000000000000000000000000000000000000100000
000000000000000000000110000111001011111111000000000000
000000000000000000000000001101001101101001000000100000
000000000000001001000000000000000000000010000000000001
000000000000000001000000001001000000000000000000000000
010000000000001001000111100000000001000000100100000000
100000000000000101100000000000001110000000000001000000

.logic_tile 12 16
000000000000010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
110000000000000101100000010101000001000001010000100000
100000000000000000000010100101101000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001000001010100000000
000000000000000000000000001011101100000010010001100000
000000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000001001111110001000000100000000
000000001100000000000000000011110000001101000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000011000000000
000000000000011000
000000000000001000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0e1300efa0230e1300efa0230e1300efa0230e1303b703130eb3061305b70f37
0e13006f00efa0230e1300ef80230e1300efa0230e1300ef80230e1300efa023
1ee38e93f06f0113208356e3061300ef85932023ae0320230113006f00ef2023
000000000000000000000000000000000000000000000000f06f0eb380670eb3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
00d0080001c3024008c001c30240098001c3024000f068000000100000c000a0
07a00140044001c300d0050001c3058005c001c300d0068001c30460074001c3
ffd3001efc9f00410001fe06fff60180004501cf00050011ffc10400034001cf
000000000000000000000000000000000000000000000000ffdf000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 3 wb_rst_$glb_sr
.sym 4 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 5 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 6 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 7 i_clk$SB_IO_IN_$glb_clk
.sym 8 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 40 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 41 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 42 servant.cpu.waddr[9]
.sym 44 servant.cpu.waddr[0]
.sym 45 servant.cpu.rf_ram_if.wcnt[0]
.sym 48 servant.cpu.cpu.mem_bytecnt[0]
.sym 49 servant.cpu.cpu.mem_bytecnt[1]
.sym 50 servant.cpu.waddr[8]
.sym 51 wb_mem_ack
.sym 52 servant.cpu.cpu.state.o_cnt_r[3]
.sym 53 servant.wb_dbus_ack
.sym 54 servant.cpu.cpu.state.o_cnt_r[1]
.sym 58 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 78 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 82 servant.cpu.waddr[9]
.sym 97 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 104 servant.cpu.waddr[0]
.sym 124 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 128 servant.cpu.waddr[0]
.sym 133 i_clk$SB_IO_IN
.sym 179 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 180 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 181 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 182 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 183 servant.cpu.waddr[7]
.sym 184 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 185 $PACKER_GND_NET
.sym 186 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 202 servant.wb_dbus_ack
.sym 204 servant.cpu.cpu.state.o_cnt_r[1]
.sym 216 servant.cpu.cpu.state.o_cnt_r[3]
.sym 218 servant.wb_dbus_ack
.sym 225 servant.cpu.cpu.mem_bytecnt[0]
.sym 291 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 292 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 293 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 294 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 295 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 296 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 297 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 298 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 300 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 316 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 319 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$274_Y_new_inv_
.sym 324 servant.cpu.waddr[7]
.sym 325 servant.cpu.raddr[0]
.sym 346 servant.cpu.raddr[3]
.sym 357 servant.cpu.raddr[2]
.sym 370 servant.cpu.rf_ram_if.rcnt[0]
.sym 405 $abc$8827$new_n1872_
.sym 407 servant.cpu.cpu.csr.mie_mtie
.sym 408 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 410 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 411 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 412 $abc$8827$new_n1873_
.sym 413 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 414 servant.wb_timer_rdt[19]
.sym 420 servant.cpu.cpu.state.o_cnt_r[2]
.sym 433 servant.cpu.cpu.csr_in
.sym 436 servant.cpu.rf_ram_if.rdata1
.sym 439 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 448 servant.cpu.cpu.csr.mcause3_0[0]
.sym 449 servant.cpu.cpu.bufreg_en
.sym 483 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 484 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 487 i_clk$SB_IO_IN
.sym 519 servant.cpu.cpu.rd_addr[4]
.sym 520 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 521 servant.cpu.cpu.rd_addr[1]
.sym 522 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 523 servant.cpu.cpu.rd_addr[2]
.sym 524 $abc$8827$new_n1275_
.sym 525 servant.cpu.cpu.rd_addr[3]
.sym 526 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 544 dat[2]
.sym 548 $abc$8827$new_n1872_
.sym 552 servant.cpu.rf_ram_if.rcnt[0]
.sym 553 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 557 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 564 servant.cpu.raddr[9]
.sym 574 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 595 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 598 servant.cpu.cpu.csr.mie_mtie
.sym 633 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 634 my_adr[0]
.sym 635 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 636 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 637 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 638 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 639 my_adr[22]
.sym 640 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 660 servant.cpu.cpu.ebreak
.sym 665 servant.cpu.cpu.rs2_addr[1]
.sym 677 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 691 servant.cpu.cpu.immdec.imm30_25[0]
.sym 711 servant.cpu.rreg0[3]
.sym 755 dat[23]
.sym 774 dat[20]
.sym 775 wb_mem_dat[6]
.sym 777 dat[17]
.sym 778 dat[23]
.sym 783 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 788 my_adr[8]
.sym 830 i_clk$SB_IO_IN
.sym 836 i_clk$SB_IO_IN
.sym 854 i_clk$SB_IO_IN
.sym 889 dat[25]
.sym 890 dat[30]
.sym 944 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 970 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 986 my_adr[1]
.sym 999 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 1000 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 1014 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 1029 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 1035 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 1040 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 1051 to_pc$SB_IO_OUT
.sym 1055 to_pc$SB_IO_OUT
.sym 1113 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 1116 servant.mdu_rs1[31]
.sym 1122 my_adr[10]
.sym 1165 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 1167 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 1202 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 1203 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 1204 servant.cpu.cpu.csr.mcause31
.sym 1205 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 1206 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 1207 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 1208 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 1209 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 1210 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 1222 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 1228 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 1268 adr[2]
.sym 1289 to_pc$SB_IO_OUT
.sym 1313 to_pc$SB_IO_OUT
.sym 1316 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 1317 servant.mdu_rs1[15]
.sym 1318 servant.mdu_rs1[13]
.sym 1319 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 1320 servant.mdu_rs1[16]
.sym 1321 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 1322 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 1323 servant.mdu_rs1[14]
.sym 1360 my_adr[30]
.sym 1371 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 1382 adr[9]
.sym 1430 servant.wb_ibus_adr[1]
.sym 1431 servant.wb_ibus_adr[23]
.sym 1432 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 1433 servant.wb_ibus_adr[0]
.sym 1434 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 1435 servant.wb_ibus_adr[24]
.sym 1436 servant.wb_ibus_adr[21]
.sym 1437 servant.wb_ibus_adr[22]
.sym 1443 adr[7]
.sym 1446 servant.cpu.cpu.bufreg_en
.sym 1462 servant.cpu.cpu.bufreg_en
.sym 1505 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 1507 dat[17]
.sym 1544 servant.mdu_rs1[17]
.sym 1545 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 1546 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 1547 servant.mdu_rs1[22]
.sym 1548 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 1549 servant.mdu_rs1[23]
.sym 1550 servant.mdu_rs1[18]
.sym 1551 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 1572 recieve
.sym 1573 servant.wb_ibus_adr[1]
.sym 1601 servant.wb_ibus_adr[2]
.sym 1658 servant.mdu_rs1[25]
.sym 1659 servant.mdu_rs1[19]
.sym 1660 servant.mdu_rs1[21]
.sym 1661 servant.mdu_rs1[20]
.sym 1662 servant.mdu_rs1[27]
.sym 1663 servant.mdu_rs1[24]
.sym 1665 servant.mdu_rs1[26]
.sym 1668 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 1690 servant.wb_ibus_adr[16]
.sym 1692 servant.wb_ibus_adr[11]
.sym 1791 add
.sym 1792 $PACKER_VCC_NET
.sym 1848 $PACKER_GND_NET
.sym 1868 $PACKER_GND_NET
.sym 1881 servant.cpu.waddr[1]
.sym 1882 servant.cpu.waddr[2]
.sym 1883 servant.cpu.waddr[3]
.sym 1884 servant.cpu.rf_ram_if.rreq_r
.sym 1885 servant.wb_timer_rdt[0]
.sym 1886 servant.cpu.rf_ram_if.rgnt
.sym 1892 servant.cpu.cpu.state.o_cnt_r[3]
.sym 1894 servant.wb_dbus_ack
.sym 1903 servant.cpu.cpu.mem_bytecnt[1]
.sym 1907 $PACKER_VCC_NET
.sym 1919 servant.cpu.rf_ram_if.wcnt[0]
.sym 1926 servant.cpu.rf_ram_if.rcnt[0]
.sym 1929 $PACKER_GND_NET
.sym 1933 servant.wb_dbus_ack
.sym 1934 servant.cpu.waddr[0]
.sym 1935 servant.cpu.cpu.state.o_cnt_r[1]
.sym 1942 servant.cpu.cpu.mem_bytecnt[1]
.sym 1944 servant.cpu.waddr[8]
.sym 1946 wb_mem_ack
.sym 1947 servant.cpu.waddr[9]
.sym 1952 servant.cpu.cpu.cnt_done
.sym 1977 clock_gen.pll.rst_reg[1]
.sym 1980 servant.cpu.rf_ram_if.rcnt[0]
.sym 1983 servant.cpu.rf_ram_if.wcnt[0]
.sym 1987 servant.cpu.cpu.cnt_done
.sym 1989 servant.cpu.raddr[0]
.sym 1991 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 1994 clock_gen.pll.locked
.sym 1999 $PACKER_VCC_NET
.sym 2004 clock_gen.pll.locked
.sym 2009 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2011 servant.cpu.cpu.cnt_done
.sym 2014 servant.cpu.cpu.cnt_done
.sym 2015 clock_gen.pll.rst_reg[1]
.sym 2020 servant.cpu.rf_ram_if.wcnt[0]
.sym 2021 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2033 servant.cpu.raddr[0]
.sym 2035 servant.cpu.rf_ram_if.rcnt[0]
.sym 2040 servant.cpu.rf_ram_if.rcnt[0]
.sym 2041 $PACKER_VCC_NET
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 servant.cpu.cpu.csr.mcause3_0[1]
.sym 2064 servant.cpu.waddr[6]
.sym 2065 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 2066 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 2067 servant.cpu.cpu.csr.mcause3_0[0]
.sym 2068 servant.cpu.cpu.csr.mcause3_0[3]
.sym 2069 servant.cpu.cpu.csr.mcause3_0[2]
.sym 2070 $abc$8827$new_n1855_
.sym 2076 servant.wb_timer_rdt[0]
.sym 2080 servant.cpu.rf_ram_if.rgnt
.sym 2084 servant.cpu.rf_rreq
.sym 2091 servant.cpu.raddr[0]
.sym 2093 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2095 servant.cpu.raddr[1]
.sym 2098 servant.cpu.cpu.ebreak
.sym 2104 clock_gen.pll.rst_reg[1]
.sym 2105 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2106 cyc
.sym 2109 servant.cpu.rf_ram_if.wcnt[0]
.sym 2113 servant.cpu.cpu.mem_bytecnt[1]
.sym 2114 clock_gen.pll.rst_reg[0]
.sym 2116 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 2118 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2120 servant.wb_ibus_ack
.sym 2122 servant.cpu.cpu.state.o_cnt[2]
.sym 2123 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2124 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2125 servant.cpu.cpu.ebreak
.sym 2126 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2128 servant.cpu.cpu.mem_bytecnt[0]
.sym 2135 servant.cpu.cpu.mem_bytecnt[1]
.sym 2138 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 2139 servant.cpu.cpu.rd_addr[3]
.sym 2141 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2146 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 2152 servant.cpu.cpu.rd_addr[4]
.sym 2154 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2155 servant.cpu.waddr[9]
.sym 2156 wb_mem_ack
.sym 2157 servant.cpu.cpu.state.o_cnt[2]
.sym 2166 servant.wb_dbus_ack
.sym 2167 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2170 servant.cpu.cpu.mem_bytecnt[1]
.sym 2172 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2175 cyc
.sym 2177 servant.cpu.cpu.mem_bytecnt[0]
.sym 2181 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2184 $auto$alumacc.cc:474:replace_alu$1364.C[1]
.sym 2186 servant.cpu.cpu.state.o_cnt[2]
.sym 2187 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2190 $auto$alumacc.cc:474:replace_alu$1364.C[2]
.sym 2192 servant.cpu.cpu.mem_bytecnt[0]
.sym 2194 $auto$alumacc.cc:474:replace_alu$1364.C[1]
.sym 2197 servant.cpu.cpu.mem_bytecnt[1]
.sym 2200 $auto$alumacc.cc:474:replace_alu$1364.C[2]
.sym 2203 servant.cpu.waddr[9]
.sym 2204 servant.cpu.cpu.rd_addr[4]
.sym 2209 wb_mem_ack
.sym 2212 cyc
.sym 2216 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2221 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 2224 servant.wb_dbus_ack
.sym 2230 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2232 i_clk$SB_IO_IN_$glb_clk
.sym 2233 wb_rst_$glb_sr
.sym 2234 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 2235 servant.cpu.wdata[0]
.sym 2236 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2237 $abc$8827$new_n1989_
.sym 2238 servant.cpu.wdata[1]
.sym 2239 servant.cpu.rf_ram_if.wdata0_r
.sym 2240 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 2241 $abc$8827$new_n1565_
.sym 2246 servant.cpu.cpu.rd_addr[4]
.sym 2247 servant.cpu.rf_ram_if.rcnt[0]
.sym 2248 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2250 servant.cpu.cpu.mem_bytecnt[0]
.sym 2251 $PACKER_GND_NET
.sym 2252 servant.cpu.cpu.state.misalign_trap_sync
.sym 2253 servant.cpu.raddr[1]
.sym 2255 servant.cpu.rf_ram_if.wcnt[0]
.sym 2256 servant.cpu.cpu.rd_addr[2]
.sym 2257 servant.cpu.cpu.rd_addr[1]
.sym 2258 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 2259 servant.cpu.cpu.decode.opcode[0]
.sym 2261 servant.cpu.cpu.cnt_en
.sym 2263 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 2264 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 2265 servant.mdu_op[1]
.sym 2267 servant.wb_dbus_ack
.sym 2268 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2269 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2271 servant.cpu.cpu.rd_addr[4]
.sym 2273 servant.cpu.cpu.mem_bytecnt[0]
.sym 2275 servant.cpu.cpu.rd_addr[1]
.sym 2276 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 2277 servant.cpu.cpu.ebreak
.sym 2278 servant.wb_ibus_adr[0]
.sym 2279 servant.cpu.cpu.rd_addr[2]
.sym 2280 servant.cpu.raddr[1]
.sym 2293 servant.cpu.raddr[3]
.sym 2296 servant.cpu.raddr[2]
.sym 2299 servant.cpu.rf_ram_if.rcnt[0]
.sym 2301 servant.cpu.waddr[9]
.sym 2302 servant.cpu.raddr[0]
.sym 2304 servant.cpu.cpu.csr_in
.sym 2307 servant.wb_ibus_adr[0]
.sym 2308 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2309 servant.cpu.raddr[1]
.sym 2316 servant.cpu.cpu.rd_addr[3]
.sym 2319 $nextpnr_ICESTORM_LC_3$O
.sym 2321 servant.cpu.rf_ram_if.rcnt[0]
.sym 2325 $auto$alumacc.cc:474:replace_alu$1367.C[2]
.sym 2327 servant.cpu.raddr[0]
.sym 2331 $auto$alumacc.cc:474:replace_alu$1367.C[3]
.sym 2334 servant.cpu.raddr[1]
.sym 2335 $auto$alumacc.cc:474:replace_alu$1367.C[2]
.sym 2337 $auto$alumacc.cc:474:replace_alu$1367.C[4]
.sym 2339 servant.cpu.raddr[2]
.sym 2341 $auto$alumacc.cc:474:replace_alu$1367.C[3]
.sym 2346 servant.cpu.raddr[3]
.sym 2347 $auto$alumacc.cc:474:replace_alu$1367.C[4]
.sym 2350 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2352 servant.cpu.cpu.csr_in
.sym 2357 servant.cpu.waddr[9]
.sym 2358 servant.cpu.cpu.rd_addr[3]
.sym 2362 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2364 servant.cpu.cpu.csr_in
.sym 2365 servant.wb_ibus_adr[0]
.sym 2367 i_clk$SB_IO_IN_$glb_clk
.sym 2369 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 2370 servant.cpu.cpu.csr_in
.sym 2371 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 2372 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2373 $abc$8827$new_n2049_
.sym 2374 servant.cpu.cpu.state.ibus_cyc
.sym 2375 $abc$8827$new_n2050_
.sym 2376 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2384 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 2385 servant.cpu.waddr[0]
.sym 2387 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 2388 servant.cpu.waddr[8]
.sym 2389 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 2391 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 2393 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2395 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2396 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 2397 servant.cpu.cpu.cnt_en
.sym 2399 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 2402 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2403 servant.wb_dbus_we
.sym 2405 servant.cpu.cpu.decode.op22
.sym 2409 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2410 servant.wb_dbus_ack
.sym 2412 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2413 servant.cpu.cpu.mem_bytecnt[1]
.sym 2415 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 2424 servant.cpu.cpu.cnt_done
.sym 2425 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 2429 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 2430 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2431 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2432 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2435 servant.cpu.cpu.csr.mcause31
.sym 2436 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2437 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2439 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2444 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2446 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2447 servant.wb_ibus_adr[0]
.sym 2449 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2452 servant.cpu.cpu.csr.mcause3_0[0]
.sym 2453 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2456 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 2457 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2461 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 2464 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2467 servant.wb_ibus_adr[0]
.sym 2468 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2469 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2470 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2473 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2474 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2475 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2476 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2479 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2481 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2482 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 2485 servant.cpu.cpu.csr.mcause3_0[0]
.sym 2486 servant.cpu.cpu.cnt_done
.sym 2487 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2488 servant.cpu.cpu.csr.mcause31
.sym 2491 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2492 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2493 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 2494 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 2497 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2498 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2499 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2500 servant.wb_ibus_adr[0]
.sym 2502 i_clk$SB_IO_IN_$glb_clk
.sym 2504 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 2505 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 2506 $abc$8827$new_n1339_
.sym 2507 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 2508 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 2509 servant.cpu.cpu.rd_addr[0]
.sym 2510 servant.cpu.raddr[9]
.sym 2511 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 2513 $PACKER_VCC_NET
.sym 2514 $PACKER_VCC_NET
.sym 2516 wb_mem_ack
.sym 2517 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 2518 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 2519 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 2520 servant.cpu.cpu.cnt_done
.sym 2523 servant.cpu.cpu.csr.mcause31
.sym 2526 servant.cpu.cpu.bufreg_en
.sym 2527 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 2528 my_adr[15]
.sym 2530 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 2531 cyc
.sym 2532 clock_gen.pll.rst_reg[0]
.sym 2533 clock_gen.pll.rst_reg[1]
.sym 2534 servant.cpu.cpu.state.ibus_cyc
.sym 2535 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 2537 servant.cpu.cpu.mem_bytecnt[1]
.sym 2538 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 2539 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 2541 servant.cpu.cpu.csr.mcause31
.sym 2544 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 2547 servant.cpu.cpu.cnt_done
.sym 2548 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 2549 servant.cpu.cpu.bufreg_en
.sym 2558 servant.cpu.cpu.csr_in
.sym 2559 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 2560 servant.cpu.cpu.ebreak
.sym 2561 servant.cpu.cpu.rd_addr[2]
.sym 2565 servant.cpu.cpu.rd_addr[4]
.sym 2567 servant.cpu.cpu.rd_addr[1]
.sym 2569 servant.wb_ibus_adr[0]
.sym 2571 servant.cpu.cpu.rd_addr[3]
.sym 2572 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 2576 servant.cpu.cpu.cnt_done
.sym 2579 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2580 servant.wb_ibus_ack
.sym 2581 servant.cpu.cpu.cnt_en
.sym 2582 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 2583 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 2586 servant.cpu.cpu.rd_addr[0]
.sym 2588 $abc$8827$new_n1873_
.sym 2590 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 2591 servant.cpu.cpu.rd_addr[1]
.sym 2592 $abc$8827$new_n1873_
.sym 2603 servant.cpu.cpu.csr_in
.sym 2608 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 2610 servant.wb_ibus_adr[0]
.sym 2620 servant.cpu.cpu.cnt_en
.sym 2622 servant.wb_ibus_ack
.sym 2623 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 2626 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 2627 servant.cpu.cpu.cnt_done
.sym 2628 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 2629 servant.cpu.cpu.ebreak
.sym 2632 servant.cpu.cpu.rd_addr[4]
.sym 2633 servant.cpu.cpu.rd_addr[0]
.sym 2634 servant.cpu.cpu.rd_addr[3]
.sym 2635 servant.cpu.cpu.rd_addr[2]
.sym 2636 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 2637 i_clk$SB_IO_IN_$glb_clk
.sym 2638 wb_rst_$glb_sr
.sym 2639 servant.cpu.raddr[6]
.sym 2640 servant.cpu.raddr[7]
.sym 2641 servant.cpu.cpu.rs2_addr[0]
.sym 2642 servant.cpu.cpu.rs2_addr[3]
.sym 2643 servant.cpu.cpu.rs2_addr[1]
.sym 2644 servant.cpu.cpu.rs2_addr[2]
.sym 2645 servant.cpu.cpu.rs2_addr[4]
.sym 2646 servant.cpu.raddr[8]
.sym 2652 servant.cpu.cpu.mem_bytecnt[1]
.sym 2655 servant.cpu.cpu.branch_op
.sym 2656 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 2657 servant.cpu.raddr[4]
.sym 2658 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 2660 servant.cpu.cpu.decode.opcode[0]
.sym 2661 servant.cpu.cpu.decode.opcode[1]
.sym 2662 $abc$8827$new_n1339_
.sym 2663 adr[8]
.sym 2664 my_adr[22]
.sym 2665 servant.mdu_op[0]
.sym 2666 servant.wb_ibus_ack
.sym 2667 servant.cpu.rreg0[4]
.sym 2669 servant.cpu.cpu.mem_bytecnt[0]
.sym 2670 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 2671 servant.cpu.cpu.state.o_cnt[2]
.sym 2673 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2674 servant.cpu.rreg0[2]
.sym 2677 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2679 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 2682 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 2683 servant.cpu.cpu.rd_addr[3]
.sym 2686 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 2692 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2694 servant.wb_ibus_ack
.sym 2695 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2696 servant.cpu.cpu.decode.op22
.sym 2698 servant.cpu.cpu.ebreak
.sym 2699 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 2700 servant.cpu.cpu.rd_addr[4]
.sym 2701 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2702 servant.cpu.cpu.mem_bytecnt[0]
.sym 2704 servant.cpu.cpu.mem_bytecnt[1]
.sym 2705 $abc$8827$new_n1275_
.sym 2706 servant.cpu.cpu.rd_addr[3]
.sym 2707 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 2708 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 2709 servant.cpu.cpu.state.o_cnt[2]
.sym 2710 clock_gen.pll.rst_reg[1]
.sym 2713 servant.cpu.cpu.immdec.imm30_25[0]
.sym 2718 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2719 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 2720 servant.cpu.cpu.rd_addr[2]
.sym 2721 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 2722 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 2723 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 2725 servant.wb_ibus_ack
.sym 2726 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 2728 servant.cpu.cpu.immdec.imm30_25[0]
.sym 2733 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 2734 clock_gen.pll.rst_reg[1]
.sym 2737 servant.wb_ibus_ack
.sym 2738 servant.cpu.cpu.rd_addr[2]
.sym 2739 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 2744 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2745 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2746 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2749 servant.wb_ibus_ack
.sym 2751 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 2752 servant.cpu.cpu.rd_addr[3]
.sym 2755 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2756 servant.cpu.cpu.decode.op22
.sym 2757 servant.cpu.cpu.state.o_cnt[2]
.sym 2758 servant.cpu.cpu.ebreak
.sym 2761 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 2762 servant.cpu.cpu.rd_addr[4]
.sym 2763 servant.wb_ibus_ack
.sym 2767 servant.cpu.cpu.mem_bytecnt[1]
.sym 2768 $abc$8827$new_n1275_
.sym 2769 servant.cpu.cpu.mem_bytecnt[0]
.sym 2770 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 2771 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 2772 i_clk$SB_IO_IN_$glb_clk
.sym 2774 adr[0]
.sym 2775 adr[27]
.sym 2776 clock_gen.pll.rst_reg[1]
.sym 2777 adr[15]
.sym 2778 adr[6]
.sym 2779 servant.cpu.cpu.mem_if.dat_valid
.sym 2780 adr[8]
.sym 2781 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 2786 dat[12]
.sym 2790 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7518
.sym 2791 wb_mem_rdt[20]
.sym 2793 dat[14]
.sym 2794 servant.cpu.cpu.ebreak
.sym 2795 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 2796 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 2797 servant.cpu.cpu.rs2_addr[0]
.sym 2798 servant.mdu_op[1]
.sym 2799 adr[6]
.sym 2800 servant.cpu.cpu.cnt_en
.sym 2802 my_adr[27]
.sym 2803 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 2804 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 2805 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2809 adr[27]
.sym 2814 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 2817 servant.wb_ibus_adr[0]
.sym 2820 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 2828 my_adr[0]
.sym 2830 servant.cpu.cpu.cnt_en
.sym 2836 my_adr[15]
.sym 2847 my_adr[7]
.sym 2850 servant.wb_ibus_ack
.sym 2851 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 2855 my_adr[2]
.sym 2856 my_adr[13]
.sym 2858 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 2860 my_adr[7]
.sym 2866 my_adr[0]
.sym 2873 my_adr[2]
.sym 2880 my_adr[0]
.sym 2886 my_adr[15]
.sym 2890 servant.cpu.cpu.cnt_en
.sym 2891 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 2892 servant.wb_ibus_ack
.sym 2899 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 2903 my_adr[13]
.sym 2906 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 2907 wb_clk_$glb_clk
.sym 2908 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 2909 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 2910 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 2911 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 2912 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 2913 my_adr[2]
.sym 2914 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 2915 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 2916 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 2921 servant.wb_ibus_adr[0]
.sym 2922 adr[8]
.sym 2923 servant.wb_dbus_ack
.sym 2924 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2925 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 2928 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 2931 servant.cpu.cpu.decode.op22
.sym 2933 my_adr[7]
.sym 2937 servant.wb_dbus_we
.sym 2938 my_adr[11]
.sym 2940 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 2941 adr[8]
.sym 2942 my_adr[13]
.sym 2944 my_adr[14]
.sym 2951 servant.wb_ibus_adr[0]
.sym 2962 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 2964 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 2965 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 2973 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 2983 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 2985 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 2986 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 2988 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 2994 $nextpnr_ICESTORM_LC_1$O
.sym 2996 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 3000 $auto$alumacc.cc:474:replace_alu$1317.C[2]
.sym 3002 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 3006 $auto$alumacc.cc:474:replace_alu$1317.C[3]
.sym 3009 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 3012 $auto$alumacc.cc:474:replace_alu$1317.C[4]
.sym 3015 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 3018 $auto$alumacc.cc:474:replace_alu$1317.C[5]
.sym 3020 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 3024 $auto$alumacc.cc:474:replace_alu$1317.C[6]
.sym 3027 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 3030 $auto$alumacc.cc:474:replace_alu$1317.C[7]
.sym 3032 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 3036 $auto$alumacc.cc:474:replace_alu$1317.C[8]
.sym 3038 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 3046 my_adr[3]
.sym 3047 my_adr[4]
.sym 3048 my_adr[5]
.sym 3049 my_adr[6]
.sym 3050 my_adr[7]
.sym 3051 my_adr[8]
.sym 3052 servant.wb_dbus_ack
.sym 3059 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 3061 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 3063 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 3064 servant.cpu.cpu.cnt_done
.sym 3067 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 3068 my_adr[15]
.sym 3069 my_adr[5]
.sym 3071 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 3078 cyc
.sym 3079 servant.cpu.cpu.state.ibus_cyc
.sym 3082 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 3083 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3085 servant.cpu.cpu.csr.mcause31
.sym 3089 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 3090 servant.cpu.cpu.bufreg_en
.sym 3091 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 3092 $auto$alumacc.cc:474:replace_alu$1317.C[8]
.sym 3097 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 3098 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 3100 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 3103 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 3104 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 3108 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 3111 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 3126 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 3129 $auto$alumacc.cc:474:replace_alu$1317.C[9]
.sym 3132 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 3135 $auto$alumacc.cc:474:replace_alu$1317.C[10]
.sym 3138 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 3141 $auto$alumacc.cc:474:replace_alu$1317.C[11]
.sym 3143 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 3147 $auto$alumacc.cc:474:replace_alu$1317.C[12]
.sym 3150 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 3153 $auto$alumacc.cc:474:replace_alu$1317.C[13]
.sym 3156 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 3159 $auto$alumacc.cc:474:replace_alu$1317.C[14]
.sym 3161 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 3165 $auto$alumacc.cc:474:replace_alu$1317.C[15]
.sym 3167 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 3171 $auto$alumacc.cc:474:replace_alu$1317.C[16]
.sym 3173 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 3179 my_adr[9]
.sym 3180 my_adr[10]
.sym 3181 my_adr[11]
.sym 3182 my_adr[12]
.sym 3183 my_adr[13]
.sym 3184 my_adr[14]
.sym 3185 my_adr[15]
.sym 3186 my_adr[16]
.sym 3191 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 3192 my_adr[7]
.sym 3193 dat[16]
.sym 3194 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 3195 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 3196 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3198 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 3200 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 3202 my_adr[1]
.sym 3203 servant.cpu.cpu.state.o_cnt[2]
.sym 3205 my_adr[22]
.sym 3207 servant.cpu.cpu.new_irq
.sym 3208 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3210 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 3212 my_adr[9]
.sym 3213 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3214 my_adr[10]
.sym 3215 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 3222 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 3226 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 3227 $auto$alumacc.cc:474:replace_alu$1317.C[16]
.sym 3236 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 3239 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 3241 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 3242 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 3243 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 3248 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 3250 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 3253 $PACKER_VCC_NET
.sym 3258 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3261 $PACKER_VCC_NET
.sym 3264 $auto$alumacc.cc:474:replace_alu$1317.C[17]
.sym 3266 $PACKER_VCC_NET
.sym 3267 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 3270 $auto$alumacc.cc:474:replace_alu$1317.C[18]
.sym 3272 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 3276 $auto$alumacc.cc:474:replace_alu$1317.C[19]
.sym 3278 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 3282 $auto$alumacc.cc:474:replace_alu$1317.C[20]
.sym 3284 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 3288 $auto$alumacc.cc:474:replace_alu$1317.C[21]
.sym 3290 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 3294 $auto$alumacc.cc:474:replace_alu$1317.C[22]
.sym 3296 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 3300 $auto$alumacc.cc:474:replace_alu$1317.C[23]
.sym 3302 $PACKER_VCC_NET
.sym 3303 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 3306 $auto$alumacc.cc:474:replace_alu$1317.C[24]
.sym 3308 $PACKER_VCC_NET
.sym 3309 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 3314 my_adr[17]
.sym 3315 my_adr[18]
.sym 3316 my_adr[19]
.sym 3317 my_adr[20]
.sym 3318 my_adr[21]
.sym 3319 $add$src/servant_1.2.1/service/service.v:178$37_Y[22]
.sym 3320 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 3321 my_adr[24]
.sym 3326 dat[30]
.sym 3327 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 3329 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 3330 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 3331 my_adr[16]
.sym 3333 my_adr[9]
.sym 3334 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 3335 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 3338 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 3340 my_adr[12]
.sym 3344 adr[15]
.sym 3346 my_adr[27]
.sym 3347 adr[6]
.sym 3349 my_adr[1]
.sym 3350 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3357 servant.wb_ibus_adr[0]
.sym 3362 $auto$alumacc.cc:474:replace_alu$1317.C[24]
.sym 3378 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 3380 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 3381 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 3382 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 3389 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 3393 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 3395 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3398 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 3399 $auto$alumacc.cc:474:replace_alu$1317.C[25]
.sym 3401 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 3405 $auto$alumacc.cc:474:replace_alu$1317.C[26]
.sym 3408 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 3411 $auto$alumacc.cc:474:replace_alu$1317.C[27]
.sym 3414 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 3417 $auto$alumacc.cc:474:replace_alu$1317.C[28]
.sym 3419 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 3423 $auto$alumacc.cc:474:replace_alu$1317.C[29]
.sym 3426 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 3429 $auto$alumacc.cc:474:replace_alu$1317.C[30]
.sym 3431 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 3435 $auto$alumacc.cc:474:replace_alu$1317.C[31]
.sym 3438 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 3441 $nextpnr_ICESTORM_LC_2$I3
.sym 3444 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 3449 my_adr[25]
.sym 3450 my_adr[26]
.sym 3451 my_adr[27]
.sym 3452 my_adr[28]
.sym 3453 my_adr[29]
.sym 3454 my_adr[30]
.sym 3455 my_adr[31]
.sym 3456 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 3461 adr[7]
.sym 3464 my_adr[20]
.sym 3465 dat[20]
.sym 3468 dat[16]
.sym 3470 my_adr[18]
.sym 3472 my_adr[23]
.sym 3473 my_adr[19]
.sym 3477 my_adr[21]
.sym 3478 my_adr[31]
.sym 3481 adr[8]
.sym 3483 my_adr[24]
.sym 3486 servant.mdu_rs1[17]
.sym 3495 servant.wb_ibus_adr[0]
.sym 3497 $nextpnr_ICESTORM_LC_2$I3
.sym 3502 my_adr[17]
.sym 3504 my_adr[19]
.sym 3505 my_adr[20]
.sym 3509 my_adr[24]
.sym 3513 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 3514 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 3515 servant.cpu.cpu.new_irq
.sym 3522 my_adr[29]
.sym 3529 my_adr[28]
.sym 3538 $nextpnr_ICESTORM_LC_2$I3
.sym 3541 my_adr[20]
.sym 3548 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 3549 servant.cpu.cpu.new_irq
.sym 3554 my_adr[28]
.sym 3561 my_adr[19]
.sym 3566 my_adr[17]
.sym 3572 my_adr[24]
.sym 3578 my_adr[29]
.sym 3581 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7533
.sym 3582 i_clk$SB_IO_IN_$glb_clk
.sym 3584 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 3585 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 3586 servant.wb_ibus_adr[15]
.sym 3587 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 3588 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 3589 servant.wb_ibus_adr[14]
.sym 3590 servant.wb_ibus_adr[13]
.sym 3591 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 3592 servant.cpu.cpu.mem_bytecnt[1]
.sym 3597 $abc$8827$new_n1485_
.sym 3599 my_adr[28]
.sym 3601 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 3603 my_adr[25]
.sym 3605 my_adr[26]
.sym 3607 my_adr[27]
.sym 3609 $abc$8827$new_n1308_
.sym 3613 servant.wb_ibus_adr[13]
.sym 3619 servant.cpu.cpu.state.ibus_cyc
.sym 3623 servant.cpu.cpu.bufreg_en
.sym 3626 servant.cpu.cpu.bufreg_en
.sym 3637 my_adr[25]
.sym 3638 my_adr[26]
.sym 3643 my_adr[31]
.sym 3646 servant.mdu_rs1[15]
.sym 3648 servant.cpu.cpu.bufreg_en
.sym 3653 servant.mdu_rs1[17]
.sym 3655 servant.wb_ibus_adr[15]
.sym 3660 servant.mdu_rs1[14]
.sym 3661 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3665 servant.mdu_rs1[16]
.sym 3670 servant.wb_ibus_adr[15]
.sym 3672 servant.mdu_rs1[15]
.sym 3673 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3678 servant.mdu_rs1[16]
.sym 3685 servant.mdu_rs1[14]
.sym 3688 my_adr[26]
.sym 3694 servant.mdu_rs1[17]
.sym 3701 my_adr[25]
.sym 3706 my_adr[31]
.sym 3715 servant.mdu_rs1[15]
.sym 3716 servant.cpu.cpu.bufreg_en
.sym 3717 i_clk$SB_IO_IN_$glb_clk
.sym 3719 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3720 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 3721 $abc$8827$new_n1323_
.sym 3722 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1791[0]_new_inv_
.sym 3723 adr[17]
.sym 3724 $abc$8827$new_n1307_
.sym 3725 $abc$8827$new_n1313_
.sym 3726 adr[19]
.sym 3733 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 3734 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 3735 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 3737 servant.mdu_rs1[13]
.sym 3738 add
.sym 3740 dat[21]
.sym 3741 servant.mdu_rs1[16]
.sym 3742 dat[16]
.sym 3744 servant.wb_ibus_adr[25]
.sym 3745 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 3752 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3772 servant.wb_ibus_adr[25]
.sym 3775 servant.mdu_rs1[22]
.sym 3777 servant.mdu_rs1[23]
.sym 3788 servant.wb_ibus_adr[1]
.sym 3790 servant.wb_ibus_adr[2]
.sym 3793 servant.wb_ibus_adr[24]
.sym 3796 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3797 servant.wb_ibus_adr[23]
.sym 3803 servant.wb_ibus_adr[22]
.sym 3805 servant.wb_ibus_adr[2]
.sym 3811 servant.wb_ibus_adr[24]
.sym 3817 servant.wb_ibus_adr[23]
.sym 3818 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3820 servant.mdu_rs1[23]
.sym 3826 servant.wb_ibus_adr[1]
.sym 3830 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3831 servant.wb_ibus_adr[22]
.sym 3832 servant.mdu_rs1[22]
.sym 3836 servant.wb_ibus_adr[25]
.sym 3843 servant.wb_ibus_adr[22]
.sym 3850 servant.wb_ibus_adr[23]
.sym 3851 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 3852 i_clk$SB_IO_IN_$glb_clk
.sym 3853 wb_rst_$glb_sr
.sym 3854 $abc$8827$new_n1308_
.sym 3855 servant.wb_ibus_adr[11]
.sym 3856 servant.wb_ibus_adr[17]
.sym 3857 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 3858 servant.wb_ibus_adr[16]
.sym 3859 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 3860 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 3861 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 3867 $abc$8827$new_n1318_
.sym 3869 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1791[0]_new_inv_
.sym 3871 adr[19]
.sym 3873 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3876 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 3878 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 3879 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 3884 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 3887 servant.wb_ibus_adr[21]
.sym 3907 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3909 servant.cpu.cpu.bufreg_en
.sym 3912 servant.mdu_rs1[24]
.sym 3913 servant.wb_ibus_adr[21]
.sym 3915 servant.mdu_rs1[25]
.sym 3916 servant.mdu_rs1[19]
.sym 3917 servant.mdu_rs1[21]
.sym 3920 servant.wb_ibus_adr[24]
.sym 3921 servant.mdu_rs1[18]
.sym 3931 servant.wb_ibus_adr[25]
.sym 3936 servant.mdu_rs1[23]
.sym 3937 servant.wb_ibus_adr[19]
.sym 3943 servant.mdu_rs1[18]
.sym 3946 servant.wb_ibus_adr[25]
.sym 3947 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3948 servant.mdu_rs1[25]
.sym 3952 servant.mdu_rs1[19]
.sym 3953 servant.wb_ibus_adr[19]
.sym 3954 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3959 servant.mdu_rs1[23]
.sym 3964 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3965 servant.mdu_rs1[24]
.sym 3966 servant.wb_ibus_adr[24]
.sym 3972 servant.mdu_rs1[24]
.sym 3978 servant.mdu_rs1[19]
.sym 3983 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 3984 servant.mdu_rs1[21]
.sym 3985 servant.wb_ibus_adr[21]
.sym 3986 servant.cpu.cpu.bufreg_en
.sym 3987 i_clk$SB_IO_IN_$glb_clk
.sym 3989 servant.wb_ibus_adr[25]
.sym 3991 servant.wb_ibus_adr[20]
.sym 3992 servant.wb_ibus_adr[27]
.sym 3994 servant.wb_ibus_adr[26]
.sym 3995 servant.wb_ibus_adr[19]
.sym 3996 servant.wb_ibus_adr[18]
.sym 4003 dat[16]
.sym 4004 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 4005 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 4006 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 4010 servant.wb_ibus_adr[11]
.sym 4044 servant.cpu.cpu.bufreg_en
.sym 4046 servant.mdu_rs1[27]
.sym 4053 servant.mdu_rs1[22]
.sym 4055 servant.mdu_rs1[28]
.sym 4061 servant.mdu_rs1[20]
.sym 4066 servant.mdu_rs1[25]
.sym 4068 servant.mdu_rs1[21]
.sym 4073 servant.mdu_rs1[26]
.sym 4075 servant.mdu_rs1[26]
.sym 4083 servant.mdu_rs1[20]
.sym 4089 servant.mdu_rs1[22]
.sym 4093 servant.mdu_rs1[21]
.sym 4101 servant.mdu_rs1[28]
.sym 4105 servant.mdu_rs1[25]
.sym 4120 servant.mdu_rs1[27]
.sym 4121 servant.cpu.cpu.bufreg_en
.sym 4122 i_clk$SB_IO_IN_$glb_clk
.sym 4151 servant.mdu_rs1[28]
.sym 4152 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 4154 dat[30]
.sym 4211 $PACKER_VCC_NET
.sym 4224 $PACKER_VCC_NET
.sym 4249 wb_mem_rdt[7]
.sym 4251 servant.cpu.cpu.new_irq
.sym 4258 my_adr[3]
.sym 4261 my_adr[11]
.sym 4272 $PACKER_VCC_NET
.sym 4281 servant.cpu.rf_rreq
.sym 4283 servant.cpu.raddr[0]
.sym 4287 servant.cpu.raddr[1]
.sym 4293 servant.wb_timer_rdt[0]
.sym 4301 servant.cpu.raddr[3]
.sym 4306 $PACKER_VCC_NET
.sym 4307 servant.cpu.rf_ram_if.rcnt[0]
.sym 4308 servant.cpu.rf_ram_if.rreq_r
.sym 4309 servant.cpu.raddr[2]
.sym 4311 $nextpnr_ICESTORM_LC_0$O
.sym 4313 servant.cpu.rf_ram_if.rcnt[0]
.sym 4317 $auto$alumacc.cc:474:replace_alu$1370.C[2]
.sym 4319 servant.cpu.raddr[0]
.sym 4323 $auto$alumacc.cc:474:replace_alu$1370.C[3]
.sym 4325 servant.cpu.raddr[1]
.sym 4326 $PACKER_VCC_NET
.sym 4327 $auto$alumacc.cc:474:replace_alu$1370.C[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$1370.C[4]
.sym 4331 $PACKER_VCC_NET
.sym 4332 servant.cpu.raddr[2]
.sym 4333 $auto$alumacc.cc:474:replace_alu$1370.C[3]
.sym 4336 servant.cpu.raddr[3]
.sym 4338 $PACKER_VCC_NET
.sym 4339 $auto$alumacc.cc:474:replace_alu$1370.C[4]
.sym 4345 servant.cpu.rf_rreq
.sym 4348 $PACKER_VCC_NET
.sym 4349 servant.wb_timer_rdt[0]
.sym 4357 servant.cpu.rf_ram_if.rreq_r
.sym 4359 i_clk$SB_IO_IN_$glb_clk
.sym 4360 wb_rst_$glb_sr
.sym 4378 servant.wb_dbus_ack
.sym 4380 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 4387 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 4390 clock_gen.pll.rst_reg[1]
.sym 4394 servant.wb_timer_rdt[0]
.sym 4395 servant.cpu.raddr[3]
.sym 4402 servant.cpu.rf_ram_if.rcnt[0]
.sym 4404 servant.cpu.raddr[2]
.sym 4407 clock_gen.pll.rst_reg[1]
.sym 4413 servant.cpu.waddr[6]
.sym 4419 servant.cpu.cpu.csr.mcause3_0[0]
.sym 4420 servant.cpu.waddr[1]
.sym 4422 servant.cpu.waddr[2]
.sym 4425 servant.cpu.waddr[3]
.sym 4427 $PACKER_VCC_NET
.sym 4429 $PACKER_VCC_NET
.sym 4430 servant.cpu.rf_ram.rdata[0]
.sym 4443 servant.cpu.cpu.state.misalign_trap_sync
.sym 4444 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 4446 servant.wb_dbus_we
.sym 4447 servant.cpu.cpu.csr.mcause3_0[3]
.sym 4451 servant.cpu.cpu.ebreak
.sym 4452 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4453 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 4455 servant.cpu.cpu.rd_addr[2]
.sym 4456 $abc$8827$new_n1135_
.sym 4458 servant.cpu.cpu.csr.mcause3_0[1]
.sym 4460 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4463 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 4464 servant.cpu.cpu.branch_op
.sym 4466 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4467 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 4469 servant.cpu.waddr[9]
.sym 4470 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 4471 servant.cpu.cpu.new_irq
.sym 4472 servant.cpu.cpu.csr.mcause3_0[2]
.sym 4473 $abc$8827$new_n1855_
.sym 4475 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 4477 $abc$8827$new_n1855_
.sym 4482 servant.cpu.cpu.rd_addr[2]
.sym 4484 servant.cpu.waddr[9]
.sym 4488 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4489 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 4490 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 4494 servant.cpu.cpu.new_irq
.sym 4495 $abc$8827$new_n1135_
.sym 4496 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4499 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 4500 servant.cpu.cpu.state.misalign_trap_sync
.sym 4501 servant.cpu.cpu.csr.mcause3_0[1]
.sym 4505 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 4506 servant.cpu.cpu.ebreak
.sym 4507 $abc$8827$new_n1135_
.sym 4508 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4511 servant.cpu.cpu.new_irq
.sym 4512 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4513 servant.cpu.cpu.branch_op
.sym 4514 servant.cpu.cpu.csr.mcause3_0[3]
.sym 4517 servant.cpu.cpu.state.misalign_trap_sync
.sym 4518 servant.cpu.cpu.branch_op
.sym 4519 servant.cpu.cpu.csr.mcause3_0[2]
.sym 4520 servant.wb_dbus_we
.sym 4521 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7488
.sym 4522 i_clk$SB_IO_IN_$glb_clk
.sym 4527 servant.cpu.rf_ram.rdata[0]
.sym 4534 my_adr[6]
.sym 4535 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 4536 servant.cpu.raddr[1]
.sym 4537 servant.cpu.cpu.ebreak
.sym 4541 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4542 servant.wb_dbus_we
.sym 4543 servant.cpu.cpu.cnt_en
.sym 4544 $abc$8827$new_n1135_
.sym 4546 servant.cpu.raddr[0]
.sym 4550 servant.cpu.cpu.branch_op
.sym 4552 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 4554 dat[1]
.sym 4556 dat[5]
.sym 4559 adr[7]
.sym 4565 servant.cpu.cpu.state.o_cnt[2]
.sym 4568 $abc$8827$new_n1989_
.sym 4570 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4571 $abc$8827$new_n2050_
.sym 4572 servant.wb_ibus_ack
.sym 4575 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$274_Y_new_inv_
.sym 4576 servant.cpu.cpu.branch_op
.sym 4578 servant.cpu.rf_ram_if.wcnt[0]
.sym 4579 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 4580 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4582 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 4585 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 4588 $abc$8827$new_n1565_
.sym 4590 servant.cpu.cpu.mem_bytecnt[0]
.sym 4591 servant.cpu.cpu.mem_bytecnt[1]
.sym 4592 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 4594 servant.cpu.rf_ram_if.wdata0_r
.sym 4595 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 4599 servant.wb_ibus_ack
.sym 4601 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 4604 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 4605 servant.cpu.rf_ram_if.wdata0_r
.sym 4607 servant.cpu.rf_ram_if.wcnt[0]
.sym 4610 servant.cpu.cpu.mem_bytecnt[0]
.sym 4612 servant.cpu.cpu.state.o_cnt[2]
.sym 4613 servant.cpu.cpu.mem_bytecnt[1]
.sym 4616 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4617 $abc$8827$new_n2050_
.sym 4618 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$274_Y_new_inv_
.sym 4619 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 4622 servant.cpu.rf_ram_if.wcnt[0]
.sym 4623 $abc$8827$new_n1565_
.sym 4624 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4625 $abc$8827$new_n1989_
.sym 4628 $abc$8827$new_n1989_
.sym 4630 $abc$8827$new_n1565_
.sym 4636 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4640 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 4641 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 4642 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4643 servant.cpu.cpu.branch_op
.sym 4645 i_clk$SB_IO_IN_$glb_clk
.sym 4650 servant.cpu.rf_ram.rdata[1]
.sym 4656 servant.cpu.cpu.alu.cmp_r
.sym 4659 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 4662 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 4663 servant.cpu.cpu.mem_bytecnt[1]
.sym 4666 servant.cpu.rf_ram_if.wcnt[0]
.sym 4667 servant.mdu_op[2]
.sym 4669 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 4670 clock_gen.pll.rst_reg[1]
.sym 4671 servant.cpu.raddr[6]
.sym 4673 servant.cpu.cpu.mem_bytecnt[0]
.sym 4674 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 4675 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 4676 servant.wb_dbus_ack
.sym 4677 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4679 servant.cpu.rf_ram_if.rcnt[0]
.sym 4682 $abc$8827$ram.we[0]_new_
.sym 4688 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 4689 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 4690 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 4691 servant.mdu_op[1]
.sym 4692 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4693 servant.cpu.cpu.decode.opcode[0]
.sym 4694 servant.cpu.cpu.ebreak
.sym 4695 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 4696 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 4697 servant.mdu_op[0]
.sym 4698 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4700 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 4701 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 4702 $abc$8827$new_n2048_
.sym 4703 servant.cpu.cpu.cnt_en
.sym 4704 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 4706 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 4710 servant.cpu.cpu.branch_op
.sym 4712 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 4713 servant.mdu_rs1[0]
.sym 4714 servant.cpu.cpu.bufreg_en
.sym 4715 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 4716 $abc$8827$new_n2049_
.sym 4721 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 4722 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 4723 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 4727 servant.mdu_op[1]
.sym 4728 servant.mdu_op[0]
.sym 4729 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 4730 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 4733 servant.cpu.cpu.ebreak
.sym 4734 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 4735 servant.cpu.cpu.cnt_en
.sym 4740 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4741 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4745 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 4746 servant.cpu.cpu.decode.opcode[0]
.sym 4747 servant.cpu.cpu.branch_op
.sym 4748 $abc$8827$new_n2048_
.sym 4751 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 4758 $abc$8827$new_n2049_
.sym 4759 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 4763 servant.cpu.cpu.bufreg_en
.sym 4764 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 4765 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 4766 servant.mdu_rs1[0]
.sym 4767 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7287
.sym 4768 i_clk$SB_IO_IN_$glb_clk
.sym 4770 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 4771 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 4772 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 4773 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 4774 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 4775 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 4776 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 4777 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 4779 $add$src/servant_1.2.1/service/service.v:178$37_Y[22]
.sym 4780 $add$src/servant_1.2.1/service/service.v:178$37_Y[22]
.sym 4783 adr[8]
.sym 4785 servant.cpu.rf_ram.rdata[1]
.sym 4788 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4790 $abc$8827$new_n2048_
.sym 4791 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4792 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 4793 servant.mdu_op[0]
.sym 4794 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 4796 servant.cpu.cpu.rd_addr[0]
.sym 4797 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 4798 clock_gen.pll.rst_reg[1]
.sym 4799 servant.mdu_rs1[0]
.sym 4800 dat[9]
.sym 4801 servant.cpu.raddr[7]
.sym 4802 adr[6]
.sym 4803 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 4804 adr[4]
.sym 4811 servant.cpu.raddr[6]
.sym 4812 servant.cpu.raddr[7]
.sym 4813 servant.cpu.cpu.decode.opcode[0]
.sym 4814 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 4815 servant.cpu.cpu.mem_bytecnt[1]
.sym 4816 servant.cpu.cpu.decode.opcode[1]
.sym 4817 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 4818 servant.cpu.raddr[8]
.sym 4819 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 4820 servant.cpu.raddr[4]
.sym 4821 servant.cpu.cpu.decode.opcode[0]
.sym 4822 servant.cpu.cpu.decode.opcode[2]
.sym 4824 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4825 servant.wb_dbus_we
.sym 4826 servant.cpu.cpu.branch_op
.sym 4827 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 4828 servant.cpu.rf_ram_if.rcnt[0]
.sym 4829 servant.cpu.cpu.rd_addr[1]
.sym 4830 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 4831 wb_mem_rdt[7]
.sym 4833 servant.cpu.cpu.mem_bytecnt[0]
.sym 4834 servant.wb_ibus_ack
.sym 4838 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 4839 servant.cpu.cpu.state.o_cnt[2]
.sym 4841 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 4842 $abc$8827$ram.we[0]_new_
.sym 4844 servant.cpu.cpu.mem_bytecnt[1]
.sym 4845 servant.cpu.cpu.state.o_cnt[2]
.sym 4846 servant.cpu.cpu.mem_bytecnt[0]
.sym 4847 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 4850 servant.cpu.cpu.decode.opcode[0]
.sym 4851 servant.cpu.cpu.branch_op
.sym 4852 servant.wb_dbus_we
.sym 4853 servant.cpu.cpu.decode.opcode[2]
.sym 4856 servant.cpu.raddr[6]
.sym 4857 servant.cpu.raddr[7]
.sym 4858 servant.cpu.raddr[4]
.sym 4859 servant.cpu.raddr[8]
.sym 4862 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 4863 servant.cpu.cpu.decode.opcode[0]
.sym 4864 servant.cpu.cpu.decode.opcode[1]
.sym 4865 servant.cpu.cpu.branch_op
.sym 4868 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 4870 $abc$8827$ram.we[0]_new_
.sym 4875 wb_mem_rdt[7]
.sym 4876 servant.wb_ibus_ack
.sym 4877 servant.cpu.cpu.rd_addr[1]
.sym 4880 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 4881 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 4882 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 4883 servant.cpu.rf_ram_if.rcnt[0]
.sym 4886 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 4888 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 4889 servant.cpu.cpu.decode.opcode[2]
.sym 4890 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7320
.sym 4891 i_clk$SB_IO_IN_$glb_clk
.sym 4893 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 4894 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 4895 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 4896 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 4897 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 4898 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 4899 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 4900 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 4902 dat[7]
.sym 4904 clock_gen.pll.rst_reg[1]
.sym 4905 servant.cpu.cpu.decode.opcode[0]
.sym 4906 servant.mdu_op[1]
.sym 4907 servant.cpu.cpu.rd_addr[0]
.sym 4908 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 4909 servant.wb_dbus_ack
.sym 4910 servant.cpu.cpu.decode.opcode[2]
.sym 4911 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 4913 dat[3]
.sym 4914 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 4915 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 4916 servant.cpu.cpu.cnt_en
.sym 4918 adr[8]
.sym 4919 wb_mem_rdt[21]
.sym 4920 dat[19]
.sym 4921 $PACKER_VCC_NET
.sym 4922 dat[16]
.sym 4923 servant.cpu.raddr[8]
.sym 4924 $PACKER_VCC_NET
.sym 4925 $PACKER_VCC_NET
.sym 4926 $PACKER_VCC_NET
.sym 4928 adr[9]
.sym 4936 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 4937 wb_mem_rdt[21]
.sym 4938 servant.cpu.cpu.rs2_addr[1]
.sym 4939 servant.cpu.cpu.immdec.imm30_25[0]
.sym 4940 servant.cpu.raddr[9]
.sym 4941 wb_mem_rdt[22]
.sym 4944 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 4947 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 4948 wb_mem_rdt[20]
.sym 4950 servant.cpu.rreg0[3]
.sym 4951 servant.cpu.rf_ram_if.rcnt[0]
.sym 4952 servant.wb_ibus_ack
.sym 4953 servant.cpu.cpu.rs2_addr[3]
.sym 4955 servant.cpu.rreg0[4]
.sym 4956 servant.cpu.cpu.rs2_addr[4]
.sym 4960 servant.cpu.rreg0[2]
.sym 4963 servant.cpu.cpu.rs2_addr[2]
.sym 4967 servant.cpu.raddr[9]
.sym 4968 servant.cpu.rreg0[2]
.sym 4969 servant.cpu.cpu.rs2_addr[2]
.sym 4970 servant.cpu.rf_ram_if.rcnt[0]
.sym 4973 servant.cpu.cpu.rs2_addr[3]
.sym 4974 servant.cpu.raddr[9]
.sym 4975 servant.cpu.rf_ram_if.rcnt[0]
.sym 4976 servant.cpu.rreg0[3]
.sym 4979 servant.cpu.cpu.rs2_addr[1]
.sym 4980 wb_mem_rdt[20]
.sym 4981 servant.wb_ibus_ack
.sym 4985 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 4986 servant.wb_ibus_ack
.sym 4988 servant.cpu.cpu.rs2_addr[4]
.sym 4991 servant.cpu.cpu.rs2_addr[2]
.sym 4993 servant.wb_ibus_ack
.sym 4994 wb_mem_rdt[21]
.sym 4997 servant.cpu.cpu.rs2_addr[3]
.sym 4999 wb_mem_rdt[22]
.sym 5000 servant.wb_ibus_ack
.sym 5003 servant.wb_ibus_ack
.sym 5004 servant.cpu.cpu.immdec.imm30_25[0]
.sym 5005 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 5009 servant.cpu.rf_ram_if.rcnt[0]
.sym 5010 servant.cpu.cpu.rs2_addr[4]
.sym 5011 servant.cpu.rreg0[4]
.sym 5012 servant.cpu.raddr[9]
.sym 5013 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7416
.sym 5014 i_clk$SB_IO_IN_$glb_clk
.sym 5016 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 5017 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 5018 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 5019 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 5020 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 5021 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 5022 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 5023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 5026 adr[15]
.sym 5029 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5030 dat[13]
.sym 5031 servant.wb_dbus_we
.sym 5032 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 5033 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5035 servant.cpu.cpu.immdec.imm30_25[0]
.sym 5037 wb_mem_rdt[22]
.sym 5038 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 5039 adr[8]
.sym 5041 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 5043 adr[7]
.sym 5044 adr[8]
.sym 5046 recieve
.sym 5047 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5049 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 5050 adr[7]
.sym 5058 my_adr[0]
.sym 5059 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 5062 servant.wb_ibus_adr[0]
.sym 5063 servant.mdu_op[0]
.sym 5064 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 5065 servant.cpu.cpu.mem_bytecnt[1]
.sym 5066 servant.cpu.cpu.decode.opcode[0]
.sym 5067 servant.cpu.cpu.mem_bytecnt[0]
.sym 5068 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 5070 clock_gen.pll.rst_reg[0]
.sym 5071 my_adr[15]
.sym 5072 recieve
.sym 5077 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 5078 my_adr[27]
.sym 5080 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 5081 servant.wb_dbus_we
.sym 5082 servant.mdu_op[1]
.sym 5083 my_adr[8]
.sym 5087 my_adr[6]
.sym 5088 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5090 recieve
.sym 5091 my_adr[0]
.sym 5092 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5093 servant.wb_ibus_adr[0]
.sym 5096 my_adr[27]
.sym 5097 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 5099 recieve
.sym 5104 clock_gen.pll.rst_reg[0]
.sym 5109 recieve
.sym 5110 my_adr[15]
.sym 5111 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 5114 recieve
.sym 5115 my_adr[6]
.sym 5117 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 5120 servant.cpu.cpu.mem_bytecnt[0]
.sym 5121 servant.mdu_op[1]
.sym 5122 servant.cpu.cpu.mem_bytecnt[1]
.sym 5123 servant.mdu_op[0]
.sym 5126 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 5127 my_adr[8]
.sym 5128 recieve
.sym 5132 servant.wb_dbus_we
.sym 5133 servant.cpu.cpu.decode.opcode[0]
.sym 5134 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 5137 wb_clk_$glb_clk
.sym 5139 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 5140 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 5141 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 5142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 5143 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 5144 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 5145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 5146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 5147 wb_mem_rdt[7]
.sym 5148 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 5150 my_adr[17]
.sym 5151 adr[0]
.sym 5152 servant.cpu.cpu.decode.opcode[0]
.sym 5153 servant.cpu.cpu.mem_if.dat_valid
.sym 5154 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 5155 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 5157 clock_gen.pll.rst_reg[1]
.sym 5158 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 5159 my_adr[15]
.sym 5160 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 5161 adr[6]
.sym 5163 dat[22]
.sym 5164 dat[18]
.sym 5167 dat[18]
.sym 5168 adr[6]
.sym 5169 $abc$8827$ram.we[0]_new_
.sym 5170 servant.cpu.cpu.mem_if.dat_valid
.sym 5171 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 5172 adr[8]
.sym 5173 $abc$8827$new_n1307_
.sym 5174 adr[5]
.sym 5187 my_adr[8]
.sym 5190 my_adr[3]
.sym 5191 my_adr[4]
.sym 5192 my_adr[5]
.sym 5193 my_adr[6]
.sym 5198 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 5206 my_adr[14]
.sym 5207 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5208 my_adr[11]
.sym 5213 my_adr[6]
.sym 5221 my_adr[11]
.sym 5227 my_adr[4]
.sym 5231 my_adr[8]
.sym 5239 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 5243 my_adr[5]
.sym 5252 my_adr[14]
.sym 5255 my_adr[3]
.sym 5259 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5260 wb_clk_$glb_clk
.sym 5261 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5262 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 5263 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 5264 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 5265 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 5266 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 5267 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 5268 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 5269 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 5271 servant.cpu.cpu.new_irq
.sym 5274 servant.cpu.rreg0[4]
.sym 5276 servant.cpu.rreg0[2]
.sym 5277 servant.cpu.cpu.new_irq
.sym 5278 servant.wb_ibus_ack
.sym 5279 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 5280 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5282 dat[29]
.sym 5283 servant.cpu.cpu.mem_bytecnt[0]
.sym 5289 adr[4]
.sym 5290 adr[3]
.sym 5291 my_adr[2]
.sym 5292 my_adr[8]
.sym 5293 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 5294 adr[6]
.sym 5296 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 5297 my_adr[12]
.sym 5306 my_adr[4]
.sym 5307 my_adr[2]
.sym 5313 my_adr[3]
.sym 5315 my_adr[1]
.sym 5317 my_adr[7]
.sym 5318 my_adr[8]
.sym 5323 my_adr[5]
.sym 5332 my_adr[6]
.sym 5335 $nextpnr_ICESTORM_LC_16$O
.sym 5337 my_adr[1]
.sym 5341 $auto$alumacc.cc:474:replace_alu$1322.C[3]
.sym 5343 my_adr[2]
.sym 5347 $auto$alumacc.cc:474:replace_alu$1322.C[4]
.sym 5349 my_adr[3]
.sym 5351 $auto$alumacc.cc:474:replace_alu$1322.C[3]
.sym 5353 $auto$alumacc.cc:474:replace_alu$1322.C[5]
.sym 5356 my_adr[4]
.sym 5357 $auto$alumacc.cc:474:replace_alu$1322.C[4]
.sym 5359 $auto$alumacc.cc:474:replace_alu$1322.C[6]
.sym 5362 my_adr[5]
.sym 5363 $auto$alumacc.cc:474:replace_alu$1322.C[5]
.sym 5365 $auto$alumacc.cc:474:replace_alu$1322.C[7]
.sym 5367 my_adr[6]
.sym 5369 $auto$alumacc.cc:474:replace_alu$1322.C[6]
.sym 5371 $auto$alumacc.cc:474:replace_alu$1322.C[8]
.sym 5373 my_adr[7]
.sym 5375 $auto$alumacc.cc:474:replace_alu$1322.C[7]
.sym 5377 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 5379 my_adr[8]
.sym 5381 $auto$alumacc.cc:474:replace_alu$1322.C[8]
.sym 5382 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5383 wb_clk_$glb_clk
.sym 5384 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5385 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 5386 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 5387 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 5388 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 5389 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 5390 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 5391 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 5392 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 5399 adr[27]
.sym 5400 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 5401 dat[20]
.sym 5402 my_adr[12]
.sym 5403 my_adr[1]
.sym 5404 dat[19]
.sym 5405 servant.cpu.cpu.state.o_cnt_r[1]
.sym 5406 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 5410 adr[8]
.sym 5411 dat[26]
.sym 5412 my_adr[4]
.sym 5414 adr[9]
.sym 5415 wb_mem_rdt[21]
.sym 5416 $PACKER_VCC_NET
.sym 5417 $PACKER_VCC_NET
.sym 5418 dat[25]
.sym 5419 dat[19]
.sym 5420 dat[28]
.sym 5421 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 5427 my_adr[10]
.sym 5428 my_adr[11]
.sym 5437 my_adr[12]
.sym 5438 my_adr[13]
.sym 5442 my_adr[9]
.sym 5448 my_adr[15]
.sym 5455 my_adr[14]
.sym 5457 my_adr[16]
.sym 5458 $auto$alumacc.cc:474:replace_alu$1322.C[10]
.sym 5461 my_adr[9]
.sym 5462 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 5464 $auto$alumacc.cc:474:replace_alu$1322.C[11]
.sym 5467 my_adr[10]
.sym 5468 $auto$alumacc.cc:474:replace_alu$1322.C[10]
.sym 5470 $auto$alumacc.cc:474:replace_alu$1322.C[12]
.sym 5473 my_adr[11]
.sym 5474 $auto$alumacc.cc:474:replace_alu$1322.C[11]
.sym 5476 $auto$alumacc.cc:474:replace_alu$1322.C[13]
.sym 5478 my_adr[12]
.sym 5480 $auto$alumacc.cc:474:replace_alu$1322.C[12]
.sym 5482 $auto$alumacc.cc:474:replace_alu$1322.C[14]
.sym 5484 my_adr[13]
.sym 5486 $auto$alumacc.cc:474:replace_alu$1322.C[13]
.sym 5488 $auto$alumacc.cc:474:replace_alu$1322.C[15]
.sym 5490 my_adr[14]
.sym 5492 $auto$alumacc.cc:474:replace_alu$1322.C[14]
.sym 5494 $auto$alumacc.cc:474:replace_alu$1322.C[16]
.sym 5497 my_adr[15]
.sym 5498 $auto$alumacc.cc:474:replace_alu$1322.C[15]
.sym 5500 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 5502 my_adr[16]
.sym 5504 $auto$alumacc.cc:474:replace_alu$1322.C[16]
.sym 5505 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5506 wb_clk_$glb_clk
.sym 5507 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5508 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 5509 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 5510 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 5511 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 5512 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 5513 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 5514 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 5515 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 5521 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 5522 my_adr[14]
.sym 5525 dat[29]
.sym 5527 my_adr[21]
.sym 5529 servant.mdu_rs1[3]
.sym 5532 adr[3]
.sym 5533 adr[7]
.sym 5534 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$6023
.sym 5535 adr[7]
.sym 5536 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 5537 my_adr[13]
.sym 5538 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 5541 adr[8]
.sym 5542 adr[7]
.sym 5543 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 5544 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 5549 my_adr[17]
.sym 5551 my_adr[19]
.sym 5555 my_adr[22]
.sym 5561 my_adr[23]
.sym 5574 my_adr[18]
.sym 5576 my_adr[20]
.sym 5577 my_adr[21]
.sym 5580 my_adr[24]
.sym 5581 $auto$alumacc.cc:474:replace_alu$1322.C[18]
.sym 5584 my_adr[17]
.sym 5585 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 5587 $auto$alumacc.cc:474:replace_alu$1322.C[19]
.sym 5589 my_adr[18]
.sym 5591 $auto$alumacc.cc:474:replace_alu$1322.C[18]
.sym 5593 $auto$alumacc.cc:474:replace_alu$1322.C[20]
.sym 5596 my_adr[19]
.sym 5597 $auto$alumacc.cc:474:replace_alu$1322.C[19]
.sym 5599 $auto$alumacc.cc:474:replace_alu$1322.C[21]
.sym 5601 my_adr[20]
.sym 5603 $auto$alumacc.cc:474:replace_alu$1322.C[20]
.sym 5605 $auto$alumacc.cc:474:replace_alu$1322.C[22]
.sym 5607 my_adr[21]
.sym 5609 $auto$alumacc.cc:474:replace_alu$1322.C[21]
.sym 5611 $auto$alumacc.cc:474:replace_alu$1322.C[23]
.sym 5613 my_adr[22]
.sym 5615 $auto$alumacc.cc:474:replace_alu$1322.C[22]
.sym 5617 $auto$alumacc.cc:474:replace_alu$1322.C[24]
.sym 5619 my_adr[23]
.sym 5621 $auto$alumacc.cc:474:replace_alu$1322.C[23]
.sym 5623 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 5625 my_adr[24]
.sym 5627 $auto$alumacc.cc:474:replace_alu$1322.C[24]
.sym 5628 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5629 wb_clk_$glb_clk
.sym 5630 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5631 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 5632 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 5633 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 5634 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 5635 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 5636 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 5637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 5638 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 5639 my_adr[3]
.sym 5643 my_adr[5]
.sym 5644 adr[3]
.sym 5646 cyc
.sym 5647 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 5648 adr[5]
.sym 5653 my_adr[21]
.sym 5654 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 5655 dat[22]
.sym 5656 adr[6]
.sym 5658 dat[18]
.sym 5660 adr[5]
.sym 5661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 5662 dat[18]
.sym 5663 dat[18]
.sym 5664 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5665 $abc$8827$new_n1307_
.sym 5667 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 5676 my_adr[29]
.sym 5680 my_adr[25]
.sym 5691 my_adr[28]
.sym 5697 my_adr[26]
.sym 5698 my_adr[27]
.sym 5701 my_adr[30]
.sym 5702 my_adr[31]
.sym 5704 $auto$alumacc.cc:474:replace_alu$1322.C[26]
.sym 5706 my_adr[25]
.sym 5708 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 5710 $auto$alumacc.cc:474:replace_alu$1322.C[27]
.sym 5712 my_adr[26]
.sym 5714 $auto$alumacc.cc:474:replace_alu$1322.C[26]
.sym 5716 $auto$alumacc.cc:474:replace_alu$1322.C[28]
.sym 5718 my_adr[27]
.sym 5720 $auto$alumacc.cc:474:replace_alu$1322.C[27]
.sym 5722 $auto$alumacc.cc:474:replace_alu$1322.C[29]
.sym 5725 my_adr[28]
.sym 5726 $auto$alumacc.cc:474:replace_alu$1322.C[28]
.sym 5728 $auto$alumacc.cc:474:replace_alu$1322.C[30]
.sym 5731 my_adr[29]
.sym 5732 $auto$alumacc.cc:474:replace_alu$1322.C[29]
.sym 5734 $auto$alumacc.cc:474:replace_alu$1322.C[31]
.sym 5736 my_adr[30]
.sym 5738 $auto$alumacc.cc:474:replace_alu$1322.C[30]
.sym 5742 my_adr[31]
.sym 5744 $auto$alumacc.cc:474:replace_alu$1322.C[31]
.sym 5750 my_adr[30]
.sym 5751 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 5752 wb_clk_$glb_clk
.sym 5753 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 5754 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 5755 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 5756 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 5757 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 5758 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 5759 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 5760 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 5761 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 5762 my_adr[11]
.sym 5767 servant.cpu.cpu.state.o_cnt[2]
.sym 5768 my_adr[10]
.sym 5769 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5770 my_adr[9]
.sym 5771 dat[25]
.sym 5774 dat[29]
.sym 5775 dat[27]
.sym 5776 my_adr[29]
.sym 5777 $PACKER_VCC_NET
.sym 5779 adr[4]
.sym 5782 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 5783 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5784 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 5785 adr[9]
.sym 5786 servant.wb_ibus_adr[16]
.sym 5795 add
.sym 5797 servant.mdu_rs1[13]
.sym 5800 servant.wb_ibus_adr[14]
.sym 5801 servant.wb_ibus_adr[13]
.sym 5802 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 5803 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5805 my_adr[1]
.sym 5808 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 5810 servant.mdu_rs1[14]
.sym 5811 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5812 servant.wb_ibus_adr[16]
.sym 5819 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5821 servant.wb_ibus_adr[15]
.sym 5823 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 5824 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5829 servant.wb_ibus_adr[14]
.sym 5830 servant.mdu_rs1[14]
.sym 5831 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5834 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5835 add
.sym 5836 my_adr[1]
.sym 5841 servant.wb_ibus_adr[16]
.sym 5846 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5847 servant.wb_ibus_adr[13]
.sym 5849 servant.mdu_rs1[13]
.sym 5852 add
.sym 5854 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 5860 servant.wb_ibus_adr[15]
.sym 5867 servant.wb_ibus_adr[14]
.sym 5870 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 5871 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 5872 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 5873 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 5874 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 5875 i_clk$SB_IO_IN_$glb_clk
.sym 5876 wb_rst_$glb_sr
.sym 5877 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 5878 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 5879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 5880 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 5881 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 5882 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 5883 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 5884 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 5889 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 5890 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 5891 dat[20]
.sym 5892 adr[7]
.sym 5893 adr[6]
.sym 5894 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 5896 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 5897 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 5898 adr[15]
.sym 5899 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 5900 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 5902 dat[25]
.sym 5903 adr[8]
.sym 5904 dat[28]
.sym 5905 $PACKER_VCC_NET
.sym 5906 adr[4]
.sym 5907 dat[17]
.sym 5908 dat[23]
.sym 5909 $PACKER_VCC_NET
.sym 5911 dat[19]
.sym 5912 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 5918 servant.wb_ibus_adr[1]
.sym 5919 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 5920 servant.wb_ibus_adr[17]
.sym 5921 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 5922 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 5924 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1791[0]_new_inv_
.sym 5925 servant.cpu.cpu.state.ibus_cyc
.sym 5926 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5927 my_adr[19]
.sym 5928 recieve
.sym 5929 servant.wb_ibus_adr[0]
.sym 5930 $abc$8827$new_n1318_
.sym 5931 $abc$8827$new_n1308_
.sym 5932 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 5934 servant.mdu_rs1[17]
.sym 5936 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 5938 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 5940 $abc$8827$new_n1313_
.sym 5941 clock_gen.pll.rst_reg[1]
.sym 5942 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 5944 $abc$8827$new_n1323_
.sym 5945 my_adr[17]
.sym 5949 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 5952 clock_gen.pll.rst_reg[1]
.sym 5954 servant.cpu.cpu.state.ibus_cyc
.sym 5957 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5958 servant.wb_ibus_adr[17]
.sym 5960 servant.mdu_rs1[17]
.sym 5963 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 5964 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 5965 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 5966 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 5969 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 5970 servant.wb_ibus_adr[1]
.sym 5972 servant.wb_ibus_adr[0]
.sym 5976 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 5977 my_adr[17]
.sym 5978 recieve
.sym 5981 $abc$8827$new_n1323_
.sym 5982 $abc$8827$new_n1308_
.sym 5983 $abc$8827$new_n1318_
.sym 5984 $abc$8827$new_n1313_
.sym 5987 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 5988 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 5989 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1791[0]_new_inv_
.sym 5990 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 5993 recieve
.sym 5994 my_adr[19]
.sym 5996 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 5998 wb_clk_$glb_clk
.sym 6000 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 6001 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 6002 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 6003 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 6004 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 6005 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 6006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 6007 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 6012 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6015 my_adr[24]
.sym 6016 dat[26]
.sym 6017 adr[8]
.sym 6018 my_adr[31]
.sym 6021 servant.wb_ibus_adr[2]
.sym 6022 adr[17]
.sym 6023 dat[29]
.sym 6024 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 6025 adr[7]
.sym 6028 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 6029 adr[8]
.sym 6031 adr[7]
.sym 6041 servant.wb_ibus_adr[12]
.sym 6042 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 6043 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 6047 servant.mdu_rs1[18]
.sym 6048 servant.wb_ibus_adr[18]
.sym 6049 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6051 servant.wb_ibus_adr[20]
.sym 6052 servant.wb_ibus_adr[27]
.sym 6054 servant.wb_ibus_adr[26]
.sym 6060 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 6067 servant.wb_ibus_adr[17]
.sym 6068 servant.mdu_rs1[20]
.sym 6069 servant.mdu_rs1[27]
.sym 6070 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 6072 servant.mdu_rs1[26]
.sym 6074 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 6075 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 6076 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 6077 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 6081 servant.wb_ibus_adr[12]
.sym 6089 servant.wb_ibus_adr[18]
.sym 6092 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6093 servant.mdu_rs1[18]
.sym 6094 servant.wb_ibus_adr[18]
.sym 6099 servant.wb_ibus_adr[17]
.sym 6105 servant.wb_ibus_adr[26]
.sym 6106 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6107 servant.mdu_rs1[26]
.sym 6111 servant.wb_ibus_adr[20]
.sym 6112 servant.mdu_rs1[20]
.sym 6113 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6116 servant.mdu_rs1[27]
.sym 6118 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 6119 servant.wb_ibus_adr[27]
.sym 6120 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 6121 i_clk$SB_IO_IN_$glb_clk
.sym 6122 wb_rst_$glb_sr
.sym 6123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 6124 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 6125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 6126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 6127 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 6128 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 6129 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 6130 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 6135 dat[22]
.sym 6137 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 6138 dat[20]
.sym 6141 servant.wb_ibus_adr[13]
.sym 6144 dat[18]
.sym 6145 servant.wb_ibus_adr[12]
.sym 6146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 6149 adr[6]
.sym 6150 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 6170 servant.wb_ibus_adr[19]
.sym 6177 servant.wb_ibus_adr[21]
.sym 6190 servant.wb_ibus_adr[20]
.sym 6191 servant.wb_ibus_adr[27]
.sym 6192 servant.wb_ibus_adr[28]
.sym 6193 servant.wb_ibus_adr[26]
.sym 6197 servant.wb_ibus_adr[26]
.sym 6209 servant.wb_ibus_adr[21]
.sym 6217 servant.wb_ibus_adr[28]
.sym 6230 servant.wb_ibus_adr[27]
.sym 6236 servant.wb_ibus_adr[20]
.sym 6242 servant.wb_ibus_adr[19]
.sym 6243 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 6244 i_clk$SB_IO_IN_$glb_clk
.sym 6245 wb_rst_$glb_sr
.sym 6250 dat[24]
.sym 6255 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 6256 servant.mdu_rs1[30]
.sym 6257 dat[31]
.sym 6263 dat[29]
.sym 6273 adr[9]
.sym 6274 servant.wb_ibus_adr[28]
.sym 6317 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 6346 servant.cpu.cpu.state.misalign_trap_sync
.sym 6347 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 6348 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 6349 $abc$8827$new_n1835_
.sym 6350 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 6351 servant.cpu.rf_rreq
.sym 6352 servant.cpu.cpu.state.init_done
.sym 6353 servant.cpu.cpu.jump
.sym 6367 adr[3]
.sym 6369 dat[9]
.sym 6422 servant.cpu.raddr[0]
.sym 6423 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 6424 servant.cpu.rf_ram_if.rcnt[0]
.sym 6425 servant.cpu.raddr[2]
.sym 6426 servant.cpu.raddr[1]
.sym 6427 $abc$8827$new_n1510_
.sym 6428 servant.cpu.waddr[5]
.sym 6429 servant.cpu.raddr[3]
.sym 6462 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 6465 dat[1]
.sym 6473 clock_gen.pll.rst_reg[1]
.sym 6474 servant.wb_timer_rdt[1]
.sym 6475 dat[5]
.sym 6485 servant.cpu.rf_wreq
.sym 6490 $PACKER_VCC_NET
.sym 6496 servant.cpu.raddr[3]
.sym 6498 servant.cpu.raddr[0]
.sym 6501 servant.cpu.waddr[0]
.sym 6502 servant.mdu_rs1[1]
.sym 6503 servant.cpu.rf_ram_if.rcnt[0]
.sym 6504 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 6505 servant.cpu.raddr[2]
.sym 6506 servant.wb_ibus_ack
.sym 6507 servant.cpu.raddr[1]
.sym 6509 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 6514 servant.cpu.raddr[3]
.sym 6515 servant.cpu.cpu.bufreg_en
.sym 6516 servant.cpu.raddr[0]
.sym 6518 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 6560 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 6561 servant.cpu.waddr[4]
.sym 6562 servant.cpu.cpu.bufreg_en
.sym 6563 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$274_Y_new_inv_
.sym 6564 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 6565 servant.cpu.cpu.csr.mstatus_mpie
.sym 6566 $abc$8827$new_n1987_
.sym 6567 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 6604 rx_from_ble.data_index[1]
.sym 6605 servant.cpu.raddr[2]
.sym 6607 servant.cpu.raddr[3]
.sym 6609 servant.cpu.cpu.state.o_cnt_r[3]
.sym 6610 servant.wb_timer_rdt[0]
.sym 6613 servant.cpu.rf_ram_if.rcnt[0]
.sym 6614 servant.cpu.rf_ram_if.rcnt[0]
.sym 6615 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 6616 servant.cpu.raddr[2]
.sym 6618 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 6619 dat[4]
.sym 6621 dat[0]
.sym 6622 adr[5]
.sym 6623 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 6624 servant.cpu.waddr[9]
.sym 6631 servant.cpu.waddr[3]
.sym 6635 servant.cpu.waddr[1]
.sym 6636 servant.cpu.waddr[6]
.sym 6639 servant.cpu.wdata[0]
.sym 6641 servant.cpu.wen
.sym 6643 $PACKER_VCC_NET
.sym 6644 servant.cpu.waddr[5]
.sym 6645 servant.cpu.waddr[2]
.sym 6648 servant.cpu.waddr[0]
.sym 6649 servant.cpu.waddr[9]
.sym 6655 servant.cpu.waddr[4]
.sym 6658 servant.cpu.waddr[7]
.sym 6659 servant.cpu.waddr[8]
.sym 6662 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 6663 servant.cpu.raddr[5]
.sym 6664 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 6665 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 6666 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 6667 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 6668 servant.cpu.cpu.csr.mstatus_mie
.sym 6669 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 6678 servant.cpu.waddr[0]
.sym 6679 servant.cpu.waddr[1]
.sym 6681 servant.cpu.waddr[2]
.sym 6682 servant.cpu.waddr[3]
.sym 6683 servant.cpu.waddr[4]
.sym 6684 servant.cpu.waddr[5]
.sym 6685 servant.cpu.waddr[6]
.sym 6686 servant.cpu.waddr[7]
.sym 6687 servant.cpu.waddr[8]
.sym 6688 servant.cpu.waddr[9]
.sym 6689 i_clk$SB_IO_IN_$glb_clk
.sym 6690 servant.cpu.wen
.sym 6694 servant.cpu.wdata[0]
.sym 6699 $PACKER_VCC_NET
.sym 6708 adr[6]
.sym 6709 servant.cpu.wen
.sym 6711 clock_gen.pll.rst_reg[1]
.sym 6714 servant.cpu.cpu.rd_addr[0]
.sym 6716 servant.cpu.cpu.bufreg_en
.sym 6718 servant.cpu.rf_ram.regzero
.sym 6719 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 6721 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 6723 servant.cpu.cpu.rs2_addr[1]
.sym 6724 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 6725 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6727 dat[15]
.sym 6732 servant.cpu.raddr[8]
.sym 6740 servant.cpu.raddr[1]
.sym 6743 $PACKER_VCC_NET
.sym 6745 $PACKER_VCC_NET
.sym 6746 servant.cpu.raddr[3]
.sym 6748 servant.cpu.raddr[0]
.sym 6749 servant.cpu.raddr[5]
.sym 6751 servant.cpu.raddr[7]
.sym 6752 servant.cpu.wdata[1]
.sym 6754 servant.cpu.raddr[2]
.sym 6757 servant.cpu.raddr[6]
.sym 6761 servant.cpu.raddr[4]
.sym 6762 servant.cpu.raddr[9]
.sym 6764 $abc$8827$new_n1980_
.sym 6765 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 6766 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6767 $abc$8827$new_n1527_
.sym 6768 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 6769 servant.cpu.raddr[4]
.sym 6770 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 6771 servant.cpu.rf_ram.regzero
.sym 6780 servant.cpu.raddr[0]
.sym 6781 servant.cpu.raddr[1]
.sym 6783 servant.cpu.raddr[2]
.sym 6784 servant.cpu.raddr[3]
.sym 6785 servant.cpu.raddr[4]
.sym 6786 servant.cpu.raddr[5]
.sym 6787 servant.cpu.raddr[6]
.sym 6788 servant.cpu.raddr[7]
.sym 6789 servant.cpu.raddr[8]
.sym 6790 servant.cpu.raddr[9]
.sym 6791 i_clk$SB_IO_IN_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 $PACKER_VCC_NET
.sym 6795 servant.cpu.wdata[1]
.sym 6805 dat[27]
.sym 6806 servant.cpu.raddr[8]
.sym 6809 $PACKER_VCC_NET
.sym 6810 $PACKER_VCC_NET
.sym 6811 $PACKER_VCC_NET
.sym 6813 servant.cpu.rf_ram.rdata[0]
.sym 6814 $PACKER_VCC_NET
.sym 6817 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 6818 adr[2]
.sym 6819 servant.mdu_rs1[1]
.sym 6822 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 6823 adr[2]
.sym 6824 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 6825 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 6826 servant.cpu.rreg0[0]
.sym 6829 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 6836 dat[7]
.sym 6837 dat[6]
.sym 6838 adr[2]
.sym 6839 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6842 dat[2]
.sym 6843 dat[5]
.sym 6844 adr[7]
.sym 6845 dat[3]
.sym 6846 dat[4]
.sym 6847 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6848 dat[0]
.sym 6849 dat[1]
.sym 6851 adr[5]
.sym 6852 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6854 $PACKER_VCC_NET
.sym 6857 adr[9]
.sym 6859 adr[6]
.sym 6861 adr[4]
.sym 6862 adr[3]
.sym 6863 adr[8]
.sym 6866 $abc$8827$new_n1533_
.sym 6867 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 6868 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 6869 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 6870 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6871 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 6872 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 6873 servant.cpu.cpu.bufreg.c_r
.sym 6874 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6875 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6876 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6877 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6878 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6879 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6880 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6881 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 i_clk$SB_IO_IN_$glb_clk
.sym 6894 $abc$8827$techmap$techmap1568\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6895 dat[0]
.sym 6896 dat[1]
.sym 6897 dat[2]
.sym 6898 dat[3]
.sym 6899 dat[4]
.sym 6900 dat[5]
.sym 6901 dat[6]
.sym 6902 dat[7]
.sym 6903 $PACKER_VCC_NET
.sym 6908 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 6909 recieve
.sym 6910 servant.cpu.cpu.branch_op
.sym 6911 dat[6]
.sym 6912 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 6914 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 6915 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 6916 wb_mem_rdt[1]
.sym 6917 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 6918 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 6919 servant.cpu.raddr[9]
.sym 6920 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 6921 dat[10]
.sym 6922 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 6923 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 6924 dat[11]
.sym 6925 dat[8]
.sym 6927 dat[21]
.sym 6930 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 6931 servant.wb_ibus_ack
.sym 6937 adr[5]
.sym 6938 dat[9]
.sym 6942 adr[4]
.sym 6944 dat[10]
.sym 6948 dat[8]
.sym 6949 dat[11]
.sym 6951 dat[13]
.sym 6952 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6954 dat[15]
.sym 6955 adr[3]
.sym 6956 adr[6]
.sym 6957 dat[14]
.sym 6958 adr[8]
.sym 6959 adr[7]
.sym 6960 dat[12]
.sym 6961 adr[2]
.sym 6962 adr[9]
.sym 6963 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 6964 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6965 $PACKER_VCC_NET
.sym 6968 servant.mdu_rs1[1]
.sym 6970 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 6971 servant.mdu_rs1[0]
.sym 6972 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 6973 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 6974 servant.cpu.cpu.csr.timer_irq
.sym 6975 $abc$8827$new_n1569_
.sym 6976 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6977 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6978 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6979 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6980 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6981 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6982 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6983 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 i_clk$SB_IO_IN_$glb_clk
.sym 6996 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[10]
.sym 6999 dat[11]
.sym 7000 dat[12]
.sym 7001 dat[13]
.sym 7002 dat[14]
.sym 7003 dat[15]
.sym 7004 dat[8]
.sym 7005 dat[9]
.sym 7008 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 7010 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 7011 adr[5]
.sym 7012 servant.wb_dbus_ack
.sym 7013 $abc$8827$new_n1307_
.sym 7016 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 7019 servant.cpu.cpu.state.o_cnt_r[3]
.sym 7020 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 7022 servant.cpu.cpu.branch_op
.sym 7023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 7024 dat[23]
.sym 7025 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7026 dat[24]
.sym 7027 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 7028 dat[17]
.sym 7029 adr[5]
.sym 7030 servant.cpu.cpu.csr.mie_mtie
.sym 7032 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 7033 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 7038 adr[4]
.sym 7039 dat[16]
.sym 7040 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7042 adr[6]
.sym 7043 dat[20]
.sym 7044 dat[17]
.sym 7045 adr[9]
.sym 7047 adr[2]
.sym 7051 $PACKER_VCC_NET
.sym 7053 dat[19]
.sym 7056 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7057 adr[7]
.sym 7059 dat[18]
.sym 7061 adr[5]
.sym 7062 adr[3]
.sym 7063 adr[8]
.sym 7064 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7065 dat[21]
.sym 7066 dat[22]
.sym 7067 dat[23]
.sym 7070 servant.cpu.rreg0[3]
.sym 7071 servant.cpu.rreg0[2]
.sym 7072 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7073 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 7074 servant.cpu.rreg0[4]
.sym 7075 servant.wb_ibus_ack
.sym 7076 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7077 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 7078 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7079 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7080 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7081 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7082 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7083 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7084 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7085 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 7086 adr[2]
.sym 7087 adr[3]
.sym 7089 adr[4]
.sym 7090 adr[5]
.sym 7091 adr[6]
.sym 7092 adr[7]
.sym 7093 adr[8]
.sym 7094 adr[9]
.sym 7097 i_clk$SB_IO_IN_$glb_clk
.sym 7098 $abc$8827$techmap$techmap1583\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7099 dat[16]
.sym 7100 dat[17]
.sym 7101 dat[18]
.sym 7102 dat[19]
.sym 7103 dat[20]
.sym 7104 dat[21]
.sym 7105 dat[22]
.sym 7106 dat[23]
.sym 7107 $PACKER_VCC_NET
.sym 7109 wb_mem_rdt[14]
.sym 7112 adr[4]
.sym 7115 servant.mdu_rs1[0]
.sym 7116 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 7118 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 7119 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 7120 adr[4]
.sym 7121 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 7122 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7123 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 7125 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 7126 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7127 servant.wb_ibus_ack
.sym 7128 $PACKER_VCC_NET
.sym 7129 servant.cpu.cpu.bufreg_en
.sym 7130 dat[31]
.sym 7131 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 7132 servant.mdu_rs1[30]
.sym 7133 servant.cpu.rreg0[3]
.sym 7134 servant.cpu.cpu.bufreg_sh_signed
.sym 7135 my_adr[10]
.sym 7143 dat[28]
.sym 7144 dat[25]
.sym 7147 dat[30]
.sym 7148 dat[26]
.sym 7149 adr[2]
.sym 7150 adr[9]
.sym 7151 dat[29]
.sym 7153 $PACKER_VCC_NET
.sym 7154 adr[7]
.sym 7155 dat[31]
.sym 7156 dat[27]
.sym 7160 adr[6]
.sym 7162 adr[8]
.sym 7163 adr[3]
.sym 7164 dat[24]
.sym 7165 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7166 adr[5]
.sym 7167 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7169 adr[4]
.sym 7170 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7172 $abc$8827$new_n1486_
.sym 7173 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7174 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 7175 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7176 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7177 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 7178 my_adr[1]
.sym 7179 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 7180 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7181 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7182 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7183 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7184 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7185 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7186 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7187 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 i_clk$SB_IO_IN_$glb_clk
.sym 7200 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7201 $PACKER_VCC_NET
.sym 7202 dat[26]
.sym 7203 dat[27]
.sym 7204 dat[28]
.sym 7205 dat[29]
.sym 7206 dat[30]
.sym 7207 dat[31]
.sym 7208 dat[24]
.sym 7209 dat[25]
.sym 7211 servant.wb_ibus_ack
.sym 7214 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 7216 adr[9]
.sym 7217 dat[16]
.sym 7218 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 7219 dat[28]
.sym 7220 adr[9]
.sym 7221 adr[8]
.sym 7222 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 7223 servant.cpu.rreg0[2]
.sym 7224 dat[26]
.sym 7225 adr[2]
.sym 7226 adr[2]
.sym 7227 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 7228 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 7229 servant.cpu.cpu.bufreg_en
.sym 7231 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 7232 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 7233 adr[2]
.sym 7234 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 7235 adr[4]
.sym 7237 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7242 dat[19]
.sym 7248 adr[2]
.sym 7249 dat[20]
.sym 7250 dat[18]
.sym 7251 adr[6]
.sym 7252 adr[7]
.sym 7253 dat[23]
.sym 7254 dat[22]
.sym 7255 adr[8]
.sym 7256 adr[5]
.sym 7257 dat[17]
.sym 7258 adr[4]
.sym 7259 adr[9]
.sym 7260 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7261 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7262 $PACKER_VCC_NET
.sym 7264 dat[21]
.sym 7268 dat[16]
.sym 7269 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7270 adr[3]
.sym 7274 $abc$8827$new_n1689_
.sym 7275 $abc$8827$new_n1479_
.sym 7276 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 7277 servant.mdu_rs1[31]
.sym 7278 servant.mdu_rs1[2]
.sym 7279 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 7280 $abc$8827$new_n1628_
.sym 7281 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 7282 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7283 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7284 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7285 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7286 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7287 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7288 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7289 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 i_clk$SB_IO_IN_$glb_clk
.sym 7302 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7318 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 7320 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 7322 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 7323 adr[8]
.sym 7324 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 7325 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 7326 wb_rst
.sym 7327 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 7328 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 7329 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 7330 dat[21]
.sym 7332 servant.mdu_rs1[4]
.sym 7334 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 7337 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 7338 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 7339 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 7344 adr[8]
.sym 7348 adr[6]
.sym 7349 adr[5]
.sym 7350 dat[29]
.sym 7352 adr[3]
.sym 7353 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7355 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7357 $PACKER_VCC_NET
.sym 7359 adr[4]
.sym 7360 dat[25]
.sym 7363 dat[26]
.sym 7364 dat[27]
.sym 7365 adr[7]
.sym 7367 dat[24]
.sym 7368 dat[30]
.sym 7370 dat[28]
.sym 7371 adr[2]
.sym 7372 adr[9]
.sym 7374 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7375 dat[31]
.sym 7376 servant.mdu_rs1[4]
.sym 7377 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 7378 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7379 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7380 servant.mdu_rs1[11]
.sym 7381 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7382 servant.mdu_rs1[6]
.sym 7383 servant.mdu_rs1[5]
.sym 7384 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7385 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7386 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7387 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7388 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7389 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7390 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7391 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 i_clk$SB_IO_IN_$glb_clk
.sym 7404 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7419 $abc$8827$new_n1628_
.sym 7421 servant.mdu_rs1[31]
.sym 7422 adr[8]
.sym 7425 adr[5]
.sym 7426 servant.cpu.cpu.mem_if.dat_valid
.sym 7427 $abc$8827$ram.we[0]_new_
.sym 7428 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 7429 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 7430 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 7431 servant.cpu.cpu.bufreg_en
.sym 7432 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 7433 dat[24]
.sym 7436 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7437 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 7438 dat[23]
.sym 7439 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 7440 dat[17]
.sym 7441 dat[31]
.sym 7446 dat[17]
.sym 7447 adr[9]
.sym 7448 dat[23]
.sym 7450 $PACKER_VCC_NET
.sym 7452 dat[19]
.sym 7455 adr[6]
.sym 7458 adr[3]
.sym 7459 adr[8]
.sym 7460 adr[5]
.sym 7462 adr[4]
.sym 7464 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7465 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7467 dat[16]
.sym 7468 dat[21]
.sym 7469 dat[18]
.sym 7470 adr[7]
.sym 7471 adr[2]
.sym 7472 dat[20]
.sym 7473 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7474 dat[22]
.sym 7478 $abc$8827$new_n1491_
.sym 7479 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7480 $abc$8827$new_n1485_
.sym 7481 $abc$8827$new_n1497_
.sym 7482 $abc$8827$new_n1690_
.sym 7483 servant.mdu_rs1[12]
.sym 7484 $abc$8827$new_n1682_
.sym 7485 $abc$8827$new_n1635_
.sym 7486 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7487 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7488 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7489 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7490 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7491 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7492 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7493 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 i_clk$SB_IO_IN_$glb_clk
.sym 7506 $abc$8827$techmap$techmap1576\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7516 adr[3]
.sym 7519 adr[3]
.sym 7520 adr[3]
.sym 7521 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 7522 my_adr[12]
.sym 7523 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 7524 $abc$8827$ram.we[3]_new_
.sym 7525 servant.mdu_rs1[7]
.sym 7526 my_adr[2]
.sym 7528 adr[4]
.sym 7529 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 7530 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 7531 adr[4]
.sym 7534 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 7535 $0\pc_active[0:0]
.sym 7536 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 7537 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 7538 dat[31]
.sym 7539 dat[30]
.sym 7542 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 7543 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 7548 adr[8]
.sym 7550 dat[27]
.sym 7551 dat[26]
.sym 7552 $PACKER_VCC_NET
.sym 7553 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7554 dat[25]
.sym 7555 adr[7]
.sym 7556 adr[5]
.sym 7557 adr[4]
.sym 7558 dat[28]
.sym 7559 dat[29]
.sym 7560 adr[3]
.sym 7561 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7562 dat[30]
.sym 7564 adr[6]
.sym 7565 adr[9]
.sym 7568 adr[2]
.sym 7571 dat[24]
.sym 7575 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 7579 dat[31]
.sym 7580 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7581 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7582 adr[18]
.sym 7583 adr[30]
.sym 7584 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 7585 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 7586 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 7587 adr[20]
.sym 7588 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7589 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7590 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7591 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7592 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7593 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7594 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7595 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 i_clk$SB_IO_IN_$glb_clk
.sym 7608 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7619 dat[9]
.sym 7622 adr[8]
.sym 7623 adr[4]
.sym 7624 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 7625 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 7626 my_adr[4]
.sym 7627 dat[26]
.sym 7628 adr[4]
.sym 7629 $abc$8827$new_n1491_
.sym 7630 dat[23]
.sym 7631 wb_mem_rdt[21]
.sym 7632 adr[5]
.sym 7634 adr[2]
.sym 7635 servant.wb_ibus_adr[12]
.sym 7636 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 7637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 7638 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 7639 adr[2]
.sym 7640 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 7641 servant.wb_ibus_adr[16]
.sym 7644 $abc$8827$new_n1635_
.sym 7645 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 7650 adr[8]
.sym 7651 adr[5]
.sym 7652 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7653 dat[18]
.sym 7657 dat[20]
.sym 7658 adr[3]
.sym 7659 adr[2]
.sym 7662 dat[22]
.sym 7663 adr[6]
.sym 7664 adr[7]
.sym 7665 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7666 adr[4]
.sym 7667 dat[16]
.sym 7668 dat[17]
.sym 7669 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7670 $PACKER_VCC_NET
.sym 7672 dat[19]
.sym 7676 adr[9]
.sym 7677 dat[23]
.sym 7681 dat[21]
.sym 7682 $abc$8827$new_n1622_
.sym 7683 servant.mdu_rs1[29]
.sym 7684 $abc$8827$new_n1318_
.sym 7685 $abc$8827$new_n1629_
.sym 7686 $abc$8827$new_n1292_
.sym 7687 $abc$8827$new_n1658_
.sym 7688 $abc$8827$new_n1644_
.sym 7689 $abc$8827$new_n1480_
.sym 7690 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7691 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7692 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7693 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7694 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7695 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7696 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7697 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 i_clk$SB_IO_IN_$glb_clk
.sym 7710 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7721 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 7726 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 7727 adr[30]
.sym 7729 recieve
.sym 7730 my_adr[13]
.sym 7731 $abc$8827$techmap$techmap1574\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 7732 adr[7]
.sym 7733 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7734 adr[3]
.sym 7736 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 7737 dat[24]
.sym 7739 my_adr[30]
.sym 7740 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 7742 adr[9]
.sym 7743 dat[21]
.sym 7745 dat[19]
.sym 7746 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 7747 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 7752 adr[6]
.sym 7754 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 7755 adr[9]
.sym 7756 dat[29]
.sym 7758 adr[8]
.sym 7759 dat[26]
.sym 7760 dat[24]
.sym 7761 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7763 adr[4]
.sym 7764 adr[5]
.sym 7766 dat[30]
.sym 7767 dat[31]
.sym 7768 dat[25]
.sym 7771 adr[3]
.sym 7772 dat[27]
.sym 7773 adr[7]
.sym 7777 adr[2]
.sym 7778 dat[28]
.sym 7780 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7781 $PACKER_VCC_NET
.sym 7784 servant.wb_ibus_adr[12]
.sym 7785 $abc$8827$new_n1683_
.sym 7786 servant.wb_ibus_adr[28]
.sym 7787 $abc$8827$new_n1705_
.sym 7788 servant.wb_ibus_adr[30]
.sym 7789 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 7790 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 7791 servant.wb_ibus_adr[29]
.sym 7792 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7793 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7794 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7795 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7796 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7797 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7798 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7799 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 i_clk$SB_IO_IN_$glb_clk
.sym 7812 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7823 $abc$8827$new_n1658_
.sym 7826 adr[6]
.sym 7827 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 7829 $abc$8827$new_n1629_
.sym 7831 adr[4]
.sym 7832 adr[5]
.sym 7834 dat[18]
.sym 7835 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 7836 dat[22]
.sym 7837 dat[18]
.sym 7842 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 7843 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 7844 adr[5]
.sym 7847 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 7849 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 7854 adr[4]
.sym 7855 adr[9]
.sym 7856 dat[17]
.sym 7858 $PACKER_VCC_NET
.sym 7859 dat[22]
.sym 7860 adr[8]
.sym 7861 adr[5]
.sym 7863 adr[2]
.sym 7864 dat[18]
.sym 7865 dat[23]
.sym 7868 dat[20]
.sym 7872 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7876 adr[6]
.sym 7877 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7878 adr[3]
.sym 7880 dat[16]
.sym 7881 dat[21]
.sym 7883 dat[19]
.sym 7884 adr[7]
.sym 7885 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7886 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7887 servant.mdu_rs1[30]
.sym 7888 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7890 servant.mdu_rs1[28]
.sym 7891 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7892 $abc$8827$new_n1636_
.sym 7893 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7894 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7895 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7896 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7897 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7898 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7899 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7900 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7901 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 7902 adr[2]
.sym 7903 adr[3]
.sym 7905 adr[4]
.sym 7906 adr[5]
.sym 7907 adr[6]
.sym 7908 adr[7]
.sym 7909 adr[8]
.sym 7910 adr[9]
.sym 7913 i_clk$SB_IO_IN_$glb_clk
.sym 7914 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7915 dat[16]
.sym 7916 dat[17]
.sym 7917 dat[18]
.sym 7918 dat[19]
.sym 7919 dat[20]
.sym 7920 dat[21]
.sym 7921 dat[22]
.sym 7922 dat[23]
.sym 7923 $PACKER_VCC_NET
.sym 7928 adr[4]
.sym 7929 adr[9]
.sym 7930 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 7933 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 7934 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 7935 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 7936 adr[9]
.sym 7938 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 7939 servant.wb_ibus_adr[28]
.sym 7943 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 7956 dat[27]
.sym 7957 dat[28]
.sym 7958 dat[29]
.sym 7959 dat[24]
.sym 7960 adr[4]
.sym 7961 adr[7]
.sym 7962 dat[31]
.sym 7963 dat[26]
.sym 7965 adr[8]
.sym 7967 dat[25]
.sym 7969 $PACKER_VCC_NET
.sym 7974 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 7975 adr[9]
.sym 7976 adr[2]
.sym 7977 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7979 adr[3]
.sym 7980 dat[30]
.sym 7982 adr[5]
.sym 7983 adr[6]
.sym 7985 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7992 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7993 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7994 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7995 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7996 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7997 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7998 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 7999 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 8000 adr[2]
.sym 8001 adr[3]
.sym 8003 adr[4]
.sym 8004 adr[5]
.sym 8005 adr[6]
.sym 8006 adr[7]
.sym 8007 adr[8]
.sym 8008 adr[9]
.sym 8011 i_clk$SB_IO_IN_$glb_clk
.sym 8012 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 8013 $PACKER_VCC_NET
.sym 8014 dat[26]
.sym 8015 dat[27]
.sym 8016 dat[28]
.sym 8017 dat[29]
.sym 8018 dat[30]
.sym 8019 dat[31]
.sym 8020 dat[24]
.sym 8021 dat[25]
.sym 8022 dat[27]
.sym 8026 dat[25]
.sym 8027 $abc$8827$new_n1636_
.sym 8030 dat[17]
.sym 8031 dat[25]
.sym 8032 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 8034 dat[19]
.sym 8035 dat[26]
.sym 8036 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 8037 dat[28]
.sym 8038 adr[2]
.sym 8118 servant.wb_timer_rdt[1]
.sym 8119 $abc$8827$new_n1834_
.sym 8120 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 8121 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 8122 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 8123 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8124 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 8125 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 8137 servant.cpu.cpu.csr.mstatus_mie
.sym 8160 servant.cpu.cpu.state.stage_two_req
.sym 8162 clock_gen.pll.rst_reg[1]
.sym 8165 $PACKER_VCC_NET
.sym 8168 servant.cpu.cpu.state.misalign_trap_sync
.sym 8170 servant.cpu.rf_ram_if.rcnt[0]
.sym 8171 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 8173 servant.cpu.cpu.branch_op
.sym 8176 servant.mdu_rs1[1]
.sym 8178 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 8179 $abc$8827$new_n1835_
.sym 8180 servant.wb_ibus_ack
.sym 8181 servant.cpu.cpu.decode.opcode[0]
.sym 8184 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8186 servant.cpu.cpu.decode.opcode[2]
.sym 8188 servant.wb_timer_rdt[0]
.sym 8191 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8193 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 8194 $abc$8827$new_n1835_
.sym 8195 servant.mdu_rs1[1]
.sym 8199 servant.cpu.cpu.decode.opcode[0]
.sym 8201 servant.cpu.cpu.decode.opcode[2]
.sym 8202 servant.cpu.cpu.branch_op
.sym 8205 clock_gen.pll.rst_reg[1]
.sym 8206 servant.wb_timer_rdt[0]
.sym 8211 servant.cpu.cpu.decode.opcode[2]
.sym 8212 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8213 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8214 servant.cpu.cpu.branch_op
.sym 8218 servant.cpu.rf_ram_if.rcnt[0]
.sym 8220 $PACKER_VCC_NET
.sym 8224 servant.cpu.cpu.state.stage_two_req
.sym 8225 servant.cpu.cpu.state.misalign_trap_sync
.sym 8226 servant.wb_ibus_ack
.sym 8231 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8238 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 8239 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 8240 i_clk$SB_IO_IN_$glb_clk
.sym 8241 wb_rst_$glb_sr
.sym 8246 rx_from_ble.data_index[0]
.sym 8247 rx_from_ble.data_index[1]
.sym 8248 $abc$8827$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 8249 servant.cpu.rf_wreq
.sym 8250 servant.cpu.cpu.cnt_en
.sym 8251 servant.cpu.cpu.alu_cmp
.sym 8252 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 8253 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8257 servant.cpu.cpu.bufreg_en
.sym 8258 servant.cpu.cpu.state.stage_two_req
.sym 8260 dat[4]
.sym 8266 dat[0]
.sym 8271 servant.cpu.cpu.state.misalign_trap_sync
.sym 8275 servant.cpu.cpu.decode.opcode[0]
.sym 8277 servant.cpu.cpu.decode.opcode[2]
.sym 8278 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8279 servant.cpu.cpu.state.misalign_trap_sync
.sym 8280 servant.cpu.cpu.decode.opcode[2]
.sym 8286 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8287 servant.cpu.cpu.decode.op26
.sym 8288 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 8290 servant.mdu_rs1[0]
.sym 8292 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 8294 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 8296 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 8298 $abc$8827$new_n1878_
.sym 8299 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 8303 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 8306 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 8307 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8309 rx_from_ble.state[0]
.sym 8310 servant.cpu.cpu.bufreg_en
.sym 8311 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 8312 servant.cpu.cpu.jump
.sym 8313 servant.cpu.cpu.branch_op
.sym 8317 servant.mdu_rs1[31]
.sym 8327 servant.cpu.rf_wreq
.sym 8328 $abc$8827$new_n1510_
.sym 8333 servant.cpu.waddr[0]
.sym 8335 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 8336 servant.cpu.rf_rreq
.sym 8342 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8343 servant.cpu.cpu.rd_addr[1]
.sym 8344 servant.cpu.cpu.decode.op26
.sym 8346 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8347 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 8348 servant.cpu.cpu.ebreak
.sym 8349 servant.cpu.rf_ram_if.wcnt[0]
.sym 8350 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 8351 servant.cpu.cpu.cnt_en
.sym 8352 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 8356 servant.cpu.rf_rreq
.sym 8357 servant.cpu.waddr[0]
.sym 8362 servant.cpu.cpu.cnt_en
.sym 8364 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8370 servant.cpu.rf_rreq
.sym 8371 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 8375 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 8377 servant.cpu.rf_rreq
.sym 8380 servant.cpu.rf_rreq
.sym 8383 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 8386 servant.cpu.rf_ram_if.wcnt[0]
.sym 8387 servant.cpu.cpu.ebreak
.sym 8388 servant.cpu.cpu.decode.op26
.sym 8389 servant.cpu.cpu.rd_addr[1]
.sym 8393 $abc$8827$new_n1510_
.sym 8395 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8399 servant.cpu.rf_rreq
.sym 8401 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 8403 i_clk$SB_IO_IN_$glb_clk
.sym 8404 servant.cpu.rf_wreq
.sym 8405 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 8406 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 8407 $abc$8827$servant.cpu.cpu.alu.result_lt_new_
.sym 8408 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 8409 servant.cpu.cpu.alu.add_cy_r
.sym 8410 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 8411 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 8412 $abc$8827$servant.cpu.cpu.alu.result_eq_new_
.sym 8416 servant.mdu_rs1[2]
.sym 8417 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 8420 servant.cpu.rf_wreq
.sym 8422 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8424 rx_from_ble.data_index[0]
.sym 8426 rx_from_ble.data_index[1]
.sym 8427 $PACKER_VCC_NET
.sym 8429 servant.mdu_rs1[31]
.sym 8430 servant.cpu.rf_ram_if.rcnt[0]
.sym 8431 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8432 servant.cpu.cpu.branch_op
.sym 8433 servant.cpu.cpu.cnt_en
.sym 8435 $abc$8827$new_n1527_
.sym 8436 servant.cpu.cpu.new_irq
.sym 8437 servant.cpu.cpu.state.misalign_trap_sync
.sym 8438 servant.cpu.rf_ram_if.rgnt
.sym 8439 servant.cpu.raddr[4]
.sym 8440 servant.cpu.cpu.cnt_done
.sym 8446 clock_gen.pll.rst_reg[1]
.sym 8447 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 8450 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 8451 servant.cpu.cpu.rd_addr[0]
.sym 8452 $abc$8827$new_n1987_
.sym 8453 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 8455 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 8456 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 8457 servant.mdu_rs1[0]
.sym 8458 servant.cpu.cpu.cnt_en
.sym 8459 servant.cpu.cpu.alu.cmp_r
.sym 8460 servant.cpu.cpu.csr.mstatus_mie
.sym 8461 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8462 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 8463 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 8467 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8468 servant.mdu_op[2]
.sym 8469 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 8470 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 8471 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 8472 servant.cpu.cpu.bufreg_en
.sym 8473 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8474 servant.mdu_op[1]
.sym 8475 servant.cpu.rf_ram_if.wcnt[0]
.sym 8476 servant.mdu_op[2]
.sym 8479 clock_gen.pll.rst_reg[1]
.sym 8480 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 8485 servant.cpu.cpu.rd_addr[0]
.sym 8486 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 8487 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8488 servant.cpu.rf_ram_if.wcnt[0]
.sym 8491 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 8492 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 8493 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8494 servant.cpu.cpu.cnt_en
.sym 8497 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 8498 $abc$8827$new_n1987_
.sym 8499 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 8503 servant.mdu_op[2]
.sym 8504 servant.mdu_op[1]
.sym 8505 servant.cpu.cpu.alu.cmp_r
.sym 8506 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 8509 servant.cpu.cpu.csr.mstatus_mie
.sym 8515 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 8516 servant.mdu_op[2]
.sym 8517 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 8518 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 8523 servant.cpu.cpu.bufreg_en
.sym 8524 servant.mdu_rs1[0]
.sym 8525 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8526 i_clk$SB_IO_IN_$glb_clk
.sym 8528 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 8529 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 8530 servant.cpu.rdata0
.sym 8531 servant.cpu.rf_ram_if.rtrig1
.sym 8532 $abc$8827$new_n1711_
.sym 8533 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8534 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 8535 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8539 servant.mdu_rs1[1]
.sym 8544 servant.timer.mtimecmp[1]
.sym 8545 servant.wb_timer_rdt[11]
.sym 8547 servant.mdu_rs1[1]
.sym 8548 servant.cpu.rf_ram_if.wen1_r
.sym 8553 servant.cpu.cpu.bufreg_en
.sym 8554 servant.cpu.cpu.rs2_addr[0]
.sym 8555 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8557 servant.cpu.cpu.decode.opcode[0]
.sym 8558 servant.cpu.cpu.mem_bytecnt[0]
.sym 8560 servant.mdu_op[1]
.sym 8561 servant.cpu.cpu.decode.op21
.sym 8562 servant.cpu.cpu.decode.opcode[2]
.sym 8563 servant.cpu.cpu.state.o_cnt_r[2]
.sym 8570 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 8571 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 8572 servant.cpu.rf_ram_if.rtrig1
.sym 8573 servant.cpu.rf_ram_if.rcnt[0]
.sym 8574 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8576 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 8578 servant.cpu.rf_ram_if.rdata1
.sym 8579 servant.cpu.rreg0[1]
.sym 8582 servant.cpu.cpu.csr.mstatus_mpie
.sym 8583 servant.cpu.cpu.csr_in
.sym 8584 servant.cpu.rf_ram.regzero
.sym 8585 servant.cpu.cpu.decode.op21
.sym 8587 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 8588 servant.cpu.rf_ram.rdata[0]
.sym 8591 servant.cpu.cpu.rs2_addr[1]
.sym 8592 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8594 servant.cpu.cpu.decode.op26
.sym 8595 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 8596 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 8597 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8598 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8599 servant.cpu.cpu.ebreak
.sym 8600 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8602 servant.cpu.cpu.decode.op21
.sym 8604 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 8608 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 8609 servant.cpu.rf_ram_if.rcnt[0]
.sym 8610 servant.cpu.rreg0[1]
.sym 8614 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8615 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 8616 servant.cpu.cpu.rs2_addr[1]
.sym 8617 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 8620 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8623 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8627 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8628 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 8629 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 8632 servant.cpu.rf_ram_if.rtrig1
.sym 8633 servant.cpu.rf_ram.regzero
.sym 8634 servant.cpu.rf_ram.rdata[0]
.sym 8635 servant.cpu.rf_ram_if.rdata1
.sym 8638 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8639 servant.cpu.cpu.csr_in
.sym 8640 servant.cpu.cpu.csr.mstatus_mpie
.sym 8641 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8644 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8645 servant.cpu.cpu.decode.op26
.sym 8646 servant.cpu.cpu.ebreak
.sym 8647 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 8648 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 8649 i_clk$SB_IO_IN_$glb_clk
.sym 8651 $abc$8827$new_n1526_
.sym 8652 servant.cpu.cpu.branch_op
.sym 8653 servant.mdu_op[1]
.sym 8654 servant.cpu.cpu.decode.opcode[2]
.sym 8655 $abc$8827$new_n1712_
.sym 8656 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8657 $abc$8827$new_n1135_
.sym 8658 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8665 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 8666 servant.cpu.rf_ram_if.rtrig1
.sym 8667 servant.cpu.rreg0[1]
.sym 8668 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 8669 dat[8]
.sym 8670 servant.wb_timer_rdt[20]
.sym 8673 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7527
.sym 8674 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 8675 servant.cpu.rdata0
.sym 8676 wb_mem_rdt[13]
.sym 8677 servant.wb_dbus_we
.sym 8678 servant.wb_ibus_ack
.sym 8679 $abc$8827$ram.we[1]_new_
.sym 8680 servant.cpu.cpu.decode.op26
.sym 8681 servant.mdu_rs1[0]
.sym 8683 wb_mem_rdt[12]
.sym 8685 servant.cpu.cpu.ebreak
.sym 8686 servant.cpu.cpu.branch_op
.sym 8693 servant.cpu.raddr[5]
.sym 8695 $abc$8827$new_n1527_
.sym 8696 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 8697 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8698 servant.cpu.cpu.csr.mstatus_mie
.sym 8699 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 8700 $abc$8827$new_n1980_
.sym 8701 servant.cpu.rf_ram_if.rcnt[0]
.sym 8702 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 8703 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 8704 servant.cpu.raddr[9]
.sym 8705 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 8706 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 8707 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8708 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 8709 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 8710 servant.cpu.cpu.rd_addr[0]
.sym 8712 $abc$8827$new_n1339_
.sym 8714 servant.cpu.cpu.rs2_addr[0]
.sym 8715 servant.cpu.cpu.cnt_done
.sym 8716 $abc$8827$new_n1526_
.sym 8717 servant.cpu.rreg0[0]
.sym 8719 servant.cpu.cpu.ebreak
.sym 8725 servant.cpu.cpu.rs2_addr[0]
.sym 8726 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 8727 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 8728 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 8731 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 8732 servant.cpu.cpu.ebreak
.sym 8734 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 8737 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 8739 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 8743 servant.cpu.cpu.cnt_done
.sym 8744 servant.cpu.cpu.rd_addr[0]
.sym 8745 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 8746 servant.cpu.cpu.rs2_addr[0]
.sym 8750 $abc$8827$new_n1526_
.sym 8752 $abc$8827$new_n1527_
.sym 8755 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 8756 servant.cpu.rreg0[0]
.sym 8757 $abc$8827$new_n1980_
.sym 8758 servant.cpu.rf_ram_if.rcnt[0]
.sym 8761 servant.cpu.cpu.csr.mstatus_mie
.sym 8762 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 8763 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 8764 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 8767 servant.cpu.raddr[9]
.sym 8768 $abc$8827$new_n1339_
.sym 8769 servant.cpu.raddr[5]
.sym 8772 i_clk$SB_IO_IN_$glb_clk
.sym 8774 servant.cpu.cpu.bufreg_sh_signed
.sym 8775 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 8776 servant.cpu.cpu.decode.opcode[0]
.sym 8777 servant.cpu.cpu.ebreak
.sym 8778 servant.cpu.cpu.decode.op21
.sym 8779 servant.mdu_op[0]
.sym 8780 servant.mdu_op[2]
.sym 8781 servant.wb_dbus_we
.sym 8783 servant.mdu_rs1[30]
.sym 8784 servant.mdu_rs1[30]
.sym 8787 servant.wb_timer_rdt[26]
.sym 8790 wb_mem_rdt[4]
.sym 8794 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 8795 servant.cpu.cpu.branch_op
.sym 8798 servant.cpu.cpu.jump
.sym 8799 wb_mem_ack
.sym 8800 servant.cpu.cpu.decode.opcode[2]
.sym 8801 servant.cpu.cpu.cnt_done
.sym 8802 $abc$8827$new_n1712_
.sym 8803 $abc$8827$ram.we[2]_new_
.sym 8804 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8805 wb_mem_rdt[21]
.sym 8808 servant.cpu.cpu.bufreg_en
.sym 8809 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 8815 $abc$8827$new_n1533_
.sym 8817 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 8818 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 8820 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8822 servant.cpu.cpu.bufreg.c_r
.sym 8823 servant.cpu.cpu.bufreg_en
.sym 8824 servant.cpu.cpu.branch_op
.sym 8825 servant.cpu.cpu.state.o_cnt_r[3]
.sym 8826 servant.cpu.cpu.decode.opcode[2]
.sym 8828 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 8830 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8831 servant.cpu.cpu.decode.op22
.sym 8832 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 8833 servant.cpu.cpu.decode.op26
.sym 8834 servant.cpu.cpu.ebreak
.sym 8836 servant.cpu.cpu.decode.opcode[1]
.sym 8838 servant.wb_dbus_we
.sym 8839 $abc$8827$ram.we[1]_new_
.sym 8841 servant.cpu.cpu.decode.opcode[0]
.sym 8842 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 8843 servant.cpu.cpu.decode.op21
.sym 8844 servant.cpu.cpu.decode.opcode[1]
.sym 8848 servant.cpu.cpu.decode.opcode[2]
.sym 8849 servant.cpu.cpu.ebreak
.sym 8850 servant.cpu.cpu.branch_op
.sym 8851 servant.wb_dbus_we
.sym 8854 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 8855 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 8856 servant.cpu.cpu.state.o_cnt_r[3]
.sym 8857 servant.cpu.cpu.decode.op22
.sym 8860 servant.cpu.cpu.decode.op26
.sym 8863 servant.cpu.cpu.decode.op21
.sym 8867 servant.cpu.cpu.decode.op26
.sym 8868 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 8869 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 8873 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 8875 $abc$8827$ram.we[1]_new_
.sym 8878 servant.cpu.cpu.decode.opcode[0]
.sym 8879 $abc$8827$new_n1533_
.sym 8880 servant.cpu.cpu.decode.opcode[1]
.sym 8881 servant.cpu.cpu.decode.opcode[2]
.sym 8884 servant.cpu.cpu.decode.opcode[1]
.sym 8885 servant.wb_dbus_we
.sym 8886 servant.cpu.cpu.decode.opcode[2]
.sym 8887 servant.cpu.cpu.decode.opcode[0]
.sym 8890 servant.cpu.cpu.bufreg.c_r
.sym 8891 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 8892 servant.cpu.cpu.bufreg_en
.sym 8893 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 8895 i_clk$SB_IO_IN_$glb_clk
.sym 8897 servant.cpu.cpu.decode.op22
.sym 8898 servant.cpu.cpu.immdec.imm31
.sym 8899 servant.cpu.cpu.decode.op26
.sym 8900 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 8901 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 8902 servant.cpu.cpu.decode.opcode[1]
.sym 8903 $abc$8827$new_n2048_
.sym 8904 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 8911 dat[15]
.sym 8912 $PACKER_VCC_NET
.sym 8913 servant.mdu_rs1[30]
.sym 8914 servant.wb_dbus_we
.sym 8916 servant.cpu.cpu.bufreg_sh_signed
.sym 8917 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 8918 servant.wb_ibus_ack
.sym 8920 servant.cpu.rf_ram.regzero
.sym 8921 servant.cpu.cpu.decode.opcode[0]
.sym 8922 wb_mem_rdt[3]
.sym 8923 servant.cpu.cpu.new_irq
.sym 8924 servant.cpu.cpu.decode.opcode[1]
.sym 8925 servant.mdu_rs1[31]
.sym 8926 servant.cpu.rf_ram_if.rgnt
.sym 8927 servant.cpu.cpu.cnt_done
.sym 8928 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 8929 $abc$8827$techmap$techmap1577\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 8930 wb_mem_rdt[30]
.sym 8931 servant.wb_dbus_we
.sym 8932 servant.cpu.cpu.branch_op
.sym 8939 servant.timer_irq
.sym 8940 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 8945 $abc$8827$new_n1569_
.sym 8946 servant.mdu_rs1[1]
.sym 8947 servant.cpu.rdata0
.sym 8948 servant.cpu.cpu.decode.opcode[0]
.sym 8949 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 8952 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 8953 servant.cpu.cpu.bufreg.c_r
.sym 8954 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 8955 servant.cpu.cpu.csr.mie_mtie
.sym 8956 servant.cpu.cpu.branch_op
.sym 8957 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 8959 servant.cpu.cpu.decode.opcode[1]
.sym 8961 servant.mdu_rs1[2]
.sym 8964 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 8967 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8968 servant.cpu.cpu.bufreg_en
.sym 8969 servant.cpu.cpu.csr.mstatus_mie
.sym 8972 $abc$8827$new_n1569_
.sym 8973 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8974 servant.mdu_rs1[2]
.sym 8983 servant.cpu.rdata0
.sym 8984 servant.cpu.cpu.decode.opcode[0]
.sym 8985 servant.cpu.cpu.branch_op
.sym 8986 servant.cpu.cpu.decode.opcode[1]
.sym 8991 servant.mdu_rs1[1]
.sym 8995 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 8997 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 8998 servant.cpu.cpu.bufreg_en
.sym 9002 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 9003 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 9007 servant.cpu.cpu.csr.mstatus_mie
.sym 9008 servant.timer_irq
.sym 9010 servant.cpu.cpu.csr.mie_mtie
.sym 9013 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 9014 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 9015 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 9016 servant.cpu.cpu.bufreg.c_r
.sym 9017 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 9018 i_clk$SB_IO_IN_$glb_clk
.sym 9020 $abc$8827$new_n1994_
.sym 9021 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 9022 wb_mem_rdt[31]
.sym 9023 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 9024 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 9025 $abc$8827$new_n1990_
.sym 9026 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 9027 servant.cpu.cpu.new_irq
.sym 9029 wb_mem_dat[13]
.sym 9032 servant.mdu_rs1[1]
.sym 9033 servant.timer_irq
.sym 9034 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 9035 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 9037 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 9039 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 9040 servant.mdu_rs1[0]
.sym 9041 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 9042 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 9043 servant.cpu.rreg0[0]
.sym 9044 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 9045 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9046 servant.cpu.cpu.bufreg_en
.sym 9047 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9048 my_adr[9]
.sym 9050 servant.mdu_rs1[31]
.sym 9051 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 9052 servant.cpu.cpu.rs2_addr[0]
.sym 9053 servant.cpu.cpu.csr.timer_irq
.sym 9055 $abc$8827$new_n1569_
.sym 9063 servant.cpu.cpu.rs2_addr[0]
.sym 9065 servant.cpu.cpu.branch_op
.sym 9067 my_adr[1]
.sym 9069 wb_mem_ack
.sym 9072 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 9073 $abc$8827$ram.we[2]_new_
.sym 9075 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 9077 servant.cpu.rreg0[3]
.sym 9079 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 9081 servant.cpu.rreg0[4]
.sym 9082 servant.wb_ibus_ack
.sym 9083 $abc$8827$ram.we[3]_new_
.sym 9085 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 9088 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 9089 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9090 servant.wb_ibus_ack
.sym 9091 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 9092 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 9094 servant.cpu.rreg0[4]
.sym 9095 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 9096 servant.wb_ibus_ack
.sym 9101 servant.wb_ibus_ack
.sym 9102 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 9103 servant.cpu.rreg0[3]
.sym 9108 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 9109 $abc$8827$ram.we[2]_new_
.sym 9112 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 9113 servant.cpu.cpu.rs2_addr[0]
.sym 9115 servant.cpu.cpu.branch_op
.sym 9118 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 9119 servant.wb_ibus_ack
.sym 9120 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 9124 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9126 wb_mem_ack
.sym 9130 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 9132 $abc$8827$ram.we[3]_new_
.sym 9137 my_adr[1]
.sym 9140 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 9141 i_clk$SB_IO_IN_$glb_clk
.sym 9143 wb_rst
.sym 9144 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 9145 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 9146 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 9147 wb_mem_rdt[30]
.sym 9148 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 9149 servant.cpu.cpu.csr.timer_irq_r
.sym 9150 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 9155 dat[10]
.sym 9156 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 9157 wb_mem_dat[31]
.sym 9158 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 9160 wb_mem_dat[12]
.sym 9161 servant.wb_timer_rdt[31]
.sym 9162 dat[11]
.sym 9163 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 9164 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 9165 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 9167 my_adr[18]
.sym 9168 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9169 $abc$8827$ram.we[3]_new_
.sym 9170 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 9171 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 9174 servant.wb_ibus_ack
.sym 9175 my_adr[23]
.sym 9177 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 9178 $abc$8827$new_n1480_
.sym 9184 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9185 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 9187 $abc$8827$ram.we[3]_new_
.sym 9191 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 9193 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9195 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 9199 my_adr[10]
.sym 9203 my_adr[12]
.sym 9204 $abc$8827$ram.we[2]_new_
.sym 9205 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9208 my_adr[9]
.sym 9210 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 9213 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 9217 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9218 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 9219 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 9220 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9224 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9225 $abc$8827$ram.we[3]_new_
.sym 9232 my_adr[12]
.sym 9236 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9238 $abc$8827$ram.we[2]_new_
.sym 9242 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 9243 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 9250 my_adr[10]
.sym 9254 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 9261 my_adr[9]
.sym 9263 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 9264 wb_clk_$glb_clk
.sym 9265 $abc$8827$auto$rtlil.cc:1969:NotGate$8503_$glb_sr
.sym 9266 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 9268 my_adr[23]
.sym 9269 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 9270 data_to[5]
.sym 9271 wb_mem_rdt[22]
.sym 9272 $abc$8827$new_n1079_
.sym 9273 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 9276 servant.mdu_rs1[31]
.sym 9277 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 9278 $abc$8827$new_n1486_
.sym 9279 adr[5]
.sym 9283 dat[23]
.sym 9284 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 9286 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 9287 to_pc$SB_IO_OUT
.sym 9289 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9290 $abc$8827$ram.we[2]_new_
.sym 9291 servant.mdu_rs1[6]
.sym 9292 wb_mem_rdt[21]
.sym 9293 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 9294 $abc$8827$new_n1712_
.sym 9295 servant.cpu.cpu.jump
.sym 9296 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 9297 servant.cpu.cpu.cnt_done
.sym 9298 my_adr[27]
.sym 9299 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 9300 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 9307 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 9309 servant.cpu.cpu.bufreg_en
.sym 9312 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9313 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 9315 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 9317 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9318 servant.cpu.cpu.bufreg_sh_signed
.sym 9323 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 9324 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 9325 $abc$8827$new_n1569_
.sym 9326 servant.mdu_rs1[31]
.sym 9327 my_adr[18]
.sym 9328 my_adr[21]
.sym 9329 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 9330 servant.mdu_rs1[3]
.sym 9332 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 9337 my_adr[16]
.sym 9338 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9340 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 9341 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9342 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 9343 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9346 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9347 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 9348 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 9353 my_adr[16]
.sym 9358 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 9359 servant.cpu.cpu.bufreg_sh_signed
.sym 9360 servant.mdu_rs1[31]
.sym 9361 $abc$8827$new_n1569_
.sym 9367 servant.mdu_rs1[3]
.sym 9371 my_adr[18]
.sym 9376 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9377 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 9378 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 9379 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9382 my_adr[21]
.sym 9386 servant.cpu.cpu.bufreg_en
.sym 9387 i_clk$SB_IO_IN_$glb_clk
.sym 9389 servant.wb_ibus_adr[5]
.sym 9390 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 9391 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 9392 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 9393 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 9394 servant.wb_ibus_adr[6]
.sym 9395 servant.wb_ibus_adr[31]
.sym 9396 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 9401 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 9402 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 9403 servant.cpu.cpu.bufreg_en
.sym 9404 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 9406 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 9408 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9409 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 9410 $0\pc_active[0:0]
.sym 9411 servant.wb_ibus_ack
.sym 9412 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 9413 my_adr[7]
.sym 9414 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 9415 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 9416 servant.mdu_rs1[31]
.sym 9418 servant.cpu.rf_ram_if.rgnt
.sym 9420 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 9421 servant.mdu_rs1[4]
.sym 9422 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9423 servant.cpu.cpu.cnt_done
.sym 9424 servant.mdu_rs1[13]
.sym 9432 servant.cpu.cpu.bufreg_en
.sym 9433 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 9434 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 9436 servant.mdu_rs1[7]
.sym 9443 servant.mdu_rs1[12]
.sym 9445 $abc$8827$ram.we[3]_new_
.sym 9450 $abc$8827$ram.we[2]_new_
.sym 9453 servant.mdu_rs1[5]
.sym 9458 my_adr[27]
.sym 9459 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 9460 servant.mdu_rs1[6]
.sym 9464 servant.mdu_rs1[5]
.sym 9471 my_adr[27]
.sym 9475 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 9476 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 9482 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 9484 $abc$8827$ram.we[2]_new_
.sym 9489 servant.mdu_rs1[12]
.sym 9494 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 9496 $abc$8827$ram.we[3]_new_
.sym 9499 servant.mdu_rs1[7]
.sym 9507 servant.mdu_rs1[6]
.sym 9509 servant.cpu.cpu.bufreg_en
.sym 9510 i_clk$SB_IO_IN_$glb_clk
.sym 9512 $abc$8827$new_n1498_
.sym 9513 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 9514 servant.cpu.cpu.state.o_cnt[2]
.sym 9515 servant.cpu.cpu.cnt_done
.sym 9516 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9517 $abc$8827$new_n1297_
.sym 9518 $abc$8827$new_n1298_
.sym 9519 servant.cpu.cpu.state.o_cnt_r[0]
.sym 9522 servant.mdu_rs1[29]
.sym 9524 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 9525 adr[2]
.sym 9527 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 9529 adr[4]
.sym 9531 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 9534 servant.mdu_rs1[11]
.sym 9537 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9538 servant.cpu.cpu.bufreg_en
.sym 9539 servant.mdu_rs1[30]
.sym 9540 my_adr[16]
.sym 9541 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 9542 servant.mdu_rs1[31]
.sym 9543 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9544 servant.wb_ibus_adr[31]
.sym 9545 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9546 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 9558 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 9559 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9560 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 9561 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9562 $abc$8827$ram.we[2]_new_
.sym 9563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 9565 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 9567 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 9569 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9570 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 9572 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 9574 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 9576 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 9577 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 9578 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9580 servant.cpu.cpu.bufreg_en
.sym 9583 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 9584 servant.mdu_rs1[13]
.sym 9586 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9587 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 9588 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9589 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 9592 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9595 $abc$8827$ram.we[2]_new_
.sym 9598 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9599 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 9600 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9601 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 9604 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 9605 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9606 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 9607 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9610 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9611 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 9612 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9613 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 9619 servant.mdu_rs1[13]
.sym 9622 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9623 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 9624 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9625 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 9628 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 9629 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9630 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 9631 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9632 servant.cpu.cpu.bufreg_en
.sym 9633 i_clk$SB_IO_IN_$glb_clk
.sym 9635 adr[28]
.sym 9636 $abc$8827$new_n1289_
.sym 9637 adr[29]
.sym 9638 adr[13]
.sym 9639 adr[16]
.sym 9640 adr[24]
.sym 9641 adr[14]
.sym 9642 adr[7]
.sym 9644 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 9647 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9648 adr[9]
.sym 9649 dat[21]
.sym 9650 servant.mdu_rs1[4]
.sym 9651 servant.mdu_rs1[30]
.sym 9653 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 9655 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 9656 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 9658 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9659 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 9660 my_adr[18]
.sym 9661 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 9662 $abc$8827$new_n1480_
.sym 9663 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 9664 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9665 servant.wb_ibus_adr[11]
.sym 9666 adr[7]
.sym 9667 $abc$8827$ram.we[3]_new_
.sym 9668 $abc$8827$new_n1682_
.sym 9669 my_adr[20]
.sym 9676 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9677 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 9679 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 9681 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 9682 recieve
.sym 9684 my_adr[18]
.sym 9685 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 9686 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9687 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 9689 servant.mdu_rs1[12]
.sym 9690 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9691 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 9692 servant.wb_ibus_adr[12]
.sym 9693 $abc$8827$ram.we[3]_new_
.sym 9695 my_adr[20]
.sym 9698 servant.wb_ibus_adr[16]
.sym 9699 my_adr[30]
.sym 9700 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 9705 servant.mdu_rs1[16]
.sym 9706 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9710 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 9711 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 9715 $abc$8827$ram.we[3]_new_
.sym 9717 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9722 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 9723 recieve
.sym 9724 my_adr[18]
.sym 9727 my_adr[30]
.sym 9728 recieve
.sym 9729 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 9733 servant.mdu_rs1[12]
.sym 9734 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9735 servant.wb_ibus_adr[12]
.sym 9739 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9740 servant.mdu_rs1[16]
.sym 9742 servant.wb_ibus_adr[16]
.sym 9745 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9746 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9747 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 9748 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 9752 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 9753 my_adr[20]
.sym 9754 recieve
.sym 9756 wb_clk_$glb_clk
.sym 9758 servant.wb_ibus_adr[8]
.sym 9759 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 9760 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 9761 servant.wb_ibus_adr[7]
.sym 9762 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 9763 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 9764 servant.wb_ibus_adr[10]
.sym 9765 servant.wb_ibus_adr[9]
.sym 9769 servant.cpu.cpu.bufreg_en
.sym 9770 $abc$8827$new_n1328_
.sym 9771 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 9772 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 9773 dat[17]
.sym 9775 servant.cpu.cpu.bufreg_en
.sym 9777 dat[31]
.sym 9778 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 9779 adr[5]
.sym 9780 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9781 dat[24]
.sym 9782 $abc$8827$ram.we[2]_new_
.sym 9783 my_adr[26]
.sym 9784 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 9787 my_adr[28]
.sym 9788 tx_to_pc.clock_count[6]
.sym 9789 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 9791 tx_to_pc.clock_count[4]
.sym 9792 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9793 my_adr[25]
.sym 9799 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9801 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 9802 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 9803 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9804 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 9805 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 9806 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 9807 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 9809 adr[18]
.sym 9810 servant.cpu.cpu.bufreg_en
.sym 9812 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 9813 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9814 adr[20]
.sym 9815 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 9816 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 9818 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9821 adr[19]
.sym 9822 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 9823 adr[17]
.sym 9824 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 9825 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 9826 servant.mdu_rs1[30]
.sym 9829 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 9830 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 9832 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 9833 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9834 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9835 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 9841 servant.mdu_rs1[30]
.sym 9844 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 9845 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 9846 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 9847 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 9850 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 9851 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9852 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9853 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 9856 adr[20]
.sym 9857 adr[17]
.sym 9858 adr[19]
.sym 9859 adr[18]
.sym 9862 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9863 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 9864 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 9865 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9868 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9869 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 9870 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9871 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 9874 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 9875 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 9876 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 9877 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9878 servant.cpu.cpu.bufreg_en
.sym 9879 i_clk$SB_IO_IN_$glb_clk
.sym 9888 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 9890 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 9893 $abc$8827$new_n1622_
.sym 9894 servant.wb_ibus_adr[10]
.sym 9896 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9897 dat[31]
.sym 9899 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 9900 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 9901 dat[30]
.sym 9903 $abc$8827$new_n1292_
.sym 9904 $0\pc_active[0:0]
.sym 9907 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 9912 servant.mdu_rs1[30]
.sym 9914 $abc$8827$new_n1644_
.sym 9915 add
.sym 9922 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 9923 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9924 servant.wb_ibus_adr[28]
.sym 9926 servant.mdu_rs1[28]
.sym 9927 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 9928 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9929 servant.wb_ibus_adr[29]
.sym 9931 servant.mdu_rs1[30]
.sym 9932 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9933 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 9934 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 9942 servant.wb_ibus_adr[30]
.sym 9943 servant.wb_ibus_adr[31]
.sym 9945 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9950 servant.wb_ibus_adr[13]
.sym 9956 servant.wb_ibus_adr[13]
.sym 9961 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 9962 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 9963 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 9964 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9970 servant.wb_ibus_adr[29]
.sym 9973 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 9974 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 9975 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 9976 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 9980 servant.wb_ibus_adr[31]
.sym 9985 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9986 servant.wb_ibus_adr[28]
.sym 9988 servant.mdu_rs1[28]
.sym 9991 servant.mdu_rs1[30]
.sym 9992 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 9993 servant.wb_ibus_adr[30]
.sym 9998 servant.wb_ibus_adr[30]
.sym 10001 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 10002 i_clk$SB_IO_IN_$glb_clk
.sym 10003 wb_rst_$glb_sr
.sym 10004 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 10005 $abc$8827$auto$rtlil.cc:1969:NotGate$8503
.sym 10006 $abc$8827$new_n1291_
.sym 10007 add
.sym 10008 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 10009 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 10010 adr[25]
.sym 10011 adr[26]
.sym 10012 servant.mdu_rs1[1]
.sym 10018 tx_to_pc.clock_count[5]
.sym 10020 $abc$8827$new_n1683_
.sym 10021 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 10022 tx_to_pc.clock_count[2]
.sym 10023 $abc$8827$new_n1635_
.sym 10024 servant.wb_ibus_adr[11]
.sym 10025 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 10029 servant.wb_ibus_adr[31]
.sym 10038 servant.mdu_rs1[30]
.sym 10046 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 10054 $abc$8827$ram.we[2]_new_
.sym 10056 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 10060 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 10061 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 10063 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 10066 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 10067 servant.mdu_rs1[29]
.sym 10070 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 10071 servant.mdu_rs1[31]
.sym 10072 servant.cpu.cpu.bufreg_en
.sym 10073 $abc$8827$ram.we[3]_new_
.sym 10075 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 10078 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 10079 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 10084 servant.mdu_rs1[31]
.sym 10092 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 10104 servant.mdu_rs1[29]
.sym 10110 $abc$8827$ram.we[3]_new_
.sym 10111 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 10114 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 10115 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 10116 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 10117 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 10121 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 10123 $abc$8827$ram.we[2]_new_
.sym 10124 servant.cpu.cpu.bufreg_en
.sym 10125 i_clk$SB_IO_IN_$glb_clk
.sym 10135 dat[24]
.sym 10136 dat[21]
.sym 10139 servant.mdu_rs1[30]
.sym 10140 dat[19]
.sym 10142 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 10144 tx_to_pc.state[1]
.sym 10146 tx_to_pc.state[0]
.sym 10147 tx_to_pc.state[0]
.sym 10152 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 10153 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 10154 recieve
.sym 10155 $abc$8827$ram.we[3]_new_
.sym 10157 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 10226 dat[3]
.sym 10227 dat[4]
.sym 10228 dat[1]
.sym 10229 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 10230 $abc$8827$new_n1731_
.sym 10231 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 10232 dat[5]
.sym 10233 dat[0]
.sym 10239 servant.cpu.cpu.state.o_cnt_r[0]
.sym 10240 servant.cpu.cpu.immdec.imm31
.sym 10243 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 10247 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 10250 wb_mem_dat[24]
.sym 10255 servant.cpu.cpu.state.o_cnt_r[2]
.sym 10268 servant.cpu.cpu.decode.opcode[0]
.sym 10269 $abc$8827$new_n1834_
.sym 10270 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 10271 servant.cpu.cpu.new_irq
.sym 10272 servant.cpu.cpu.cnt_en
.sym 10273 servant.cpu.cpu.alu_cmp
.sym 10274 servant.cpu.cpu.state.init_done
.sym 10275 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 10277 servant.mdu_rs1[31]
.sym 10278 servant.cpu.cpu.branch_op
.sym 10280 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 10281 servant.wb_dbus_we
.sym 10282 servant.cpu.cpu.state.init_done
.sym 10283 servant.cpu.cpu.decode.opcode[2]
.sym 10284 servant.wb_timer_rdt[1]
.sym 10285 clock_gen.pll.rst_reg[1]
.sym 10286 servant.cpu.rf_ram_if.rcnt[0]
.sym 10289 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10290 servant.mdu_op[0]
.sym 10296 rx_from_ble.state[0]
.sym 10297 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10303 servant.wb_timer_rdt[1]
.sym 10307 servant.cpu.cpu.branch_op
.sym 10308 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10309 servant.cpu.cpu.new_irq
.sym 10310 servant.cpu.cpu.state.init_done
.sym 10313 servant.cpu.cpu.decode.opcode[0]
.sym 10314 $abc$8827$new_n1834_
.sym 10315 servant.mdu_op[0]
.sym 10316 servant.cpu.cpu.alu_cmp
.sym 10319 rx_from_ble.state[0]
.sym 10325 servant.cpu.cpu.cnt_en
.sym 10326 servant.cpu.cpu.branch_op
.sym 10327 servant.cpu.cpu.decode.opcode[2]
.sym 10328 servant.cpu.cpu.state.init_done
.sym 10331 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 10333 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 10337 servant.wb_dbus_we
.sym 10338 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10339 servant.mdu_rs1[31]
.sym 10340 clock_gen.pll.rst_reg[1]
.sym 10346 servant.cpu.rf_ram_if.rcnt[0]
.sym 10347 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6990
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10349 wb_rst_$glb_sr
.sym 10352 wb_clk
.sym 10356 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 10357 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 10358 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 10359 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 10360 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 10361 rx_from_ble.data_index[2]
.sym 10364 servant.cpu.rf_wreq
.sym 10366 servant.wb_timer_rdt[1]
.sym 10367 servant.wb_timer_rdt[0]
.sym 10368 servant.cpu.cpu.cnt_en
.sym 10369 servant.cpu.cpu.new_irq
.sym 10370 servant.cpu.cpu.branch_op
.sym 10371 servant.cpu.cpu.cnt_done
.sym 10372 servant.wb_timer_rdt[0]
.sym 10375 dat[4]
.sym 10376 recieve
.sym 10377 dat[1]
.sym 10382 dat[5]
.sym 10385 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10387 servant.wb_timer_rdt[1]
.sym 10388 wb_mem_dat[5]
.sym 10393 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 10395 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 10397 $abc$8827$new_n1881_
.sym 10398 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10399 wb_mem_dat[2]
.sym 10400 servant.wb_dbus_we
.sym 10402 wb_mem_dat[4]
.sym 10403 wb_mem_dat[3]
.sym 10404 servant.mdu_op[2]
.sym 10405 clock_gen.pll.rst_reg[1]
.sym 10407 servant.cpu.cpu.decode.opcode[0]
.sym 10408 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 10410 servant.mdu_op[0]
.sym 10414 wb_mem_dat[1]
.sym 10415 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 10416 $PACKER_VCC_NET
.sym 10417 dat[5]
.sym 10419 servant.mdu_op[0]
.sym 10432 servant.mdu_op[1]
.sym 10433 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 10434 servant.mdu_op[0]
.sym 10436 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 10437 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 10438 $abc$8827$servant.cpu.cpu.alu.result_eq_new_
.sym 10439 rx_from_ble.data_index[0]
.sym 10440 servant.mdu_op[1]
.sym 10441 $abc$8827$servant.cpu.cpu.alu.result_lt_new_
.sym 10442 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 10443 servant.cpu.cpu.cnt_en
.sym 10445 servant.cpu.cpu.state.o_cnt_r[1]
.sym 10446 $abc$8827$new_n1878_
.sym 10447 servant.cpu.cpu.state.misalign_trap_sync
.sym 10449 servant.cpu.cpu.state.o_cnt_r[0]
.sym 10450 servant.cpu.cpu.new_irq
.sym 10451 servant.cpu.cpu.state.o_cnt_r[2]
.sym 10452 servant.cpu.cpu.state.o_cnt_r[3]
.sym 10453 servant.cpu.cpu.state.init_done
.sym 10454 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10455 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$610_Y_new_
.sym 10456 rx_from_ble.data_index[1]
.sym 10457 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10460 servant.mdu_op[2]
.sym 10461 servant.cpu.cpu.state.init_done
.sym 10464 $abc$8827$new_n1878_
.sym 10466 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 10467 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 10470 rx_from_ble.data_index[0]
.sym 10471 rx_from_ble.data_index[1]
.sym 10472 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 10473 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 10476 servant.mdu_op[2]
.sym 10477 servant.mdu_op[1]
.sym 10479 servant.mdu_op[0]
.sym 10482 servant.cpu.cpu.cnt_en
.sym 10483 servant.cpu.cpu.state.misalign_trap_sync
.sym 10484 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10485 servant.cpu.cpu.state.init_done
.sym 10488 servant.cpu.cpu.state.o_cnt_r[2]
.sym 10489 servant.cpu.cpu.state.o_cnt_r[3]
.sym 10490 servant.cpu.cpu.state.o_cnt_r[0]
.sym 10491 servant.cpu.cpu.state.o_cnt_r[1]
.sym 10494 $abc$8827$servant.cpu.cpu.alu.result_lt_new_
.sym 10495 servant.mdu_op[2]
.sym 10496 $abc$8827$servant.cpu.cpu.alu.result_eq_new_
.sym 10497 servant.mdu_op[1]
.sym 10501 servant.cpu.cpu.state.init_done
.sym 10503 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$610_Y_new_
.sym 10506 servant.cpu.cpu.new_irq
.sym 10508 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10509 servant.cpu.cpu.state.init_done
.sym 10510 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 10511 i_clk$SB_IO_IN_$glb_clk
.sym 10513 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$610_Y_new_
.sym 10514 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 10515 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 10516 servant.cpu.wen
.sym 10517 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 10518 servant.timer.mtimecmp[1]
.sym 10519 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 10520 servant.timer.mtimecmp[5]
.sym 10521 servant.cpu.cpu.cnt_en
.sym 10524 servant.cpu.cpu.cnt_en
.sym 10525 rx_from_ble.data_index[0]
.sym 10527 servant.cpu.cpu.alu_cmp
.sym 10529 rx_from_ble.data_index[1]
.sym 10536 servant.mdu_op[1]
.sym 10537 servant.wb_dbus_ack
.sym 10538 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10539 servant.cpu.rf_ram_if.rdata0[1]
.sym 10540 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10541 servant.mdu_op[1]
.sym 10542 servant.cpu.cpu.cnt_en
.sym 10543 servant.cpu.cpu.state.stage_two_req
.sym 10544 dat[3]
.sym 10546 servant.cpu.rdata0
.sym 10547 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 10548 servant.cpu.rf_ram_if.rtrig1
.sym 10554 servant.mdu_rs1[1]
.sym 10556 $abc$8827$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 10558 servant.cpu.cpu.cnt_en
.sym 10559 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 10560 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10561 servant.mdu_rs1[0]
.sym 10564 servant.cpu.rdata0
.sym 10565 servant.cpu.cpu.alu.cmp_r
.sym 10566 servant.cpu.cpu.alu.add_cy_r
.sym 10567 servant.mdu_op[1]
.sym 10568 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 10573 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 10574 servant.cpu.cpu.alu.add_cy_r
.sym 10579 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 10580 servant.cpu.cpu.mem_bytecnt[0]
.sym 10582 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10584 servant.mdu_op[0]
.sym 10585 servant.cpu.cpu.mem_bytecnt[1]
.sym 10587 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10588 servant.mdu_op[0]
.sym 10589 servant.mdu_op[1]
.sym 10590 servant.cpu.rdata0
.sym 10593 servant.cpu.rdata0
.sym 10595 servant.cpu.cpu.alu.add_cy_r
.sym 10599 $abc$8827$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 10600 servant.cpu.rdata0
.sym 10601 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10602 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 10605 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10606 servant.cpu.cpu.alu.add_cy_r
.sym 10607 servant.cpu.rdata0
.sym 10608 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10612 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 10613 servant.cpu.cpu.cnt_en
.sym 10614 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10618 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 10619 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10620 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10623 servant.cpu.cpu.mem_bytecnt[1]
.sym 10624 servant.mdu_rs1[0]
.sym 10625 servant.mdu_rs1[1]
.sym 10626 servant.cpu.cpu.mem_bytecnt[0]
.sym 10629 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 10631 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 10632 servant.cpu.cpu.alu.cmp_r
.sym 10634 i_clk$SB_IO_IN_$glb_clk
.sym 10636 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 10637 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 10638 wb_mem_dat[1]
.sym 10639 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10640 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10641 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 10642 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 10643 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10645 servant.cpu.cpu.cnt_done
.sym 10646 servant.cpu.cpu.cnt_done
.sym 10647 servant.mdu_op[1]
.sym 10648 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 10650 $abc$8827$new_n1878_
.sym 10651 servant.cpu.cpu.alu.cmp_r
.sym 10652 servant.wb_timer_rdt[13]
.sym 10656 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 10657 servant.mdu_rs1[0]
.sym 10658 servant.wb_timer_rdt[8]
.sym 10661 $abc$8827$new_n1135_
.sym 10662 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10663 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 10664 servant.cpu.cpu.immdec.imm30_25[0]
.sym 10665 wb_mem_dat[5]
.sym 10666 servant.cpu.cpu.ebreak
.sym 10667 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10669 wb_mem_dat[0]
.sym 10670 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 10671 servant.cpu.cpu.decode.opcode[2]
.sym 10677 $abc$8827$new_n1526_
.sym 10678 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 10679 $abc$8827$new_n1527_
.sym 10680 servant.cpu.cpu.new_irq
.sym 10681 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 10682 servant.cpu.rf_ram_if.rcnt[0]
.sym 10683 $abc$8827$new_n1135_
.sym 10684 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 10686 servant.cpu.cpu.branch_op
.sym 10687 servant.cpu.cpu.jump
.sym 10689 servant.cpu.cpu.state.misalign_trap_sync
.sym 10690 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 10691 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10692 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 10697 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10698 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10699 servant.cpu.rf_ram_if.rdata0[1]
.sym 10700 servant.cpu.rf_ram.regzero
.sym 10701 servant.cpu.cpu.decode.op21
.sym 10702 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10706 servant.cpu.rf_ram.rdata[0]
.sym 10707 servant.wb_dbus_we
.sym 10708 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 10710 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 10711 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 10712 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 10713 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 10717 servant.cpu.cpu.branch_op
.sym 10718 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10719 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10722 servant.cpu.rf_ram.rdata[0]
.sym 10723 servant.cpu.rf_ram.regzero
.sym 10724 servant.cpu.rf_ram_if.rdata0[1]
.sym 10725 servant.cpu.rf_ram_if.rcnt[0]
.sym 10730 servant.cpu.rf_ram_if.rcnt[0]
.sym 10734 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 10735 servant.cpu.cpu.jump
.sym 10736 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 10737 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10740 servant.cpu.cpu.new_irq
.sym 10741 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 10742 servant.cpu.cpu.state.misalign_trap_sync
.sym 10743 $abc$8827$new_n1135_
.sym 10746 $abc$8827$new_n1527_
.sym 10747 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 10748 $abc$8827$new_n1526_
.sym 10749 servant.wb_dbus_we
.sym 10753 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 10754 servant.cpu.cpu.decode.op21
.sym 10755 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 10757 i_clk$SB_IO_IN_$glb_clk
.sym 10759 servant.cpu.cpu.immdec.imm30_25[0]
.sym 10760 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10761 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 10762 $abc$8827$new_n1830_
.sym 10763 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 10764 $abc$8827$new_n1829_
.sym 10765 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10766 $abc$8827$new_n1279_
.sym 10770 servant.cpu.cpu.state.o_cnt_r[2]
.sym 10771 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 10772 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10773 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10775 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 10777 rx_from_ble.state[0]
.sym 10780 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 10783 wb_mem_dat[2]
.sym 10784 servant.mdu_op[2]
.sym 10785 wb_mem_dat[4]
.sym 10786 servant.wb_dbus_we
.sym 10788 $abc$8827$new_n1711_
.sym 10789 wb_mem_dat[3]
.sym 10790 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 10791 wb_mem_rdt[26]
.sym 10792 servant.cpu.cpu.decode.opcode[0]
.sym 10793 servant.wb_timer_rdt[11]
.sym 10801 servant.cpu.cpu.branch_op
.sym 10802 servant.mdu_op[1]
.sym 10804 servant.cpu.cpu.decode.op21
.sym 10805 servant.mdu_op[0]
.sym 10807 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 10809 wb_mem_rdt[6]
.sym 10813 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10814 servant.mdu_op[2]
.sym 10815 wb_mem_rdt[4]
.sym 10818 servant.wb_ibus_ack
.sym 10819 servant.cpu.cpu.decode.opcode[2]
.sym 10821 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 10822 servant.cpu.cpu.immdec.imm31
.sym 10824 wb_mem_rdt[13]
.sym 10829 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 10830 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 10831 servant.cpu.cpu.cnt_done
.sym 10833 servant.cpu.cpu.immdec.imm31
.sym 10834 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 10835 servant.cpu.cpu.cnt_done
.sym 10836 servant.mdu_op[2]
.sym 10840 wb_mem_rdt[6]
.sym 10848 wb_mem_rdt[13]
.sym 10852 wb_mem_rdt[4]
.sym 10857 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 10858 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 10859 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 10860 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 10863 servant.cpu.cpu.branch_op
.sym 10865 servant.cpu.cpu.decode.opcode[2]
.sym 10869 servant.mdu_op[1]
.sym 10870 servant.mdu_op[2]
.sym 10871 servant.cpu.cpu.decode.op21
.sym 10872 servant.mdu_op[0]
.sym 10875 servant.mdu_op[2]
.sym 10877 servant.mdu_op[0]
.sym 10878 servant.mdu_op[1]
.sym 10879 servant.wb_ibus_ack
.sym 10880 i_clk$SB_IO_IN_$glb_clk
.sym 10882 servant.cpu.rdata[1]
.sym 10883 wb_mem_dat[3]
.sym 10884 wb_mem_dat[5]
.sym 10885 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 10886 wb_mem_dat[0]
.sym 10887 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 10888 wb_mem_dat[2]
.sym 10889 wb_mem_dat[4]
.sym 10892 servant.wb_ibus_adr[7]
.sym 10895 wb_mem_rdt[6]
.sym 10896 servant.mdu_rs1[31]
.sym 10897 tx_to_pc.state[1]
.sym 10898 servant.cpu.cpu.branch_op
.sym 10900 servant.mdu_op[1]
.sym 10901 servant.cpu.cpu.cnt_en
.sym 10902 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 10904 servant.timer.mtimecmp[16]
.sym 10906 servant.wb_timer_rdt[22]
.sym 10907 $abc$8827$new_n2048_
.sym 10908 servant.mdu_op[0]
.sym 10909 servant.wb_ibus_ack
.sym 10911 servant.cpu.rf_ram.rdata[1]
.sym 10912 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 10913 $PACKER_VCC_NET
.sym 10915 $abc$8827$new_n1079_
.sym 10916 $abc$8827$new_n1990_
.sym 10917 servant.mdu_rs1[30]
.sym 10925 servant.wb_ibus_ack
.sym 10927 wb_mem_rdt[12]
.sym 10928 servant.mdu_op[0]
.sym 10930 wb_mem_rdt[20]
.sym 10933 servant.mdu_op[1]
.sym 10939 servant.mdu_rs1[1]
.sym 10941 wb_mem_rdt[5]
.sym 10945 wb_mem_rdt[21]
.sym 10950 servant.mdu_rs1[0]
.sym 10952 wb_mem_rdt[30]
.sym 10953 wb_mem_rdt[2]
.sym 10954 wb_mem_rdt[14]
.sym 10956 wb_mem_rdt[30]
.sym 10962 servant.mdu_op[1]
.sym 10963 servant.mdu_rs1[0]
.sym 10964 servant.mdu_op[0]
.sym 10965 servant.mdu_rs1[1]
.sym 10969 wb_mem_rdt[2]
.sym 10974 wb_mem_rdt[20]
.sym 10980 wb_mem_rdt[21]
.sym 10989 wb_mem_rdt[12]
.sym 10992 wb_mem_rdt[14]
.sym 10999 wb_mem_rdt[5]
.sym 11002 servant.wb_ibus_ack
.sym 11003 i_clk$SB_IO_IN_$glb_clk
.sym 11005 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 11006 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 11007 wb_mem_rdt[5]
.sym 11008 servant.cpu.cpu.bufreg2_q
.sym 11009 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 11010 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 11011 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 11012 wb_mem_rdt[14]
.sym 11015 adr[24]
.sym 11016 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 11017 servant.mdu_rs1[31]
.sym 11018 wb_mem_dat[2]
.sym 11020 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 11022 wb_mem_dat[4]
.sym 11023 dat[12]
.sym 11024 servant.cpu.rdata[1]
.sym 11025 servant.cpu.cpu.ebreak
.sym 11026 wb_mem_rdt[20]
.sym 11028 dat[14]
.sym 11029 adr[7]
.sym 11030 servant.cpu.cpu.decode.opcode[0]
.sym 11031 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11032 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 11033 adr[7]
.sym 11034 servant.cpu.cpu.cnt_en
.sym 11035 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 11036 add
.sym 11038 servant.mdu_op[2]
.sym 11039 wb_mem_rdt[2]
.sym 11040 servant.cpu.rf_ram_if.rtrig1
.sym 11050 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 11052 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 11054 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 11056 wb_mem_rdt[31]
.sym 11057 servant.wb_ibus_ack
.sym 11058 servant.cpu.cpu.cnt_en
.sym 11060 servant.cpu.cpu.decode.opcode[2]
.sym 11061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 11063 wb_mem_rdt[26]
.sym 11066 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 11067 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11068 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 11069 servant.cpu.cpu.mem_if.dat_valid
.sym 11070 wb_mem_rdt[3]
.sym 11073 servant.cpu.cpu.bufreg2_q
.sym 11075 servant.wb_ibus_ack
.sym 11076 wb_mem_rdt[22]
.sym 11082 wb_mem_rdt[22]
.sym 11085 wb_mem_rdt[31]
.sym 11092 wb_mem_rdt[26]
.sym 11097 servant.cpu.cpu.cnt_en
.sym 11098 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 11100 servant.wb_ibus_ack
.sym 11103 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 11104 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11105 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 11109 wb_mem_rdt[3]
.sym 11115 servant.cpu.cpu.bufreg2_q
.sym 11116 servant.cpu.cpu.decode.opcode[2]
.sym 11117 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 11118 servant.cpu.cpu.mem_if.dat_valid
.sym 11121 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 11123 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11124 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 11125 servant.wb_ibus_ack
.sym 11126 i_clk$SB_IO_IN_$glb_clk
.sym 11128 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 11129 wb_mem_dat[31]
.sym 11130 wb_mem_dat[30]
.sym 11131 wb_mem_dat[9]
.sym 11132 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 11133 wb_mem_dat[8]
.sym 11134 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 11135 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 11138 servant.cpu.cpu.state.o_cnt_r[0]
.sym 11140 servant.cpu.cpu.decode.op22
.sym 11141 servant.wb_dbus_ack
.sym 11143 servant.wb_ibus_ack
.sym 11146 adr[8]
.sym 11147 $abc$8827$ram.we[1]_new_
.sym 11148 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 11149 wb_mem_rdt[13]
.sym 11150 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 11151 wb_mem_rdt[12]
.sym 11152 wb_mem_rdt[5]
.sym 11154 servant.cpu.cpu.bufreg2_q
.sym 11155 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 11157 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11158 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 11159 $abc$8827$new_n1297_
.sym 11160 data_to[6]
.sym 11162 wb_mem_rdt[22]
.sym 11163 servant.cpu.cpu.decode.opcode[2]
.sym 11171 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 11172 servant.cpu.cpu.decode.opcode[2]
.sym 11173 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11175 servant.cpu.cpu.csr.timer_irq_r
.sym 11176 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 11178 servant.cpu.cpu.immdec.imm31
.sym 11180 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 11181 servant.cpu.cpu.decode.opcode[0]
.sym 11182 servant.cpu.cpu.decode.opcode[1]
.sym 11183 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 11184 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 11185 wb_mem_dat[24]
.sym 11190 wb_mem_dat[8]
.sym 11191 servant.cpu.cpu.csr.timer_irq
.sym 11193 servant.mdu_rs1[1]
.sym 11196 servant.mdu_rs1[0]
.sym 11198 servant.mdu_op[2]
.sym 11199 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 11200 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 11203 servant.cpu.cpu.decode.opcode[0]
.sym 11204 servant.cpu.cpu.decode.opcode[1]
.sym 11205 servant.cpu.cpu.decode.opcode[2]
.sym 11208 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 11209 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 11211 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11214 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11215 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 11216 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 11220 servant.cpu.cpu.decode.opcode[0]
.sym 11222 servant.cpu.cpu.decode.opcode[2]
.sym 11223 servant.cpu.cpu.decode.opcode[1]
.sym 11226 servant.mdu_op[2]
.sym 11227 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 11228 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 11232 servant.mdu_rs1[1]
.sym 11233 wb_mem_dat[24]
.sym 11234 wb_mem_dat[8]
.sym 11235 servant.mdu_rs1[0]
.sym 11238 servant.mdu_op[2]
.sym 11239 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 11240 servant.cpu.cpu.immdec.imm31
.sym 11245 servant.cpu.cpu.csr.timer_irq
.sym 11247 servant.cpu.cpu.csr.timer_irq_r
.sym 11248 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7539
.sym 11249 i_clk$SB_IO_IN_$glb_clk
.sym 11250 wb_rst_$glb_sr
.sym 11251 data_to[1]
.sym 11252 data_to[4]
.sym 11253 data_to[6]
.sym 11254 data_to[0]
.sym 11255 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 11256 data_to[3]
.sym 11257 data_to[2]
.sym 11258 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 11259 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 11264 dat[8]
.sym 11267 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 11272 dat[14]
.sym 11274 wb_mem_dat[30]
.sym 11275 wb_mem_rdt[26]
.sym 11276 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 11277 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 11278 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 11279 adr[0]
.sym 11280 $abc$8827$new_n1711_
.sym 11281 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11282 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 11283 clock_gen.pll.rst_reg[1]
.sym 11284 data_to[1]
.sym 11285 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 11286 data_to[4]
.sym 11293 servant.cpu.cpu.decode.opcode[0]
.sym 11294 clock_gen.pll.rst_reg[1]
.sym 11295 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 11299 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11301 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11302 servant.cpu.cpu.branch_op
.sym 11303 servant.wb_dbus_we
.sym 11304 servant.cpu.cpu.cnt_en
.sym 11305 servant.cpu.cpu.csr.timer_irq
.sym 11307 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 11309 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 11310 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 11311 servant.cpu.cpu.cnt_done
.sym 11313 servant.wb_ibus_ack
.sym 11315 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 11317 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11319 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 11323 servant.cpu.cpu.decode.opcode[2]
.sym 11325 clock_gen.pll.rst_reg[1]
.sym 11331 servant.cpu.cpu.branch_op
.sym 11332 servant.cpu.cpu.decode.opcode[2]
.sym 11333 servant.cpu.cpu.decode.opcode[0]
.sym 11334 servant.wb_dbus_we
.sym 11337 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 11339 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11340 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 11343 servant.cpu.cpu.cnt_en
.sym 11344 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11345 servant.wb_ibus_ack
.sym 11349 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11350 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11352 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 11356 clock_gen.pll.rst_reg[1]
.sym 11358 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 11363 servant.cpu.cpu.csr.timer_irq
.sym 11367 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 11369 servant.cpu.cpu.cnt_done
.sym 11371 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 11372 i_clk$SB_IO_IN_$glb_clk
.sym 11374 servant.cpu.cpu.immdec.imm30_25[3]
.sym 11375 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_
.sym 11376 servant.cpu.cpu.immdec.imm30_25[4]
.sym 11377 servant.cpu.cpu.immdec.imm30_25[5]
.sym 11378 servant.cpu.cpu.immdec.imm30_25[2]
.sym 11379 servant.cpu.cpu.immdec.imm30_25[1]
.sym 11380 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 11381 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 11386 wb_mem_rdt[3]
.sym 11388 dat[16]
.sym 11392 servant.cpu.cpu.branch_op
.sym 11393 servant.wb_dbus_we
.sym 11395 wb_mem_rdt[6]
.sym 11398 servant.wb_timer_rdt[22]
.sym 11399 dat[29]
.sym 11400 data_to[0]
.sym 11401 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 11402 $abc$8827$new_n1079_
.sym 11403 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 11404 servant.cpu.cpu.mem_bytecnt[0]
.sym 11405 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 11406 $PACKER_VCC_NET
.sym 11408 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 11409 servant.mdu_rs1[30]
.sym 11417 $0\pc_active[0:0]
.sym 11419 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 11421 tx_to_pc.state[0]
.sym 11424 wb_mem_rdt[5]
.sym 11425 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 11429 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11430 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 11436 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 11437 servant.cpu.cpu.cnt_done
.sym 11440 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 11441 tx_to_pc.state[1]
.sym 11442 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 11444 servant.cpu.cpu.state.o_cnt_r[3]
.sym 11449 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 11450 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 11451 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11460 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 11467 servant.cpu.cpu.cnt_done
.sym 11469 servant.cpu.cpu.state.o_cnt_r[3]
.sym 11472 wb_mem_rdt[5]
.sym 11478 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 11479 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 11480 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 11484 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 11486 tx_to_pc.state[0]
.sym 11487 tx_to_pc.state[1]
.sym 11492 tx_to_pc.state[1]
.sym 11494 $0\pc_active[0:0]
.sym 11495 wb_clk_$glb_clk
.sym 11497 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 11498 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 11499 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_
.sym 11500 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 11501 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 11502 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 11503 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 11504 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 11509 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11510 servant.mdu_rs1[31]
.sym 11512 my_adr[16]
.sym 11513 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 11515 dat[30]
.sym 11516 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 11517 tx_to_pc.state[0]
.sym 11518 servant.mdu_rs1[30]
.sym 11519 dat[14]
.sym 11522 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 11523 adr[27]
.sym 11524 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 11525 adr[7]
.sym 11527 tx_to_pc.state[1]
.sym 11528 servant.cpu.cpu.state.o_cnt_r[1]
.sym 11529 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 11531 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 11532 add
.sym 11538 $abc$8827$new_n1712_
.sym 11540 $abc$8827$new_n1480_
.sym 11541 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 11543 servant.mdu_rs1[6]
.sym 11545 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 11547 servant.cpu.cpu.jump
.sym 11550 $abc$8827$new_n1711_
.sym 11551 servant.wb_ibus_adr[6]
.sym 11552 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 11553 servant.mdu_rs1[5]
.sym 11554 $abc$8827$new_n1689_
.sym 11555 $abc$8827$new_n1479_
.sym 11558 $abc$8827$new_n1690_
.sym 11559 servant.wb_ibus_adr[7]
.sym 11560 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11562 servant.wb_ibus_adr[5]
.sym 11565 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 11566 servant.mdu_rs1[2]
.sym 11567 servant.wb_ibus_adr[2]
.sym 11568 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 11573 servant.wb_ibus_adr[6]
.sym 11578 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11579 servant.mdu_rs1[6]
.sym 11580 servant.wb_ibus_adr[6]
.sym 11583 $abc$8827$new_n1480_
.sym 11584 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 11585 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 11586 $abc$8827$new_n1479_
.sym 11590 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11591 servant.mdu_rs1[2]
.sym 11592 servant.wb_ibus_adr[2]
.sym 11595 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11597 servant.mdu_rs1[5]
.sym 11598 servant.wb_ibus_adr[5]
.sym 11601 servant.wb_ibus_adr[7]
.sym 11607 $abc$8827$new_n1712_
.sym 11608 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 11609 servant.cpu.cpu.jump
.sym 11610 $abc$8827$new_n1711_
.sym 11613 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 11614 $abc$8827$new_n1689_
.sym 11615 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 11616 $abc$8827$new_n1690_
.sym 11617 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 11618 i_clk$SB_IO_IN_$glb_clk
.sym 11619 wb_rst_$glb_sr
.sym 11620 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5253[2]_new_inv_
.sym 11621 $abc$8827$new_n1492_
.sym 11622 servant.wb_ibus_adr[4]
.sym 11623 servant.wb_ibus_adr[3]
.sym 11624 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 11625 servant.wb_ibus_adr[2]
.sym 11626 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 11627 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11628 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 11633 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 11635 dat[20]
.sym 11636 dat[16]
.sym 11637 $abc$8827$ram.we[3]_new_
.sym 11640 adr[7]
.sym 11641 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 11642 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 11644 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 11646 $abc$8827$new_n1297_
.sym 11647 servant.wb_ibus_adr[2]
.sym 11648 my_adr[24]
.sym 11650 servant.mdu_rs1[3]
.sym 11651 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11652 dat[29]
.sym 11654 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 11655 my_adr[14]
.sym 11662 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 11663 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 11664 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 11665 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 11666 servant.cpu.cpu.state.o_cnt_r[3]
.sym 11667 $abc$8827$new_n1298_
.sym 11669 servant.cpu.cpu.mem_bytecnt[1]
.sym 11670 servant.cpu.rf_ram_if.rgnt
.sym 11672 $abc$8827$new_n1497_
.sym 11673 servant.cpu.cpu.state.o_cnt_r[2]
.sym 11674 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 11675 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 11676 servant.cpu.cpu.mem_bytecnt[0]
.sym 11677 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11678 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11679 servant.cpu.cpu.state.o_cnt[2]
.sym 11681 servant.cpu.cpu.cnt_en
.sym 11682 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 11683 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 11684 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 11685 $abc$8827$new_n1498_
.sym 11687 servant.cpu.rf_wreq
.sym 11688 servant.cpu.cpu.state.o_cnt_r[1]
.sym 11689 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 11690 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 11691 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 11694 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 11695 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11696 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 11697 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 11700 $abc$8827$new_n1498_
.sym 11701 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 11702 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 11703 $abc$8827$new_n1497_
.sym 11706 servant.cpu.cpu.state.o_cnt[2]
.sym 11709 servant.cpu.cpu.state.o_cnt_r[3]
.sym 11712 servant.cpu.cpu.state.o_cnt_r[2]
.sym 11713 servant.cpu.cpu.mem_bytecnt[0]
.sym 11714 servant.cpu.cpu.mem_bytecnt[1]
.sym 11715 servant.cpu.cpu.state.o_cnt[2]
.sym 11718 servant.cpu.cpu.state.o_cnt_r[1]
.sym 11724 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 11725 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 11726 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 11727 $abc$8827$new_n1298_
.sym 11730 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 11731 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 11732 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 11733 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 11736 servant.cpu.rf_wreq
.sym 11737 servant.cpu.cpu.cnt_en
.sym 11738 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 11739 servant.cpu.rf_ram_if.rgnt
.sym 11741 i_clk$SB_IO_IN_$glb_clk
.sym 11742 wb_rst_$glb_sr
.sym 11743 servant.mdu_rs1[7]
.sym 11744 servant.mdu_rs1[3]
.sym 11745 $abc$8827$new_n1295_
.sym 11746 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 11747 $abc$8827$new_n1328_
.sym 11748 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 11749 servant.mdu_rs1[8]
.sym 11750 $abc$8827$new_n1697_
.sym 11751 wb_mem_dat[24]
.sym 11755 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 11756 $abc$8827$ram.we[2]_new_
.sym 11758 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11759 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 11760 wb_mem_rdt[21]
.sym 11762 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 11763 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 11764 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 11765 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 11766 $abc$8827$new_n1485_
.sym 11767 my_adr[21]
.sym 11769 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 11770 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 11771 adr[0]
.sym 11774 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 11775 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 11776 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 11777 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 11778 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 11785 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 11787 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 11788 adr[16]
.sym 11789 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 11792 my_adr[16]
.sym 11793 my_adr[7]
.sym 11795 adr[13]
.sym 11797 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 11798 adr[14]
.sym 11801 my_adr[28]
.sym 11803 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 11804 my_adr[13]
.sym 11805 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 11808 my_adr[24]
.sym 11810 adr[15]
.sym 11811 recieve
.sym 11812 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 11813 my_adr[29]
.sym 11815 my_adr[14]
.sym 11818 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 11819 recieve
.sym 11820 my_adr[28]
.sym 11823 adr[14]
.sym 11824 adr[13]
.sym 11825 adr[15]
.sym 11826 adr[16]
.sym 11829 my_adr[29]
.sym 11831 recieve
.sym 11832 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 11836 recieve
.sym 11837 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 11838 my_adr[13]
.sym 11841 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 11842 my_adr[16]
.sym 11843 recieve
.sym 11847 my_adr[24]
.sym 11848 recieve
.sym 11849 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 11853 recieve
.sym 11854 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 11855 my_adr[14]
.sym 11859 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 11860 my_adr[7]
.sym 11862 recieve
.sym 11864 wb_clk_$glb_clk
.sym 11866 $abc$8827$new_n1288_
.sym 11867 $abc$8827$new_n1287_
.sym 11868 $abc$8827$new_n1290_
.sym 11869 adr[1]
.sym 11870 $abc$8827$new_n1294_
.sym 11871 adr[21]
.sym 11872 adr[22]
.sym 11873 adr[31]
.sym 11878 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 11879 dat[16]
.sym 11881 dat[21]
.sym 11882 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 11883 servant.mdu_rs1[4]
.sym 11885 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 11886 servant.mdu_rs1[30]
.sym 11887 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 11888 $abc$8827$new_n1644_
.sym 11890 dat[27]
.sym 11891 dat[29]
.sym 11893 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 11894 $abc$8827$new_n1291_
.sym 11895 tx_to_pc.clock_count[3]
.sym 11896 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 11898 tx_to_pc.clock_count[0]
.sym 11899 my_adr[29]
.sym 11901 servant.mdu_rs1[30]
.sym 11907 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 11908 servant.wb_ibus_adr[31]
.sym 11909 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 11910 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11913 servant.wb_ibus_adr[10]
.sym 11915 servant.mdu_rs1[7]
.sym 11916 servant.mdu_rs1[29]
.sym 11917 servant.wb_ibus_adr[11]
.sym 11918 servant.wb_ibus_adr[7]
.sym 11922 servant.mdu_rs1[31]
.sym 11923 servant.wb_ibus_adr[8]
.sym 11926 $abc$8827$new_n1705_
.sym 11928 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11930 servant.wb_ibus_adr[29]
.sym 11937 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 11938 servant.wb_ibus_adr[9]
.sym 11940 servant.wb_ibus_adr[9]
.sym 11946 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11948 servant.wb_ibus_adr[31]
.sym 11949 servant.mdu_rs1[31]
.sym 11952 servant.wb_ibus_adr[7]
.sym 11953 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11955 servant.mdu_rs1[7]
.sym 11961 servant.wb_ibus_adr[8]
.sym 11964 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 11965 $abc$8827$new_n1705_
.sym 11966 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 11967 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 11970 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 11972 servant.wb_ibus_adr[29]
.sym 11973 servant.mdu_rs1[29]
.sym 11977 servant.wb_ibus_adr[11]
.sym 11983 servant.wb_ibus_adr[10]
.sym 11986 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 11987 i_clk$SB_IO_IN_$glb_clk
.sym 11988 wb_rst_$glb_sr
.sym 11991 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 11992 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 11993 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 11994 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 11995 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 11996 tx_to_pc.clock_count[1]
.sym 12002 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 12003 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 12004 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 12011 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 12013 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 12016 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 12019 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 12021 adr[22]
.sym 12024 add
.sym 12032 tx_to_pc.clock_count[6]
.sym 12033 $PACKER_VCC_NET
.sym 12037 tx_to_pc.clock_count[5]
.sym 12039 tx_to_pc.clock_count[2]
.sym 12043 tx_to_pc.clock_count[4]
.sym 12053 tx_to_pc.clock_count[1]
.sym 12055 tx_to_pc.clock_count[3]
.sym 12058 tx_to_pc.clock_count[0]
.sym 12062 $nextpnr_ICESTORM_LC_12$O
.sym 12064 tx_to_pc.clock_count[0]
.sym 12068 $auto$alumacc.cc:474:replace_alu$1289.C[2]
.sym 12071 tx_to_pc.clock_count[1]
.sym 12074 $auto$alumacc.cc:474:replace_alu$1289.C[3]
.sym 12077 tx_to_pc.clock_count[2]
.sym 12080 $auto$alumacc.cc:474:replace_alu$1289.C[4]
.sym 12082 tx_to_pc.clock_count[3]
.sym 12083 $PACKER_VCC_NET
.sym 12086 $auto$alumacc.cc:474:replace_alu$1289.C[5]
.sym 12088 $PACKER_VCC_NET
.sym 12089 tx_to_pc.clock_count[4]
.sym 12092 $auto$alumacc.cc:474:replace_alu$1289.C[6]
.sym 12095 tx_to_pc.clock_count[5]
.sym 12098 $nextpnr_ICESTORM_LC_13$I3
.sym 12101 tx_to_pc.clock_count[6]
.sym 12104 $nextpnr_ICESTORM_LC_13$COUT
.sym 12107 $PACKER_VCC_NET
.sym 12108 $nextpnr_ICESTORM_LC_13$I3
.sym 12114 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 12115 tx_to_pc.data_index[1]
.sym 12116 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 12117 tx_to_pc.data_index[2]
.sym 12118 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 12119 tx_to_pc.data_index[0]
.sym 12120 servant.mdu_op[1]
.sym 12125 tx_to_pc.state[0]
.sym 12127 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 12128 dat[16]
.sym 12129 $PACKER_VCC_NET
.sym 12130 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 12132 recieve
.sym 12134 $abc$8827$new_n1682_
.sym 12138 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 12148 $nextpnr_ICESTORM_LC_13$COUT
.sym 12153 my_adr[26]
.sym 12155 tx_to_pc.state[1]
.sym 12159 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 12163 my_adr[25]
.sym 12165 tx_to_pc.state[0]
.sym 12168 adr[26]
.sym 12171 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 12172 recieve
.sym 12173 tx_to_pc.state[0]
.sym 12174 adr[24]
.sym 12175 adr[25]
.sym 12180 add
.sym 12181 adr[22]
.sym 12184 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 12186 tx_to_pc.state[1]
.sym 12187 tx_to_pc.state[0]
.sym 12188 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 12189 $nextpnr_ICESTORM_LC_13$COUT
.sym 12195 add
.sym 12198 adr[26]
.sym 12199 adr[24]
.sym 12200 adr[25]
.sym 12201 adr[22]
.sym 12206 recieve
.sym 12210 tx_to_pc.state[0]
.sym 12212 tx_to_pc.state[1]
.sym 12219 tx_to_pc.state[0]
.sym 12223 recieve
.sym 12224 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 12225 my_adr[25]
.sym 12228 recieve
.sym 12229 my_adr[26]
.sym 12231 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 12233 wb_clk_$glb_clk
.sym 12247 tx_to_pc.clock_count[6]
.sym 12250 dat[30]
.sym 12251 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 12253 tx_to_pc.clock_count[4]
.sym 12254 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 12263 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 12266 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 12309 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 12333 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702
.sym 12335 from_ble[1]
.sym 12336 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 12337 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 12338 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 12339 from_ble[4]
.sym 12340 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 12341 from_ble[3]
.sym 12345 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 12350 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12357 wb_mem_dat[9]
.sym 12358 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 12369 wb_clk
.sym 12378 from_ble[5]
.sym 12379 wb_mem_dat[5]
.sym 12380 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 12382 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 12383 servant.cpu.cpu.cnt_done
.sym 12384 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12387 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 12388 from_ble[0]
.sym 12390 recieve
.sym 12394 wb_mem_dat[1]
.sym 12397 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12398 wb_mem_dat[0]
.sym 12399 wb_mem_dat[4]
.sym 12400 wb_mem_dat[3]
.sym 12401 from_ble[1]
.sym 12404 wb_mem_dat[3]
.sym 12405 from_ble[4]
.sym 12407 from_ble[3]
.sym 12408 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12410 wb_mem_dat[3]
.sym 12411 from_ble[3]
.sym 12412 recieve
.sym 12416 from_ble[4]
.sym 12417 wb_mem_dat[4]
.sym 12419 recieve
.sym 12423 from_ble[1]
.sym 12424 recieve
.sym 12425 wb_mem_dat[1]
.sym 12428 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 12429 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12430 wb_mem_dat[3]
.sym 12434 servant.cpu.cpu.cnt_done
.sym 12435 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 12436 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12437 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12441 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12442 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 12443 wb_mem_dat[4]
.sym 12446 recieve
.sym 12447 from_ble[5]
.sym 12448 wb_mem_dat[5]
.sym 12453 recieve
.sym 12454 wb_mem_dat[0]
.sym 12455 from_ble[0]
.sym 12457 wb_clk_$glb_clk
.sym 12465 servant.wb_timer_rdt[2]
.sym 12466 servant.wb_timer_rdt[3]
.sym 12467 servant.wb_timer_rdt[4]
.sym 12468 servant.wb_timer_rdt[5]
.sym 12469 servant.wb_timer_rdt[6]
.sym 12470 servant.wb_timer_rdt[7]
.sym 12472 adr[7]
.sym 12473 adr[7]
.sym 12475 dat[3]
.sym 12476 servant.cpu.cpu.state.stage_two_req
.sym 12479 dat[4]
.sym 12480 from_ble[0]
.sym 12481 dat[1]
.sym 12486 from_ble[5]
.sym 12492 wb_mem_dat[0]
.sym 12496 servant.wb_timer_rdt[2]
.sym 12498 wb_mem_dat[3]
.sym 12504 servant.wb_timer_rdt[8]
.sym 12505 servant.wb_timer_rdt[6]
.sym 12506 rx_from_ble.data_index[2]
.sym 12507 servant.wb_timer_rdt[7]
.sym 12512 dat[0]
.sym 12513 adr[3]
.sym 12514 servant.wb_timer_rdt[2]
.sym 12516 dat[4]
.sym 12518 servant.wb_timer_rdt[4]
.sym 12519 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 12520 servant.timer.mtimecmp[5]
.sym 12524 servant.wb_timer_rdt[9]
.sym 12541 wb_mem_dat[5]
.sym 12543 wb_mem_dat[4]
.sym 12545 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 12548 wb_mem_dat[0]
.sym 12549 wb_mem_dat[2]
.sym 12550 wb_mem_dat[3]
.sym 12552 $abc$8827$new_n1731_
.sym 12554 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12555 $abc$8827$new_n1881_
.sym 12562 $PACKER_VCC_NET
.sym 12564 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 12565 wb_mem_dat[6]
.sym 12567 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 12568 wb_mem_dat[1]
.sym 12570 $PACKER_VCC_NET
.sym 12572 $nextpnr_ICESTORM_LC_6$O
.sym 12574 wb_mem_dat[0]
.sym 12578 $auto$alumacc.cc:474:replace_alu$1349.C[2]
.sym 12580 $PACKER_VCC_NET
.sym 12581 wb_mem_dat[1]
.sym 12584 $auto$alumacc.cc:474:replace_alu$1349.C[3]
.sym 12586 $PACKER_VCC_NET
.sym 12587 wb_mem_dat[2]
.sym 12588 $auto$alumacc.cc:474:replace_alu$1349.C[2]
.sym 12590 $auto$alumacc.cc:474:replace_alu$1349.C[4]
.sym 12592 $PACKER_VCC_NET
.sym 12593 wb_mem_dat[3]
.sym 12594 $auto$alumacc.cc:474:replace_alu$1349.C[3]
.sym 12596 $auto$alumacc.cc:474:replace_alu$1349.C[5]
.sym 12598 wb_mem_dat[4]
.sym 12599 $PACKER_VCC_NET
.sym 12600 $auto$alumacc.cc:474:replace_alu$1349.C[4]
.sym 12604 $PACKER_VCC_NET
.sym 12605 wb_mem_dat[5]
.sym 12606 $auto$alumacc.cc:474:replace_alu$1349.C[5]
.sym 12609 wb_mem_dat[6]
.sym 12610 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12612 $abc$8827$new_n1731_
.sym 12615 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 12616 $abc$8827$new_n1881_
.sym 12617 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 12619 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6480
.sym 12620 i_clk$SB_IO_IN_$glb_clk
.sym 12622 servant.wb_timer_rdt[8]
.sym 12623 servant.wb_timer_rdt[9]
.sym 12624 servant.wb_timer_rdt[10]
.sym 12625 servant.wb_timer_rdt[11]
.sym 12626 servant.wb_timer_rdt[12]
.sym 12627 servant.wb_timer_rdt[13]
.sym 12628 servant.wb_timer_rdt[14]
.sym 12629 servant.wb_timer_rdt[15]
.sym 12635 dat[5]
.sym 12640 servant.wb_timer_rdt[1]
.sym 12644 wb_mem_dat[0]
.sym 12645 wb_mem_dat[5]
.sym 12646 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 12650 servant.wb_timer_rdt[4]
.sym 12651 wb_mem_dat[6]
.sym 12652 servant.timer.mtimecmp[5]
.sym 12654 servant.cpu.rf_ram_if.wen0_r
.sym 12655 servant.wb_timer_rdt[1]
.sym 12656 $abc$8827$new_n1829_
.sym 12657 rx_from_ble.data_index[2]
.sym 12663 servant.mdu_op[2]
.sym 12665 servant.cpu.rf_ram_if.wen0_r
.sym 12669 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 12670 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12671 servant.cpu.rf_ram_if.wcnt[0]
.sym 12673 wb_mem_dat[1]
.sym 12675 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 12677 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12678 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12680 servant.wb_dbus_ack
.sym 12682 $abc$8827$new_n1829_
.sym 12683 servant.cpu.cpu.cnt_en
.sym 12685 servant.cpu.rf_ram_if.wen1_r
.sym 12686 servant.cpu.cpu.state.stage_two_req
.sym 12688 wb_mem_dat[5]
.sym 12693 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12694 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12696 servant.mdu_op[2]
.sym 12697 servant.cpu.cpu.state.stage_two_req
.sym 12698 wb_mem_dat[5]
.sym 12699 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12702 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 12703 wb_mem_dat[5]
.sym 12704 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12708 servant.mdu_op[2]
.sym 12709 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12710 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12711 $abc$8827$new_n1829_
.sym 12715 servant.cpu.rf_ram_if.wen1_r
.sym 12716 servant.cpu.rf_ram_if.wcnt[0]
.sym 12717 servant.cpu.rf_ram_if.wen0_r
.sym 12720 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 12721 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12722 servant.cpu.cpu.cnt_en
.sym 12723 servant.wb_dbus_ack
.sym 12728 wb_mem_dat[1]
.sym 12733 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12734 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 12741 wb_mem_dat[5]
.sym 12742 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12744 wb_rst_$glb_sr
.sym 12745 servant.wb_timer_rdt[16]
.sym 12746 servant.wb_timer_rdt[17]
.sym 12747 servant.wb_timer_rdt[18]
.sym 12748 servant.wb_timer_rdt[19]
.sym 12749 servant.wb_timer_rdt[20]
.sym 12750 servant.wb_timer_rdt[21]
.sym 12751 servant.wb_timer_rdt[22]
.sym 12752 servant.wb_timer_rdt[23]
.sym 12755 servant.cpu.cpu.immdec.imm30_25[1]
.sym 12757 servant.mdu_op[2]
.sym 12759 servant.timer.mtimecmp[1]
.sym 12760 servant.wb_timer_rdt[11]
.sym 12761 $abc$8827$new_n1881_
.sym 12766 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 12767 servant.cpu.rf_ram_if.wcnt[0]
.sym 12768 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 12769 $abc$8827$new_n1716_
.sym 12770 servant.wb_timer_rdt[3]
.sym 12771 wb_mem_dat[3]
.sym 12774 servant.wb_timer_rdt[5]
.sym 12775 servant.wb_timer_rdt[2]
.sym 12776 servant.wb_timer_rdt[0]
.sym 12777 wb_mem_dat[0]
.sym 12778 adr[9]
.sym 12779 servant.wb_timer_rdt[15]
.sym 12780 servant.wb_timer_rdt[17]
.sym 12788 $PACKER_VCC_NET
.sym 12790 servant.wb_dbus_ack
.sym 12792 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12794 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 12796 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 12797 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 12798 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 12800 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 12802 wb_mem_dat[0]
.sym 12803 servant.cpu.cpu.branch_op
.sym 12804 servant.mdu_op[1]
.sym 12805 servant.cpu.cpu.decode.opcode[2]
.sym 12810 wb_mem_dat[0]
.sym 12812 wb_mem_dat[1]
.sym 12813 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 12814 wb_mem_dat[2]
.sym 12815 servant.cpu.cpu.decode.opcode[0]
.sym 12819 wb_mem_dat[0]
.sym 12821 $PACKER_VCC_NET
.sym 12825 servant.cpu.cpu.branch_op
.sym 12827 servant.cpu.cpu.decode.opcode[2]
.sym 12828 servant.cpu.cpu.decode.opcode[0]
.sym 12831 servant.wb_dbus_ack
.sym 12833 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 12834 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 12837 wb_mem_dat[1]
.sym 12839 wb_mem_dat[2]
.sym 12840 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12844 servant.cpu.cpu.branch_op
.sym 12846 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 12849 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 12851 wb_mem_dat[1]
.sym 12852 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12855 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 12856 wb_mem_dat[0]
.sym 12857 servant.wb_dbus_ack
.sym 12858 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 12863 servant.cpu.cpu.decode.opcode[2]
.sym 12864 servant.mdu_op[1]
.sym 12865 $abc$8827$auto$dff2dffe.cc:175:make_patterns_logic$7766
.sym 12866 i_clk$SB_IO_IN_$glb_clk
.sym 12868 servant.wb_timer_rdt[24]
.sym 12869 servant.wb_timer_rdt[25]
.sym 12870 servant.wb_timer_rdt[26]
.sym 12871 servant.wb_timer_rdt[27]
.sym 12872 servant.wb_timer_rdt[28]
.sym 12873 servant.wb_timer_rdt[29]
.sym 12874 servant.wb_timer_rdt[30]
.sym 12875 servant.wb_timer_rdt[31]
.sym 12881 servant.wb_timer_rdt[22]
.sym 12883 servant.wb_timer_rdt[19]
.sym 12884 $PACKER_VCC_NET
.sym 12885 servant.wb_timer_rdt[23]
.sym 12886 adr[8]
.sym 12888 $PACKER_VCC_NET
.sym 12891 dat[5]
.sym 12892 servant.wb_timer_rdt[6]
.sym 12893 servant.cpu.rreg0[0]
.sym 12895 servant.wb_timer_rdt[29]
.sym 12897 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 12899 adr[4]
.sym 12901 servant.wb_timer_rdt[8]
.sym 12902 servant.wb_timer_rdt[7]
.sym 12903 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 12909 servant.cpu.rreg0[0]
.sym 12910 servant.wb_dbus_ack
.sym 12911 servant.mdu_op[1]
.sym 12912 servant.cpu.cpu.decode.opcode[2]
.sym 12916 servant.mdu_rs1[31]
.sym 12917 servant.cpu.rdata0
.sym 12918 servant.cpu.cpu.branch_op
.sym 12920 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 12922 servant.mdu_rs1[30]
.sym 12924 $abc$8827$new_n1279_
.sym 12925 servant.wb_timer_rdt[1]
.sym 12927 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 12928 wb_mem_rdt[1]
.sym 12930 servant.mdu_op[0]
.sym 12931 servant.mdu_op[2]
.sym 12932 servant.wb_ibus_ack
.sym 12933 servant.cpu.cpu.bufreg_sh_signed
.sym 12935 servant.cpu.cpu.decode.opcode[0]
.sym 12936 $abc$8827$new_n1830_
.sym 12938 servant.cpu.cpu.immdec.imm30_25[1]
.sym 12939 servant.mdu_op[2]
.sym 12940 servant.wb_dbus_we
.sym 12942 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 12943 servant.wb_ibus_ack
.sym 12944 servant.cpu.cpu.immdec.imm30_25[1]
.sym 12948 servant.cpu.cpu.decode.opcode[0]
.sym 12949 servant.cpu.cpu.branch_op
.sym 12950 servant.cpu.cpu.decode.opcode[2]
.sym 12951 $abc$8827$new_n1279_
.sym 12954 servant.wb_dbus_we
.sym 12955 servant.cpu.cpu.bufreg_sh_signed
.sym 12956 servant.mdu_op[1]
.sym 12957 servant.mdu_op[0]
.sym 12960 servant.mdu_op[2]
.sym 12961 servant.wb_dbus_we
.sym 12962 servant.cpu.cpu.bufreg_sh_signed
.sym 12963 servant.mdu_op[1]
.sym 12966 servant.mdu_op[2]
.sym 12968 servant.cpu.rreg0[0]
.sym 12969 servant.cpu.rdata0
.sym 12972 servant.wb_dbus_ack
.sym 12973 servant.cpu.cpu.branch_op
.sym 12974 servant.cpu.cpu.decode.opcode[2]
.sym 12975 $abc$8827$new_n1830_
.sym 12978 servant.wb_timer_rdt[1]
.sym 12979 wb_mem_rdt[1]
.sym 12980 servant.mdu_rs1[30]
.sym 12981 servant.mdu_rs1[31]
.sym 12984 servant.mdu_op[0]
.sym 12985 servant.mdu_op[2]
.sym 12987 servant.mdu_op[1]
.sym 12988 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 12989 i_clk$SB_IO_IN_$glb_clk
.sym 12991 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 12992 data_to_ble[2]
.sym 12993 data_to_ble[5]
.sym 12994 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 12995 data_to_ble[1]
.sym 12996 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 12997 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 12998 data_to_ble[3]
.sym 13005 servant.wb_dbus_ack
.sym 13006 add
.sym 13007 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 13008 servant.cpu.rf_ram_if.rdata0[1]
.sym 13010 adr[7]
.sym 13011 adr[7]
.sym 13015 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 13016 data_to_ble[1]
.sym 13018 adr[4]
.sym 13019 adr[2]
.sym 13020 adr[9]
.sym 13021 servant.wb_timer_rdt[9]
.sym 13023 servant.wb_timer_rdt[30]
.sym 13024 servant.wb_timer_rdt[4]
.sym 13025 wb_mem_dat[8]
.sym 13034 wb_mem_rdt[5]
.sym 13035 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 13036 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 13037 servant.mdu_rs1[31]
.sym 13041 $abc$8827$new_n1716_
.sym 13042 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 13044 servant.wb_timer_rdt[5]
.sym 13045 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13049 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 13050 servant.mdu_rs1[30]
.sym 13051 wb_mem_rdt[0]
.sym 13052 servant.cpu.rf_ram.rdata[1]
.sym 13054 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 13055 servant.wb_dbus_ack
.sym 13057 servant.cpu.rf_ram.regzero
.sym 13059 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 13060 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13061 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 13063 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 13065 servant.cpu.rf_ram.rdata[1]
.sym 13067 servant.cpu.rf_ram.regzero
.sym 13071 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 13072 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 13073 servant.wb_dbus_ack
.sym 13077 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 13078 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13080 servant.wb_dbus_ack
.sym 13083 servant.mdu_rs1[31]
.sym 13084 servant.mdu_rs1[30]
.sym 13085 wb_mem_rdt[0]
.sym 13086 $abc$8827$new_n1716_
.sym 13090 servant.wb_dbus_ack
.sym 13091 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 13092 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 13095 servant.mdu_rs1[31]
.sym 13096 servant.mdu_rs1[30]
.sym 13097 servant.wb_timer_rdt[5]
.sym 13098 wb_mem_rdt[5]
.sym 13102 servant.wb_dbus_ack
.sym 13103 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 13104 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 13107 servant.wb_dbus_ack
.sym 13108 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 13110 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 13111 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 13112 i_clk$SB_IO_IN_$glb_clk
.sym 13114 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 13115 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 13116 wb_mem_dat[7]
.sym 13117 wb_mem_rdt[0]
.sym 13118 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 13119 wb_mem_dat[11]
.sym 13120 wb_mem_dat[6]
.sym 13121 wb_mem_dat[13]
.sym 13126 adr[8]
.sym 13128 dat[13]
.sym 13129 wb_mem_rdt[22]
.sym 13134 $abc$8827$new_n1297_
.sym 13136 wb_mem_dat[0]
.sym 13137 adr[8]
.sym 13138 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 13139 wb_mem_rdt[1]
.sym 13140 $0\pc_active[0:0]
.sym 13141 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 13142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 13143 wb_mem_dat[6]
.sym 13144 wb_mem_dat[10]
.sym 13145 wb_mem_rdt[2]
.sym 13146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 13147 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 13148 wb_mem_dat[17]
.sym 13149 recieve
.sym 13155 servant.mdu_op[2]
.sym 13156 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 13157 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 13159 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 13160 $abc$8827$new_n1079_
.sym 13161 $abc$8827$new_n1990_
.sym 13162 servant.mdu_rs1[30]
.sym 13164 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 13166 servant.wb_timer_rdt[11]
.sym 13167 wb_mem_dat[0]
.sym 13168 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 13169 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13170 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 13171 servant.wb_timer_rdt[8]
.sym 13172 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13175 data_to[6]
.sym 13177 servant.mdu_rs1[0]
.sym 13178 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 13179 wb_mem_dat[16]
.sym 13180 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13181 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 13183 servant.cpu.cpu.mem_if.signbit
.sym 13184 servant.wb_timer_rdt[4]
.sym 13185 servant.mdu_rs1[31]
.sym 13186 wb_mem_rdt[4]
.sym 13188 servant.wb_timer_rdt[8]
.sym 13189 servant.mdu_rs1[30]
.sym 13190 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 13191 servant.mdu_rs1[31]
.sym 13194 servant.mdu_rs1[30]
.sym 13195 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 13196 servant.mdu_rs1[31]
.sym 13197 servant.wb_timer_rdt[11]
.sym 13200 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13201 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 13203 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 13206 wb_mem_dat[0]
.sym 13207 servant.mdu_rs1[0]
.sym 13208 wb_mem_dat[16]
.sym 13209 $abc$8827$new_n1990_
.sym 13212 wb_mem_rdt[4]
.sym 13213 servant.mdu_rs1[30]
.sym 13214 servant.wb_timer_rdt[4]
.sym 13215 servant.mdu_rs1[31]
.sym 13218 $abc$8827$new_n1079_
.sym 13219 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 13220 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13221 data_to[6]
.sym 13224 servant.mdu_op[2]
.sym 13225 servant.cpu.cpu.mem_if.signbit
.sym 13230 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 13231 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 13232 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13234 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 13235 i_clk$SB_IO_IN_$glb_clk
.sym 13237 wb_mem_dat[16]
.sym 13238 wb_mem_dat[10]
.sym 13239 wb_mem_dat[15]
.sym 13240 wb_mem_dat[12]
.sym 13241 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 13242 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 13243 wb_mem_dat[14]
.sym 13244 wb_mem_rdt[4]
.sym 13252 adr[6]
.sym 13253 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 13254 wb_mem_dat[13]
.sym 13255 adr[6]
.sym 13258 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 13259 adr[6]
.sym 13261 servant.wb_timer_rdt[17]
.sym 13263 wb_mem_rdt[0]
.sym 13264 adr[5]
.sym 13265 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 13266 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 13267 adr[5]
.sym 13268 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 13269 servant.cpu.cpu.mem_if.signbit
.sym 13270 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13271 servant.mdu_rs1[31]
.sym 13272 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 13278 $abc$8827$new_n1994_
.sym 13279 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 13280 wb_mem_rdt[31]
.sym 13281 servant.wb_dbus_ack
.sym 13283 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13284 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13286 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 13287 wb_mem_dat[31]
.sym 13289 servant.mdu_rs1[30]
.sym 13290 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13291 servant.cpu.cpu.decode.opcode[0]
.sym 13292 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 13293 servant.wb_timer_rdt[9]
.sym 13295 servant.wb_timer_rdt[30]
.sym 13297 servant.mdu_rs1[31]
.sym 13298 wb_mem_rdt[30]
.sym 13300 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 13303 wb_mem_dat[10]
.sym 13305 wb_mem_dat[9]
.sym 13306 servant.wb_timer_rdt[31]
.sym 13309 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 13311 $abc$8827$new_n1994_
.sym 13312 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 13313 servant.cpu.cpu.decode.opcode[0]
.sym 13314 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13317 servant.wb_dbus_ack
.sym 13319 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13320 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13323 wb_mem_dat[31]
.sym 13324 servant.wb_dbus_ack
.sym 13325 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 13330 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 13331 servant.wb_dbus_ack
.sym 13332 wb_mem_dat[10]
.sym 13335 servant.mdu_rs1[30]
.sym 13336 servant.mdu_rs1[31]
.sym 13337 wb_mem_rdt[31]
.sym 13338 servant.wb_timer_rdt[31]
.sym 13341 servant.wb_dbus_ack
.sym 13342 wb_mem_dat[9]
.sym 13343 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 13347 servant.wb_timer_rdt[9]
.sym 13348 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 13349 servant.mdu_rs1[30]
.sym 13350 servant.mdu_rs1[31]
.sym 13353 servant.wb_timer_rdt[30]
.sym 13354 servant.mdu_rs1[30]
.sym 13355 servant.mdu_rs1[31]
.sym 13356 wb_mem_rdt[30]
.sym 13357 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 13358 i_clk$SB_IO_IN_$glb_clk
.sym 13360 wb_mem_rdt[1]
.sym 13361 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 13362 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 13363 wb_mem_rdt[2]
.sym 13364 wb_mem_rdt[3]
.sym 13365 to_pc$SB_IO_OUT
.sym 13366 servant.cpu.cpu.immdec.imm7
.sym 13367 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 13374 wb_mem_dat[8]
.sym 13377 servant.mdu_rs1[30]
.sym 13379 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13380 wb_mem_dat[9]
.sym 13383 servant.mdu_op[0]
.sym 13384 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 13385 wb_mem_dat[30]
.sym 13386 data_to[3]
.sym 13387 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 13388 data_to[2]
.sym 13389 servant.mdu_rs1[0]
.sym 13390 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 13391 adr[4]
.sym 13393 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13394 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13395 data_to[7]
.sym 13401 servant.cpu.cpu.decode.opcode[0]
.sym 13408 wb_mem_rdt[4]
.sym 13409 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 13410 servant.cpu.cpu.branch_op
.sym 13411 wb_mem_rdt[6]
.sym 13412 $0\pc_active[0:0]
.sym 13416 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 13420 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13423 wb_mem_rdt[0]
.sym 13425 wb_mem_rdt[1]
.sym 13426 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 13428 wb_mem_rdt[2]
.sym 13429 wb_mem_rdt[3]
.sym 13431 servant.cpu.cpu.immdec.imm7
.sym 13435 wb_mem_rdt[1]
.sym 13440 wb_mem_rdt[4]
.sym 13447 wb_mem_rdt[6]
.sym 13455 wb_mem_rdt[0]
.sym 13458 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 13459 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13460 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 13464 wb_mem_rdt[3]
.sym 13472 wb_mem_rdt[2]
.sym 13476 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 13477 servant.cpu.cpu.decode.opcode[0]
.sym 13478 servant.cpu.cpu.immdec.imm7
.sym 13479 servant.cpu.cpu.branch_op
.sym 13480 $0\pc_active[0:0]
.sym 13481 wb_clk_$glb_clk
.sym 13483 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_
.sym 13484 $abc$8827$new_n1108_
.sym 13485 $abc$8827$new_n1105_
.sym 13486 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13487 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13488 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13489 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_
.sym 13490 $abc$8827$new_n1397_
.sym 13494 my_adr[1]
.sym 13496 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 13497 servant.cpu.rf_ram_if.rtrig1
.sym 13498 wb_mem_rdt[2]
.sym 13501 servant.cpu.cpu.cnt_en
.sym 13502 adr[7]
.sym 13503 dat[20]
.sym 13504 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 13505 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 13506 dat[19]
.sym 13507 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 13508 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13509 adr[5]
.sym 13510 my_adr[4]
.sym 13511 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 13512 adr[9]
.sym 13513 tx_to_pc.data_index[2]
.sym 13514 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 13515 adr[2]
.sym 13516 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13517 adr[4]
.sym 13518 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 13524 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 13526 servant.cpu.cpu.immdec.imm30_25[4]
.sym 13527 tx_to_pc.state[0]
.sym 13528 servant.cpu.cpu.immdec.imm30_25[2]
.sym 13531 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 13532 servant.cpu.cpu.immdec.imm30_25[3]
.sym 13534 servant.mdu_rs1[30]
.sym 13536 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 13537 wb_mem_rdt[22]
.sym 13538 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 13539 tx_to_pc.data_index[2]
.sym 13540 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13541 servant.wb_timer_rdt[22]
.sym 13542 tx_to_pc.state[1]
.sym 13543 servant.cpu.cpu.immdec.imm30_25[5]
.sym 13544 wb_mem_rdt[30]
.sym 13545 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 13546 servant.mdu_rs1[31]
.sym 13548 servant.wb_ibus_ack
.sym 13550 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 13551 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 13554 wb_mem_rdt[26]
.sym 13558 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 13559 servant.cpu.cpu.immdec.imm30_25[4]
.sym 13560 servant.wb_ibus_ack
.sym 13563 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 13564 tx_to_pc.data_index[2]
.sym 13565 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 13570 servant.cpu.cpu.immdec.imm30_25[5]
.sym 13571 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13572 servant.wb_ibus_ack
.sym 13575 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 13576 wb_mem_rdt[30]
.sym 13577 servant.wb_ibus_ack
.sym 13581 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 13582 servant.cpu.cpu.immdec.imm30_25[3]
.sym 13584 servant.wb_ibus_ack
.sym 13587 servant.wb_ibus_ack
.sym 13588 servant.cpu.cpu.immdec.imm30_25[2]
.sym 13589 wb_mem_rdt[26]
.sym 13593 wb_mem_rdt[22]
.sym 13594 servant.wb_timer_rdt[22]
.sym 13595 servant.mdu_rs1[31]
.sym 13596 servant.mdu_rs1[30]
.sym 13599 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 13601 tx_to_pc.state[0]
.sym 13602 tx_to_pc.state[1]
.sym 13603 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7452
.sym 13604 i_clk$SB_IO_IN_$glb_clk
.sym 13606 adr[3]
.sym 13607 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 13608 adr[2]
.sym 13609 adr[4]
.sym 13610 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 13611 adr[12]
.sym 13612 wb_mem_rdt[26]
.sym 13613 adr[5]
.sym 13621 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 13622 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 13627 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 13629 servant.cpu.cpu.bufreg2_q
.sym 13630 tx_to_pc.data_index[1]
.sym 13631 $0\pc_active[0:0]
.sym 13632 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 13633 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 13634 tx_to_pc.data_index[0]
.sym 13635 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5253[2]_new_inv_
.sym 13636 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13637 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 13638 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 13639 adr[3]
.sym 13640 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 13641 recieve
.sym 13647 data_to[1]
.sym 13649 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 13651 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 13653 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 13654 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13657 data_to[4]
.sym 13658 data_to[3]
.sym 13660 data_to[2]
.sym 13661 data_to[0]
.sym 13662 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13663 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 13665 data_to[7]
.sym 13667 data_to[5]
.sym 13669 $abc$8827$new_n1079_
.sym 13670 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 13672 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 13673 tx_to_pc.data_index[2]
.sym 13674 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 13676 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 13677 $abc$8827$new_n1079_
.sym 13678 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 13680 data_to[1]
.sym 13681 $abc$8827$new_n1079_
.sym 13682 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 13683 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13686 data_to[4]
.sym 13687 $abc$8827$new_n1079_
.sym 13688 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13689 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 13692 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 13693 tx_to_pc.data_index[2]
.sym 13695 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 13698 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13699 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 13700 $abc$8827$new_n1079_
.sym 13701 data_to[3]
.sym 13704 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 13705 $abc$8827$new_n1079_
.sym 13706 data_to[2]
.sym 13707 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13710 data_to[0]
.sym 13711 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13712 $abc$8827$new_n1079_
.sym 13713 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 13716 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 13717 $abc$8827$new_n1079_
.sym 13718 data_to[5]
.sym 13719 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13722 $abc$8827$new_n1079_
.sym 13723 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 13724 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 13725 data_to[7]
.sym 13726 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6624
.sym 13727 i_clk$SB_IO_IN_$glb_clk
.sym 13729 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 13730 adr[11]
.sym 13731 adr[9]
.sym 13732 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[75]_new_
.sym 13733 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 13734 adr[10]
.sym 13735 $abc$8827$new_n1333_
.sym 13736 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 13738 wb_mem_dat[9]
.sym 13741 my_adr[5]
.sym 13742 wb_mem_rdt[26]
.sym 13743 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 13744 cyc
.sym 13746 adr[5]
.sym 13748 adr[3]
.sym 13749 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 13751 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 13752 adr[2]
.sym 13753 $abc$8827$new_n1628_
.sym 13755 adr[4]
.sym 13757 $abc$8827$new_n1629_
.sym 13758 adr[8]
.sym 13759 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 13760 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 13761 wb_mem_rdt[26]
.sym 13762 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 13763 adr[5]
.sym 13764 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 13771 $abc$8827$new_n1492_
.sym 13773 servant.wb_ibus_adr[3]
.sym 13774 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 13776 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13778 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13779 servant.mdu_rs1[3]
.sym 13780 servant.wb_ibus_adr[4]
.sym 13785 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 13786 servant.wb_ibus_adr[5]
.sym 13787 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 13789 servant.mdu_rs1[4]
.sym 13792 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13794 $abc$8827$new_n1491_
.sym 13795 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 13797 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 13798 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 13800 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13801 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 13803 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 13804 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13805 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 13806 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 13809 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 13810 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 13811 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 13812 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 13815 servant.wb_ibus_adr[5]
.sym 13821 servant.wb_ibus_adr[4]
.sym 13828 servant.wb_ibus_adr[4]
.sym 13829 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13830 servant.mdu_rs1[4]
.sym 13835 servant.wb_ibus_adr[3]
.sym 13840 servant.wb_ibus_adr[3]
.sym 13841 servant.mdu_rs1[3]
.sym 13842 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13845 $abc$8827$new_n1492_
.sym 13846 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 13847 $abc$8827$new_n1491_
.sym 13848 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 13849 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548_$glb_ce
.sym 13850 i_clk$SB_IO_IN_$glb_clk
.sym 13851 wb_rst_$glb_sr
.sym 13852 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 13853 adr[23]
.sym 13854 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5229[2]_new_inv_
.sym 13855 $abc$8827$new_n1621_
.sym 13856 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[77]_new_
.sym 13857 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[2]_new_inv_
.sym 13858 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 13859 $abc$8827$new_n1474_
.sym 13864 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 13865 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 13867 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 13868 my_adr[9]
.sym 13869 dat[25]
.sym 13870 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 13872 my_adr[10]
.sym 13873 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 13875 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 13876 adr[9]
.sym 13877 adr[4]
.sym 13878 wb_mem_dat[30]
.sym 13879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 13880 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 13881 servant.mdu_rs1[0]
.sym 13884 servant.mdu_rs1[7]
.sym 13885 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 13886 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 13887 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 13893 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 13895 adr[29]
.sym 13896 adr[27]
.sym 13899 servant.mdu_rs1[4]
.sym 13901 adr[28]
.sym 13904 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13907 servant.mdu_rs1[8]
.sym 13908 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13909 servant.wb_ibus_adr[8]
.sym 13912 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 13914 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 13915 adr[30]
.sym 13917 servant.mdu_rs1[9]
.sym 13918 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 13920 servant.cpu.cpu.bufreg_en
.sym 13921 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 13922 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 13923 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 13924 servant.wb_ibus_adr[9]
.sym 13927 servant.mdu_rs1[8]
.sym 13933 servant.mdu_rs1[4]
.sym 13938 adr[29]
.sym 13939 adr[28]
.sym 13940 adr[30]
.sym 13941 adr[27]
.sym 13944 servant.mdu_rs1[9]
.sym 13945 servant.wb_ibus_adr[9]
.sym 13947 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13950 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 13951 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 13952 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 13953 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 13957 servant.wb_ibus_adr[8]
.sym 13958 servant.mdu_rs1[8]
.sym 13959 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 13965 servant.mdu_rs1[9]
.sym 13968 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 13969 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 13970 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 13971 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 13972 servant.cpu.cpu.bufreg_en
.sym 13973 i_clk$SB_IO_IN_$glb_clk
.sym 13975 servant.mdu_rs1[9]
.sym 13976 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 13977 $abc$8827$new_n1468_
.sym 13978 servant.mdu_rs1[10]
.sym 13979 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 13980 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 13981 $0\pc_active[0:0]
.sym 13982 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5165[1]_new_inv_
.sym 13988 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 13989 dat[20]
.sym 13990 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 13991 tx_to_pc.state[1]
.sym 13992 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 13994 adr[6]
.sym 13996 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 13997 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 13999 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 14001 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 14004 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 14005 $abc$8827$new_n1636_
.sym 14006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 14007 dat[26]
.sym 14008 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 14009 tx_to_pc.data_index[2]
.sym 14010 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 14016 $abc$8827$new_n1288_
.sym 14017 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 14018 $abc$8827$new_n1295_
.sym 14019 servant.wb_ibus_adr[1]
.sym 14020 my_adr[21]
.sym 14021 adr[21]
.sym 14022 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 14023 adr[31]
.sym 14024 adr[0]
.sym 14025 adr[23]
.sym 14026 recieve
.sym 14027 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14028 adr[8]
.sym 14031 my_adr[31]
.sym 14032 $abc$8827$new_n1292_
.sym 14033 $abc$8827$new_n1289_
.sym 14034 $abc$8827$new_n1290_
.sym 14036 adr[9]
.sym 14037 $abc$8827$new_n1291_
.sym 14039 adr[7]
.sym 14040 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 14042 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 14043 adr[1]
.sym 14045 adr[6]
.sym 14046 $abc$8827$new_n1293_
.sym 14047 my_adr[1]
.sym 14049 $abc$8827$new_n1292_
.sym 14050 $abc$8827$new_n1289_
.sym 14051 $abc$8827$new_n1290_
.sym 14052 $abc$8827$new_n1291_
.sym 14055 adr[0]
.sym 14056 $abc$8827$new_n1288_
.sym 14057 $abc$8827$new_n1293_
.sym 14058 adr[1]
.sym 14061 adr[6]
.sym 14062 adr[8]
.sym 14063 adr[9]
.sym 14064 adr[7]
.sym 14067 recieve
.sym 14068 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14069 servant.wb_ibus_adr[1]
.sym 14070 my_adr[1]
.sym 14073 adr[23]
.sym 14074 adr[31]
.sym 14075 $abc$8827$new_n1295_
.sym 14076 adr[21]
.sym 14079 recieve
.sym 14080 my_adr[21]
.sym 14081 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 14085 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 14086 recieve
.sym 14088 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 14091 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 14093 recieve
.sym 14094 my_adr[31]
.sym 14096 wb_clk_$glb_clk
.sym 14098 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 14099 $abc$8827$new_n1651_
.sym 14100 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 14101 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 14102 sel[0]
.sym 14103 sel[2]
.sym 14104 $abc$8827$new_n1293_
.sym 14105 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 14113 dat[26]
.sym 14115 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 14118 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 14119 my_adr[31]
.sym 14120 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 14121 dat[29]
.sym 14125 tx_to_pc.data_index[0]
.sym 14127 recieve
.sym 14130 $0\pc_active[0:0]
.sym 14133 tx_to_pc.data_index[1]
.sym 14141 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 14146 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14154 tx_to_pc.clock_count[1]
.sym 14157 tx_to_pc.clock_count[5]
.sym 14159 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 14163 tx_to_pc.clock_count[4]
.sym 14165 tx_to_pc.clock_count[0]
.sym 14166 tx_to_pc.clock_count[3]
.sym 14167 tx_to_pc.clock_count[2]
.sym 14168 tx_to_pc.clock_count[6]
.sym 14171 $nextpnr_ICESTORM_LC_17$O
.sym 14173 tx_to_pc.clock_count[0]
.sym 14177 $auto$alumacc.cc:474:replace_alu$1337.C[2]
.sym 14179 tx_to_pc.clock_count[1]
.sym 14183 $auto$alumacc.cc:474:replace_alu$1337.C[3]
.sym 14185 tx_to_pc.clock_count[2]
.sym 14187 $auto$alumacc.cc:474:replace_alu$1337.C[2]
.sym 14189 $auto$alumacc.cc:474:replace_alu$1337.C[4]
.sym 14191 tx_to_pc.clock_count[3]
.sym 14193 $auto$alumacc.cc:474:replace_alu$1337.C[3]
.sym 14195 $auto$alumacc.cc:474:replace_alu$1337.C[5]
.sym 14197 tx_to_pc.clock_count[4]
.sym 14199 $auto$alumacc.cc:474:replace_alu$1337.C[4]
.sym 14201 $auto$alumacc.cc:474:replace_alu$1337.C[6]
.sym 14203 tx_to_pc.clock_count[5]
.sym 14205 $auto$alumacc.cc:474:replace_alu$1337.C[5]
.sym 14208 tx_to_pc.clock_count[6]
.sym 14211 $auto$alumacc.cc:474:replace_alu$1337.C[6]
.sym 14214 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14217 tx_to_pc.clock_count[1]
.sym 14218 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 14219 i_clk$SB_IO_IN_$glb_clk
.sym 14220 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 14221 tx_to_pc.clock_count[4]
.sym 14222 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 14223 tx_to_pc.clock_count[0]
.sym 14224 tx_to_pc.clock_count[3]
.sym 14225 tx_to_pc.clock_count[2]
.sym 14226 tx_to_pc.clock_count[6]
.sym 14227 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 14228 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 14229 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 14237 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6690
.sym 14238 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 14239 dat[22]
.sym 14240 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 14241 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 14242 dat[18]
.sym 14243 dat[20]
.sym 14266 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 14269 tx_to_pc.data_index[0]
.sym 14272 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 14273 tx_to_pc.data_index[1]
.sym 14274 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 14275 tx_to_pc.data_index[2]
.sym 14280 tx_to_pc.clock_count[0]
.sym 14282 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 14284 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 14285 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14289 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 14293 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 14294 $nextpnr_ICESTORM_LC_8$O
.sym 14296 tx_to_pc.data_index[0]
.sym 14300 $auto$alumacc.cc:474:replace_alu$1331.C[2]
.sym 14302 tx_to_pc.data_index[1]
.sym 14309 tx_to_pc.data_index[2]
.sym 14310 $auto$alumacc.cc:474:replace_alu$1331.C[2]
.sym 14313 tx_to_pc.data_index[0]
.sym 14314 tx_to_pc.data_index[1]
.sym 14315 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14316 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 14319 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 14320 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14321 tx_to_pc.data_index[2]
.sym 14322 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 14326 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 14328 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 14332 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 14333 tx_to_pc.clock_count[0]
.sym 14334 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14338 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 14340 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 14341 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6672
.sym 14342 i_clk$SB_IO_IN_$glb_clk
.sym 14353 dat[27]
.sym 14355 tx_to_pc.clock_count[3]
.sym 14356 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 14361 dat[29]
.sym 14362 dat[31]
.sym 14363 tx_to_pc.clock_count[0]
.sym 14388 $abc$8827$auto$rtlil.cc:1969:NotGate$8503
.sym 14399 $abc$8827$auto$rtlil.cc:1969:NotGate$8503
.sym 14414 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 14418 wb_clk
.sym 14442 wb_clk
.sym 14456 servant.wb_timer_rdt[12]
.sym 14458 servant.wb_timer_rdt[13]
.sym 14460 servant.wb_timer_rdt[14]
.sym 14462 servant.wb_timer_rdt[15]
.sym 14465 adr[3]
.sym 14467 wb_mem_dat[11]
.sym 14468 servant.wb_timer_rdt[16]
.sym 14488 $abc$8827$new_n1257_
.sym 14489 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14490 from_ble[4]
.sym 14494 from_ble[1]
.sym 14496 $abc$8827$new_n1248_
.sym 14498 $abc$8827$new_n1251_
.sym 14499 $abc$8827$new_n1218_
.sym 14500 from_ble[3]
.sym 14504 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14506 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 14508 from_ble[3]
.sym 14509 servant.timer.mtimecmp[5]
.sym 14512 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 14513 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 14515 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14519 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14521 $abc$8827$new_n1218_
.sym 14522 from_ble[1]
.sym 14525 servant.timer.mtimecmp[5]
.sym 14531 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 14532 $abc$8827$new_n1251_
.sym 14533 from_ble[3]
.sym 14534 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 14537 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 14538 from_ble[4]
.sym 14539 $abc$8827$new_n1248_
.sym 14540 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 14543 $abc$8827$new_n1218_
.sym 14545 from_ble[4]
.sym 14546 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14549 from_ble[1]
.sym 14550 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 14551 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 14552 $abc$8827$new_n1257_
.sym 14555 $abc$8827$new_n1218_
.sym 14556 from_ble[3]
.sym 14557 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 14565 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 14566 i_clk$SB_IO_IN_$glb_clk
.sym 14582 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 14583 servant.wb_timer_rdt[10]
.sym 14585 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 14586 $abc$8827$new_n1257_
.sym 14588 $abc$8827$new_n1248_
.sym 14589 rx_from_ble.data_index[2]
.sym 14591 dat[5]
.sym 14592 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 14595 dat[5]
.sym 14600 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 14607 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 14610 dat[8]
.sym 14614 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 14616 servant.wb_timer_rdt[9]
.sym 14618 $abc$8827$new_n1218_
.sym 14623 servant.wb_timer_rdt[12]
.sym 14624 servant.wb_timer_rdt[3]
.sym 14625 servant.wb_timer_rdt[13]
.sym 14626 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 14630 $abc$8827$new_n1251_
.sym 14631 servant.wb_timer_rdt[6]
.sym 14633 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 14635 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 14636 servant.wb_timer_rdt[10]
.sym 14650 servant.wb_timer_rdt[1]
.sym 14654 servant.wb_timer_rdt[5]
.sym 14655 servant.wb_timer_rdt[6]
.sym 14659 servant.wb_timer_rdt[0]
.sym 14661 servant.wb_timer_rdt[4]
.sym 14664 servant.wb_timer_rdt[7]
.sym 14675 servant.wb_timer_rdt[2]
.sym 14676 servant.wb_timer_rdt[3]
.sym 14681 $nextpnr_ICESTORM_LC_10$O
.sym 14683 servant.wb_timer_rdt[0]
.sym 14687 $auto$alumacc.cc:474:replace_alu$1358.C[2]
.sym 14690 servant.wb_timer_rdt[1]
.sym 14693 $auto$alumacc.cc:474:replace_alu$1358.C[3]
.sym 14695 servant.wb_timer_rdt[2]
.sym 14697 $auto$alumacc.cc:474:replace_alu$1358.C[2]
.sym 14699 $auto$alumacc.cc:474:replace_alu$1358.C[4]
.sym 14701 servant.wb_timer_rdt[3]
.sym 14703 $auto$alumacc.cc:474:replace_alu$1358.C[3]
.sym 14705 $auto$alumacc.cc:474:replace_alu$1358.C[5]
.sym 14707 servant.wb_timer_rdt[4]
.sym 14709 $auto$alumacc.cc:474:replace_alu$1358.C[4]
.sym 14711 $auto$alumacc.cc:474:replace_alu$1358.C[6]
.sym 14714 servant.wb_timer_rdt[5]
.sym 14715 $auto$alumacc.cc:474:replace_alu$1358.C[5]
.sym 14717 $auto$alumacc.cc:474:replace_alu$1358.C[7]
.sym 14720 servant.wb_timer_rdt[6]
.sym 14721 $auto$alumacc.cc:474:replace_alu$1358.C[6]
.sym 14723 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 14725 servant.wb_timer_rdt[7]
.sym 14727 $auto$alumacc.cc:474:replace_alu$1358.C[7]
.sym 14729 i_clk$SB_IO_IN_$glb_clk
.sym 14730 wb_rst_$glb_sr
.sym 14739 adr[9]
.sym 14740 adr[4]
.sym 14741 adr[4]
.sym 14742 adr[9]
.sym 14744 rx_from_ble.data_index[1]
.sym 14745 servant.wb_timer_rdt[5]
.sym 14746 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 14747 servant.wb_timer_rdt[0]
.sym 14751 servant.wb_timer_rdt[3]
.sym 14753 wb_mem_dat[3]
.sym 14756 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 14757 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 14759 servant.wb_timer_rdt[14]
.sym 14762 servant.wb_timer_rdt[5]
.sym 14764 adr[9]
.sym 14765 servant.wb_timer_rdt[29]
.sym 14766 servant.wb_timer_rdt[7]
.sym 14767 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 14777 servant.wb_timer_rdt[13]
.sym 14778 servant.wb_timer_rdt[14]
.sym 14784 servant.wb_timer_rdt[12]
.sym 14787 servant.wb_timer_rdt[15]
.sym 14789 servant.wb_timer_rdt[9]
.sym 14790 servant.wb_timer_rdt[10]
.sym 14791 servant.wb_timer_rdt[11]
.sym 14796 servant.wb_timer_rdt[8]
.sym 14804 $auto$alumacc.cc:474:replace_alu$1358.C[9]
.sym 14806 servant.wb_timer_rdt[8]
.sym 14808 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 14810 $auto$alumacc.cc:474:replace_alu$1358.C[10]
.sym 14813 servant.wb_timer_rdt[9]
.sym 14814 $auto$alumacc.cc:474:replace_alu$1358.C[9]
.sym 14816 $auto$alumacc.cc:474:replace_alu$1358.C[11]
.sym 14819 servant.wb_timer_rdt[10]
.sym 14820 $auto$alumacc.cc:474:replace_alu$1358.C[10]
.sym 14822 $auto$alumacc.cc:474:replace_alu$1358.C[12]
.sym 14825 servant.wb_timer_rdt[11]
.sym 14826 $auto$alumacc.cc:474:replace_alu$1358.C[11]
.sym 14828 $auto$alumacc.cc:474:replace_alu$1358.C[13]
.sym 14830 servant.wb_timer_rdt[12]
.sym 14832 $auto$alumacc.cc:474:replace_alu$1358.C[12]
.sym 14834 $auto$alumacc.cc:474:replace_alu$1358.C[14]
.sym 14837 servant.wb_timer_rdt[13]
.sym 14838 $auto$alumacc.cc:474:replace_alu$1358.C[13]
.sym 14840 $auto$alumacc.cc:474:replace_alu$1358.C[15]
.sym 14843 servant.wb_timer_rdt[14]
.sym 14844 $auto$alumacc.cc:474:replace_alu$1358.C[14]
.sym 14846 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 14848 servant.wb_timer_rdt[15]
.sym 14850 $auto$alumacc.cc:474:replace_alu$1358.C[15]
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14853 wb_rst_$glb_sr
.sym 14864 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 14867 dat[0]
.sym 14868 adr[6]
.sym 14869 dat[4]
.sym 14870 rx_from_ble.data_index[2]
.sym 14873 adr[6]
.sym 14874 adr[4]
.sym 14875 dat[0]
.sym 14876 adr[3]
.sym 14877 servant.wb_timer_rdt[2]
.sym 14878 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 14879 servant.wb_timer_rdt[30]
.sym 14880 servant.wb_timer_rdt[21]
.sym 14882 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 14885 $abc$8827$new_n1108_
.sym 14886 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 14887 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 14888 servant.wb_timer_rdt[17]
.sym 14889 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 14890 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 14895 servant.wb_timer_rdt[16]
.sym 14896 servant.wb_timer_rdt[17]
.sym 14899 servant.wb_timer_rdt[20]
.sym 14902 servant.wb_timer_rdt[23]
.sym 14905 servant.wb_timer_rdt[18]
.sym 14916 servant.wb_timer_rdt[21]
.sym 14917 servant.wb_timer_rdt[22]
.sym 14922 servant.wb_timer_rdt[19]
.sym 14927 $auto$alumacc.cc:474:replace_alu$1358.C[17]
.sym 14930 servant.wb_timer_rdt[16]
.sym 14931 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 14933 $auto$alumacc.cc:474:replace_alu$1358.C[18]
.sym 14936 servant.wb_timer_rdt[17]
.sym 14937 $auto$alumacc.cc:474:replace_alu$1358.C[17]
.sym 14939 $auto$alumacc.cc:474:replace_alu$1358.C[19]
.sym 14941 servant.wb_timer_rdt[18]
.sym 14943 $auto$alumacc.cc:474:replace_alu$1358.C[18]
.sym 14945 $auto$alumacc.cc:474:replace_alu$1358.C[20]
.sym 14947 servant.wb_timer_rdt[19]
.sym 14949 $auto$alumacc.cc:474:replace_alu$1358.C[19]
.sym 14951 $auto$alumacc.cc:474:replace_alu$1358.C[21]
.sym 14954 servant.wb_timer_rdt[20]
.sym 14955 $auto$alumacc.cc:474:replace_alu$1358.C[20]
.sym 14957 $auto$alumacc.cc:474:replace_alu$1358.C[22]
.sym 14960 servant.wb_timer_rdt[21]
.sym 14961 $auto$alumacc.cc:474:replace_alu$1358.C[21]
.sym 14963 $auto$alumacc.cc:474:replace_alu$1358.C[23]
.sym 14966 servant.wb_timer_rdt[22]
.sym 14967 $auto$alumacc.cc:474:replace_alu$1358.C[22]
.sym 14969 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 14972 servant.wb_timer_rdt[23]
.sym 14973 $auto$alumacc.cc:474:replace_alu$1358.C[23]
.sym 14975 i_clk$SB_IO_IN_$glb_clk
.sym 14976 wb_rst_$glb_sr
.sym 14977 servant.timer_irq
.sym 14978 $abc$8827$new_n2052_
.sym 14979 servant.cpu.rf_ram_if.wen0_r
.sym 14980 $abc$8827$new_n1201_
.sym 14981 servant.wb_gpio_rdt
.sym 14982 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 14983 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 14984 servant.cpu.rf_ram_if.wen1_r
.sym 14987 servant.wb_timer_rdt[27]
.sym 14990 dat[10]
.sym 14991 adr[2]
.sym 14993 adr[4]
.sym 14994 $PACKER_VCC_NET
.sym 14995 adr[9]
.sym 14996 adr[2]
.sym 14997 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 14999 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 15000 adr[9]
.sym 15001 servant.wb_timer_rdt[28]
.sym 15002 servant.wb_timer_rdt[18]
.sym 15003 servant.wb_timer_rdt[11]
.sym 15004 servant.timer.mtimecmp[1]
.sym 15005 servant.wb_timer_rdt[12]
.sym 15006 $abc$8827$new_n1105_
.sym 15007 servant.wb_timer_rdt[13]
.sym 15008 servant.cpu.rf_ram_if.wen1_r
.sym 15009 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 15010 servant.timer_irq
.sym 15011 servant.wb_timer_rdt[25]
.sym 15012 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 15013 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 15018 servant.wb_timer_rdt[24]
.sym 15023 servant.wb_timer_rdt[29]
.sym 15028 servant.wb_timer_rdt[26]
.sym 15030 servant.wb_timer_rdt[28]
.sym 15035 servant.wb_timer_rdt[25]
.sym 15040 servant.wb_timer_rdt[30]
.sym 15045 servant.wb_timer_rdt[27]
.sym 15049 servant.wb_timer_rdt[31]
.sym 15050 $auto$alumacc.cc:474:replace_alu$1358.C[25]
.sym 15053 servant.wb_timer_rdt[24]
.sym 15054 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 15056 $auto$alumacc.cc:474:replace_alu$1358.C[26]
.sym 15059 servant.wb_timer_rdt[25]
.sym 15060 $auto$alumacc.cc:474:replace_alu$1358.C[25]
.sym 15062 $auto$alumacc.cc:474:replace_alu$1358.C[27]
.sym 15064 servant.wb_timer_rdt[26]
.sym 15066 $auto$alumacc.cc:474:replace_alu$1358.C[26]
.sym 15068 $auto$alumacc.cc:474:replace_alu$1358.C[28]
.sym 15070 servant.wb_timer_rdt[27]
.sym 15072 $auto$alumacc.cc:474:replace_alu$1358.C[27]
.sym 15074 $auto$alumacc.cc:474:replace_alu$1358.C[29]
.sym 15076 servant.wb_timer_rdt[28]
.sym 15078 $auto$alumacc.cc:474:replace_alu$1358.C[28]
.sym 15080 $auto$alumacc.cc:474:replace_alu$1358.C[30]
.sym 15083 servant.wb_timer_rdt[29]
.sym 15084 $auto$alumacc.cc:474:replace_alu$1358.C[29]
.sym 15086 $auto$alumacc.cc:474:replace_alu$1358.C[31]
.sym 15089 servant.wb_timer_rdt[30]
.sym 15090 $auto$alumacc.cc:474:replace_alu$1358.C[30]
.sym 15094 servant.wb_timer_rdt[31]
.sym 15096 $auto$alumacc.cc:474:replace_alu$1358.C[31]
.sym 15098 i_clk$SB_IO_IN_$glb_clk
.sym 15099 wb_rst_$glb_sr
.sym 15100 data_to_ble[6]
.sym 15101 $0\tx_active[0:0]
.sym 15102 data_to_ble[0]
.sym 15103 wb_mem_dat[7]
.sym 15104 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 15105 data_to_ble[4]
.sym 15106 $abc$8827$new_n1716_
.sym 15107 data_to_ble[7]
.sym 15111 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 15112 servant.wb_timer_rdt[24]
.sym 15113 servant.timer.mtimecmp[5]
.sym 15114 recieve
.sym 15117 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 15118 wb_mem_dat[6]
.sym 15119 servant.wb_timer_rdt[4]
.sym 15122 dat[6]
.sym 15123 servant.cpu.rf_ram_if.wen0_r
.sym 15124 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 15125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 15126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 15127 servant.mdu_rs1[30]
.sym 15128 servant.wb_timer_rdt[20]
.sym 15129 dat[8]
.sym 15130 servant.mdu_rs1[30]
.sym 15132 wb_mem_rdt[7]
.sym 15133 servant.cpu.rreg0[1]
.sym 15134 data_to_ble[2]
.sym 15135 servant.wb_timer_rdt[31]
.sym 15147 servant.wb_timer_rdt[7]
.sym 15148 servant.wb_timer_rdt[2]
.sym 15149 servant.wb_timer_rdt[3]
.sym 15152 $0\tx_active[0:0]
.sym 15153 servant.wb_timer_rdt[6]
.sym 15157 servant.mdu_rs1[31]
.sym 15159 wb_mem_rdt[5]
.sym 15160 wb_mem_rdt[2]
.sym 15164 wb_mem_rdt[6]
.sym 15165 servant.mdu_rs1[31]
.sym 15167 wb_mem_rdt[7]
.sym 15169 wb_mem_rdt[3]
.sym 15170 wb_mem_rdt[1]
.sym 15172 servant.mdu_rs1[30]
.sym 15174 servant.mdu_rs1[30]
.sym 15175 wb_mem_rdt[7]
.sym 15176 servant.wb_timer_rdt[7]
.sym 15177 servant.mdu_rs1[31]
.sym 15180 wb_mem_rdt[2]
.sym 15186 wb_mem_rdt[5]
.sym 15192 servant.wb_timer_rdt[6]
.sym 15193 servant.mdu_rs1[31]
.sym 15194 wb_mem_rdt[6]
.sym 15195 servant.mdu_rs1[30]
.sym 15200 wb_mem_rdt[1]
.sym 15204 servant.wb_timer_rdt[3]
.sym 15205 servant.mdu_rs1[30]
.sym 15206 wb_mem_rdt[3]
.sym 15207 servant.mdu_rs1[31]
.sym 15210 servant.mdu_rs1[30]
.sym 15211 servant.wb_timer_rdt[2]
.sym 15212 servant.mdu_rs1[31]
.sym 15213 wb_mem_rdt[2]
.sym 15218 wb_mem_rdt[3]
.sym 15220 $0\tx_active[0:0]
.sym 15221 wb_clk_$glb_clk
.sym 15223 servant.timer.mtimecmp[12]
.sym 15224 servant.timer.mtimecmp[14]
.sym 15225 wb_mem_rdt[7]
.sym 15226 $abc$8827$new_n1213_
.sym 15227 $abc$8827$new_n1205_
.sym 15228 wb_mem_rdt[13]
.sym 15229 wb_mem_rdt[12]
.sym 15230 wb_mem_rdt[6]
.sym 15231 $abc$8827$new_n1333_
.sym 15233 adr[5]
.sym 15234 $abc$8827$new_n1333_
.sym 15235 servant.wb_timer_rdt[0]
.sym 15236 $abc$8827$new_n1716_
.sym 15237 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 15238 $abc$8827$new_n1307_
.sym 15239 adr[5]
.sym 15240 $0\tx_active[0:0]
.sym 15241 data_to_ble[5]
.sym 15242 servant.wb_timer_rdt[15]
.sym 15244 $0\tx_active[0:0]
.sym 15245 adr[9]
.sym 15247 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 15248 $abc$8827$new_n1328_
.sym 15249 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 15250 wb_mem_rdt[4]
.sym 15251 servant.wb_timer_rdt[14]
.sym 15252 wb_mem_dat[16]
.sym 15254 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 15255 wb_mem_rdt[3]
.sym 15256 adr[9]
.sym 15257 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 15258 data_to_ble[3]
.sym 15264 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15265 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 15267 wb_mem_dat[12]
.sym 15268 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15270 wb_mem_dat[14]
.sym 15271 wb_mem_rdt[14]
.sym 15273 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15274 wb_mem_dat[7]
.sym 15275 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15278 wb_mem_dat[8]
.sym 15280 servant.wb_timer_rdt[12]
.sym 15284 servant.wb_timer_rdt[14]
.sym 15285 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 15286 servant.mdu_rs1[31]
.sym 15287 servant.mdu_rs1[30]
.sym 15288 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15289 servant.wb_dbus_ack
.sym 15290 servant.wb_timer_rdt[13]
.sym 15293 wb_mem_rdt[13]
.sym 15294 wb_mem_rdt[12]
.sym 15297 servant.mdu_rs1[31]
.sym 15298 servant.mdu_rs1[30]
.sym 15299 wb_mem_rdt[13]
.sym 15300 servant.wb_timer_rdt[13]
.sym 15303 wb_mem_rdt[14]
.sym 15304 servant.mdu_rs1[31]
.sym 15305 servant.mdu_rs1[30]
.sym 15306 servant.wb_timer_rdt[14]
.sym 15309 servant.wb_dbus_ack
.sym 15310 wb_mem_dat[8]
.sym 15311 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15315 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 15317 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 15318 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15321 servant.wb_timer_rdt[12]
.sym 15322 servant.mdu_rs1[30]
.sym 15323 servant.mdu_rs1[31]
.sym 15324 wb_mem_rdt[12]
.sym 15328 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15329 wb_mem_dat[12]
.sym 15330 servant.wb_dbus_ack
.sym 15333 servant.wb_dbus_ack
.sym 15335 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15336 wb_mem_dat[7]
.sym 15340 servant.wb_dbus_ack
.sym 15341 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15342 wb_mem_dat[14]
.sym 15343 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 15344 i_clk$SB_IO_IN_$glb_clk
.sym 15346 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 15347 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 15348 dat[8]
.sym 15349 dat[16]
.sym 15350 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 15351 dat[14]
.sym 15352 dat[15]
.sym 15353 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 15357 adr[3]
.sym 15359 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 15360 wb_mem_dat[11]
.sym 15361 $abc$8827$new_n1213_
.sym 15362 servant.wb_timer_rdt[29]
.sym 15364 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15366 adr[4]
.sym 15367 servant.cpu.rreg0[0]
.sym 15369 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 15370 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 15371 servant.wb_timer_rdt[30]
.sym 15372 $abc$8827$new_n1108_
.sym 15373 adr[4]
.sym 15374 $abc$8827$new_n1205_
.sym 15375 dat[15]
.sym 15376 servant.wb_ibus_ack
.sym 15377 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15378 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 15379 servant.wb_dbus_we
.sym 15380 servant.wb_timer_rdt[17]
.sym 15381 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15387 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15391 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15392 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 15393 wb_mem_dat[17]
.sym 15394 wb_mem_dat[13]
.sym 15396 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15397 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15399 servant.wb_dbus_ack
.sym 15400 wb_mem_dat[11]
.sym 15402 servant.mdu_rs1[30]
.sym 15403 wb_mem_dat[16]
.sym 15405 wb_mem_dat[15]
.sym 15406 servant.mdu_rs1[31]
.sym 15407 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 15408 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 15409 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15411 servant.wb_timer_rdt[16]
.sym 15413 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 15414 servant.wb_timer_rdt[10]
.sym 15415 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 15420 wb_mem_dat[17]
.sym 15421 servant.wb_dbus_ack
.sym 15423 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 15426 servant.wb_dbus_ack
.sym 15427 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15429 wb_mem_dat[11]
.sym 15432 wb_mem_dat[16]
.sym 15433 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15435 servant.wb_dbus_ack
.sym 15438 servant.wb_dbus_ack
.sym 15440 wb_mem_dat[13]
.sym 15441 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15444 servant.mdu_rs1[30]
.sym 15445 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 15446 servant.wb_timer_rdt[10]
.sym 15447 servant.mdu_rs1[31]
.sym 15450 servant.mdu_rs1[31]
.sym 15451 servant.mdu_rs1[30]
.sym 15452 servant.wb_timer_rdt[16]
.sym 15453 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 15456 wb_mem_dat[15]
.sym 15457 servant.wb_dbus_ack
.sym 15458 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15462 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 15463 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15464 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 15466 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 15467 i_clk$SB_IO_IN_$glb_clk
.sym 15469 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 15470 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 15471 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 15472 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 15473 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 15474 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 15475 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 15476 servant.cpu.rf_ram_if.rdata1
.sym 15481 adr[9]
.sym 15482 dat[15]
.sym 15483 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 15484 dat[16]
.sym 15485 wb_mem_dat[10]
.sym 15486 $PACKER_VCC_NET
.sym 15487 wb_mem_dat[15]
.sym 15488 adr[8]
.sym 15489 data_to_ble[1]
.sym 15490 servant.cpu.rreg0[2]
.sym 15491 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15492 dat[8]
.sym 15493 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 15494 servant.mdu_rs1[1]
.sym 15495 servant.wb_timer_rdt[18]
.sym 15497 sel[0]
.sym 15498 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15499 servant.wb_timer_rdt[25]
.sym 15500 servant.mdu_rs1[0]
.sym 15501 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 15502 $abc$8827$new_n1105_
.sym 15503 servant.wb_timer_rdt[25]
.sym 15510 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 15511 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 15512 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 15516 servant.mdu_rs1[31]
.sym 15517 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 15519 servant.cpu.cpu.cnt_en
.sym 15520 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 15521 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15523 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 15526 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 15527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 15528 servant.wb_timer_rdt[15]
.sym 15529 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 15530 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 15532 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 15536 servant.wb_ibus_ack
.sym 15538 wb_mem_rdt[7]
.sym 15540 servant.mdu_rs1[30]
.sym 15541 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 15543 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15544 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 15545 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 15551 servant.wb_ibus_ack
.sym 15552 servant.cpu.cpu.cnt_en
.sym 15555 servant.wb_timer_rdt[15]
.sym 15556 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 15557 servant.mdu_rs1[31]
.sym 15558 servant.mdu_rs1[30]
.sym 15562 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 15563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 15564 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15567 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 15568 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 15569 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15576 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 15579 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 15580 servant.wb_ibus_ack
.sym 15582 wb_mem_rdt[7]
.sym 15585 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 15586 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 15588 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15589 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7356
.sym 15590 i_clk$SB_IO_IN_$glb_clk
.sym 15592 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 15593 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 15594 servant.cpu.cpu.mem_if.signbit
.sym 15595 $abc$8827$ram.we[0]_new_
.sym 15596 $abc$8827$new_n1420_
.sym 15597 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 15598 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 15599 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 15602 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15603 adr[2]
.sym 15604 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 15605 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 15607 wb_rst
.sym 15608 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 15611 adr[8]
.sym 15612 wb_mem_dat[17]
.sym 15613 wb_mem_dat[10]
.sym 15615 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 15616 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 15618 wb_mem_dat[31]
.sym 15619 adr[5]
.sym 15620 servant.wb_timer_rdt[20]
.sym 15621 adr[3]
.sym 15622 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 15623 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 15624 wb_mem_rdt[7]
.sym 15625 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 15626 servant.mdu_rs1[30]
.sym 15627 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 15633 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_
.sym 15634 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_
.sym 15637 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 15640 $abc$8827$new_n1397_
.sym 15645 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15646 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 15647 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_
.sym 15649 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15650 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 15651 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_
.sym 15653 tx_to_pc.data_index[1]
.sym 15654 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15655 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 15656 tx_to_pc.data_index[2]
.sym 15657 tx_to_pc.data_index[0]
.sym 15658 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15661 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 15662 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 15663 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 15664 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 15667 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 15668 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 15669 tx_to_pc.data_index[2]
.sym 15672 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_
.sym 15673 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_
.sym 15674 tx_to_pc.data_index[0]
.sym 15675 tx_to_pc.data_index[1]
.sym 15678 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_
.sym 15679 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_
.sym 15680 tx_to_pc.data_index[1]
.sym 15681 tx_to_pc.data_index[0]
.sym 15684 $abc$8827$new_n1397_
.sym 15685 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 15687 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15693 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15697 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 15703 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 15704 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 15705 tx_to_pc.data_index[2]
.sym 15708 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15709 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 15710 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 15711 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15713 i_clk$SB_IO_IN_$glb_clk
.sym 15715 data_to[7]
.sym 15716 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 15717 $abc$8827$ram.we[1]_new_
.sym 15718 $abc$8827$ram.we[3]_new_
.sym 15719 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 15720 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15721 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 15722 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 15723 adr[9]
.sym 15726 adr[9]
.sym 15728 servant.wb_timer_rdt[17]
.sym 15729 adr[8]
.sym 15730 $abc$8827$ram.we[0]_new_
.sym 15731 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 15732 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 15733 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 15734 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 15735 servant.cpu.cpu.mem_if.dat_valid
.sym 15736 servant.mdu_rs1[31]
.sym 15737 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15738 servant.cpu.cpu.mem_if.signbit
.sym 15740 $abc$8827$new_n1328_
.sym 15741 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15742 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15743 $abc$8827$new_n1486_
.sym 15744 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 15745 adr[5]
.sym 15746 sel[2]
.sym 15747 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 15748 adr[9]
.sym 15749 $0\pc_active[0:0]
.sym 15750 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 15756 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 15757 adr[11]
.sym 15759 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15760 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 15761 my_adr[5]
.sym 15763 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 15766 my_adr[12]
.sym 15767 my_adr[3]
.sym 15768 my_adr[2]
.sym 15769 adr[10]
.sym 15771 my_adr[4]
.sym 15772 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 15774 recieve
.sym 15776 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 15777 adr[12]
.sym 15778 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 15781 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 15782 recieve
.sym 15785 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 15786 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 15789 my_adr[3]
.sym 15790 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 15791 recieve
.sym 15795 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15797 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 15798 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 15801 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 15802 my_adr[2]
.sym 15804 recieve
.sym 15808 my_adr[4]
.sym 15809 recieve
.sym 15810 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 15814 adr[11]
.sym 15815 adr[10]
.sym 15816 adr[12]
.sym 15819 my_adr[12]
.sym 15820 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 15822 recieve
.sym 15825 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 15826 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15827 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 15831 recieve
.sym 15832 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 15833 my_adr[5]
.sym 15836 wb_clk_$glb_clk
.sym 15838 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 15839 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15840 $abc$8827$ram.we[2]_new_
.sym 15841 wb_mem_rdt[21]
.sym 15842 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 15843 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 15844 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 15845 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15850 adr[3]
.sym 15851 adr[9]
.sym 15852 my_adr[12]
.sym 15853 $abc$8827$ram.we[3]_new_
.sym 15854 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 15856 my_adr[2]
.sym 15857 data_to[7]
.sym 15858 adr[4]
.sym 15859 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 15860 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 15861 $abc$8827$ram.we[1]_new_
.sym 15862 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 15863 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 15864 servant.cpu.cpu.bufreg_en
.sym 15865 adr[4]
.sym 15866 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 15867 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 15868 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 15869 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 15870 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 15871 $abc$8827$new_n1622_
.sym 15872 servant.wb_timer_rdt[17]
.sym 15873 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15879 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15882 my_adr[11]
.sym 15883 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 15884 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 15886 recieve
.sym 15887 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 15888 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5253[2]_new_inv_
.sym 15890 my_adr[10]
.sym 15891 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 15892 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 15893 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 15894 my_adr[9]
.sym 15895 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 15896 $abc$8827$new_n1485_
.sym 15897 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 15901 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 15902 $abc$8827$new_n1697_
.sym 15903 $abc$8827$new_n1486_
.sym 15905 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15906 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 15908 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 15909 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 15910 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 15912 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 15913 $abc$8827$new_n1485_
.sym 15914 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 15915 $abc$8827$new_n1486_
.sym 15918 recieve
.sym 15920 my_adr[11]
.sym 15921 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 15924 my_adr[9]
.sym 15926 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 15927 recieve
.sym 15931 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 15932 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 15936 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 15937 $abc$8827$new_n1697_
.sym 15938 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5253[2]_new_inv_
.sym 15939 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 15943 my_adr[10]
.sym 15944 recieve
.sym 15945 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 15948 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 15949 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 15950 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 15951 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 15954 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 15956 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 15957 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 15959 wb_clk_$glb_clk
.sym 15961 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 15962 tx_to_pc.clock_count[5]
.sym 15963 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 15964 wb_mem_rdt[20]
.sym 15965 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 15966 tx_to_pc.state[1]
.sym 15967 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 15968 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 15970 wb_mem_dat[11]
.sym 15973 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 15974 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 15976 wb_mem_rdt[21]
.sym 15978 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 15979 adr[9]
.sym 15980 adr[4]
.sym 15981 dat[23]
.sym 15982 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 15983 adr[8]
.sym 15985 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[77]_new_
.sym 15986 servant.wb_ibus_adr[11]
.sym 15987 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 15989 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 15991 servant.wb_timer_rdt[25]
.sym 15992 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 15993 sel[0]
.sym 15994 servant.mdu_rs1[11]
.sym 15996 tx_to_pc.clock_count[5]
.sym 16004 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 16006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 16008 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 16009 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16010 $abc$8827$new_n1629_
.sym 16011 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 16012 recieve
.sym 16013 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 16014 $abc$8827$new_n1628_
.sym 16015 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 16017 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 16019 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16020 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 16022 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 16023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 16024 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16026 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 16027 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 16028 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 16029 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 16030 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 16031 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 16032 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 16035 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 16036 $abc$8827$new_n1629_
.sym 16037 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 16038 $abc$8827$new_n1628_
.sym 16042 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 16043 recieve
.sym 16044 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 16047 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 16048 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 16049 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 16050 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 16053 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16054 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 16055 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 16056 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 16060 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 16061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 16065 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 16066 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 16067 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 16068 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 16071 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 16072 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16073 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 16077 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16078 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 16079 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 16080 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16082 wb_clk_$glb_clk
.sym 16084 pc_active
.sym 16085 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 16086 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 16087 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 16088 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5181[1]_new_inv_
.sym 16089 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 16090 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 16091 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 16098 recieve
.sym 16099 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 16100 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 16102 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 16103 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 16104 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 16107 adr[7]
.sym 16108 wb_mem_dat[24]
.sym 16110 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16111 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 16112 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 16114 tx_to_pc.state[1]
.sym 16115 wb_mem_dat[31]
.sym 16116 tx_to_pc.state[0]
.sym 16117 servant.mdu_rs1[30]
.sym 16118 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 16119 dat[21]
.sym 16126 $abc$8827$new_n1658_
.sym 16128 servant.mdu_rs1[10]
.sym 16130 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 16131 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16132 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5165[1]_new_inv_
.sym 16134 $abc$8827$new_n1287_
.sym 16136 servant.cpu.cpu.bufreg_en
.sym 16137 $abc$8827$new_n1294_
.sym 16138 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 16140 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 16143 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 16145 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[77]_new_
.sym 16146 servant.wb_ibus_adr[11]
.sym 16148 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16149 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 16150 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 16151 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 16153 servant.wb_ibus_adr[10]
.sym 16154 servant.mdu_rs1[11]
.sym 16161 servant.mdu_rs1[10]
.sym 16164 $abc$8827$new_n1658_
.sym 16165 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[77]_new_
.sym 16166 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5165[1]_new_inv_
.sym 16167 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 16170 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 16171 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 16172 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16173 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16179 servant.mdu_rs1[11]
.sym 16183 servant.wb_ibus_adr[10]
.sym 16184 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16185 servant.mdu_rs1[10]
.sym 16189 servant.mdu_rs1[11]
.sym 16190 servant.wb_ibus_adr[11]
.sym 16191 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 16195 $abc$8827$new_n1294_
.sym 16196 $abc$8827$new_n1287_
.sym 16197 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 16200 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 16201 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 16202 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 16203 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16204 servant.cpu.cpu.bufreg_en
.sym 16205 i_clk$SB_IO_IN_$glb_clk
.sym 16207 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 16208 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 16209 tx_to_pc.state[0]
.sym 16210 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 16211 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 16212 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 16213 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 16214 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16219 adr[6]
.sym 16222 adr[5]
.sym 16224 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 16226 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 16227 dat[18]
.sym 16229 dat[22]
.sym 16230 wb_mem_rdt[26]
.sym 16231 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 16233 sel[2]
.sym 16235 dat[31]
.sym 16238 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16239 dat[24]
.sym 16240 $0\pc_active[0:0]
.sym 16241 dat[17]
.sym 16248 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 16249 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 16250 $abc$8827$new_n1636_
.sym 16251 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 16252 servant.mdu_op[1]
.sym 16253 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 16254 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 16255 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 16256 adr[4]
.sym 16257 $abc$8827$new_n1651_
.sym 16259 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 16260 servant.mdu_rs1[0]
.sym 16261 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 16263 servant.mdu_rs1[1]
.sym 16264 adr[3]
.sym 16265 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16266 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 16267 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 16268 recieve
.sym 16269 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16270 adr[5]
.sym 16272 $abc$8827$new_n1635_
.sym 16273 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 16276 adr[2]
.sym 16279 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16281 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 16282 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 16283 $abc$8827$new_n1651_
.sym 16284 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 16287 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 16288 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 16289 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 16290 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16293 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 16294 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 16296 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16299 $abc$8827$new_n1635_
.sym 16300 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 16301 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 16302 $abc$8827$new_n1636_
.sym 16305 servant.mdu_rs1[1]
.sym 16308 servant.mdu_rs1[0]
.sym 16312 servant.mdu_rs1[1]
.sym 16313 servant.mdu_rs1[0]
.sym 16314 servant.mdu_op[1]
.sym 16317 adr[5]
.sym 16318 adr[4]
.sym 16319 adr[3]
.sym 16320 adr[2]
.sym 16324 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 16325 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 16326 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 16328 wb_clk_$glb_clk
.sym 16329 recieve
.sym 16330 dat[31]
.sym 16331 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 16332 dat[24]
.sym 16333 dat[17]
.sym 16334 dat[30]
.sym 16335 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 16336 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 16337 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 16343 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 16345 adr[4]
.sym 16347 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16348 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 16349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 16350 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 16351 adr[9]
.sym 16353 wb_mem_dat[30]
.sym 16355 dat[30]
.sym 16357 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 16359 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 16362 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 16363 dat[31]
.sym 16364 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 16372 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 16375 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 16376 tx_to_pc.data_index[2]
.sym 16378 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16382 tx_to_pc.data_index[1]
.sym 16384 $PACKER_VCC_NET
.sym 16386 tx_to_pc.data_index[0]
.sym 16388 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 16389 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 16390 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 16391 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 16393 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 16402 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 16404 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 16405 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16411 $PACKER_VCC_NET
.sym 16413 tx_to_pc.data_index[0]
.sym 16417 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 16419 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16422 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 16424 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16429 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16430 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 16436 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16437 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 16440 tx_to_pc.data_index[0]
.sym 16441 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 16442 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 16443 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 16446 tx_to_pc.data_index[2]
.sym 16447 tx_to_pc.data_index[1]
.sym 16449 tx_to_pc.data_index[0]
.sym 16451 i_clk$SB_IO_IN_$glb_clk
.sym 16452 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 16458 servant.wb_timer_rdt[27]
.sym 16461 dat[25]
.sym 16462 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 16463 dat[19]
.sym 16464 dat[17]
.sym 16467 dat[26]
.sym 16468 dat[31]
.sym 16469 dat[28]
.sym 16472 dat[24]
.sym 16478 tx_to_pc.clock_count[2]
.sym 16497 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 16519 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987
.sym 16553 from_ble[7]
.sym 16554 $abc$8827$new_n1261_
.sym 16555 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 16556 from_ble[0]
.sym 16557 $abc$8827$new_n1229_
.sym 16558 $abc$8827$new_n1248_
.sym 16559 from_ble[5]
.sym 16560 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 16566 $0\tx_active[0:0]
.sym 16570 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 16572 dat[8]
.sym 16575 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 16577 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 16579 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 16596 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 16606 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 16607 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 16611 servant.wb_timer_rdt[6]
.sym 16613 servant.wb_timer_rdt[2]
.sym 16614 servant.wb_timer_rdt[3]
.sym 16615 servant.wb_timer_rdt[0]
.sym 16616 servant.wb_timer_rdt[1]
.sym 16617 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 16618 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 16619 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 16622 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 16623 servant.wb_timer_rdt[4]
.sym 16624 servant.wb_timer_rdt[5]
.sym 16625 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 16626 servant.wb_timer_rdt[7]
.sym 16627 $auto$alumacc.cc:474:replace_alu$1299.C[1]
.sym 16629 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 16630 servant.wb_timer_rdt[0]
.sym 16633 $auto$alumacc.cc:474:replace_alu$1299.C[2]
.sym 16635 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 16636 servant.wb_timer_rdt[1]
.sym 16639 $auto$alumacc.cc:474:replace_alu$1299.C[3]
.sym 16641 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 16642 servant.wb_timer_rdt[2]
.sym 16645 $auto$alumacc.cc:474:replace_alu$1299.C[4]
.sym 16647 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 16648 servant.wb_timer_rdt[3]
.sym 16651 $auto$alumacc.cc:474:replace_alu$1299.C[5]
.sym 16653 servant.wb_timer_rdt[4]
.sym 16654 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 16657 $auto$alumacc.cc:474:replace_alu$1299.C[6]
.sym 16659 servant.wb_timer_rdt[5]
.sym 16660 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 16663 $auto$alumacc.cc:474:replace_alu$1299.C[7]
.sym 16665 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 16666 servant.wb_timer_rdt[6]
.sym 16669 $auto$alumacc.cc:474:replace_alu$1299.C[8]
.sym 16671 servant.wb_timer_rdt[7]
.sym 16672 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 16681 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 16682 servant.timer.mtimecmp[3]
.sym 16683 servant.timer.mtimecmp[0]
.sym 16684 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 16685 servant.timer.mtimecmp[6]
.sym 16686 servant.timer.mtimecmp[2]
.sym 16687 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 16688 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 16691 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16692 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 16693 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 16694 from_ble[5]
.sym 16696 $abc$8827$new_n1251_
.sym 16698 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 16699 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 16701 dat[0]
.sym 16703 adr[9]
.sym 16704 servant.cpu.cpu.state.stage_two_req
.sym 16710 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 16713 rx_from_ble.data_index[0]
.sym 16714 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 16716 rx_from_ble.data_index[0]
.sym 16719 rx_from_ble.data_index[1]
.sym 16720 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16726 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 16729 servant.cpu.cpu.alu.cmp_r
.sym 16733 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 16736 servant.timer.mtimecmp[6]
.sym 16737 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 16738 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16739 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16742 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 16743 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 16745 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 16747 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 16753 $auto$alumacc.cc:474:replace_alu$1299.C[8]
.sym 16759 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 16762 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 16766 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 16770 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 16774 servant.wb_timer_rdt[8]
.sym 16775 servant.wb_timer_rdt[9]
.sym 16776 servant.wb_timer_rdt[10]
.sym 16777 servant.wb_timer_rdt[11]
.sym 16778 servant.wb_timer_rdt[12]
.sym 16780 servant.wb_timer_rdt[14]
.sym 16781 servant.wb_timer_rdt[15]
.sym 16783 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 16785 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 16786 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 16787 servant.wb_timer_rdt[13]
.sym 16788 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 16790 $auto$alumacc.cc:474:replace_alu$1299.C[9]
.sym 16792 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 16793 servant.wb_timer_rdt[8]
.sym 16796 $auto$alumacc.cc:474:replace_alu$1299.C[10]
.sym 16798 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 16799 servant.wb_timer_rdt[9]
.sym 16802 $auto$alumacc.cc:474:replace_alu$1299.C[11]
.sym 16804 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 16805 servant.wb_timer_rdt[10]
.sym 16808 $auto$alumacc.cc:474:replace_alu$1299.C[12]
.sym 16810 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 16811 servant.wb_timer_rdt[11]
.sym 16814 $auto$alumacc.cc:474:replace_alu$1299.C[13]
.sym 16816 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 16817 servant.wb_timer_rdt[12]
.sym 16820 $auto$alumacc.cc:474:replace_alu$1299.C[14]
.sym 16822 servant.wb_timer_rdt[13]
.sym 16823 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 16826 $auto$alumacc.cc:474:replace_alu$1299.C[15]
.sym 16828 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 16829 servant.wb_timer_rdt[14]
.sym 16832 $auto$alumacc.cc:474:replace_alu$1299.C[16]
.sym 16834 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 16835 servant.wb_timer_rdt[15]
.sym 16840 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[14]_new_
.sym 16841 $abc$8827$new_n1878_
.sym 16842 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 16843 servant.cpu.cpu.alu.cmp_r
.sym 16844 $abc$8827$new_n1818_
.sym 16845 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 16846 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 16847 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 16852 $PACKER_VCC_NET
.sym 16853 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 16854 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 16855 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 16856 dat[8]
.sym 16857 dat[11]
.sym 16858 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 16859 rx_from_ble.data_index[0]
.sym 16861 rx_from_ble.data_index[1]
.sym 16862 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 16863 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 16864 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16865 dat[4]
.sym 16866 servant.cpu.cpu.cnt_en
.sym 16867 recieve
.sym 16868 servant.wb_timer_rdt[1]
.sym 16869 servant.wb_timer_rdt[0]
.sym 16870 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 16874 servant.timer.mtimecmp[16]
.sym 16876 $auto$alumacc.cc:474:replace_alu$1299.C[16]
.sym 16882 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 16884 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 16892 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 16897 servant.wb_timer_rdt[16]
.sym 16898 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 16899 servant.wb_timer_rdt[18]
.sym 16900 servant.wb_timer_rdt[19]
.sym 16901 servant.wb_timer_rdt[20]
.sym 16902 servant.wb_timer_rdt[21]
.sym 16903 servant.wb_timer_rdt[22]
.sym 16904 servant.wb_timer_rdt[23]
.sym 16906 servant.wb_timer_rdt[17]
.sym 16907 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 16908 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 16910 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 16911 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 16913 $auto$alumacc.cc:474:replace_alu$1299.C[17]
.sym 16915 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 16916 servant.wb_timer_rdt[16]
.sym 16919 $auto$alumacc.cc:474:replace_alu$1299.C[18]
.sym 16921 servant.wb_timer_rdt[17]
.sym 16922 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 16925 $auto$alumacc.cc:474:replace_alu$1299.C[19]
.sym 16927 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 16928 servant.wb_timer_rdt[18]
.sym 16931 $auto$alumacc.cc:474:replace_alu$1299.C[20]
.sym 16933 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 16934 servant.wb_timer_rdt[19]
.sym 16937 $auto$alumacc.cc:474:replace_alu$1299.C[21]
.sym 16939 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 16940 servant.wb_timer_rdt[20]
.sym 16943 $auto$alumacc.cc:474:replace_alu$1299.C[22]
.sym 16945 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 16946 servant.wb_timer_rdt[21]
.sym 16949 $auto$alumacc.cc:474:replace_alu$1299.C[23]
.sym 16951 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 16952 servant.wb_timer_rdt[22]
.sym 16955 $auto$alumacc.cc:474:replace_alu$1299.C[24]
.sym 16957 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 16958 servant.wb_timer_rdt[23]
.sym 16963 $abc$8827$new_n1982_
.sym 16964 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 16965 rx_from_ble.state[0]
.sym 16966 $auto$ice40_ffinit.cc:140:execute$8424
.sym 16967 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 16969 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 16970 tx_to_ble.state[0]
.sym 16974 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 16976 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 16977 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 16978 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 16979 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16980 servant.wb_timer_rdt[9]
.sym 16981 servant.wb_timer_rdt[3]
.sym 16982 $abc$8827$new_n1218_
.sym 16983 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 16984 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 16985 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 16986 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 16987 wb_mem_dat[2]
.sym 16988 dat[12]
.sym 16989 servant.cpu.cpu.alu_cmp
.sym 16990 rx_from_ble.data_index[1]
.sym 16991 rx_from_ble.data_index[0]
.sym 16992 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 16993 $abc$8827$ram.we[0]_new_
.sym 16994 dat[14]
.sym 16995 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 16996 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 16997 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 16998 servant.timer.mtimecmp[0]
.sym 16999 $auto$alumacc.cc:474:replace_alu$1299.C[24]
.sym 17013 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 17015 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 17017 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 17021 servant.wb_timer_rdt[25]
.sym 17023 servant.wb_timer_rdt[27]
.sym 17024 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 17025 servant.wb_timer_rdt[29]
.sym 17026 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 17027 servant.wb_timer_rdt[31]
.sym 17028 servant.wb_timer_rdt[24]
.sym 17029 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 17030 servant.wb_timer_rdt[26]
.sym 17031 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 17032 servant.wb_timer_rdt[28]
.sym 17033 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 17034 servant.wb_timer_rdt[30]
.sym 17036 $auto$alumacc.cc:474:replace_alu$1299.C[25]
.sym 17038 servant.wb_timer_rdt[24]
.sym 17039 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 17042 $auto$alumacc.cc:474:replace_alu$1299.C[26]
.sym 17044 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 17045 servant.wb_timer_rdt[25]
.sym 17048 $auto$alumacc.cc:474:replace_alu$1299.C[27]
.sym 17050 servant.wb_timer_rdt[26]
.sym 17051 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 17054 $auto$alumacc.cc:474:replace_alu$1299.C[28]
.sym 17056 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 17057 servant.wb_timer_rdt[27]
.sym 17060 $auto$alumacc.cc:474:replace_alu$1299.C[29]
.sym 17062 servant.wb_timer_rdt[28]
.sym 17063 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 17066 $auto$alumacc.cc:474:replace_alu$1299.C[30]
.sym 17068 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 17069 servant.wb_timer_rdt[29]
.sym 17072 $auto$alumacc.cc:474:replace_alu$1299.C[31]
.sym 17074 servant.wb_timer_rdt[30]
.sym 17075 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 17078 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 17080 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 17081 servant.wb_timer_rdt[31]
.sym 17086 dat[6]
.sym 17087 recieve
.sym 17088 $abc$8827$new_n2054_
.sym 17089 dat[7]
.sym 17090 tx_active
.sym 17091 $abc$8827$new_n2053_
.sym 17092 dat[2]
.sym 17093 $abc$8827$new_n2051_
.sym 17096 servant.cpu.rf_ram_if.rdata1
.sym 17097 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 17098 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 17099 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 17100 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 17101 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 17102 dat[11]
.sym 17103 tx_to_ble.state[0]
.sym 17104 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 17105 servant.wb_timer_rdt[6]
.sym 17106 dat[9]
.sym 17107 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 17108 servant.wb_timer_rdt[10]
.sym 17109 rx_from_ble.state[0]
.sym 17110 servant.wb_timer_rdt[8]
.sym 17112 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 17113 servant.wb_timer_rdt[13]
.sym 17114 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 17115 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 17116 q$SB_IO_OUT
.sym 17117 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17119 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 17120 wb_mem_rdt[13]
.sym 17121 recieve
.sym 17122 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 17127 tx_to_pc.state[0]
.sym 17131 $abc$8827$new_n1202_
.sym 17132 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 17133 servant.wb_timer_rdt[5]
.sym 17134 $abc$8827$new_n1872_
.sym 17136 $abc$8827$new_n1208_
.sym 17137 servant.wb_timer_rdt[7]
.sym 17138 $abc$8827$new_n1108_
.sym 17139 servant.timer.mtimecmp[5]
.sym 17140 servant.wb_timer_rdt[1]
.sym 17141 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 17142 q$SB_IO_OUT
.sym 17143 servant.cpu.cpu.cnt_en
.sym 17145 servant.timer.mtimecmp[1]
.sym 17148 servant.timer.mtimecmp[16]
.sym 17151 servant.wb_timer_rdt[16]
.sym 17153 $abc$8827$new_n2054_
.sym 17154 servant.timer.mtimecmp[7]
.sym 17155 $abc$8827$new_n1105_
.sym 17157 tx_to_pc.state[1]
.sym 17158 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 17160 $abc$8827$new_n1208_
.sym 17161 $abc$8827$new_n2054_
.sym 17162 $abc$8827$new_n1202_
.sym 17163 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 17166 servant.timer.mtimecmp[5]
.sym 17167 servant.wb_timer_rdt[5]
.sym 17168 servant.wb_timer_rdt[7]
.sym 17169 servant.timer.mtimecmp[7]
.sym 17172 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 17173 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 17174 servant.cpu.cpu.cnt_en
.sym 17175 $abc$8827$new_n1872_
.sym 17178 servant.timer.mtimecmp[16]
.sym 17179 servant.timer.mtimecmp[1]
.sym 17180 servant.wb_timer_rdt[16]
.sym 17181 servant.wb_timer_rdt[1]
.sym 17186 q$SB_IO_OUT
.sym 17190 $abc$8827$new_n1105_
.sym 17191 tx_to_pc.state[0]
.sym 17192 tx_to_pc.state[1]
.sym 17193 $abc$8827$new_n1108_
.sym 17196 servant.timer.mtimecmp[7]
.sym 17203 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 17204 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 17205 servant.cpu.cpu.cnt_en
.sym 17207 i_clk$SB_IO_IN_$glb_clk
.sym 17209 servant.timer.mtimecmp[4]
.sym 17210 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 17211 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 17212 servant.timer.mtimecmp[7]
.sym 17213 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 17214 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 17215 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 17216 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 17217 tx_to_pc.state[0]
.sym 17220 tx_to_pc.state[0]
.sym 17221 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 17222 servant.wb_timer_rdt[26]
.sym 17224 from_ble[2]
.sym 17225 adr[9]
.sym 17226 data_to_ble[3]
.sym 17227 $abc$8827$new_n1202_
.sym 17228 servant.wb_timer_rdt[29]
.sym 17229 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 17231 from_ble[6]
.sym 17232 $abc$8827$new_n1208_
.sym 17233 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17234 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 17235 data_to_ble[4]
.sym 17236 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 17237 dat[8]
.sym 17238 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 17239 data_to_ble[7]
.sym 17241 $abc$8827$new_n1432_
.sym 17242 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 17243 dat[14]
.sym 17244 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 17250 servant.timer.mtimecmp[12]
.sym 17252 wb_mem_rdt[7]
.sym 17253 $abc$8827$new_n1333_
.sym 17254 servant.wb_gpio_rdt
.sym 17255 servant.wb_timer_rdt[0]
.sym 17256 $abc$8827$new_n1307_
.sym 17265 wb_mem_rdt[6]
.sym 17268 $0\tx_active[0:0]
.sym 17269 wb_mem_rdt[0]
.sym 17271 $abc$8827$new_n1328_
.sym 17272 $abc$8827$new_n1297_
.sym 17273 servant.mdu_rs1[30]
.sym 17276 wb_mem_dat[7]
.sym 17279 servant.mdu_rs1[31]
.sym 17281 wb_mem_rdt[4]
.sym 17285 wb_mem_rdt[6]
.sym 17289 $abc$8827$new_n1333_
.sym 17290 $abc$8827$new_n1297_
.sym 17291 $abc$8827$new_n1328_
.sym 17292 $abc$8827$new_n1307_
.sym 17298 wb_mem_rdt[0]
.sym 17301 wb_mem_dat[7]
.sym 17307 servant.timer.mtimecmp[12]
.sym 17316 wb_mem_rdt[4]
.sym 17319 servant.wb_gpio_rdt
.sym 17320 servant.mdu_rs1[30]
.sym 17321 servant.mdu_rs1[31]
.sym 17322 servant.wb_timer_rdt[0]
.sym 17328 wb_mem_rdt[7]
.sym 17329 $0\tx_active[0:0]
.sym 17330 wb_clk_$glb_clk
.sym 17332 servant.timer.mtimecmp[11]
.sym 17333 $abc$8827$new_n1455_
.sym 17334 servant.timer.mtimecmp[8]
.sym 17335 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 17336 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 17337 $abc$8827$new_n1199_
.sym 17338 servant.timer.mtimecmp[13]
.sym 17339 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 17340 dat[8]
.sym 17341 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17342 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17343 dat[8]
.sym 17344 data_to_ble[6]
.sym 17345 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 17347 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 17349 $PACKER_VCC_NET
.sym 17350 data_to_ble[0]
.sym 17351 dat[9]
.sym 17352 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 17353 adr[4]
.sym 17354 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 17355 servant.wb_timer_rdt[21]
.sym 17356 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 17357 dat[4]
.sym 17359 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 17360 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 17361 servant.mdu_op[1]
.sym 17362 wb_mem_rdt[6]
.sym 17363 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17364 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 17365 servant.timer.mtimecmp[16]
.sym 17366 tx_to_pc.state[1]
.sym 17367 dat[16]
.sym 17373 servant.timer.mtimecmp[12]
.sym 17374 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17376 servant.wb_timer_rdt[11]
.sym 17377 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 17378 servant.wb_timer_rdt[12]
.sym 17379 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 17381 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 17383 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 17384 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 17386 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 17388 servant.wb_timer_rdt[13]
.sym 17389 servant.timer.mtimecmp[11]
.sym 17390 servant.timer.mtimecmp[14]
.sym 17395 wb_mem_dat[14]
.sym 17398 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 17400 wb_mem_dat[12]
.sym 17402 servant.wb_timer_rdt[14]
.sym 17403 servant.timer.mtimecmp[13]
.sym 17404 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 17406 wb_mem_dat[12]
.sym 17415 wb_mem_dat[14]
.sym 17419 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17420 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 17421 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 17424 servant.timer.mtimecmp[13]
.sym 17425 servant.wb_timer_rdt[13]
.sym 17426 servant.timer.mtimecmp[14]
.sym 17427 servant.wb_timer_rdt[14]
.sym 17430 servant.timer.mtimecmp[11]
.sym 17431 servant.wb_timer_rdt[11]
.sym 17432 servant.timer.mtimecmp[12]
.sym 17433 servant.wb_timer_rdt[12]
.sym 17436 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17437 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 17439 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 17443 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17444 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 17445 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 17448 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17449 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 17451 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 17452 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 17453 i_clk$SB_IO_IN_$glb_clk
.sym 17454 wb_rst_$glb_sr
.sym 17455 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 17456 $abc$8827$new_n1431_
.sym 17457 $abc$8827$new_n1419_
.sym 17458 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 17459 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 17460 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 17461 $abc$8827$new_n1449_
.sym 17462 servant.cpu.rreg0[1]
.sym 17465 dat[17]
.sym 17467 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 17468 servant.cpu.rreg0[0]
.sym 17470 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7089
.sym 17471 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 17472 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 17473 wb_mem_dat[13]
.sym 17474 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 17475 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 17476 servant.wb_timer_rdt[28]
.sym 17479 wb_mem_rdt[20]
.sym 17480 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17481 dat[14]
.sym 17482 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 17483 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 17484 dat[12]
.sym 17485 $abc$8827$ram.we[0]_new_
.sym 17486 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 17487 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 17488 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 17489 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 17490 servant.cpu.rdata[1]
.sym 17496 wb_mem_dat[16]
.sym 17497 servant.timer.mtimecmp[14]
.sym 17498 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 17502 wb_mem_dat[14]
.sym 17504 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 17506 wb_mem_dat[15]
.sym 17510 servant.timer.mtimecmp[13]
.sym 17514 wb_mem_dat[8]
.sym 17518 $abc$8827$new_n1449_
.sym 17522 $abc$8827$new_n1450_
.sym 17523 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17524 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 17527 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 17529 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 17530 $abc$8827$new_n1450_
.sym 17531 $abc$8827$new_n1449_
.sym 17532 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 17535 servant.timer.mtimecmp[13]
.sym 17543 wb_mem_dat[8]
.sym 17548 wb_mem_dat[16]
.sym 17554 servant.timer.mtimecmp[14]
.sym 17560 wb_mem_dat[14]
.sym 17568 wb_mem_dat[15]
.sym 17573 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 17574 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17575 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 17576 wb_clk_$glb_clk
.sym 17578 $abc$8827$new_n1407_
.sym 17579 $abc$8827$new_n1456_
.sym 17580 $abc$8827$new_n1450_
.sym 17581 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 17582 servant.cpu.rf_ram_if.rdata0[1]
.sym 17583 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 17584 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 17585 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 17588 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 17589 dat[30]
.sym 17590 dat[10]
.sym 17591 wb_mem_dat[31]
.sym 17592 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 17593 wb_mem_dat[12]
.sym 17594 dat[11]
.sym 17595 servant.cpu.rreg0[1]
.sym 17596 servant.wb_timer_rdt[31]
.sym 17597 data_to_ble[2]
.sym 17599 adr[5]
.sym 17601 adr[3]
.sym 17602 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 17603 adr[7]
.sym 17604 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 17605 dat[16]
.sym 17606 $abc$8827$ram.we[1]_new_
.sym 17607 recieve
.sym 17608 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 17609 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 17610 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 17611 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 17612 q$SB_IO_OUT
.sym 17613 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17619 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 17620 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17621 $abc$8827$new_n1419_
.sym 17622 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 17623 $abc$8827$new_n1420_
.sym 17624 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 17625 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 17629 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 17630 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 17631 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 17632 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 17633 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17634 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 17637 servant.cpu.rf_ram_if.rtrig1
.sym 17638 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17641 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 17642 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 17643 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 17647 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17648 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 17649 $abc$8827$new_n1426_
.sym 17650 servant.cpu.rdata[1]
.sym 17653 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17654 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 17658 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17660 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 17664 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 17665 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 17666 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 17667 $abc$8827$new_n1426_
.sym 17670 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17672 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 17676 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 17677 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 17678 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 17682 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17683 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 17684 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 17685 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 17688 $abc$8827$new_n1420_
.sym 17689 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 17690 $abc$8827$new_n1419_
.sym 17691 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 17695 servant.cpu.rdata[1]
.sym 17698 servant.cpu.rf_ram_if.rtrig1
.sym 17699 i_clk$SB_IO_IN_$glb_clk
.sym 17701 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 17702 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 17703 $abc$8827$new_n1408_
.sym 17704 q$SB_IO_OUT
.sym 17705 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 17706 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 17707 $abc$8827$new_n1426_
.sym 17708 $abc$8827$new_n1432_
.sym 17713 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 17714 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 17715 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 17718 dat[23]
.sym 17719 wb_mem_dat[16]
.sym 17720 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 17722 adr[5]
.sym 17723 adr[9]
.sym 17724 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 17725 dat[8]
.sym 17726 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 17727 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 17728 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 17729 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 17730 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17731 dat[14]
.sym 17732 $abc$8827$new_n1432_
.sym 17733 wb_mem_dat[30]
.sym 17734 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 17735 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 17736 $abc$8827$ram.we[3]_new_
.sym 17742 $abc$8827$new_n1407_
.sym 17743 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 17744 servant.wb_dbus_we
.sym 17746 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17747 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 17748 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 17749 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 17750 sel[0]
.sym 17751 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 17752 servant.mdu_rs1[31]
.sym 17753 servant.cpu.cpu.mem_if.dat_valid
.sym 17754 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 17757 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 17758 $abc$8827$new_n1414_
.sym 17759 servant.cpu.cpu.bufreg2_q
.sym 17760 $abc$8827$new_n1408_
.sym 17763 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 17764 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17765 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 17767 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17768 servant.mdu_rs1[30]
.sym 17770 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 17772 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 17773 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17775 $abc$8827$new_n1407_
.sym 17776 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 17777 $abc$8827$new_n1408_
.sym 17778 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 17781 servant.mdu_rs1[31]
.sym 17782 servant.wb_dbus_we
.sym 17783 servant.mdu_rs1[30]
.sym 17784 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17790 servant.cpu.cpu.bufreg2_q
.sym 17793 sel[0]
.sym 17795 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 17799 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 17800 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 17801 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 17802 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 17806 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17807 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 17811 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17813 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 17817 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 17818 $abc$8827$new_n1414_
.sym 17819 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 17820 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 17821 servant.cpu.cpu.mem_if.dat_valid
.sym 17822 i_clk$SB_IO_IN_$glb_clk
.sym 17824 $abc$8827$new_n1414_
.sym 17825 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 17826 sel[3]
.sym 17827 we
.sym 17828 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 17829 sel[1]
.sym 17830 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 17831 cyc
.sym 17836 servant.wb_timer_rdt[30]
.sym 17837 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 17839 $abc$8827$new_n1205_
.sym 17840 servant.wb_dbus_we
.sym 17841 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 17842 dat[15]
.sym 17843 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 17844 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 17846 dat[9]
.sym 17848 dat[16]
.sym 17849 servant.mdu_op[1]
.sym 17850 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 17851 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 17852 servant.wb_dbus_we
.sym 17854 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 17855 servant.mdu_rs1[30]
.sym 17858 tx_to_pc.state[1]
.sym 17859 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 17869 wb_mem_rdt[7]
.sym 17872 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 17878 adr[12]
.sym 17880 servant.timer.mtimecmp[15]
.sym 17882 adr[11]
.sym 17884 we
.sym 17886 adr[10]
.sym 17891 sel[3]
.sym 17892 $0\pc_active[0:0]
.sym 17894 sel[1]
.sym 17896 cyc
.sym 17898 wb_mem_rdt[7]
.sym 17904 adr[10]
.sym 17905 adr[12]
.sym 17906 adr[11]
.sym 17910 sel[1]
.sym 17913 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 17916 sel[3]
.sym 17918 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 17922 servant.timer.mtimecmp[15]
.sym 17928 adr[10]
.sym 17930 adr[11]
.sym 17931 adr[12]
.sym 17935 adr[11]
.sym 17936 adr[12]
.sym 17937 adr[10]
.sym 17940 we
.sym 17941 cyc
.sym 17944 $0\pc_active[0:0]
.sym 17945 wb_clk_$glb_clk
.sym 17947 servant.timer.mtimecmp[22]
.sym 17948 $abc$8827$new_n1196_
.sym 17949 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 17950 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 17951 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 17952 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 17953 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 17954 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 17957 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 17959 servant.mdu_rs1[1]
.sym 17960 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 17962 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 17963 wb_mem_dat[9]
.sym 17964 servant.wb_timer_rdt[18]
.sym 17965 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 17966 servant.wb_timer_rdt[25]
.sym 17967 servant.mdu_rs1[0]
.sym 17968 servant.timer.mtimecmp[15]
.sym 17971 servant.mdu_rs1[31]
.sym 17972 tx_to_pc.state[0]
.sym 17973 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 17974 $abc$8827$ram.we[3]_new_
.sym 17975 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 17976 dat[30]
.sym 17977 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 17978 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 17979 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 17980 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 17981 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 17982 wb_mem_rdt[20]
.sym 17989 adr[11]
.sym 17990 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 17992 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 17993 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 17995 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 17996 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 17997 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 17999 sel[2]
.sym 18001 adr[10]
.sym 18003 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18010 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 18014 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 18017 adr[12]
.sym 18021 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18022 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 18023 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 18028 adr[10]
.sym 18029 adr[11]
.sym 18030 adr[12]
.sym 18033 sel[2]
.sym 18036 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 18040 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 18041 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 18042 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18045 adr[10]
.sym 18046 adr[11]
.sym 18047 adr[12]
.sym 18052 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 18053 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 18054 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18057 adr[10]
.sym 18058 adr[11]
.sym 18059 adr[12]
.sym 18066 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 18068 i_clk$SB_IO_IN_$glb_clk
.sym 18070 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 18071 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 18072 $abc$8827$techmap$techmap1584\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18073 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 18074 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 18075 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18076 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 18077 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 18082 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 18083 wb_mem_dat[24]
.sym 18084 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 18085 servant.wb_timer_rdt[20]
.sym 18086 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 18087 wb_mem_dat[22]
.sym 18089 servant.mdu_rs1[30]
.sym 18090 wb_mem_rdt[21]
.sym 18091 dat[11]
.sym 18092 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 18093 dat[13]
.sym 18094 recieve
.sym 18095 $abc$8827$ram.we[2]_new_
.sym 18096 $PACKER_VCC_NET
.sym 18097 dat[16]
.sym 18098 servant.timer.mtimecmp[20]
.sym 18099 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 18100 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18102 servant.mdu_rs1[31]
.sym 18103 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 18104 dat[20]
.sym 18112 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 18113 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5229[2]_new_inv_
.sym 18114 $abc$8827$new_n1621_
.sym 18115 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 18116 tx_to_pc.state[1]
.sym 18117 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 18119 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 18121 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18123 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5181[1]_new_inv_
.sym 18124 $abc$8827$new_n1622_
.sym 18125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 18126 $abc$8827$new_n1474_
.sym 18127 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 18128 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 18130 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[75]_new_
.sym 18131 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 18132 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18135 tx_to_pc.state[0]
.sym 18136 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 18138 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 18139 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 18140 $abc$8827$new_n1644_
.sym 18142 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 18145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 18147 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18151 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 18153 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 18156 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 18157 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[75]_new_
.sym 18158 $abc$8827$new_n1644_
.sym 18159 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5181[1]_new_inv_
.sym 18162 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 18163 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 18164 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 18168 $abc$8827$new_n1622_
.sym 18169 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 18170 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 18171 $abc$8827$new_n1621_
.sym 18174 tx_to_pc.state[0]
.sym 18175 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 18176 tx_to_pc.state[1]
.sym 18180 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 18181 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18186 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 18187 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5229[2]_new_inv_
.sym 18188 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 18189 $abc$8827$new_n1474_
.sym 18191 i_clk$SB_IO_IN_$glb_clk
.sym 18192 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 18193 dat[22]
.sym 18194 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 18195 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 18196 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 18197 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 18198 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 18199 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 18200 dat[18]
.sym 18201 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 18202 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18205 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18206 adr[5]
.sym 18209 adr[9]
.sym 18215 dat[23]
.sym 18217 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 18218 wb_mem_dat[30]
.sym 18220 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 18221 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 18222 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 18224 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 18227 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 18228 $abc$8827$ram.we[3]_new_
.sym 18234 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 18236 $abc$8827$new_n1468_
.sym 18237 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18238 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 18240 $0\pc_active[0:0]
.sym 18242 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 18244 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 18245 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18247 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18248 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 18253 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 18255 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[2]_new_inv_
.sym 18261 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 18263 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 18264 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 18265 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[52]_new_
.sym 18267 $0\pc_active[0:0]
.sym 18274 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18276 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 18279 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18280 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 18285 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 18286 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18291 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 18292 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 18293 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 18294 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18297 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18299 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 18303 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[52]_new_
.sym 18304 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[2]_new_inv_
.sym 18305 $abc$8827$new_n1468_
.sym 18306 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 18310 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 18312 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 18314 wb_clk_$glb_clk
.sym 18316 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 18317 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 18318 wb_mem_dat[25]
.sym 18319 $abc$8827$techmap$techmap1567\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18320 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 18321 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 18322 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 18323 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[52]_new_
.sym 18328 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 18330 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 18331 servant.wb_timer_rdt[17]
.sym 18332 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18333 $abc$8827$new_n1622_
.sym 18334 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 18337 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18338 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 18339 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 18340 $PACKER_VCC_NET
.sym 18341 wb_mem_dat[18]
.sym 18342 recieve
.sym 18344 dat[21]
.sym 18346 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 18349 wb_mem_dat[17]
.sym 18351 dat[17]
.sym 18357 pc_active
.sym 18358 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 18359 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 18360 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 18361 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 18362 servant.mdu_rs1[30]
.sym 18363 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 18364 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 18365 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 18369 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 18370 $abc$8827$new_n1683_
.sym 18372 servant.wb_timer_rdt[25]
.sym 18374 servant.mdu_rs1[31]
.sym 18376 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18377 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 18378 $abc$8827$new_n1682_
.sym 18384 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 18390 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 18391 servant.mdu_rs1[30]
.sym 18392 servant.wb_timer_rdt[25]
.sym 18393 servant.mdu_rs1[31]
.sym 18396 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 18398 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18402 pc_active
.sym 18404 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 18405 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 18408 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 18416 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 18417 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18420 $abc$8827$new_n1682_
.sym 18421 $abc$8827$new_n1683_
.sym 18422 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 18423 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 18427 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18429 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 18435 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 18437 i_clk$SB_IO_IN_$glb_clk
.sym 18439 dat[21]
.sym 18440 dat[19]
.sym 18441 dat[27]
.sym 18442 dat[20]
.sym 18443 dat[25]
.sym 18444 dat[29]
.sym 18445 dat[26]
.sym 18446 dat[28]
.sym 18454 dat[23]
.sym 18458 $abc$8827$new_n1683_
.sym 18459 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 18463 dat[30]
.sym 18464 tx_to_pc.state[0]
.sym 18465 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18466 wb_mem_dat[21]
.sym 18468 wb_mem_dat[20]
.sym 18470 wb_mem_dat[26]
.sym 18471 dat[31]
.sym 18481 wb_mem_dat[24]
.sym 18482 tx_to_pc.clock_count[0]
.sym 18488 wb_mem_dat[30]
.sym 18490 tx_to_pc.state[0]
.sym 18491 servant.timer.mtimecmp[27]
.sym 18494 wb_mem_dat[31]
.sym 18495 tx_to_pc.state[1]
.sym 18498 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18500 $PACKER_VCC_NET
.sym 18502 recieve
.sym 18509 wb_mem_dat[17]
.sym 18516 wb_mem_dat[31]
.sym 18520 tx_to_pc.clock_count[0]
.sym 18522 $PACKER_VCC_NET
.sym 18526 wb_mem_dat[24]
.sym 18532 wb_mem_dat[17]
.sym 18538 wb_mem_dat[30]
.sym 18544 recieve
.sym 18550 tx_to_pc.state[0]
.sym 18551 tx_to_pc.state[1]
.sym 18556 servant.timer.mtimecmp[27]
.sym 18559 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18560 wb_clk_$glb_clk
.sym 18572 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18573 servant.timer.mtimecmp[27]
.sym 18574 servant.mdu_rs1[30]
.sym 18576 dat[24]
.sym 18577 dat[21]
.sym 18579 dat[19]
.sym 18580 dat[30]
.sym 18584 dat[20]
.sym 18585 dat[17]
.sym 18589 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 18661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 18662 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 18663 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 18664 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 18665 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 18666 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 18667 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 18668 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 18671 recieve
.sym 18672 servant.timer.mtimecmp[4]
.sym 18673 wb_mem_dat[6]
.sym 18677 from_ble[7]
.sym 18678 $abc$8827$new_n1196_
.sym 18679 $abc$8827$new_n1456_
.sym 18682 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[14]_new_
.sym 18684 $abc$8827$new_n1199_
.sym 18690 servant.timer.mtimecmp[0]
.sym 18703 rx_from_ble.data_index[0]
.sym 18704 $abc$8827$new_n1261_
.sym 18706 rx_from_ble.data_index[0]
.sym 18707 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18709 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18712 servant.timer.mtimecmp[3]
.sym 18714 from_ble[0]
.sym 18716 rx_from_ble.data_index[1]
.sym 18717 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18719 from_ble[7]
.sym 18721 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18722 rx_from_ble.data_index[2]
.sym 18723 $abc$8827$new_n1229_
.sym 18724 $abc$8827$new_n1218_
.sym 18725 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18726 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18729 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 18730 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 18733 from_ble[5]
.sym 18736 $abc$8827$new_n1229_
.sym 18737 $abc$8827$new_n1218_
.sym 18738 from_ble[7]
.sym 18739 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 18742 rx_from_ble.data_index[2]
.sym 18743 rx_from_ble.data_index[0]
.sym 18744 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18745 rx_from_ble.data_index[1]
.sym 18748 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18749 $abc$8827$new_n1261_
.sym 18750 from_ble[0]
.sym 18751 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18755 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18756 $abc$8827$new_n1218_
.sym 18757 from_ble[0]
.sym 18760 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 18761 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 18763 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 18766 rx_from_ble.data_index[2]
.sym 18767 rx_from_ble.data_index[1]
.sym 18768 rx_from_ble.data_index[0]
.sym 18769 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18772 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 18773 from_ble[5]
.sym 18775 $abc$8827$new_n1218_
.sym 18781 servant.timer.mtimecmp[3]
.sym 18782 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 18783 i_clk$SB_IO_IN_$glb_clk
.sym 18789 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 18790 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 18791 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 18792 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 18793 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 18794 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 18795 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 18796 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 18798 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 18799 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 18801 dat[1]
.sym 18806 dat[4]
.sym 18810 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 18815 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 18818 $abc$8827$new_n1218_
.sym 18819 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18824 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18828 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 18831 dat[2]
.sym 18832 adr[5]
.sym 18833 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 18834 adr[5]
.sym 18835 dat[6]
.sym 18837 adr[2]
.sym 18838 adr[3]
.sym 18840 adr[5]
.sym 18841 servant.timer.mtimecmp[1]
.sym 18844 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 18846 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 18848 dat[7]
.sym 18849 adr[8]
.sym 18852 dat[5]
.sym 18854 $PACKER_VCC_NET
.sym 18855 adr[8]
.sym 18867 wb_mem_dat[2]
.sym 18879 servant.timer.mtimecmp[2]
.sym 18882 wb_mem_dat[3]
.sym 18885 wb_mem_dat[6]
.sym 18887 wb_mem_dat[0]
.sym 18892 servant.timer.mtimecmp[0]
.sym 18894 servant.timer.mtimecmp[6]
.sym 18897 servant.timer.mtimecmp[1]
.sym 18901 servant.timer.mtimecmp[2]
.sym 18908 wb_mem_dat[3]
.sym 18912 wb_mem_dat[0]
.sym 18920 servant.timer.mtimecmp[1]
.sym 18926 wb_mem_dat[6]
.sym 18931 wb_mem_dat[2]
.sym 18938 servant.timer.mtimecmp[0]
.sym 18941 servant.timer.mtimecmp[6]
.sym 18945 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 18946 i_clk$SB_IO_IN_$glb_clk
.sym 18947 wb_rst_$glb_sr
.sym 18948 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 18949 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 18950 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 18951 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 18952 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 18953 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 18954 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 18955 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 18956 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 18958 recieve
.sym 18959 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 18960 rx_from_ble.data_index[0]
.sym 18961 wb_mem_dat[2]
.sym 18963 dat[14]
.sym 18966 servant.timer.mtimecmp[0]
.sym 18967 dat[12]
.sym 18968 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18971 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 18972 dat[6]
.sym 18973 dat[3]
.sym 18975 dat[4]
.sym 18976 adr[7]
.sym 18978 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 18979 adr[7]
.sym 18980 dat[1]
.sym 18982 adr[7]
.sym 18983 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 18990 servant.wb_timer_rdt[3]
.sym 18991 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18993 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 18994 servant.timer.mtimecmp[2]
.sym 18996 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 18998 servant.timer.mtimecmp[3]
.sym 18999 rx_from_ble.state[0]
.sym 19001 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 19002 $abc$8827$new_n1236_
.sym 19003 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 19007 rx_from_ble.data_index[2]
.sym 19011 servant.cpu.cpu.alu_cmp
.sym 19012 servant.timer.mtimecmp[4]
.sym 19013 rx_from_ble.data_index[0]
.sym 19014 servant.wb_timer_rdt[2]
.sym 19015 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 19016 servant.cpu.cpu.cnt_en
.sym 19019 $PACKER_VCC_NET
.sym 19020 rx_from_ble.data_index[1]
.sym 19022 servant.timer.mtimecmp[3]
.sym 19023 servant.wb_timer_rdt[3]
.sym 19024 servant.wb_timer_rdt[2]
.sym 19025 servant.timer.mtimecmp[2]
.sym 19028 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 19030 rx_from_ble.data_index[0]
.sym 19031 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 19035 rx_from_ble.data_index[0]
.sym 19037 $PACKER_VCC_NET
.sym 19043 servant.cpu.cpu.alu_cmp
.sym 19046 $abc$8827$new_n1236_
.sym 19047 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 19049 rx_from_ble.state[0]
.sym 19052 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 19053 rx_from_ble.data_index[2]
.sym 19054 rx_from_ble.data_index[0]
.sym 19055 rx_from_ble.data_index[1]
.sym 19059 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 19060 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 19066 servant.timer.mtimecmp[4]
.sym 19068 servant.cpu.cpu.cnt_en
.sym 19069 i_clk$SB_IO_IN_$glb_clk
.sym 19071 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 19072 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 19073 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 19074 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19075 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 19076 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19077 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 19078 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 19081 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 19083 $abc$8827$new_n1218_
.sym 19085 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 19086 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 19087 $abc$8827$new_n1878_
.sym 19089 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 19090 $abc$8827$new_n1236_
.sym 19094 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 19095 dat[5]
.sym 19096 rx_done
.sym 19097 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19098 dat[12]
.sym 19099 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 19100 dat[13]
.sym 19101 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 19102 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 19103 adr[8]
.sym 19105 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 19106 dat[7]
.sym 19112 servant.timer.mtimecmp[6]
.sym 19113 servant.wb_timer_rdt[0]
.sym 19116 $abc$8827$new_n1818_
.sym 19117 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 19118 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 19120 servant.wb_timer_rdt[6]
.sym 19121 i_data$SB_IO_IN
.sym 19122 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 19124 tx_active
.sym 19125 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 19126 servant.timer.mtimecmp[16]
.sym 19128 servant.timer.mtimecmp[0]
.sym 19134 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 19139 $auto$ice40_ffinit.cc:140:execute$8424
.sym 19143 $abc$8827$ram.we[0]_new_
.sym 19145 servant.timer.mtimecmp[0]
.sym 19146 servant.wb_timer_rdt[0]
.sym 19147 servant.timer.mtimecmp[6]
.sym 19148 servant.wb_timer_rdt[6]
.sym 19151 servant.timer.mtimecmp[16]
.sym 19158 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 19159 $abc$8827$new_n1818_
.sym 19160 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 19166 i_data$SB_IO_IN
.sym 19169 $abc$8827$ram.we[0]_new_
.sym 19171 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 19181 $auto$ice40_ffinit.cc:140:execute$8424
.sym 19187 tx_active
.sym 19188 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 19190 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 19192 i_clk$SB_IO_IN_$glb_clk
.sym 19194 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 19195 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19196 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19197 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 19198 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 19199 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 19200 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 19201 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 19203 $PACKER_VCC_NET
.sym 19204 $PACKER_VCC_NET
.sym 19206 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 19209 dat[14]
.sym 19210 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 19212 rx_from_ble.state[0]
.sym 19213 dat[8]
.sym 19217 i_data$SB_IO_IN
.sym 19218 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 19219 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 19220 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19221 adr[3]
.sym 19222 dat[2]
.sym 19223 adr[6]
.sym 19224 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19225 adr[5]
.sym 19226 dat[6]
.sym 19227 adr[6]
.sym 19228 adr[3]
.sym 19229 adr[2]
.sym 19235 servant.timer.mtimecmp[4]
.sym 19236 $abc$8827$new_n2052_
.sym 19239 wb_mem_dat[2]
.sym 19240 from_ble[6]
.sym 19242 servant.timer.mtimecmp[0]
.sym 19243 $abc$8827$new_n1982_
.sym 19244 recieve
.sym 19246 $abc$8827$new_n1201_
.sym 19247 servant.wb_timer_rdt[0]
.sym 19248 $abc$8827$new_n2053_
.sym 19249 from_ble[2]
.sym 19252 $0\tx_active[0:0]
.sym 19255 wb_mem_dat[6]
.sym 19256 rx_done
.sym 19257 $abc$8827$new_n1199_
.sym 19258 $abc$8827$new_n2051_
.sym 19259 from_ble[7]
.sym 19260 $abc$8827$new_n1196_
.sym 19262 wb_mem_dat[7]
.sym 19263 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[14]_new_
.sym 19264 servant.wb_timer_rdt[4]
.sym 19265 add
.sym 19268 recieve
.sym 19269 from_ble[6]
.sym 19270 wb_mem_dat[6]
.sym 19274 rx_done
.sym 19276 add
.sym 19280 $abc$8827$new_n1196_
.sym 19281 $abc$8827$new_n2052_
.sym 19282 $abc$8827$new_n2053_
.sym 19283 $abc$8827$new_n2051_
.sym 19287 recieve
.sym 19288 from_ble[7]
.sym 19289 wb_mem_dat[7]
.sym 19293 $0\tx_active[0:0]
.sym 19298 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[14]_new_
.sym 19299 $abc$8827$new_n1199_
.sym 19300 $abc$8827$new_n1982_
.sym 19301 $abc$8827$new_n1201_
.sym 19304 wb_mem_dat[2]
.sym 19305 from_ble[2]
.sym 19306 recieve
.sym 19310 servant.wb_timer_rdt[0]
.sym 19311 servant.timer.mtimecmp[4]
.sym 19312 servant.timer.mtimecmp[0]
.sym 19313 servant.wb_timer_rdt[4]
.sym 19315 wb_clk_$glb_clk
.sym 19317 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 19318 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 19319 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 19320 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 19321 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 19322 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19323 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 19324 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 19330 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19332 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 19337 dat[4]
.sym 19341 servant.wb_timer_rdt[22]
.sym 19342 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 19343 servant.wb_timer_rdt[23]
.sym 19344 dat[7]
.sym 19345 servant.wb_timer_rdt[19]
.sym 19346 wb_mem_dat[8]
.sym 19347 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19348 dat[11]
.sym 19349 dat[5]
.sym 19350 $PACKER_VCC_NET
.sym 19351 $PACKER_VCC_NET
.sym 19352 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19360 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19361 wb_mem_dat[7]
.sym 19364 wb_mem_dat[4]
.sym 19365 $abc$8827$ram.we[0]_new_
.sym 19368 servant.timer.mtimecmp[8]
.sym 19369 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19372 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 19373 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 19377 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19379 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19384 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19391 wb_mem_dat[4]
.sym 19398 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19400 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19403 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 19404 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19409 wb_mem_dat[7]
.sym 19416 servant.timer.mtimecmp[8]
.sym 19423 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19424 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 19428 $abc$8827$ram.we[0]_new_
.sym 19430 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 19433 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19435 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19437 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 19438 i_clk$SB_IO_IN_$glb_clk
.sym 19439 wb_rst_$glb_sr
.sym 19440 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 19441 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19442 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 19443 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 19444 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 19445 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 19446 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 19447 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 19450 recieve
.sym 19452 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 19460 wb_mem_dat[4]
.sym 19461 $abc$8827$ram.we[0]_new_
.sym 19462 dat[14]
.sym 19465 dat[3]
.sym 19466 servant.wb_dbus_ack
.sym 19467 dat[4]
.sym 19468 dat[1]
.sym 19469 dat[6]
.sym 19470 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 19471 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 19472 servant.cpu.rf_ram_if.rdata0[1]
.sym 19474 adr[7]
.sym 19475 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 19481 servant.timer.mtimecmp[11]
.sym 19482 $abc$8827$new_n1431_
.sym 19483 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 19487 servant.timer.mtimecmp[13]
.sym 19488 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 19490 servant.wb_timer_rdt[8]
.sym 19491 servant.wb_timer_rdt[13]
.sym 19493 $abc$8827$new_n1432_
.sym 19494 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 19498 $abc$8827$new_n1455_
.sym 19499 wb_mem_dat[11]
.sym 19502 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19503 $abc$8827$new_n1456_
.sym 19505 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19506 wb_mem_dat[8]
.sym 19507 servant.timer.mtimecmp[8]
.sym 19508 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 19510 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 19511 wb_mem_dat[13]
.sym 19512 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19516 wb_mem_dat[11]
.sym 19520 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19521 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19522 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19523 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 19526 wb_mem_dat[8]
.sym 19532 $abc$8827$new_n1431_
.sym 19533 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 19534 $abc$8827$new_n1432_
.sym 19535 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 19538 servant.timer.mtimecmp[11]
.sym 19544 servant.wb_timer_rdt[13]
.sym 19545 servant.wb_timer_rdt[8]
.sym 19546 servant.timer.mtimecmp[8]
.sym 19547 servant.timer.mtimecmp[13]
.sym 19553 wb_mem_dat[13]
.sym 19556 $abc$8827$new_n1455_
.sym 19557 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 19558 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 19559 $abc$8827$new_n1456_
.sym 19560 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 19561 i_clk$SB_IO_IN_$glb_clk
.sym 19562 wb_rst_$glb_sr
.sym 19563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 19564 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 19565 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 19566 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 19567 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 19568 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 19569 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 19570 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 19573 dat[20]
.sym 19575 wb_mem_rdt[12]
.sym 19577 recieve
.sym 19578 wb_mem_rdt[13]
.sym 19579 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 19581 adr[8]
.sym 19582 adr[7]
.sym 19584 servant.wb_ibus_ack
.sym 19585 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 19586 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 19587 dat[5]
.sym 19588 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19589 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19590 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 19591 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 19592 dat[13]
.sym 19593 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 19594 dat[7]
.sym 19595 dat[13]
.sym 19596 wb_mem_dat[0]
.sym 19597 dat[12]
.sym 19598 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 19604 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 19607 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 19609 servant.wb_ibus_ack
.sym 19611 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19612 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 19615 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 19617 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 19620 $abc$8827$ram.we[1]_new_
.sym 19622 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19623 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19624 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 19625 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19627 $abc$8827$ram.we[0]_new_
.sym 19628 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19629 wb_mem_rdt[20]
.sym 19630 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 19631 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 19632 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 19633 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 19635 servant.cpu.rreg0[2]
.sym 19637 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 19640 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 19643 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19644 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19645 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19646 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 19649 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 19650 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19651 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19652 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19656 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 19657 $abc$8827$ram.we[0]_new_
.sym 19662 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 19663 wb_mem_rdt[20]
.sym 19664 servant.wb_ibus_ack
.sym 19668 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 19670 $abc$8827$ram.we[1]_new_
.sym 19673 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 19674 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 19675 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19676 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19679 servant.wb_ibus_ack
.sym 19681 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 19682 servant.cpu.rreg0[2]
.sym 19683 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 19684 i_clk$SB_IO_IN_$glb_clk
.sym 19686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 19687 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19688 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 19689 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19690 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 19691 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19692 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19693 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 19697 dat[25]
.sym 19698 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 19699 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 19700 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 19705 dat[14]
.sym 19706 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 19707 data_to_ble[7]
.sym 19709 data_to_ble[4]
.sym 19710 dat[2]
.sym 19711 dat[6]
.sym 19712 adr[5]
.sym 19713 adr[2]
.sym 19714 dat[2]
.sym 19715 adr[6]
.sym 19716 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 19717 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 19718 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 19719 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19720 adr[3]
.sym 19721 servant.cpu.rreg0[1]
.sym 19729 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19730 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 19731 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 19732 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19733 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19734 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19736 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19737 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19738 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19739 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19741 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 19742 servant.cpu.rdata[1]
.sym 19743 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19745 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 19746 $abc$8827$ram.we[0]_new_
.sym 19747 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 19748 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 19750 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19752 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 19755 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 19756 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 19758 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 19760 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19761 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19762 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19763 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19766 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 19767 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 19768 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19769 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19772 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19773 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19774 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 19775 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 19778 $abc$8827$ram.we[0]_new_
.sym 19780 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19786 servant.cpu.rdata[1]
.sym 19790 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19791 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19792 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 19793 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 19796 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 19799 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 19803 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 19805 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19807 i_clk$SB_IO_IN_$glb_clk
.sym 19808 $abc$8827$auto$rtlil.cc:1969:NotGate$8719
.sym 19809 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 19810 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 19811 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 19812 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 19813 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 19814 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 19815 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 19816 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 19819 $abc$8827$new_n1196_
.sym 19821 dat[4]
.sym 19823 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 19825 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19826 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19827 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 19831 servant.timer.mtimecmp[16]
.sym 19833 servant.wb_timer_rdt[19]
.sym 19834 dat[5]
.sym 19835 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 19836 servant.mdu_op[0]
.sym 19837 dat[7]
.sym 19838 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 19839 dat[9]
.sym 19840 wb_mem_dat[9]
.sym 19841 servant.wb_timer_rdt[22]
.sym 19842 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 19843 servant.wb_timer_rdt[23]
.sym 19844 dat[11]
.sym 19852 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19853 $abc$8827$ram.we[0]_new_
.sym 19855 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 19858 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 19859 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19863 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 19866 wb_mem_dat[0]
.sym 19867 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19871 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19872 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 19874 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19875 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 19876 $abc$8827$ram.we[1]_new_
.sym 19877 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 19878 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 19879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 19880 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19881 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19883 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 19884 $abc$8827$ram.we[1]_new_
.sym 19889 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 19891 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 19895 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19896 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19897 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 19898 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19902 wb_mem_dat[0]
.sym 19908 $abc$8827$ram.we[1]_new_
.sym 19910 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 19913 $abc$8827$ram.we[0]_new_
.sym 19916 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 19919 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19920 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19921 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 19922 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 19925 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19926 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 19927 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 19928 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 19929 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6999
.sym 19930 i_clk$SB_IO_IN_$glb_clk
.sym 19932 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 19933 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 19934 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 19935 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 19936 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 19937 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 19938 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 19939 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 19941 dat[12]
.sym 19942 servant.mdu_rs1[31]
.sym 19946 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19947 dat[12]
.sym 19948 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 19950 dat[14]
.sym 19951 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 19952 q$SB_IO_OUT
.sym 19956 dat[1]
.sym 19958 servant.wb_dbus_ack
.sym 19959 dat[4]
.sym 19963 dat[20]
.sym 19964 dat[19]
.sym 19965 dat[3]
.sym 19974 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 19977 recieve
.sym 19978 servant.mdu_rs1[1]
.sym 19982 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 19983 $abc$8827$ram.we[1]_new_
.sym 19984 servant.mdu_rs1[0]
.sym 19989 servant.mdu_op[1]
.sym 19991 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 19992 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 19993 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 19994 servant.wb_dbus_we
.sym 19995 servant.mdu_rs1[30]
.sym 19996 servant.mdu_op[0]
.sym 19999 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20000 $abc$8827$ram.we[0]_new_
.sym 20001 servant.mdu_rs1[31]
.sym 20002 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 20003 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 20007 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 20008 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 20009 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 20013 $abc$8827$ram.we[0]_new_
.sym 20015 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 20018 servant.mdu_op[1]
.sym 20019 servant.mdu_rs1[1]
.sym 20020 servant.mdu_rs1[0]
.sym 20021 servant.mdu_op[0]
.sym 20026 servant.wb_dbus_we
.sym 20027 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 20031 $abc$8827$ram.we[1]_new_
.sym 20033 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20036 servant.mdu_rs1[1]
.sym 20037 servant.mdu_rs1[0]
.sym 20038 servant.mdu_op[0]
.sym 20039 servant.mdu_op[1]
.sym 20042 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 20045 $abc$8827$ram.we[1]_new_
.sym 20048 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 20049 servant.mdu_rs1[30]
.sym 20050 servant.mdu_rs1[31]
.sym 20051 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 20053 wb_clk_$glb_clk
.sym 20054 recieve
.sym 20055 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 20056 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 20057 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 20058 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 20059 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 20060 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 20061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 20062 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 20067 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20071 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 20072 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 20078 adr[7]
.sym 20080 dat[12]
.sym 20081 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 20082 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 20084 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 20086 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 20087 dat[21]
.sym 20089 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20099 servant.mdu_rs1[30]
.sym 20101 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20102 servant.wb_timer_rdt[20]
.sym 20110 wb_mem_dat[22]
.sym 20112 servant.timer.mtimecmp[22]
.sym 20113 servant.wb_timer_rdt[22]
.sym 20114 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 20117 servant.mdu_rs1[31]
.sym 20120 servant.timer.mtimecmp[20]
.sym 20121 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 20123 wb_mem_rdt[20]
.sym 20126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 20132 wb_mem_dat[22]
.sym 20135 servant.timer.mtimecmp[20]
.sym 20136 servant.wb_timer_rdt[20]
.sym 20137 servant.wb_timer_rdt[22]
.sym 20138 servant.timer.mtimecmp[22]
.sym 20142 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 20144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20148 servant.timer.mtimecmp[22]
.sym 20154 servant.timer.mtimecmp[20]
.sym 20159 servant.mdu_rs1[30]
.sym 20160 wb_mem_rdt[20]
.sym 20161 servant.mdu_rs1[31]
.sym 20162 servant.wb_timer_rdt[20]
.sym 20166 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20167 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 20173 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20174 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 20175 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 20176 i_clk$SB_IO_IN_$glb_clk
.sym 20177 wb_rst_$glb_sr
.sym 20178 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 20179 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 20180 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 20181 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 20182 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 20183 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 20184 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 20185 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 20191 dat[8]
.sym 20193 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 20195 dat[10]
.sym 20197 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 20199 dat[14]
.sym 20201 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 20203 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 20204 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20205 dat[18]
.sym 20206 adr[3]
.sym 20207 dat[22]
.sym 20208 adr[6]
.sym 20210 adr[2]
.sym 20211 adr[5]
.sym 20213 adr[3]
.sym 20226 $abc$8827$ram.we[3]_new_
.sym 20233 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 20238 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 20240 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20242 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 20245 $abc$8827$ram.we[2]_new_
.sym 20246 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 20248 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 20249 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20250 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 20253 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 20255 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20258 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20261 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 20265 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 20266 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 20270 $abc$8827$ram.we[2]_new_
.sym 20272 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20278 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 20279 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20284 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20289 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20291 $abc$8827$ram.we[3]_new_
.sym 20294 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 20296 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20299 i_clk$SB_IO_IN_$glb_clk
.sym 20301 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 20302 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 20303 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 20304 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 20305 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 20306 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 20307 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 20308 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 20315 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20317 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 20318 dat[17]
.sym 20321 wb_mem_dat[18]
.sym 20322 dat[16]
.sym 20323 wb_mem_dat[17]
.sym 20324 servant.mdu_rs1[30]
.sym 20329 dat[27]
.sym 20333 dat[25]
.sym 20334 wb_mem_dat[25]
.sym 20335 wb_mem_dat[22]
.sym 20342 wb_mem_dat[22]
.sym 20344 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20347 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20350 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 20353 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 20361 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 20363 wb_mem_dat[18]
.sym 20364 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 20367 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 20369 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20371 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 20377 wb_mem_dat[22]
.sym 20382 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 20383 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20387 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20388 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 20393 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 20395 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 20399 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20401 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 20406 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20408 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 20411 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20413 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 20417 wb_mem_dat[18]
.sym 20421 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20422 wb_clk_$glb_clk
.sym 20424 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 20425 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 20426 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 20427 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 20428 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 20429 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 20430 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 20431 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 20436 wb_mem_dat[26]
.sym 20437 dat[30]
.sym 20438 wb_mem_dat[20]
.sym 20440 dat[31]
.sym 20444 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 20446 wb_mem_dat[21]
.sym 20448 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 20449 dat[26]
.sym 20450 servant.wb_dbus_ack
.sym 20451 dat[28]
.sym 20452 adr[6]
.sym 20454 wb_mem_dat[19]
.sym 20455 dat[19]
.sym 20459 dat[20]
.sym 20465 $abc$8827$ram.we[2]_new_
.sym 20468 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20470 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 20472 $abc$8827$ram.we[3]_new_
.sym 20473 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20474 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 20476 servant.wb_dbus_ack
.sym 20479 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 20485 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 20488 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 20491 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 20492 wb_mem_dat[26]
.sym 20495 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 20499 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20501 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 20504 $abc$8827$ram.we[3]_new_
.sym 20506 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 20510 wb_mem_dat[26]
.sym 20512 servant.wb_dbus_ack
.sym 20513 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20516 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 20519 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 20523 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 20525 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20529 $abc$8827$ram.we[2]_new_
.sym 20530 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 20535 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 20537 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20540 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 20541 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 20544 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 20545 i_clk$SB_IO_IN_$glb_clk
.sym 20547 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 20548 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 20549 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 20550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 20551 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 20552 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 20553 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 20554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 20559 servant.timer.mtimecmp[20]
.sym 20563 dat[16]
.sym 20564 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 20568 dat[17]
.sym 20573 dat[29]
.sym 20574 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 20575 dat[26]
.sym 20579 dat[21]
.sym 20581 wb_mem_dat[29]
.sym 20589 wb_mem_dat[28]
.sym 20593 wb_mem_dat[27]
.sym 20598 wb_mem_dat[25]
.sym 20606 wb_mem_dat[21]
.sym 20607 wb_mem_dat[29]
.sym 20614 wb_mem_dat[19]
.sym 20615 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20616 wb_mem_dat[20]
.sym 20618 wb_mem_dat[26]
.sym 20621 wb_mem_dat[21]
.sym 20627 wb_mem_dat[19]
.sym 20634 wb_mem_dat[27]
.sym 20641 wb_mem_dat[20]
.sym 20646 wb_mem_dat[25]
.sym 20651 wb_mem_dat[29]
.sym 20660 wb_mem_dat[26]
.sym 20663 wb_mem_dat[28]
.sym 20667 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 20668 wb_clk_$glb_clk
.sym 20680 dat[29]
.sym 20681 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 20685 wb_mem_dat[27]
.sym 20686 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 20689 wb_mem_dat[28]
.sym 20691 adr[2]
.sym 20693 dat[20]
.sym 20699 adr[3]
.sym 20770 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 20771 $abc$8827$new_n1257_
.sym 20772 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 20773 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 20774 $abc$8827$new_n1234_
.sym 20776 servant.cpu.cpu.state.stage_two_req
.sym 20777 $abc$8827$new_n1251_
.sym 20792 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 20804 $abc$8827$new_n1218_
.sym 20810 dat[3]
.sym 20811 adr[7]
.sym 20812 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20814 adr[6]
.sym 20817 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20821 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20823 dat[1]
.sym 20824 dat[4]
.sym 20826 dat[7]
.sym 20827 dat[2]
.sym 20828 adr[4]
.sym 20830 dat[5]
.sym 20831 dat[6]
.sym 20833 adr[3]
.sym 20834 adr[9]
.sym 20835 adr[2]
.sym 20836 adr[5]
.sym 20839 $PACKER_VCC_NET
.sym 20840 dat[0]
.sym 20841 adr[8]
.sym 20853 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 20854 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20855 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20856 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20857 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20858 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20859 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20860 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20861 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20862 adr[2]
.sym 20863 adr[3]
.sym 20865 adr[4]
.sym 20866 adr[5]
.sym 20867 adr[6]
.sym 20868 adr[7]
.sym 20869 adr[8]
.sym 20870 adr[9]
.sym 20873 i_clk$SB_IO_IN_$glb_clk
.sym 20874 $abc$8827$techmap$techmap1575\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 20875 dat[0]
.sym 20876 dat[1]
.sym 20877 dat[2]
.sym 20878 dat[3]
.sym 20879 dat[4]
.sym 20880 dat[5]
.sym 20881 dat[6]
.sym 20882 dat[7]
.sym 20883 $PACKER_VCC_NET
.sym 20888 dat[3]
.sym 20889 servant.cpu.cpu.state.stage_two_req
.sym 20894 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 20897 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 20910 rx_from_ble.data_index[1]
.sym 20921 adr[6]
.sym 20922 adr[6]
.sym 20925 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 20926 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 20927 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 20928 adr[4]
.sym 20929 servant.cpu.cpu.cnt_done
.sym 20930 dat[15]
.sym 20932 dat[10]
.sym 20933 adr[9]
.sym 20935 $PACKER_VCC_NET
.sym 20936 adr[2]
.sym 20940 $PACKER_VCC_NET
.sym 20941 adr[2]
.sym 20942 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 20952 adr[2]
.sym 20953 adr[5]
.sym 20955 dat[10]
.sym 20956 dat[13]
.sym 20958 adr[4]
.sym 20959 adr[9]
.sym 20960 dat[12]
.sym 20961 dat[15]
.sym 20962 adr[3]
.sym 20963 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20964 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20965 $PACKER_VCC_NET
.sym 20966 dat[14]
.sym 20967 dat[9]
.sym 20970 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 20972 adr[8]
.sym 20976 adr[7]
.sym 20977 adr[6]
.sym 20978 dat[8]
.sym 20979 dat[11]
.sym 20984 $abc$8827$new_n1223_
.sym 20985 from_ble[2]
.sym 20986 $abc$8827$new_n1254_
.sym 20987 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 20988 $abc$8827$new_n1218_
.sym 20989 from_ble[6]
.sym 20990 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 20991 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 20992 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20993 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20994 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20995 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20996 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20997 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20998 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 20999 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 21000 adr[2]
.sym 21001 adr[3]
.sym 21003 adr[4]
.sym 21004 adr[5]
.sym 21005 adr[6]
.sym 21006 adr[7]
.sym 21007 adr[8]
.sym 21008 adr[9]
.sym 21011 i_clk$SB_IO_IN_$glb_clk
.sym 21012 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 21013 $PACKER_VCC_NET
.sym 21014 dat[10]
.sym 21015 dat[11]
.sym 21016 dat[12]
.sym 21017 dat[13]
.sym 21018 dat[14]
.sym 21019 dat[15]
.sym 21020 dat[8]
.sym 21021 dat[9]
.sym 21031 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 21032 dat[13]
.sym 21035 dat[9]
.sym 21038 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 21039 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 21040 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21041 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 21042 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 21043 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 21045 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 21048 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 21049 dat[5]
.sym 21055 adr[5]
.sym 21058 dat[5]
.sym 21060 adr[2]
.sym 21064 dat[2]
.sym 21065 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21067 adr[6]
.sym 21069 adr[8]
.sym 21070 dat[3]
.sym 21071 dat[6]
.sym 21073 adr[7]
.sym 21074 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21075 adr[3]
.sym 21077 adr[9]
.sym 21079 dat[1]
.sym 21080 dat[0]
.sym 21081 adr[4]
.sym 21082 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21083 $PACKER_VCC_NET
.sym 21084 dat[4]
.sym 21085 dat[7]
.sym 21086 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 21088 $PACKER_VCC_NET
.sym 21090 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 21091 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 21092 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 21093 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 21094 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21095 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21096 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21097 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21098 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21099 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21100 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21101 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 i_clk$SB_IO_IN_$glb_clk
.sym 21114 $abc$8827$techmap$techmap1569\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21130 dat[2]
.sym 21131 adr[5]
.sym 21132 $abc$8827$new_n1881_
.sym 21140 rx_from_ble.data_index[1]
.sym 21141 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 21143 adr[5]
.sym 21144 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 21145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 21146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 21147 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 21158 adr[8]
.sym 21159 adr[7]
.sym 21164 dat[8]
.sym 21165 dat[15]
.sym 21169 $PACKER_VCC_NET
.sym 21170 dat[14]
.sym 21172 adr[2]
.sym 21173 adr[9]
.sym 21174 dat[11]
.sym 21175 adr[5]
.sym 21176 dat[13]
.sym 21177 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21178 dat[9]
.sym 21181 adr[6]
.sym 21182 dat[12]
.sym 21183 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21184 dat[10]
.sym 21185 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21186 adr[3]
.sym 21187 adr[4]
.sym 21195 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 21196 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21197 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21198 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21199 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21200 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21201 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21202 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21203 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 i_clk$SB_IO_IN_$glb_clk
.sym 21216 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21227 add
.sym 21228 add
.sym 21233 servant.wb_timer_rdt[19]
.sym 21234 $PACKER_VCC_NET
.sym 21237 $PACKER_VCC_NET
.sym 21238 $PACKER_VCC_NET
.sym 21242 $PACKER_VCC_NET
.sym 21243 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 21244 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 21245 adr[4]
.sym 21246 $abc$8827$ram.we[1]_new_
.sym 21247 dat[4]
.sym 21248 dat[0]
.sym 21249 dat[0]
.sym 21250 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 21252 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 21253 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 21258 dat[3]
.sym 21260 adr[4]
.sym 21261 dat[4]
.sym 21262 adr[8]
.sym 21263 adr[7]
.sym 21265 dat[0]
.sym 21266 dat[6]
.sym 21267 dat[1]
.sym 21269 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21272 dat[2]
.sym 21273 dat[7]
.sym 21274 adr[6]
.sym 21276 dat[5]
.sym 21277 adr[3]
.sym 21280 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21281 adr[5]
.sym 21284 adr[9]
.sym 21287 $PACKER_VCC_NET
.sym 21288 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21289 adr[2]
.sym 21290 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 21291 rx_done
.sym 21292 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21293 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 21294 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 21295 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21296 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 21297 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 21298 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21299 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21300 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21301 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21302 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21303 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21304 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21305 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 i_clk$SB_IO_IN_$glb_clk
.sym 21318 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21333 servant.wb_dbus_ack
.sym 21339 adr[7]
.sym 21344 dat[15]
.sym 21345 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 21346 $PACKER_VCC_NET
.sym 21347 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 21348 adr[9]
.sym 21349 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 21350 dat[10]
.sym 21351 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 21352 $PACKER_VCC_NET
.sym 21353 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21354 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 21355 adr[2]
.sym 21362 dat[13]
.sym 21363 adr[5]
.sym 21365 dat[14]
.sym 21367 dat[10]
.sym 21369 dat[15]
.sym 21370 dat[12]
.sym 21371 adr[8]
.sym 21372 dat[8]
.sym 21373 adr[6]
.sym 21374 adr[3]
.sym 21375 adr[2]
.sym 21378 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21380 $PACKER_VCC_NET
.sym 21381 adr[9]
.sym 21382 dat[11]
.sym 21386 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21387 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21389 dat[9]
.sym 21390 adr[7]
.sym 21391 adr[4]
.sym 21392 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 21393 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 21394 servant.cpu.rreg0[0]
.sym 21395 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 21396 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 21397 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 21398 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 21399 $abc$8827$new_n1082_
.sym 21400 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21401 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21402 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21403 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21404 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21405 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21406 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21407 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 i_clk$SB_IO_IN_$glb_clk
.sym 21420 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21438 dat[13]
.sym 21439 adr[8]
.sym 21441 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 21442 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 21443 rx_done
.sym 21446 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 21447 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 21448 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 21449 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 21450 servant.wb_timer_rdt[24]
.sym 21451 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 21452 $abc$8827$techmap$techmap1581\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21453 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 21454 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 21455 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 21456 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 21457 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 21462 adr[6]
.sym 21463 dat[6]
.sym 21464 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21465 adr[5]
.sym 21466 dat[5]
.sym 21467 dat[2]
.sym 21470 adr[7]
.sym 21471 adr[8]
.sym 21472 adr[3]
.sym 21474 dat[4]
.sym 21475 $PACKER_VCC_NET
.sym 21476 dat[0]
.sym 21477 dat[7]
.sym 21478 dat[3]
.sym 21480 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21481 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21486 adr[9]
.sym 21489 adr[4]
.sym 21491 dat[1]
.sym 21493 adr[2]
.sym 21494 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 21495 $abc$8827$new_n1611_
.sym 21496 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 21497 $abc$8827$new_n1461_
.sym 21498 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 21499 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 21500 $abc$8827$new_n1401_
.sym 21501 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 21502 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21503 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21504 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21505 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21506 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21507 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21508 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21509 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 i_clk$SB_IO_IN_$glb_clk
.sym 21522 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21538 servant.cpu.rreg0[1]
.sym 21539 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 21540 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 21541 adr[5]
.sym 21545 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 21546 adr[6]
.sym 21547 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 21548 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 21549 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 21550 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 21551 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 21552 servant.wb_timer_rdt[15]
.sym 21553 data_to_ble[5]
.sym 21554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 21555 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 21556 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 21557 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 21558 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 21559 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 21564 dat[9]
.sym 21569 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21572 dat[14]
.sym 21573 dat[15]
.sym 21575 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 21577 $PACKER_VCC_NET
.sym 21578 adr[7]
.sym 21579 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21580 adr[8]
.sym 21581 adr[3]
.sym 21582 dat[11]
.sym 21583 dat[12]
.sym 21584 dat[13]
.sym 21585 adr[9]
.sym 21587 adr[5]
.sym 21588 dat[10]
.sym 21589 adr[6]
.sym 21591 adr[4]
.sym 21592 dat[8]
.sym 21595 adr[2]
.sym 21596 servant.timer.mtimecmp[16]
.sym 21597 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5453[2]_new_inv_
.sym 21598 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 21599 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 21600 $abc$8827$new_n1675_
.sym 21601 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5437[2]_new_inv_
.sym 21602 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 21603 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 21604 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21605 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21606 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21607 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21608 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21609 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21610 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21611 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 i_clk$SB_IO_IN_$glb_clk
.sym 21624 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21638 dat[9]
.sym 21644 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 21645 $PACKER_VCC_NET
.sym 21647 $abc$8827$techmap$techmap1582\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21650 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 21651 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 21652 $abc$8827$new_n1612_
.sym 21653 dat[0]
.sym 21654 adr[3]
.sym 21655 $abc$8827$new_n1213_
.sym 21656 servant.wb_timer_rdt[29]
.sym 21657 adr[4]
.sym 21658 $abc$8827$ram.we[1]_new_
.sym 21659 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 21660 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 21661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 21666 dat[3]
.sym 21667 adr[7]
.sym 21668 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21670 dat[5]
.sym 21671 dat[4]
.sym 21672 adr[4]
.sym 21676 dat[0]
.sym 21677 dat[7]
.sym 21678 dat[6]
.sym 21679 dat[1]
.sym 21682 adr[8]
.sym 21683 dat[2]
.sym 21684 adr[2]
.sym 21685 adr[3]
.sym 21686 adr[6]
.sym 21687 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21688 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21689 adr[5]
.sym 21690 adr[9]
.sym 21695 $PACKER_VCC_NET
.sym 21698 $abc$8827$new_n1462_
.sym 21699 $abc$8827$new_n1402_
.sym 21700 $abc$8827$new_n1591_
.sym 21701 $abc$8827$new_n1597_
.sym 21702 $abc$8827$new_n1438_
.sym 21703 $abc$8827$new_n1676_
.sym 21704 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 21705 $abc$8827$new_n1612_
.sym 21706 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21707 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21708 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21709 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21710 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21711 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21712 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21713 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 21714 adr[2]
.sym 21715 adr[3]
.sym 21717 adr[4]
.sym 21718 adr[5]
.sym 21719 adr[6]
.sym 21720 adr[7]
.sym 21721 adr[8]
.sym 21722 adr[9]
.sym 21725 i_clk$SB_IO_IN_$glb_clk
.sym 21726 $abc$8827$techmap$techmap1573\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 21727 dat[0]
.sym 21728 dat[1]
.sym 21729 dat[2]
.sym 21730 dat[3]
.sym 21731 dat[4]
.sym 21732 dat[5]
.sym 21733 dat[6]
.sym 21734 dat[7]
.sym 21735 $PACKER_VCC_NET
.sym 21741 adr[7]
.sym 21752 dat[15]
.sym 21753 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 21754 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 21755 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 21756 $PACKER_VCC_NET
.sym 21757 dat[10]
.sym 21758 wb_mem_dat[10]
.sym 21760 dat[8]
.sym 21761 $PACKER_VCC_NET
.sym 21762 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 21763 wb_mem_dat[15]
.sym 21769 dat[14]
.sym 21772 dat[13]
.sym 21775 adr[9]
.sym 21776 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21777 adr[6]
.sym 21778 dat[12]
.sym 21779 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 21780 dat[10]
.sym 21781 $PACKER_VCC_NET
.sym 21782 adr[5]
.sym 21783 adr[2]
.sym 21784 dat[9]
.sym 21785 dat[8]
.sym 21786 dat[11]
.sym 21788 dat[15]
.sym 21792 adr[3]
.sym 21795 adr[4]
.sym 21796 adr[7]
.sym 21797 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21799 adr[8]
.sym 21800 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21801 $abc$8827$new_n1598_
.sym 21802 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 21803 $abc$8827$new_n1605_
.sym 21804 $abc$8827$new_n1444_
.sym 21805 servant.timer.mtimecmp[15]
.sym 21806 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 21807 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 21808 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21809 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21810 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21811 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21812 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21813 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21814 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21815 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 i_clk$SB_IO_IN_$glb_clk
.sym 21828 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 21829 $PACKER_VCC_NET
.sym 21830 dat[10]
.sym 21831 dat[11]
.sym 21832 dat[12]
.sym 21833 dat[13]
.sym 21834 dat[14]
.sym 21835 dat[15]
.sym 21836 dat[8]
.sym 21837 dat[9]
.sym 21845 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 21846 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 21848 dat[13]
.sym 21850 dat[12]
.sym 21853 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 21854 servant.wb_timer_rdt[24]
.sym 21855 wb_mem_dat[17]
.sym 21858 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 21859 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 21860 wb_mem_dat[10]
.sym 21861 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 21862 adr[7]
.sym 21863 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 21865 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 21870 dat[7]
.sym 21873 adr[5]
.sym 21874 adr[6]
.sym 21875 dat[2]
.sym 21877 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21878 dat[6]
.sym 21879 adr[2]
.sym 21880 dat[0]
.sym 21881 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21882 adr[7]
.sym 21883 dat[5]
.sym 21885 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21886 dat[3]
.sym 21891 adr[3]
.sym 21892 adr[8]
.sym 21895 dat[1]
.sym 21896 dat[4]
.sym 21897 adr[4]
.sym 21898 adr[9]
.sym 21899 $PACKER_VCC_NET
.sym 21902 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 21903 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 21904 wb_mem_dat[24]
.sym 21905 wb_mem_dat[22]
.sym 21906 wb_mem_dat[23]
.sym 21907 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 21908 $abc$8827$new_n1204_
.sym 21909 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 21910 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21911 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21912 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21913 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21914 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21915 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21916 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21917 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 i_clk$SB_IO_IN_$glb_clk
.sym 21930 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21931 dat[0]
.sym 21932 dat[1]
.sym 21933 dat[2]
.sym 21934 dat[3]
.sym 21935 dat[4]
.sym 21936 dat[5]
.sym 21937 dat[6]
.sym 21938 dat[7]
.sym 21939 $PACKER_VCC_NET
.sym 21941 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 21945 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 21947 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21949 adr[5]
.sym 21951 $abc$8827$techmap$techmap1572\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1571_Y
.sym 21954 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 21955 adr[2]
.sym 21956 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 21957 servant.mdu_rs1[31]
.sym 21958 adr[8]
.sym 21959 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 21962 servant.mdu_rs1[31]
.sym 21963 servant.wb_timer_rdt[17]
.sym 21964 wb_mem_rdt[26]
.sym 21965 servant.wb_timer_rdt[15]
.sym 21967 adr[8]
.sym 21974 dat[9]
.sym 21981 dat[15]
.sym 21982 dat[14]
.sym 21983 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 21984 dat[8]
.sym 21985 $PACKER_VCC_NET
.sym 21986 dat[10]
.sym 21989 adr[9]
.sym 21990 adr[6]
.sym 21992 adr[2]
.sym 21993 adr[5]
.sym 21994 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21995 adr[3]
.sym 21996 dat[12]
.sym 21997 dat[13]
.sym 21999 adr[4]
.sym 22000 adr[7]
.sym 22001 adr[8]
.sym 22002 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22003 dat[11]
.sym 22004 wb_mem_dat[17]
.sym 22005 wb_mem_dat[19]
.sym 22006 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 22007 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 22008 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 22009 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 22010 $abc$8827$new_n1212_
.sym 22011 wb_mem_dat[18]
.sym 22012 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22013 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22014 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22015 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22016 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22017 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22018 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22019 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 i_clk$SB_IO_IN_$glb_clk
.sym 22032 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[10]
.sym 22035 dat[11]
.sym 22036 dat[12]
.sym 22037 dat[13]
.sym 22038 dat[14]
.sym 22039 dat[15]
.sym 22040 dat[8]
.sym 22041 dat[9]
.sym 22046 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 22048 dat[11]
.sym 22049 wb_mem_dat[22]
.sym 22050 dat[9]
.sym 22051 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 22053 servant.wb_timer_rdt[23]
.sym 22054 wb_mem_dat[9]
.sym 22055 servant.wb_timer_rdt[19]
.sym 22056 wb_mem_dat[25]
.sym 22059 $abc$8827$new_n1213_
.sym 22060 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 22061 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 22063 $abc$8827$new_n1212_
.sym 22064 adr[9]
.sym 22065 adr[4]
.sym 22066 wb_mem_dat[30]
.sym 22068 adr[4]
.sym 22069 servant.wb_timer_rdt[29]
.sym 22074 adr[4]
.sym 22076 $abc$8827$techmap$techmap1584\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22077 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22078 dat[21]
.sym 22080 dat[17]
.sym 22083 dat[19]
.sym 22084 dat[16]
.sym 22085 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22088 dat[20]
.sym 22090 dat[23]
.sym 22091 adr[5]
.sym 22094 $PACKER_VCC_NET
.sym 22095 adr[3]
.sym 22096 adr[8]
.sym 22097 dat[18]
.sym 22098 dat[22]
.sym 22099 adr[2]
.sym 22100 adr[9]
.sym 22102 adr[7]
.sym 22105 adr[6]
.sym 22106 wb_mem_dat[21]
.sym 22107 wb_mem_dat[20]
.sym 22108 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 22109 wb_mem_dat[29]
.sym 22110 wb_mem_dat[26]
.sym 22111 $abc$8827$new_n1208_
.sym 22112 $abc$8827$new_n1215_
.sym 22113 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 22114 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22115 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22116 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22117 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22118 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22119 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22120 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22121 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 i_clk$SB_IO_IN_$glb_clk
.sym 22134 $abc$8827$techmap$techmap1584\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22135 dat[16]
.sym 22136 dat[17]
.sym 22137 dat[18]
.sym 22138 dat[19]
.sym 22139 dat[20]
.sym 22140 dat[21]
.sym 22141 dat[22]
.sym 22142 dat[23]
.sym 22143 $PACKER_VCC_NET
.sym 22157 wb_mem_dat[19]
.sym 22159 servant.wb_dbus_ack
.sym 22160 $PACKER_VCC_NET
.sym 22162 dat[24]
.sym 22164 $PACKER_VCC_NET
.sym 22168 $abc$8827$new_n1216_
.sym 22169 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 22171 $abc$8827$new_n1214_
.sym 22176 dat[29]
.sym 22178 adr[6]
.sym 22179 dat[24]
.sym 22180 adr[2]
.sym 22181 adr[5]
.sym 22183 adr[3]
.sym 22187 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 22188 dat[30]
.sym 22189 $PACKER_VCC_NET
.sym 22191 dat[31]
.sym 22194 adr[8]
.sym 22197 dat[26]
.sym 22198 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22199 dat[28]
.sym 22201 dat[25]
.sym 22202 adr[9]
.sym 22203 adr[4]
.sym 22204 adr[7]
.sym 22205 dat[27]
.sym 22206 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22208 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 22209 servant.timer.mtimecmp[21]
.sym 22210 $abc$8827$new_n1216_
.sym 22211 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 22212 servant.timer.mtimecmp[20]
.sym 22213 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 22214 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 22215 servant.timer.mtimecmp[24]
.sym 22216 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22217 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22218 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22219 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22220 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22221 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22222 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22223 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 i_clk$SB_IO_IN_$glb_clk
.sym 22236 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[26]
.sym 22239 dat[27]
.sym 22240 dat[28]
.sym 22241 dat[29]
.sym 22242 dat[30]
.sym 22243 dat[31]
.sym 22244 dat[24]
.sym 22245 dat[25]
.sym 22252 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 22253 wb_mem_dat[29]
.sym 22255 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 22260 dat[29]
.sym 22262 servant.wb_timer_rdt[24]
.sym 22265 adr[7]
.sym 22266 wb_mem_dat[26]
.sym 22270 adr[7]
.sym 22280 dat[17]
.sym 22283 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22285 dat[16]
.sym 22286 adr[5]
.sym 22287 adr[2]
.sym 22288 adr[3]
.sym 22289 $abc$8827$techmap$techmap1567\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22291 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22294 dat[21]
.sym 22295 adr[7]
.sym 22297 dat[20]
.sym 22298 $PACKER_VCC_NET
.sym 22300 adr[4]
.sym 22301 dat[18]
.sym 22302 dat[22]
.sym 22303 dat[19]
.sym 22304 adr[9]
.sym 22305 dat[23]
.sym 22307 adr[6]
.sym 22309 adr[8]
.sym 22310 servant.timer.mtimecmp[25]
.sym 22311 $abc$8827$new_n1207_
.sym 22312 servant.timer.mtimecmp[26]
.sym 22313 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 22314 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 22315 $abc$8827$new_n1214_
.sym 22316 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 22317 servant.timer.mtimecmp[27]
.sym 22318 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22319 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22320 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22321 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22322 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22323 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22324 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22325 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 22326 adr[2]
.sym 22327 adr[3]
.sym 22329 adr[4]
.sym 22330 adr[5]
.sym 22331 adr[6]
.sym 22332 adr[7]
.sym 22333 adr[8]
.sym 22334 adr[9]
.sym 22337 i_clk$SB_IO_IN_$glb_clk
.sym 22338 $abc$8827$techmap$techmap1567\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1566_Y
.sym 22339 dat[16]
.sym 22340 dat[17]
.sym 22341 dat[18]
.sym 22342 dat[19]
.sym 22343 dat[20]
.sym 22344 dat[21]
.sym 22345 dat[22]
.sym 22346 dat[23]
.sym 22347 $PACKER_VCC_NET
.sym 22360 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 22365 adr[6]
.sym 22366 servant.mdu_rs1[31]
.sym 22372 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 22374 adr[5]
.sym 22375 adr[8]
.sym 22380 adr[6]
.sym 22382 dat[27]
.sym 22384 dat[25]
.sym 22387 dat[28]
.sym 22391 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 22393 $PACKER_VCC_NET
.sym 22394 dat[26]
.sym 22395 dat[29]
.sym 22396 dat[31]
.sym 22397 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22398 adr[8]
.sym 22399 adr[5]
.sym 22401 adr[3]
.sym 22403 adr[7]
.sym 22404 dat[30]
.sym 22405 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22406 adr[9]
.sym 22407 adr[4]
.sym 22408 dat[24]
.sym 22409 adr[2]
.sym 22416 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22417 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22418 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22419 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22420 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22421 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22422 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22423 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 i_clk$SB_IO_IN_$glb_clk
.sym 22436 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 22437 $PACKER_VCC_NET
.sym 22438 dat[26]
.sym 22439 dat[27]
.sym 22440 dat[28]
.sym 22441 dat[29]
.sym 22442 dat[30]
.sym 22443 dat[31]
.sym 22444 dat[24]
.sym 22445 dat[25]
.sym 22454 wb_mem_dat[25]
.sym 22467 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 22468 adr[9]
.sym 22469 adr[4]
.sym 22544 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 22545 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 22546 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 22547 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 22548 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 22549 rx_from_ble.clock_count[6]
.sym 22557 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22559 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22561 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 22564 $abc$8827$new_n1402_
.sym 22586 rx_from_ble.data_index[1]
.sym 22587 rx_from_ble.clock_count[6]
.sym 22591 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22593 from_ble[5]
.sym 22595 rx_from_ble.data_index[2]
.sym 22596 $abc$8827$new_n1234_
.sym 22602 rx_from_ble.clock_count[5]
.sym 22603 rx_from_ble.clock_count[2]
.sym 22604 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22606 rx_from_ble.clock_count[0]
.sym 22607 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22608 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 22609 rx_from_ble.clock_count[4]
.sym 22610 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 22611 servant.cpu.cpu.cnt_done
.sym 22612 rx_from_ble.clock_count[3]
.sym 22614 rx_from_ble.data_index[0]
.sym 22615 rx_from_ble.clock_count[1]
.sym 22617 rx_from_ble.clock_count[5]
.sym 22618 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 22619 rx_from_ble.clock_count[4]
.sym 22620 rx_from_ble.clock_count[6]
.sym 22623 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22624 rx_from_ble.data_index[2]
.sym 22625 rx_from_ble.data_index[0]
.sym 22626 rx_from_ble.data_index[1]
.sym 22629 rx_from_ble.clock_count[1]
.sym 22630 rx_from_ble.clock_count[3]
.sym 22631 rx_from_ble.clock_count[0]
.sym 22632 rx_from_ble.clock_count[2]
.sym 22635 $abc$8827$new_n1234_
.sym 22636 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22637 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22638 from_ble[5]
.sym 22641 rx_from_ble.data_index[2]
.sym 22642 rx_from_ble.data_index[0]
.sym 22643 rx_from_ble.data_index[1]
.sym 22644 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22653 servant.cpu.cpu.cnt_done
.sym 22656 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 22659 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22660 rx_from_ble.data_index[1]
.sym 22661 rx_from_ble.data_index[0]
.sym 22662 rx_from_ble.data_index[2]
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22665 wb_rst_$glb_sr
.sym 22670 $abc$8827$new_n1237_
.sym 22671 rx_from_ble.clock_count[4]
.sym 22672 rx_from_ble.clock_count[5]
.sym 22673 rx_from_ble.clock_count[2]
.sym 22674 rx_from_ble.clock_count[3]
.sym 22675 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 22676 rx_from_ble.clock_count[0]
.sym 22677 rx_from_ble.clock_count[1]
.sym 22685 rx_from_ble.data_index[2]
.sym 22686 $abc$8827$new_n1257_
.sym 22687 rx_from_ble.clock_count[6]
.sym 22695 from_ble[5]
.sym 22701 $PACKER_VCC_NET
.sym 22702 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 22705 $PACKER_VCC_NET
.sym 22709 rx_from_ble.data_index[0]
.sym 22713 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22720 $abc$8827$new_n1236_
.sym 22721 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 22724 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22726 rx_from_ble.state[0]
.sym 22733 rx_from_ble.state[0]
.sym 22754 rx_from_ble.clock_count[6]
.sym 22763 $PACKER_VCC_NET
.sym 22764 rx_from_ble.clock_count[4]
.sym 22765 rx_from_ble.clock_count[5]
.sym 22766 rx_from_ble.clock_count[2]
.sym 22775 rx_from_ble.clock_count[3]
.sym 22777 rx_from_ble.clock_count[0]
.sym 22778 rx_from_ble.clock_count[1]
.sym 22779 $nextpnr_ICESTORM_LC_4$O
.sym 22781 rx_from_ble.clock_count[0]
.sym 22785 $auto$alumacc.cc:474:replace_alu$1312.C[2]
.sym 22787 rx_from_ble.clock_count[1]
.sym 22791 $auto$alumacc.cc:474:replace_alu$1312.C[3]
.sym 22793 rx_from_ble.clock_count[2]
.sym 22797 $auto$alumacc.cc:474:replace_alu$1312.C[4]
.sym 22799 $PACKER_VCC_NET
.sym 22800 rx_from_ble.clock_count[3]
.sym 22803 $auto$alumacc.cc:474:replace_alu$1312.C[5]
.sym 22805 rx_from_ble.clock_count[4]
.sym 22806 $PACKER_VCC_NET
.sym 22809 $auto$alumacc.cc:474:replace_alu$1312.C[6]
.sym 22811 rx_from_ble.clock_count[5]
.sym 22815 $nextpnr_ICESTORM_LC_5$I3
.sym 22817 rx_from_ble.clock_count[6]
.sym 22821 $nextpnr_ICESTORM_LC_5$COUT
.sym 22823 $PACKER_VCC_NET
.sym 22825 $nextpnr_ICESTORM_LC_5$I3
.sym 22831 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 22832 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 22833 $abc$8827$new_n1236_
.sym 22834 $abc$8827$new_n1881_
.sym 22836 rx_from_ble.state[1]
.sym 22840 servant.wb_dbus_ack
.sym 22855 from_ble[6]
.sym 22859 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 22860 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 22861 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 22863 from_ble[2]
.sym 22865 $nextpnr_ICESTORM_LC_5$COUT
.sym 22870 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 22875 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22876 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 22877 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22879 from_ble[2]
.sym 22881 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22882 $abc$8827$new_n1218_
.sym 22883 rx_from_ble.data_index[2]
.sym 22885 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22886 $abc$8827$new_n1223_
.sym 22890 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22891 from_ble[6]
.sym 22892 rx_from_ble.state[0]
.sym 22893 rx_from_ble.state[1]
.sym 22896 $abc$8827$new_n1254_
.sym 22897 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22898 rx_from_ble.data_index[1]
.sym 22901 rx_from_ble.data_index[0]
.sym 22903 rx_from_ble.data_index[0]
.sym 22904 rx_from_ble.data_index[1]
.sym 22905 rx_from_ble.data_index[2]
.sym 22906 $nextpnr_ICESTORM_LC_5$COUT
.sym 22910 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22911 $abc$8827$new_n1218_
.sym 22912 from_ble[2]
.sym 22915 rx_from_ble.data_index[0]
.sym 22916 rx_from_ble.data_index[1]
.sym 22917 rx_from_ble.data_index[2]
.sym 22918 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 22921 from_ble[6]
.sym 22922 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22923 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22924 $abc$8827$new_n1223_
.sym 22927 rx_from_ble.state[0]
.sym 22929 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 22930 rx_from_ble.state[1]
.sym 22933 from_ble[6]
.sym 22935 $abc$8827$new_n1218_
.sym 22936 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 22939 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 22941 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22945 $abc$8827$new_n1254_
.sym 22946 from_ble[2]
.sym 22947 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22948 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 22949 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22952 tx_to_ble.clock_count[5]
.sym 22953 tx_to_ble.clock_count[0]
.sym 22954 tx_to_ble.clock_count[2]
.sym 22955 o_data$SB_IO_OUT
.sym 22956 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 22957 tx_to_ble.clock_count[6]
.sym 22958 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 22959 $PACKER_VCC_NET
.sym 22962 wb_mem_dat[22]
.sym 22963 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 22971 rx_from_ble.data_index[2]
.sym 22972 servant.cpu.cpu.cnt_done
.sym 22976 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6432
.sym 22977 rx_from_ble.data_index[1]
.sym 22978 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 22980 rx_from_ble.data_index[0]
.sym 22981 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 22982 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 22983 $PACKER_VCC_NET
.sym 22984 dat[11]
.sym 22985 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 22986 rx_from_ble.state[1]
.sym 22987 rx_from_ble.data_index[0]
.sym 22995 add
.sym 22999 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23000 rx_from_ble.state[1]
.sym 23003 $add$src/servant_1.2.1/service/service.v:178$37_Y[22]
.sym 23015 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 23017 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 23020 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 23021 rx_from_ble.state[0]
.sym 23024 $PACKER_VCC_NET
.sym 23026 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23027 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 23040 $PACKER_VCC_NET
.sym 23052 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 23056 rx_from_ble.state[1]
.sym 23058 rx_from_ble.state[0]
.sym 23063 $add$src/servant_1.2.1/service/service.v:178$37_Y[22]
.sym 23064 add
.sym 23069 add
.sym 23071 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 23072 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$5987_$glb_ce
.sym 23073 wb_clk_$glb_clk
.sym 23077 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 23078 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 23079 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 23080 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 23081 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 23082 tx_to_ble.clock_count[1]
.sym 23087 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 23092 $PACKER_VCC_NET
.sym 23098 adr[9]
.sym 23101 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23103 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 23105 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23106 tx_to_ble.data_index[0]
.sym 23107 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23108 servant.wb_timer_rdt[9]
.sym 23109 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 23110 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 23121 tx_to_ble.clock_count[6]
.sym 23123 $PACKER_VCC_NET
.sym 23124 tx_to_ble.clock_count[5]
.sym 23125 tx_to_ble.clock_count[0]
.sym 23126 tx_to_ble.clock_count[2]
.sym 23136 tx_to_ble.clock_count[4]
.sym 23143 tx_to_ble.clock_count[3]
.sym 23147 tx_to_ble.clock_count[1]
.sym 23148 $nextpnr_ICESTORM_LC_14$O
.sym 23151 tx_to_ble.clock_count[0]
.sym 23154 $auto$alumacc.cc:474:replace_alu$1294.C[2]
.sym 23156 tx_to_ble.clock_count[1]
.sym 23160 $auto$alumacc.cc:474:replace_alu$1294.C[3]
.sym 23162 tx_to_ble.clock_count[2]
.sym 23166 $auto$alumacc.cc:474:replace_alu$1294.C[4]
.sym 23168 tx_to_ble.clock_count[3]
.sym 23169 $PACKER_VCC_NET
.sym 23172 $auto$alumacc.cc:474:replace_alu$1294.C[5]
.sym 23174 $PACKER_VCC_NET
.sym 23175 tx_to_ble.clock_count[4]
.sym 23178 $auto$alumacc.cc:474:replace_alu$1294.C[6]
.sym 23181 tx_to_ble.clock_count[5]
.sym 23184 $nextpnr_ICESTORM_LC_15$I3
.sym 23186 tx_to_ble.clock_count[6]
.sym 23190 $nextpnr_ICESTORM_LC_15$COUT
.sym 23193 $PACKER_VCC_NET
.sym 23194 $nextpnr_ICESTORM_LC_15$I3
.sym 23200 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 23201 tx_to_ble.clock_count[3]
.sym 23202 tx_to_ble.clock_count[4]
.sym 23203 tx_to_ble.state[1]
.sym 23204 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 23205 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23218 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 23222 servant.wb_timer_rdt[10]
.sym 23224 tx_to_ble.state[0]
.sym 23225 dat[11]
.sym 23226 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 23227 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 23228 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 23229 dat[9]
.sym 23230 rx_from_ble.state[0]
.sym 23231 tx_to_ble.state[0]
.sym 23233 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 23234 $nextpnr_ICESTORM_LC_15$COUT
.sym 23241 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 23242 tx_to_ble.state[0]
.sym 23245 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23247 $abc$8827$ram.we[1]_new_
.sym 23248 rx_done
.sym 23250 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 23255 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 23256 rx_from_ble.state[0]
.sym 23258 rx_from_ble.state[1]
.sym 23259 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 23260 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 23261 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23263 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 23264 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23267 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 23268 tx_to_ble.state[1]
.sym 23272 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23273 tx_to_ble.state[0]
.sym 23274 tx_to_ble.state[1]
.sym 23275 $nextpnr_ICESTORM_LC_15$COUT
.sym 23278 rx_from_ble.state[0]
.sym 23279 rx_done
.sym 23280 rx_from_ble.state[1]
.sym 23281 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 23285 $abc$8827$ram.we[1]_new_
.sym 23287 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 23290 rx_from_ble.state[0]
.sym 23292 rx_from_ble.state[1]
.sym 23297 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 23298 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23303 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 23305 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 23310 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23311 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 23315 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23317 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 23318 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23322 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 23323 $abc$8827$new_n1976_
.sym 23324 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 23325 $abc$8827$new_n1978_
.sym 23326 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 23327 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 23328 $abc$8827$new_n1977_
.sym 23342 $0\tx_active[0:0]
.sym 23345 servant.wb_timer_rdt[26]
.sym 23346 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 23347 data_to_ble[3]
.sym 23348 adr[9]
.sym 23349 servant.wb_timer_rdt[29]
.sym 23350 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 23351 tx_to_ble.state[1]
.sym 23352 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 23353 $abc$8827$new_n1208_
.sym 23354 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 23355 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 23356 $abc$8827$new_n1202_
.sym 23363 wb_mem_rdt[14]
.sym 23364 servant.cpu.rreg0[0]
.sym 23365 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 23366 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 23367 tx_to_ble.state[1]
.sym 23368 $abc$8827$new_n1401_
.sym 23369 servant.cpu.rreg0[1]
.sym 23371 $abc$8827$new_n1611_
.sym 23372 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 23373 $abc$8827$new_n1612_
.sym 23374 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 23375 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 23377 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23379 $abc$8827$new_n1402_
.sym 23380 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 23381 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23384 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 23385 servant.wb_ibus_ack
.sym 23386 wb_mem_rdt[12]
.sym 23387 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 23389 wb_mem_rdt[13]
.sym 23390 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 23391 tx_to_ble.state[0]
.sym 23395 $abc$8827$new_n1611_
.sym 23396 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 23397 $abc$8827$new_n1612_
.sym 23398 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 23401 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23402 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 23408 servant.wb_ibus_ack
.sym 23409 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 23410 servant.cpu.rreg0[1]
.sym 23413 wb_mem_rdt[12]
.sym 23414 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 23415 servant.wb_ibus_ack
.sym 23420 wb_mem_rdt[14]
.sym 23421 servant.cpu.rreg0[0]
.sym 23422 servant.wb_ibus_ack
.sym 23425 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 23426 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 23427 $abc$8827$new_n1402_
.sym 23428 $abc$8827$new_n1401_
.sym 23432 servant.wb_ibus_ack
.sym 23433 wb_mem_rdt[13]
.sym 23434 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 23438 tx_to_ble.state[0]
.sym 23439 tx_to_ble.state[1]
.sym 23440 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23441 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7362
.sym 23442 i_clk$SB_IO_IN_$glb_clk
.sym 23444 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 23445 $abc$8827$new_n1975_
.sym 23446 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 23447 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 23448 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 23449 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 23450 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 23451 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 23458 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 23460 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 23461 $abc$8827$new_n1612_
.sym 23462 servant.cpu.rreg0[0]
.sym 23467 adr[4]
.sym 23468 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 23469 data_to_ble[6]
.sym 23471 servant.wb_timer_rdt[21]
.sym 23472 dat[9]
.sym 23473 data_to_ble[0]
.sym 23474 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 23475 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 23476 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23477 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 23478 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 23479 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 23485 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23486 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 23488 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 23489 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 23491 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23492 $abc$8827$new_n1082_
.sym 23493 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 23494 data_to_ble[1]
.sym 23496 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23497 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 23499 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23500 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 23501 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 23502 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 23503 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23505 data_to_ble[5]
.sym 23506 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 23509 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23510 data_to_ble[4]
.sym 23511 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 23512 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 23516 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 23518 data_to_ble[5]
.sym 23519 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 23520 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23521 $abc$8827$new_n1082_
.sym 23524 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23525 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23526 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 23527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 23530 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23531 $abc$8827$new_n1082_
.sym 23532 data_to_ble[1]
.sym 23533 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 23536 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 23537 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23538 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 23539 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23543 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23544 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 23548 $abc$8827$new_n1082_
.sym 23549 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23550 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 23551 data_to_ble[4]
.sym 23554 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 23555 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 23556 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23557 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23561 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 23563 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23564 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 23565 i_clk$SB_IO_IN_$glb_clk
.sym 23567 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 23568 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 23569 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 23570 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 23571 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 23572 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 23573 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 23574 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 23579 adr[9]
.sym 23585 wb_mem_dat[15]
.sym 23589 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23590 data_to_ble[1]
.sym 23591 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 23592 servant.wb_timer_rdt[28]
.sym 23593 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 23594 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 23595 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23596 wb_mem_dat[13]
.sym 23597 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 23598 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 23599 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 23600 servant.wb_timer_rdt[9]
.sym 23601 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 23602 tx_to_ble.data_index[0]
.sym 23608 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23611 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 23612 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 23614 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 23615 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23616 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 23618 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 23619 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 23620 $abc$8827$new_n1438_
.sym 23621 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23622 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 23623 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 23624 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 23625 wb_mem_dat[16]
.sym 23626 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 23630 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23631 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 23634 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 23639 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 23644 wb_mem_dat[16]
.sym 23647 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23648 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 23649 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23650 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 23653 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 23654 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 23655 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 23656 $abc$8827$new_n1438_
.sym 23659 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23660 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23661 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 23662 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 23665 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23666 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 23667 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23668 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 23671 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23672 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 23673 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23674 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 23677 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 23679 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23683 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 23684 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23687 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 23688 i_clk$SB_IO_IN_$glb_clk
.sym 23689 wb_rst_$glb_sr
.sym 23690 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 23691 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 23692 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 23693 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 23694 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 23695 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 23696 dat[13]
.sym 23697 dat[12]
.sym 23701 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 23702 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 23703 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 23706 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 23711 wb_rst
.sym 23712 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23714 wb_mem_dat[31]
.sym 23716 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 23717 dat[11]
.sym 23718 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 23719 dat[13]
.sym 23720 servant.wb_timer_rdt[31]
.sym 23721 dat[10]
.sym 23722 servant.wb_timer_rdt[10]
.sym 23723 tx_to_ble.state[0]
.sym 23724 wb_mem_dat[12]
.sym 23725 dat[9]
.sym 23731 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23732 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 23734 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 23735 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 23736 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 23737 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23739 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 23740 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 23741 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23743 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 23745 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 23746 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 23747 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 23748 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 23750 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23754 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 23758 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 23760 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23761 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 23762 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 23764 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23765 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23766 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 23767 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 23770 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23771 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 23772 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 23773 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23776 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23777 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 23778 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23779 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 23782 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 23783 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23784 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23785 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 23788 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23789 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 23790 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23791 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 23794 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23795 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23796 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 23797 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23800 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 23801 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23802 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 23803 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 23806 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 23807 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23808 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23809 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 23813 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 23814 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 23815 tx_to_ble.data_index[2]
.sym 23816 tx_to_ble.data_index[1]
.sym 23817 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 23818 tx_to_ble.data_index[0]
.sym 23819 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 23820 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 23825 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 23827 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 23834 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 23836 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 23837 servant.wb_timer_rdt[26]
.sym 23838 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23839 dat[23]
.sym 23841 servant.wb_timer_rdt[29]
.sym 23843 tx_to_ble.state[1]
.sym 23844 $abc$8827$new_n1208_
.sym 23845 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 23848 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 23854 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23856 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 23857 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23859 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23860 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 23861 wb_mem_dat[15]
.sym 23865 $abc$8827$new_n1597_
.sym 23868 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 23869 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 23870 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23871 $abc$8827$new_n1598_
.sym 23872 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 23873 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 23874 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 23875 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23876 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 23879 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 23880 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 23881 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 23882 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23885 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 23888 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 23889 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 23893 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 23894 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 23895 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23896 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 23899 $abc$8827$new_n1597_
.sym 23900 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 23901 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 23902 $abc$8827$new_n1598_
.sym 23905 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23906 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 23907 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23908 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 23911 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 23912 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 23913 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23914 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 23917 wb_mem_dat[15]
.sym 23923 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 23926 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 23930 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 23932 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 23933 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 23934 i_clk$SB_IO_IN_$glb_clk
.sym 23935 wb_rst_$glb_sr
.sym 23936 $abc$8827$new_n1203_
.sym 23937 dat[11]
.sym 23938 $PACKER_GND_NET
.sym 23939 dat[10]
.sym 23940 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 23941 dat[9]
.sym 23942 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 23943 dat[23]
.sym 23948 adr[3]
.sym 23953 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23956 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 23958 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 23960 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 23961 servant.wb_timer_rdt[30]
.sym 23963 dat[9]
.sym 23964 servant.wb_timer_rdt[21]
.sym 23966 wb_mem_dat[29]
.sym 23967 servant.timer.mtimecmp[15]
.sym 23969 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 23970 $abc$8827$new_n1205_
.sym 23977 $abc$8827$new_n1205_
.sym 23979 servant.wb_timer_rdt[19]
.sym 23982 wb_mem_dat[25]
.sym 23983 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 23985 servant.wb_timer_rdt[23]
.sym 23987 wb_mem_dat[24]
.sym 23989 servant.wb_timer_rdt[24]
.sym 23990 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 23992 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 23993 servant.mdu_rs1[30]
.sym 23994 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 23996 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 23997 servant.wb_dbus_ack
.sym 23999 servant.wb_timer_rdt[17]
.sym 24000 servant.mdu_rs1[31]
.sym 24001 servant.mdu_rs1[30]
.sym 24003 servant.timer.mtimecmp[23]
.sym 24004 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 24005 wb_mem_dat[23]
.sym 24008 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 24010 servant.wb_timer_rdt[17]
.sym 24011 servant.mdu_rs1[30]
.sym 24012 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 24013 servant.mdu_rs1[31]
.sym 24016 servant.wb_timer_rdt[24]
.sym 24017 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 24018 servant.mdu_rs1[31]
.sym 24019 servant.mdu_rs1[30]
.sym 24022 servant.wb_dbus_ack
.sym 24023 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 24025 wb_mem_dat[25]
.sym 24028 wb_mem_dat[23]
.sym 24029 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 24031 servant.wb_dbus_ack
.sym 24034 servant.wb_dbus_ack
.sym 24035 wb_mem_dat[24]
.sym 24036 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 24040 servant.mdu_rs1[31]
.sym 24041 servant.mdu_rs1[30]
.sym 24042 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 24043 servant.wb_timer_rdt[19]
.sym 24046 $abc$8827$new_n1205_
.sym 24047 servant.wb_timer_rdt[23]
.sym 24049 servant.timer.mtimecmp[23]
.sym 24052 servant.wb_timer_rdt[23]
.sym 24053 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 24054 servant.mdu_rs1[31]
.sym 24055 servant.mdu_rs1[30]
.sym 24056 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 24057 i_clk$SB_IO_IN_$glb_clk
.sym 24059 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 24060 servant.timer.mtimecmp[19]
.sym 24061 servant.timer.mtimecmp[23]
.sym 24062 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[6]_new_
.sym 24063 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 24064 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 24065 $abc$8827$new_n1202_
.sym 24066 servant.timer.mtimecmp[10]
.sym 24072 wb_mem_dat[10]
.sym 24074 dat[10]
.sym 24076 dat[23]
.sym 24078 $PACKER_VCC_NET
.sym 24080 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 24083 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 24084 wb_mem_dat[24]
.sym 24085 servant.wb_timer_rdt[18]
.sym 24086 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 24087 servant.wb_timer_rdt[25]
.sym 24088 servant.wb_timer_rdt[9]
.sym 24089 wb_mem_dat[9]
.sym 24091 wb_mem_dat[17]
.sym 24092 servant.wb_timer_rdt[28]
.sym 24093 dat[23]
.sym 24094 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 24100 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24101 wb_mem_dat[20]
.sym 24104 wb_mem_rdt[26]
.sym 24105 servant.wb_timer_rdt[15]
.sym 24109 servant.wb_timer_rdt[26]
.sym 24110 servant.mdu_rs1[31]
.sym 24111 servant.wb_timer_rdt[18]
.sym 24112 servant.wb_dbus_ack
.sym 24113 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24116 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 24117 servant.mdu_rs1[30]
.sym 24118 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 24120 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 24123 wb_mem_dat[18]
.sym 24124 $abc$8827$new_n1213_
.sym 24125 wb_mem_dat[19]
.sym 24126 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24127 servant.timer.mtimecmp[15]
.sym 24130 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 24131 $abc$8827$new_n1214_
.sym 24134 wb_mem_dat[18]
.sym 24135 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24136 servant.wb_dbus_ack
.sym 24139 servant.wb_dbus_ack
.sym 24141 wb_mem_dat[20]
.sym 24142 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24145 wb_mem_rdt[26]
.sym 24146 servant.mdu_rs1[30]
.sym 24147 servant.wb_timer_rdt[26]
.sym 24148 servant.mdu_rs1[31]
.sym 24151 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24153 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 24157 servant.wb_timer_rdt[18]
.sym 24158 servant.mdu_rs1[30]
.sym 24159 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 24160 servant.mdu_rs1[31]
.sym 24163 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 24166 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 24169 servant.timer.mtimecmp[15]
.sym 24170 servant.wb_timer_rdt[15]
.sym 24171 $abc$8827$new_n1214_
.sym 24172 $abc$8827$new_n1213_
.sym 24175 servant.wb_dbus_ack
.sym 24176 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 24178 wb_mem_dat[19]
.sym 24179 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 24180 i_clk$SB_IO_IN_$glb_clk
.sym 24182 servant.timer.mtimecmp[29]
.sym 24183 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 24184 servant.timer.mtimecmp[18]
.sym 24185 $abc$8827$new_n1209_
.sym 24186 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 24187 servant.timer.mtimecmp[9]
.sym 24188 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 24189 $abc$8827$new_n1210_
.sym 24195 wb_mem_dat[10]
.sym 24202 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 24207 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 24209 servant.mdu_rs1[30]
.sym 24210 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 24211 $abc$8827$new_n1206_
.sym 24212 servant.wb_timer_rdt[31]
.sym 24214 wb_mem_dat[31]
.sym 24215 wb_mem_dat[27]
.sym 24216 wb_mem_rdt[21]
.sym 24217 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 24223 wb_mem_rdt[21]
.sym 24224 $abc$8827$new_n1212_
.sym 24225 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24226 wb_mem_dat[27]
.sym 24227 wb_mem_dat[30]
.sym 24229 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 24230 servant.mdu_rs1[31]
.sym 24231 wb_mem_dat[21]
.sym 24232 servant.timer.mtimecmp[21]
.sym 24233 servant.mdu_rs1[30]
.sym 24236 servant.wb_timer_rdt[21]
.sym 24237 $abc$8827$new_n1215_
.sym 24238 servant.wb_timer_rdt[29]
.sym 24241 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 24242 servant.timer.mtimecmp[17]
.sym 24247 servant.wb_dbus_ack
.sym 24248 $abc$8827$new_n1216_
.sym 24249 wb_mem_dat[22]
.sym 24250 $abc$8827$new_n1209_
.sym 24252 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 24253 servant.wb_timer_rdt[17]
.sym 24254 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 24256 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 24257 servant.wb_dbus_ack
.sym 24259 wb_mem_dat[22]
.sym 24262 wb_mem_dat[21]
.sym 24264 servant.wb_dbus_ack
.sym 24265 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 24268 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 24269 servant.mdu_rs1[31]
.sym 24270 servant.wb_timer_rdt[29]
.sym 24271 servant.mdu_rs1[30]
.sym 24274 servant.wb_dbus_ack
.sym 24275 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 24277 wb_mem_dat[30]
.sym 24281 wb_mem_dat[27]
.sym 24282 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24283 servant.wb_dbus_ack
.sym 24286 $abc$8827$new_n1215_
.sym 24287 $abc$8827$new_n1209_
.sym 24288 $abc$8827$new_n1212_
.sym 24289 $abc$8827$new_n1216_
.sym 24292 servant.wb_timer_rdt[21]
.sym 24293 servant.timer.mtimecmp[17]
.sym 24294 servant.timer.mtimecmp[21]
.sym 24295 servant.wb_timer_rdt[17]
.sym 24298 servant.mdu_rs1[30]
.sym 24299 wb_mem_rdt[21]
.sym 24300 servant.mdu_rs1[31]
.sym 24301 servant.wb_timer_rdt[21]
.sym 24302 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 24303 i_clk$SB_IO_IN_$glb_clk
.sym 24305 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 24307 servant.timer.mtimecmp[30]
.sym 24308 servant.timer.mtimecmp[17]
.sym 24309 servant.timer.mtimecmp[28]
.sym 24310 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 24312 servant.timer.mtimecmp[31]
.sym 24329 servant.wb_timer_rdt[26]
.sym 24332 wb_mem_dat[29]
.sym 24334 servant.wb_timer_rdt[26]
.sym 24336 $abc$8827$new_n1208_
.sym 24346 wb_mem_dat[21]
.sym 24347 wb_mem_dat[20]
.sym 24354 wb_mem_dat[24]
.sym 24355 servant.timer.mtimecmp[21]
.sym 24357 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 24361 servant.timer.mtimecmp[24]
.sym 24362 servant.wb_timer_rdt[28]
.sym 24363 servant.wb_timer_rdt[24]
.sym 24365 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24369 servant.mdu_rs1[30]
.sym 24371 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 24372 servant.wb_timer_rdt[31]
.sym 24376 servant.mdu_rs1[31]
.sym 24377 servant.timer.mtimecmp[31]
.sym 24379 servant.timer.mtimecmp[21]
.sym 24386 wb_mem_dat[21]
.sym 24391 servant.timer.mtimecmp[31]
.sym 24392 servant.wb_timer_rdt[31]
.sym 24393 servant.timer.mtimecmp[24]
.sym 24394 servant.wb_timer_rdt[24]
.sym 24398 servant.timer.mtimecmp[24]
.sym 24404 wb_mem_dat[20]
.sym 24409 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 24410 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 24415 servant.wb_timer_rdt[28]
.sym 24416 servant.mdu_rs1[31]
.sym 24417 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 24418 servant.mdu_rs1[30]
.sym 24423 wb_mem_dat[24]
.sym 24425 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 24426 i_clk$SB_IO_IN_$glb_clk
.sym 24427 wb_rst_$glb_sr
.sym 24430 $abc$8827$new_n1206_
.sym 24432 wb_mem_dat[27]
.sym 24434 wb_mem_dat[28]
.sym 24442 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 24447 wb_mem_dat[30]
.sym 24455 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 24456 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 24469 wb_mem_dat[26]
.sym 24471 servant.timer.mtimecmp[26]
.sym 24477 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 24478 servant.wb_timer_rdt[27]
.sym 24479 servant.timer.mtimecmp[26]
.sym 24484 wb_mem_dat[25]
.sym 24488 servant.mdu_rs1[31]
.sym 24492 servant.timer.mtimecmp[27]
.sym 24493 servant.timer.mtimecmp[25]
.sym 24494 servant.wb_timer_rdt[26]
.sym 24497 wb_mem_dat[27]
.sym 24498 servant.wb_timer_rdt[25]
.sym 24500 servant.mdu_rs1[30]
.sym 24502 wb_mem_dat[25]
.sym 24508 servant.timer.mtimecmp[27]
.sym 24509 servant.wb_timer_rdt[25]
.sym 24510 servant.timer.mtimecmp[25]
.sym 24511 servant.wb_timer_rdt[27]
.sym 24516 wb_mem_dat[26]
.sym 24520 servant.mdu_rs1[31]
.sym 24521 servant.mdu_rs1[30]
.sym 24522 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 24523 servant.wb_timer_rdt[27]
.sym 24529 servant.timer.mtimecmp[25]
.sym 24532 servant.timer.mtimecmp[26]
.sym 24533 servant.wb_timer_rdt[26]
.sym 24534 servant.timer.mtimecmp[27]
.sym 24535 servant.wb_timer_rdt[27]
.sym 24538 servant.timer.mtimecmp[26]
.sym 24546 wb_mem_dat[27]
.sym 24548 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 24549 i_clk$SB_IO_IN_$glb_clk
.sym 24550 wb_rst_$glb_sr
.sym 24571 servant.wb_dbus_ack
.sym 24580 servant.wb_timer_rdt[25]
.sym 24662 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 24664 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 24665 $PACKER_VCC_NET
.sym 24666 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 24667 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 24688 rx_from_ble.clock_count[2]
.sym 24692 rx_from_ble.clock_count[1]
.sym 24694 rx_from_ble.clock_count[4]
.sym 24695 rx_from_ble.clock_count[5]
.sym 24696 $PACKER_VCC_NET
.sym 24697 rx_from_ble.clock_count[3]
.sym 24699 rx_from_ble.clock_count[0]
.sym 24700 rx_from_ble.clock_count[6]
.sym 24701 $abc$8827$new_n1236_
.sym 24715 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 24717 $nextpnr_ICESTORM_LC_9$O
.sym 24719 rx_from_ble.clock_count[0]
.sym 24723 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 24726 rx_from_ble.clock_count[1]
.sym 24729 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 24731 rx_from_ble.clock_count[2]
.sym 24733 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 24735 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 24738 rx_from_ble.clock_count[3]
.sym 24739 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 24741 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 24744 rx_from_ble.clock_count[4]
.sym 24745 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 24747 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 24750 rx_from_ble.clock_count[5]
.sym 24751 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 24754 rx_from_ble.clock_count[6]
.sym 24757 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 24760 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 24761 $abc$8827$new_n1236_
.sym 24764 $PACKER_VCC_NET
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24785 dat[11]
.sym 24786 tx_to_ble.data_index[2]
.sym 24854 $PACKER_VCC_NET
.sym 24856 $abc$8827$new_n1236_
.sym 24857 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 24858 $PACKER_VCC_NET
.sym 24860 $abc$8827$new_n1237_
.sym 24862 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 24863 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 24864 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 24865 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 24867 rx_from_ble.clock_count[1]
.sym 24868 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 24872 $abc$8827$new_n1218_
.sym 24882 rx_from_ble.clock_count[0]
.sym 24885 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 24887 $abc$8827$new_n1218_
.sym 24891 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 24893 $abc$8827$new_n1237_
.sym 24894 $abc$8827$new_n1236_
.sym 24897 $abc$8827$new_n1236_
.sym 24898 $abc$8827$new_n1237_
.sym 24900 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 24903 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 24904 $abc$8827$new_n1236_
.sym 24909 $abc$8827$new_n1236_
.sym 24911 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 24916 $PACKER_VCC_NET
.sym 24917 rx_from_ble.clock_count[0]
.sym 24921 $abc$8827$new_n1236_
.sym 24922 $abc$8827$new_n1237_
.sym 24923 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 24927 $abc$8827$new_n1237_
.sym 24928 $abc$8827$new_n1236_
.sym 24929 rx_from_ble.clock_count[0]
.sym 24930 rx_from_ble.clock_count[1]
.sym 24931 $PACKER_VCC_NET
.sym 24932 i_clk$SB_IO_IN_$glb_clk
.sym 24940 tx_to_ble.data_index[1]
.sym 24941 $PACKER_GND_NET
.sym 24950 $PACKER_VCC_NET
.sym 25011 rx_from_ble.state[0]
.sym 25013 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 25014 rx_from_ble.state[1]
.sym 25015 rx_from_ble.data_index[2]
.sym 25016 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 25017 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 25019 rx_from_ble.state[0]
.sym 25020 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 25023 rx_from_ble.data_index[0]
.sym 25028 rx_from_ble.data_index[1]
.sym 25030 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25038 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25039 $nextpnr_ICESTORM_LC_11$O
.sym 25042 rx_from_ble.data_index[0]
.sym 25045 $auto$alumacc.cc:474:replace_alu$1328.C[2]
.sym 25048 rx_from_ble.data_index[1]
.sym 25053 rx_from_ble.data_index[2]
.sym 25055 $auto$alumacc.cc:474:replace_alu$1328.C[2]
.sym 25060 rx_from_ble.state[1]
.sym 25061 rx_from_ble.state[0]
.sym 25064 rx_from_ble.state[0]
.sym 25065 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25066 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 25067 rx_from_ble.state[1]
.sym 25070 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 25071 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25072 rx_from_ble.data_index[2]
.sym 25082 rx_from_ble.state[1]
.sym 25083 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 25084 rx_from_ble.state[0]
.sym 25085 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 25087 i_clk$SB_IO_IN_$glb_clk
.sym 25088 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 25091 i_data$SB_IO_IN
.sym 25095 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 25099 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 25102 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25104 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 25105 $abc$8827$auto$rtlil.cc:1969:NotGate$8553
.sym 25164 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 25167 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 25171 tx_to_ble.clock_count[0]
.sym 25172 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 25176 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 25177 $PACKER_VCC_NET
.sym 25182 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25190 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 25192 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25193 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25196 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 25197 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25201 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 25202 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25207 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25209 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 25213 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 25219 $PACKER_VCC_NET
.sym 25221 tx_to_ble.clock_count[0]
.sym 25226 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25227 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 25231 tx_to_ble.clock_count[0]
.sym 25233 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25234 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25242 i_clk$SB_IO_IN_$glb_clk
.sym 25243 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25250 servant.wb_timer_rdt[19]
.sym 25251 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 25253 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 25317 tx_to_ble.clock_count[5]
.sym 25318 tx_to_ble.clock_count[0]
.sym 25319 tx_to_ble.clock_count[2]
.sym 25321 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25324 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25328 tx_to_ble.clock_count[3]
.sym 25329 tx_to_ble.clock_count[4]
.sym 25330 tx_to_ble.clock_count[6]
.sym 25344 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 25348 tx_to_ble.clock_count[1]
.sym 25349 $nextpnr_ICESTORM_LC_7$O
.sym 25351 tx_to_ble.clock_count[0]
.sym 25355 $auto$alumacc.cc:474:replace_alu$1352.C[2]
.sym 25357 tx_to_ble.clock_count[1]
.sym 25361 $auto$alumacc.cc:474:replace_alu$1352.C[3]
.sym 25364 tx_to_ble.clock_count[2]
.sym 25365 $auto$alumacc.cc:474:replace_alu$1352.C[2]
.sym 25367 $auto$alumacc.cc:474:replace_alu$1352.C[4]
.sym 25369 tx_to_ble.clock_count[3]
.sym 25371 $auto$alumacc.cc:474:replace_alu$1352.C[3]
.sym 25373 $auto$alumacc.cc:474:replace_alu$1352.C[5]
.sym 25375 tx_to_ble.clock_count[4]
.sym 25377 $auto$alumacc.cc:474:replace_alu$1352.C[4]
.sym 25379 $auto$alumacc.cc:474:replace_alu$1352.C[6]
.sym 25381 tx_to_ble.clock_count[5]
.sym 25383 $auto$alumacc.cc:474:replace_alu$1352.C[5]
.sym 25386 tx_to_ble.clock_count[6]
.sym 25389 $auto$alumacc.cc:474:replace_alu$1352.C[6]
.sym 25393 tx_to_ble.clock_count[1]
.sym 25394 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25396 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6612
.sym 25397 i_clk$SB_IO_IN_$glb_clk
.sym 25398 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25406 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 25413 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25473 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 25474 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25475 tx_to_ble.data_index[0]
.sym 25476 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25483 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 25484 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 25485 tx_to_ble.state[1]
.sym 25495 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25496 tx_to_ble.state[0]
.sym 25497 tx_to_ble.data_index[1]
.sym 25498 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 25503 tx_to_ble.data_index[2]
.sym 25504 $nextpnr_ICESTORM_LC_18$O
.sym 25506 tx_to_ble.data_index[0]
.sym 25510 $auto$alumacc.cc:474:replace_alu$1343.C[2]
.sym 25512 tx_to_ble.data_index[1]
.sym 25519 tx_to_ble.data_index[2]
.sym 25520 $auto$alumacc.cc:474:replace_alu$1343.C[2]
.sym 25523 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25526 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 25529 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25530 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 25535 tx_to_ble.state[0]
.sym 25536 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25538 tx_to_ble.state[1]
.sym 25541 tx_to_ble.data_index[2]
.sym 25542 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 25543 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25544 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 25547 tx_to_ble.state[0]
.sym 25550 tx_to_ble.state[1]
.sym 25552 i_clk$SB_IO_IN_$glb_clk
.sym 25553 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 25561 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 25562 $PACKER_VCC_NET
.sym 25628 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 25629 tx_to_ble.data_index[0]
.sym 25630 tx_to_ble.data_index[0]
.sym 25633 tx_to_ble.state[0]
.sym 25634 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25635 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 25636 $abc$8827$new_n1975_
.sym 25639 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 25640 tx_to_ble.state[1]
.sym 25641 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25644 $PACKER_VCC_NET
.sym 25645 $abc$8827$new_n1976_
.sym 25647 tx_to_ble.data_index[2]
.sym 25648 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 25649 tx_to_ble.data_index[1]
.sym 25650 $abc$8827$new_n1977_
.sym 25654 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 25655 $abc$8827$new_n1978_
.sym 25667 tx_to_ble.data_index[1]
.sym 25668 tx_to_ble.data_index[0]
.sym 25669 tx_to_ble.data_index[2]
.sym 25672 $abc$8827$new_n1975_
.sym 25673 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25675 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 25678 $PACKER_VCC_NET
.sym 25681 tx_to_ble.data_index[0]
.sym 25684 $abc$8827$new_n1975_
.sym 25685 $abc$8827$new_n1977_
.sym 25686 $abc$8827$new_n1976_
.sym 25687 tx_to_ble.data_index[0]
.sym 25690 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 25691 tx_to_ble.data_index[0]
.sym 25692 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25693 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 25696 tx_to_ble.state[1]
.sym 25697 $abc$8827$new_n1978_
.sym 25698 tx_to_ble.state[0]
.sym 25699 $abc$8827$new_n1977_
.sym 25702 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 25703 tx_to_ble.data_index[0]
.sym 25704 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 25705 tx_to_ble.data_index[1]
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25715 dat[23]
.sym 25716 $abc$8827$new_n1202_
.sym 25719 tx_to_ble.data_index[0]
.sym 25722 tx_to_ble.data_index[0]
.sym 25726 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 25782 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 25784 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25788 data_to_ble[3]
.sym 25791 data_to_ble[2]
.sym 25792 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 25793 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25795 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25797 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 25798 data_to_ble[6]
.sym 25799 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25800 data_to_ble[7]
.sym 25801 tx_to_ble.data_index[2]
.sym 25802 data_to_ble[0]
.sym 25803 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25804 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25805 $abc$8827$new_n1082_
.sym 25808 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25809 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25811 tx_to_ble.data_index[1]
.sym 25816 tx_to_ble.data_index[2]
.sym 25817 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 25818 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 25821 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25822 tx_to_ble.data_index[1]
.sym 25823 tx_to_ble.data_index[2]
.sym 25824 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25827 data_to_ble[7]
.sym 25828 $abc$8827$new_n1082_
.sym 25829 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25830 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25833 $abc$8827$new_n1082_
.sym 25834 data_to_ble[2]
.sym 25835 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25836 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 25839 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 25840 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 25842 tx_to_ble.data_index[2]
.sym 25845 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25846 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 25847 $abc$8827$new_n1082_
.sym 25848 data_to_ble[6]
.sym 25851 data_to_ble[0]
.sym 25852 $abc$8827$new_n1082_
.sym 25853 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 25854 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25857 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 25858 data_to_ble[3]
.sym 25859 $abc$8827$new_n1082_
.sym 25860 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 25861 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6546
.sym 25862 i_clk$SB_IO_IN_$glb_clk
.sym 25873 data_to_ble[2]
.sym 25881 servant.wb_timer_rdt[31]
.sym 25937 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 25938 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5453[2]_new_inv_
.sym 25941 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 25942 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 25944 tx_to_ble.state[1]
.sym 25949 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 25950 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 25952 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 25953 $abc$8827$new_n1462_
.sym 25954 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 25955 $abc$8827$new_n1591_
.sym 25956 $abc$8827$new_n1461_
.sym 25958 tx_to_ble.state[0]
.sym 25960 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 25964 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25966 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 25968 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 25970 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 25972 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 25976 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 25979 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 25983 tx_to_ble.state[1]
.sym 25984 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 25985 tx_to_ble.state[0]
.sym 25988 tx_to_ble.state[1]
.sym 25996 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 25997 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 26001 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 26003 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26006 $abc$8827$new_n1462_
.sym 26007 $abc$8827$new_n1461_
.sym 26008 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 26009 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 26012 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 26013 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 26014 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5453[2]_new_inv_
.sym 26015 $abc$8827$new_n1591_
.sym 26031 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 26092 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 26093 wb_mem_dat[13]
.sym 26094 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 26095 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 26096 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 26098 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 26100 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26103 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26104 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 26105 $abc$8827$new_n1676_
.sym 26107 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 26111 wb_mem_dat[12]
.sym 26113 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5437[2]_new_inv_
.sym 26117 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 26119 $abc$8827$new_n1605_
.sym 26120 $abc$8827$new_n1675_
.sym 26121 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26126 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26127 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 26131 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26134 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 26137 $abc$8827$new_n1676_
.sym 26138 $abc$8827$new_n1675_
.sym 26139 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 26140 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 26144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26146 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 26149 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 26151 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26155 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5437[2]_new_inv_
.sym 26156 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 26157 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 26158 $abc$8827$new_n1605_
.sym 26162 wb_mem_dat[13]
.sym 26167 wb_mem_dat[12]
.sym 26171 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26172 wb_clk_$glb_clk
.sym 26184 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 26191 dat[9]
.sym 26249 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 26250 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 26252 tx_to_ble.state[0]
.sym 26254 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 26255 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 26258 tx_to_ble.data_index[1]
.sym 26259 $abc$8827$new_n1444_
.sym 26260 tx_to_ble.data_index[0]
.sym 26263 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26264 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 26265 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 26268 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26269 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 26270 tx_to_ble.state[1]
.sym 26274 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 26277 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 26278 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 26282 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 26283 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 26286 $abc$8827$new_n1444_
.sym 26287 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 26288 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 26289 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 26292 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 26293 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 26298 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 26299 tx_to_ble.data_index[0]
.sym 26300 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 26301 tx_to_ble.data_index[1]
.sym 26307 tx_to_ble.state[0]
.sym 26311 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 26312 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 26317 tx_to_ble.state[0]
.sym 26319 tx_to_ble.state[1]
.sym 26322 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 26324 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 26326 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 26327 i_clk$SB_IO_IN_$glb_clk
.sym 26334 $PACKER_VCC_NET
.sym 26341 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 26347 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6594
.sym 26403 servant.wb_timer_rdt[10]
.sym 26404 servant.timer.mtimecmp[23]
.sym 26406 wb_mem_dat[23]
.sym 26408 $abc$8827$new_n1204_
.sym 26409 servant.timer.mtimecmp[10]
.sym 26412 wb_mem_dat[11]
.sym 26413 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26414 wb_mem_dat[10]
.sym 26417 servant.timer.mtimecmp[10]
.sym 26432 wb_mem_dat[9]
.sym 26435 $abc$8827$new_n1204_
.sym 26436 servant.wb_timer_rdt[10]
.sym 26438 servant.timer.mtimecmp[10]
.sym 26443 wb_mem_dat[11]
.sym 26455 wb_mem_dat[10]
.sym 26461 servant.timer.mtimecmp[23]
.sym 26465 wb_mem_dat[9]
.sym 26473 servant.timer.mtimecmp[10]
.sym 26478 wb_mem_dat[23]
.sym 26481 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26482 wb_clk_$glb_clk
.sym 26497 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6288
.sym 26557 servant.timer.mtimecmp[29]
.sym 26558 wb_mem_dat[19]
.sym 26559 servant.timer.mtimecmp[18]
.sym 26561 wb_mem_dat[10]
.sym 26565 $abc$8827$new_n1203_
.sym 26566 servant.timer.mtimecmp[19]
.sym 26570 servant.wb_timer_rdt[29]
.sym 26574 $abc$8827$new_n1206_
.sym 26576 servant.wb_timer_rdt[18]
.sym 26585 wb_mem_dat[23]
.sym 26587 servant.wb_timer_rdt[19]
.sym 26590 servant.timer.mtimecmp[29]
.sym 26596 wb_mem_dat[19]
.sym 26603 wb_mem_dat[23]
.sym 26608 servant.wb_timer_rdt[18]
.sym 26609 servant.timer.mtimecmp[18]
.sym 26610 servant.wb_timer_rdt[19]
.sym 26611 servant.timer.mtimecmp[19]
.sym 26614 servant.timer.mtimecmp[18]
.sym 26621 servant.timer.mtimecmp[19]
.sym 26626 servant.timer.mtimecmp[29]
.sym 26627 $abc$8827$new_n1203_
.sym 26628 servant.wb_timer_rdt[29]
.sym 26629 $abc$8827$new_n1206_
.sym 26633 wb_mem_dat[10]
.sym 26636 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 26637 i_clk$SB_IO_IN_$glb_clk
.sym 26638 wb_rst_$glb_sr
.sym 26714 servant.timer.mtimecmp[30]
.sym 26715 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[6]_new_
.sym 26719 wb_mem_dat[29]
.sym 26720 servant.wb_timer_rdt[30]
.sym 26721 servant.wb_timer_rdt[9]
.sym 26722 wb_mem_dat[9]
.sym 26723 servant.timer.mtimecmp[17]
.sym 26724 servant.timer.mtimecmp[28]
.sym 26725 servant.wb_timer_rdt[28]
.sym 26733 servant.timer.mtimecmp[9]
.sym 26735 $abc$8827$new_n1210_
.sym 26741 servant.timer.mtimecmp[9]
.sym 26743 wb_mem_dat[18]
.sym 26748 wb_mem_dat[29]
.sym 26753 servant.timer.mtimecmp[9]
.sym 26757 wb_mem_dat[18]
.sym 26763 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[6]_new_
.sym 26764 servant.timer.mtimecmp[9]
.sym 26765 $abc$8827$new_n1210_
.sym 26766 servant.wb_timer_rdt[9]
.sym 26771 servant.timer.mtimecmp[30]
.sym 26777 wb_mem_dat[9]
.sym 26783 servant.timer.mtimecmp[17]
.sym 26787 servant.wb_timer_rdt[30]
.sym 26788 servant.timer.mtimecmp[30]
.sym 26789 servant.timer.mtimecmp[28]
.sym 26790 servant.wb_timer_rdt[28]
.sym 26791 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 26792 i_clk$SB_IO_IN_$glb_clk
.sym 26793 wb_rst_$glb_sr
.sym 26871 wb_mem_dat[31]
.sym 26873 wb_mem_dat[28]
.sym 26875 wb_mem_dat[30]
.sym 26876 wb_mem_dat[17]
.sym 26890 servant.timer.mtimecmp[31]
.sym 26895 servant.timer.mtimecmp[28]
.sym 26903 servant.timer.mtimecmp[28]
.sym 26915 wb_mem_dat[30]
.sym 26921 wb_mem_dat[17]
.sym 26926 wb_mem_dat[28]
.sym 26932 servant.timer.mtimecmp[31]
.sym 26943 wb_mem_dat[31]
.sym 26946 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6702_$glb_ce
.sym 26947 i_clk$SB_IO_IN_$glb_clk
.sym 26948 wb_rst_$glb_sr
.sym 27025 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 27026 servant.wb_timer_rdt[26]
.sym 27029 wb_mem_dat[29]
.sym 27031 $abc$8827$new_n1207_
.sym 27032 servant.timer.mtimecmp[26]
.sym 27042 servant.wb_dbus_ack
.sym 27044 wb_mem_dat[28]
.sym 27052 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 27067 $abc$8827$new_n1207_
.sym 27068 servant.timer.mtimecmp[26]
.sym 27069 servant.wb_timer_rdt[26]
.sym 27079 wb_mem_dat[28]
.sym 27080 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 27081 servant.wb_dbus_ack
.sym 27091 servant.wb_dbus_ack
.sym 27092 wb_mem_dat[29]
.sym 27094 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 27101 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740_$glb_ce
.sym 27102 i_clk$SB_IO_IN_$glb_clk
.sym 27214 servant.wb_dbus_ack
.sym 27276 dat[9]
.sym 27310 o_data$SB_IO_OUT
.sym 27330 o_data$SB_IO_OUT
.sym 27365 servant.wb_dbus_ack
.sym 27368 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 27396 dat[9]
.sym 27398 q$SB_IO_OUT
.sym 27429 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 27446 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 27459 wb_rst
.sym 27463 q$SB_IO_OUT
.sym 27476 q$SB_IO_OUT
.sym 27479 wb_rst
.sym 27485 servant.wb_dbus_ack
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27537 $PACKER_VCC_NET
.sym 27538 $PACKER_GND_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_VCC_NET
.sym 27560 $PACKER_GND_NET
.sym 27566 $PACKER_VCC_NET
.sym 27682 clock_gen.pll.locked
.sym 27686 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27687 servant.cpu.cpu.cnt_done
.sym 27690 servant.cpu.cpu.cnt_done
.sym 27691 clock_gen.pll.rst_reg[1]
.sym 27694 servant.cpu.rf_ram_if.wcnt[0]
.sym 27695 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27702 servant.cpu.rf_ram_if.rcnt[0]
.sym 27703 servant.cpu.raddr[0]
.sym 27707 servant.cpu.rf_ram_if.rcnt[0]
.sym 27709 $PACKER_VCC_NET
.sym 27715 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27716 servant.cpu.cpu.state.o_cnt[2]
.sym 27720 servant.cpu.cpu.mem_bytecnt[0]
.sym 27721 $auto$alumacc.cc:474:replace_alu$1364.C[1]
.sym 27724 servant.cpu.cpu.mem_bytecnt[1]
.sym 27725 $auto$alumacc.cc:474:replace_alu$1364.C[2]
.sym 27726 servant.cpu.waddr[9]
.sym 27727 servant.cpu.cpu.rd_addr[4]
.sym 27730 wb_mem_ack
.sym 27731 cyc
.sym 27734 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27738 servant.wb_dbus_ack
.sym 27739 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 27742 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27747 servant.cpu.rf_ram_if.rcnt[0]
.sym 27752 servant.cpu.raddr[0]
.sym 27756 servant.cpu.raddr[1]
.sym 27757 $auto$alumacc.cc:474:replace_alu$1367.C[2]
.sym 27760 servant.cpu.raddr[2]
.sym 27761 $auto$alumacc.cc:474:replace_alu$1367.C[3]
.sym 27764 servant.cpu.raddr[3]
.sym 27765 $auto$alumacc.cc:474:replace_alu$1367.C[4]
.sym 27766 servant.cpu.cpu.csr_in
.sym 27767 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27770 servant.cpu.waddr[9]
.sym 27771 servant.cpu.cpu.rd_addr[3]
.sym 27774 servant.wb_ibus_adr[0]
.sym 27775 servant.cpu.cpu.csr_in
.sym 27776 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27778 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 27779 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 27782 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 27783 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 27786 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27787 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27788 servant.wb_ibus_adr[0]
.sym 27789 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 27790 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27791 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 27792 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 27793 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 27794 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 27795 $abc$8827$auto$alumacc.cc:474:replace_alu$1361.lcu.p[0]_new_
.sym 27796 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 27798 servant.cpu.cpu.cnt_done
.sym 27799 servant.cpu.cpu.csr.mcause31
.sym 27800 servant.cpu.cpu.csr.mcause3_0[0]
.sym 27801 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27802 $abc$8827$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 27803 $abc$8827$servant.cpu.cpu.ctrl.offset_a_new_
.sym 27804 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 27805 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 27806 servant.wb_ibus_adr[0]
.sym 27807 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 27808 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27809 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27810 servant.cpu.cpu.rd_addr[1]
.sym 27811 $abc$8827$new_n1873_
.sym 27812 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 27818 servant.cpu.cpu.csr_in
.sym 27822 $abc$8827$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 27823 servant.wb_ibus_adr[0]
.sym 27830 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 27831 servant.cpu.cpu.cnt_en
.sym 27832 servant.wb_ibus_ack
.sym 27834 servant.cpu.cpu.ebreak
.sym 27835 servant.cpu.cpu.cnt_done
.sym 27836 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 27837 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 27838 servant.cpu.cpu.rd_addr[4]
.sym 27839 servant.cpu.cpu.rd_addr[3]
.sym 27840 servant.cpu.cpu.rd_addr[2]
.sym 27841 servant.cpu.cpu.rd_addr[0]
.sym 27842 servant.cpu.cpu.immdec.imm30_25[0]
.sym 27843 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 27844 servant.wb_ibus_ack
.sym 27846 $abc$8827$auto$simplemap.cc:250:simplemap_eqne$7520[1]_new_
.sym 27847 clock_gen.pll.rst_reg[1]
.sym 27850 servant.cpu.cpu.rd_addr[2]
.sym 27851 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 27852 servant.wb_ibus_ack
.sym 27854 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27855 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27856 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27858 servant.cpu.cpu.rd_addr[3]
.sym 27859 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 27860 servant.wb_ibus_ack
.sym 27862 servant.cpu.cpu.ebreak
.sym 27863 servant.cpu.cpu.state.o_cnt[2]
.sym 27864 servant.cpu.cpu.decode.op22
.sym 27865 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27866 servant.cpu.cpu.rd_addr[4]
.sym 27867 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 27868 servant.wb_ibus_ack
.sym 27870 servant.cpu.cpu.mem_bytecnt[0]
.sym 27871 servant.cpu.cpu.mem_bytecnt[1]
.sym 27872 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 27873 $abc$8827$new_n1275_
.sym 27874 my_adr[7]
.sym 27880 my_adr[0]
.sym 27882 my_adr[2]
.sym 27886 my_adr[0]
.sym 27890 my_adr[15]
.sym 27894 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 27895 servant.cpu.cpu.cnt_en
.sym 27896 servant.wb_ibus_ack
.sym 27898 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 27902 my_adr[13]
.sym 27907 $auto$alumacc.cc:474:replace_alu$1317.C[1]
.sym 27912 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 27916 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 27920 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[3]
.sym 27924 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[4]
.sym 27928 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[5]
.sym 27932 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[6]
.sym 27936 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[7]
.sym 27940 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[8]
.sym 27944 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[9]
.sym 27948 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[10]
.sym 27952 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[11]
.sym 27956 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[12]
.sym 27960 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[13]
.sym 27964 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[14]
.sym 27968 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[15]
.sym 27971 $PACKER_VCC_NET
.sym 27972 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[16]
.sym 27976 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[17]
.sym 27980 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[18]
.sym 27984 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[19]
.sym 27988 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[20]
.sym 27992 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[21]
.sym 27995 $PACKER_VCC_NET
.sym 27996 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 27999 $PACKER_VCC_NET
.sym 28000 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 28004 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[24]
.sym 28008 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[25]
.sym 28012 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[26]
.sym 28016 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[27]
.sym 28020 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[28]
.sym 28024 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[29]
.sym 28028 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[30]
.sym 28032 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[31]
.sym 28037 $nextpnr_ICESTORM_LC_2$I3
.sym 28038 my_adr[20]
.sym 28042 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 28043 servant.cpu.cpu.new_irq
.sym 28046 my_adr[28]
.sym 28050 my_adr[19]
.sym 28054 my_adr[17]
.sym 28058 my_adr[24]
.sym 28062 my_adr[29]
.sym 28066 servant.mdu_rs1[15]
.sym 28067 servant.wb_ibus_adr[15]
.sym 28068 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28070 servant.mdu_rs1[16]
.sym 28074 servant.mdu_rs1[14]
.sym 28078 my_adr[26]
.sym 28082 servant.mdu_rs1[17]
.sym 28086 my_adr[25]
.sym 28090 my_adr[31]
.sym 28094 servant.mdu_rs1[15]
.sym 28098 servant.wb_ibus_adr[2]
.sym 28102 servant.wb_ibus_adr[24]
.sym 28106 servant.mdu_rs1[23]
.sym 28107 servant.wb_ibus_adr[23]
.sym 28108 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28110 servant.wb_ibus_adr[1]
.sym 28114 servant.mdu_rs1[22]
.sym 28115 servant.wb_ibus_adr[22]
.sym 28116 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28118 servant.wb_ibus_adr[25]
.sym 28122 servant.wb_ibus_adr[22]
.sym 28126 servant.wb_ibus_adr[23]
.sym 28130 servant.mdu_rs1[18]
.sym 28134 servant.mdu_rs1[25]
.sym 28135 servant.wb_ibus_adr[25]
.sym 28136 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28138 servant.mdu_rs1[19]
.sym 28139 servant.wb_ibus_adr[19]
.sym 28140 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28142 servant.mdu_rs1[23]
.sym 28146 servant.mdu_rs1[24]
.sym 28147 servant.wb_ibus_adr[24]
.sym 28148 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28150 servant.mdu_rs1[24]
.sym 28154 servant.mdu_rs1[19]
.sym 28158 servant.mdu_rs1[21]
.sym 28159 servant.wb_ibus_adr[21]
.sym 28160 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28162 servant.mdu_rs1[26]
.sym 28166 servant.mdu_rs1[20]
.sym 28170 servant.mdu_rs1[22]
.sym 28174 servant.mdu_rs1[21]
.sym 28178 servant.mdu_rs1[28]
.sym 28182 servant.mdu_rs1[25]
.sym 28190 servant.mdu_rs1[27]
.sym 28195 servant.cpu.rf_ram_if.rcnt[0]
.sym 28199 servant.cpu.raddr[0]
.sym 28203 servant.cpu.raddr[1]
.sym 28204 $PACKER_VCC_NET
.sym 28205 $auto$alumacc.cc:474:replace_alu$1370.C[2]
.sym 28207 servant.cpu.raddr[2]
.sym 28208 $PACKER_VCC_NET
.sym 28209 $auto$alumacc.cc:474:replace_alu$1370.C[3]
.sym 28211 servant.cpu.raddr[3]
.sym 28212 $PACKER_VCC_NET
.sym 28213 $auto$alumacc.cc:474:replace_alu$1370.C[4]
.sym 28214 servant.cpu.rf_rreq
.sym 28219 $PACKER_VCC_NET
.sym 28220 servant.wb_timer_rdt[0]
.sym 28222 servant.cpu.rf_ram_if.rreq_r
.sym 28226 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 28227 $abc$8827$new_n1855_
.sym 28230 servant.cpu.waddr[9]
.sym 28231 servant.cpu.cpu.rd_addr[2]
.sym 28234 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 28235 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28236 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 28238 $abc$8827$new_n1135_
.sym 28239 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28240 servant.cpu.cpu.new_irq
.sym 28242 servant.cpu.cpu.state.misalign_trap_sync
.sym 28243 servant.cpu.cpu.csr.mcause3_0[1]
.sym 28244 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$214_Y_new_inv_
.sym 28246 servant.cpu.cpu.ebreak
.sym 28247 $abc$8827$new_n1135_
.sym 28248 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28249 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$208_Y_new_
.sym 28250 servant.cpu.cpu.csr.mcause3_0[3]
.sym 28251 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28252 servant.cpu.cpu.new_irq
.sym 28253 servant.cpu.cpu.branch_op
.sym 28254 servant.cpu.cpu.state.misalign_trap_sync
.sym 28255 servant.cpu.cpu.csr.mcause3_0[2]
.sym 28256 servant.cpu.cpu.branch_op
.sym 28257 servant.wb_dbus_we
.sym 28258 servant.wb_ibus_ack
.sym 28259 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7293
.sym 28262 servant.cpu.rf_ram_if.wdata0_r
.sym 28263 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28264 servant.cpu.rf_ram_if.wcnt[0]
.sym 28266 servant.cpu.cpu.state.o_cnt[2]
.sym 28267 servant.cpu.cpu.mem_bytecnt[0]
.sym 28268 servant.cpu.cpu.mem_bytecnt[1]
.sym 28270 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$330_Y_new_
.sym 28271 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:58$274_Y_new_inv_
.sym 28272 $abc$8827$new_n2050_
.sym 28273 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28274 $abc$8827$new_n1565_
.sym 28275 $abc$8827$new_n1989_
.sym 28276 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28277 servant.cpu.rf_ram_if.wcnt[0]
.sym 28278 $abc$8827$new_n1989_
.sym 28279 $abc$8827$new_n1565_
.sym 28282 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28286 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 28287 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28288 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28289 servant.cpu.cpu.branch_op
.sym 28290 $abc$8827$servant.cpu.cpu.csr.mcause_new_
.sym 28291 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$201_Y_new_
.sym 28292 $abc$8827$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$179_Y_new_inv_
.sym 28294 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 28295 $abc$8827$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$170_Y_new_
.sym 28296 servant.mdu_op[1]
.sym 28297 servant.mdu_op[0]
.sym 28298 servant.cpu.cpu.ebreak
.sym 28299 servant.cpu.cpu.cnt_en
.sym 28300 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:193$521_Y_new_
.sym 28302 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28303 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28306 servant.cpu.cpu.branch_op
.sym 28307 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28308 $abc$8827$new_n2048_
.sym 28309 servant.cpu.cpu.decode.opcode[0]
.sym 28310 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7548
.sym 28314 $abc$8827$new_n2049_
.sym 28315 $abc$8827$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$276_Y_new_inv_
.sym 28318 servant.cpu.cpu.bufreg_en
.sym 28319 servant.mdu_rs1[0]
.sym 28320 $abc$8827$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$334_Y_new_
.sym 28321 $abc$8827$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28322 servant.cpu.cpu.state.o_cnt[2]
.sym 28323 servant.cpu.cpu.mem_bytecnt[0]
.sym 28324 servant.cpu.cpu.mem_bytecnt[1]
.sym 28325 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28326 servant.cpu.cpu.branch_op
.sym 28327 servant.wb_dbus_we
.sym 28328 servant.cpu.cpu.decode.opcode[2]
.sym 28329 servant.cpu.cpu.decode.opcode[0]
.sym 28330 servant.cpu.raddr[4]
.sym 28331 servant.cpu.raddr[8]
.sym 28332 servant.cpu.raddr[7]
.sym 28333 servant.cpu.raddr[6]
.sym 28334 servant.cpu.cpu.decode.opcode[1]
.sym 28335 servant.cpu.cpu.decode.opcode[0]
.sym 28336 servant.cpu.cpu.branch_op
.sym 28337 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 28338 $abc$8827$ram.we[0]_new_
.sym 28339 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 28342 servant.cpu.cpu.rd_addr[1]
.sym 28343 wb_mem_rdt[7]
.sym 28344 servant.wb_ibus_ack
.sym 28346 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28347 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28348 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28349 servant.cpu.rf_ram_if.rcnt[0]
.sym 28350 servant.cpu.cpu.decode.opcode[2]
.sym 28351 $abc$8827$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$377_Y_new_
.sym 28352 $abc$8827$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28354 servant.cpu.rreg0[2]
.sym 28355 servant.cpu.cpu.rs2_addr[2]
.sym 28356 servant.cpu.raddr[9]
.sym 28357 servant.cpu.rf_ram_if.rcnt[0]
.sym 28358 servant.cpu.rreg0[3]
.sym 28359 servant.cpu.cpu.rs2_addr[3]
.sym 28360 servant.cpu.raddr[9]
.sym 28361 servant.cpu.rf_ram_if.rcnt[0]
.sym 28362 servant.cpu.cpu.rs2_addr[1]
.sym 28363 wb_mem_rdt[20]
.sym 28364 servant.wb_ibus_ack
.sym 28366 servant.cpu.cpu.rs2_addr[4]
.sym 28367 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 28368 servant.wb_ibus_ack
.sym 28370 servant.cpu.cpu.rs2_addr[2]
.sym 28371 wb_mem_rdt[21]
.sym 28372 servant.wb_ibus_ack
.sym 28374 servant.cpu.cpu.rs2_addr[3]
.sym 28375 wb_mem_rdt[22]
.sym 28376 servant.wb_ibus_ack
.sym 28378 servant.cpu.cpu.immdec.imm30_25[0]
.sym 28379 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 28380 servant.wb_ibus_ack
.sym 28382 servant.cpu.rreg0[4]
.sym 28383 servant.cpu.cpu.rs2_addr[4]
.sym 28384 servant.cpu.raddr[9]
.sym 28385 servant.cpu.rf_ram_if.rcnt[0]
.sym 28386 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28387 servant.wb_ibus_adr[0]
.sym 28388 my_adr[0]
.sym 28389 recieve
.sym 28390 my_adr[27]
.sym 28391 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 28392 recieve
.sym 28394 clock_gen.pll.rst_reg[0]
.sym 28398 my_adr[15]
.sym 28399 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 28400 recieve
.sym 28402 my_adr[6]
.sym 28403 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 28404 recieve
.sym 28406 servant.mdu_op[0]
.sym 28407 servant.cpu.cpu.mem_bytecnt[0]
.sym 28408 servant.cpu.cpu.mem_bytecnt[1]
.sym 28409 servant.mdu_op[1]
.sym 28410 my_adr[8]
.sym 28411 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 28412 recieve
.sym 28414 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28415 servant.cpu.cpu.decode.opcode[0]
.sym 28416 servant.wb_dbus_we
.sym 28418 my_adr[6]
.sym 28422 my_adr[11]
.sym 28426 my_adr[4]
.sym 28430 my_adr[8]
.sym 28434 $add$src/servant_1.2.1/service/service.v:178$37_Y[2]
.sym 28438 my_adr[5]
.sym 28442 my_adr[14]
.sym 28446 my_adr[3]
.sym 28451 my_adr[1]
.sym 28456 my_adr[2]
.sym 28460 my_adr[3]
.sym 28461 $auto$alumacc.cc:474:replace_alu$1322.C[3]
.sym 28464 my_adr[4]
.sym 28465 $auto$alumacc.cc:474:replace_alu$1322.C[4]
.sym 28468 my_adr[5]
.sym 28469 $auto$alumacc.cc:474:replace_alu$1322.C[5]
.sym 28472 my_adr[6]
.sym 28473 $auto$alumacc.cc:474:replace_alu$1322.C[6]
.sym 28476 my_adr[7]
.sym 28477 $auto$alumacc.cc:474:replace_alu$1322.C[7]
.sym 28480 my_adr[8]
.sym 28481 $auto$alumacc.cc:474:replace_alu$1322.C[8]
.sym 28484 my_adr[9]
.sym 28485 $auto$alumacc.cc:474:replace_alu$1322.C[9]
.sym 28488 my_adr[10]
.sym 28489 $auto$alumacc.cc:474:replace_alu$1322.C[10]
.sym 28492 my_adr[11]
.sym 28493 $auto$alumacc.cc:474:replace_alu$1322.C[11]
.sym 28496 my_adr[12]
.sym 28497 $auto$alumacc.cc:474:replace_alu$1322.C[12]
.sym 28500 my_adr[13]
.sym 28501 $auto$alumacc.cc:474:replace_alu$1322.C[13]
.sym 28504 my_adr[14]
.sym 28505 $auto$alumacc.cc:474:replace_alu$1322.C[14]
.sym 28508 my_adr[15]
.sym 28509 $auto$alumacc.cc:474:replace_alu$1322.C[15]
.sym 28512 my_adr[16]
.sym 28513 $auto$alumacc.cc:474:replace_alu$1322.C[16]
.sym 28516 my_adr[17]
.sym 28517 $auto$alumacc.cc:474:replace_alu$1322.C[17]
.sym 28520 my_adr[18]
.sym 28521 $auto$alumacc.cc:474:replace_alu$1322.C[18]
.sym 28524 my_adr[19]
.sym 28525 $auto$alumacc.cc:474:replace_alu$1322.C[19]
.sym 28528 my_adr[20]
.sym 28529 $auto$alumacc.cc:474:replace_alu$1322.C[20]
.sym 28532 my_adr[21]
.sym 28533 $auto$alumacc.cc:474:replace_alu$1322.C[21]
.sym 28536 my_adr[22]
.sym 28537 $auto$alumacc.cc:474:replace_alu$1322.C[22]
.sym 28540 my_adr[23]
.sym 28541 $auto$alumacc.cc:474:replace_alu$1322.C[23]
.sym 28544 my_adr[24]
.sym 28545 $auto$alumacc.cc:474:replace_alu$1322.C[24]
.sym 28548 my_adr[25]
.sym 28549 $auto$alumacc.cc:474:replace_alu$1322.C[25]
.sym 28552 my_adr[26]
.sym 28553 $auto$alumacc.cc:474:replace_alu$1322.C[26]
.sym 28556 my_adr[27]
.sym 28557 $auto$alumacc.cc:474:replace_alu$1322.C[27]
.sym 28560 my_adr[28]
.sym 28561 $auto$alumacc.cc:474:replace_alu$1322.C[28]
.sym 28564 my_adr[29]
.sym 28565 $auto$alumacc.cc:474:replace_alu$1322.C[29]
.sym 28568 my_adr[30]
.sym 28569 $auto$alumacc.cc:474:replace_alu$1322.C[30]
.sym 28572 my_adr[31]
.sym 28573 $auto$alumacc.cc:474:replace_alu$1322.C[31]
.sym 28574 my_adr[30]
.sym 28578 servant.mdu_rs1[14]
.sym 28579 servant.wb_ibus_adr[14]
.sym 28580 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28582 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 28583 my_adr[1]
.sym 28584 add
.sym 28586 servant.wb_ibus_adr[16]
.sym 28590 servant.mdu_rs1[13]
.sym 28591 servant.wb_ibus_adr[13]
.sym 28592 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28594 add
.sym 28595 $abc$8827$auto$alumacc.cc:491:replace_alu$1319[31]
.sym 28598 servant.wb_ibus_adr[15]
.sym 28602 servant.wb_ibus_adr[14]
.sym 28606 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 28607 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 28608 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28609 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 28610 clock_gen.pll.rst_reg[1]
.sym 28611 servant.cpu.cpu.state.ibus_cyc
.sym 28614 servant.mdu_rs1[17]
.sym 28615 servant.wb_ibus_adr[17]
.sym 28616 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28618 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 28619 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 28620 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 28621 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 28622 servant.wb_ibus_adr[0]
.sym 28623 servant.wb_ibus_adr[1]
.sym 28624 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28626 my_adr[17]
.sym 28627 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 28628 recieve
.sym 28630 $abc$8827$new_n1308_
.sym 28631 $abc$8827$new_n1313_
.sym 28632 $abc$8827$new_n1318_
.sym 28633 $abc$8827$new_n1323_
.sym 28634 $abc$8827$wb_mem_adr[17]_new_inv_
.sym 28635 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$1791[0]_new_inv_
.sym 28636 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 28637 $abc$8827$wb_mem_adr[15]_new_inv_
.sym 28638 my_adr[19]
.sym 28639 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 28640 recieve
.sym 28642 $abc$8827$wb_mem_adr[19]_new_inv_
.sym 28643 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 28644 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 28645 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 28646 servant.wb_ibus_adr[12]
.sym 28650 servant.wb_ibus_adr[18]
.sym 28654 servant.mdu_rs1[18]
.sym 28655 servant.wb_ibus_adr[18]
.sym 28656 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28658 servant.wb_ibus_adr[17]
.sym 28662 servant.mdu_rs1[26]
.sym 28663 servant.wb_ibus_adr[26]
.sym 28664 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28666 servant.mdu_rs1[20]
.sym 28667 servant.wb_ibus_adr[20]
.sym 28668 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28670 servant.mdu_rs1[27]
.sym 28671 servant.wb_ibus_adr[27]
.sym 28672 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28674 servant.wb_ibus_adr[26]
.sym 28682 servant.wb_ibus_adr[21]
.sym 28686 servant.wb_ibus_adr[28]
.sym 28694 servant.wb_ibus_adr[27]
.sym 28698 servant.wb_ibus_adr[20]
.sym 28702 servant.wb_ibus_adr[19]
.sym 28706 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 28707 servant.mdu_rs1[1]
.sym 28708 $abc$8827$new_n1835_
.sym 28710 servant.cpu.cpu.branch_op
.sym 28711 servant.cpu.cpu.decode.opcode[0]
.sym 28712 servant.cpu.cpu.decode.opcode[2]
.sym 28714 servant.wb_timer_rdt[0]
.sym 28715 clock_gen.pll.rst_reg[1]
.sym 28718 servant.cpu.cpu.decode.opcode[2]
.sym 28719 servant.cpu.cpu.branch_op
.sym 28720 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28721 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 28723 $PACKER_VCC_NET
.sym 28724 servant.cpu.rf_ram_if.rcnt[0]
.sym 28726 servant.cpu.cpu.state.stage_two_req
.sym 28727 servant.cpu.cpu.state.misalign_trap_sync
.sym 28728 servant.wb_ibus_ack
.sym 28730 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28734 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$625_Y
.sym 28738 servant.cpu.rf_rreq
.sym 28739 servant.cpu.waddr[0]
.sym 28742 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28743 servant.cpu.cpu.cnt_en
.sym 28746 servant.cpu.rf_rreq
.sym 28747 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[0]
.sym 28750 servant.cpu.rf_rreq
.sym 28751 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[3]
.sym 28754 servant.cpu.rf_rreq
.sym 28755 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[2]
.sym 28758 servant.cpu.cpu.decode.op26
.sym 28759 servant.cpu.cpu.ebreak
.sym 28760 servant.cpu.cpu.rd_addr[1]
.sym 28761 servant.cpu.rf_ram_if.wcnt[0]
.sym 28762 $abc$8827$new_n1510_
.sym 28763 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28766 servant.cpu.rf_rreq
.sym 28767 $abc$8827$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$161_Y[4]
.sym 28770 $abc$8827$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28771 clock_gen.pll.rst_reg[1]
.sym 28774 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 28775 servant.cpu.cpu.rd_addr[0]
.sym 28776 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28777 servant.cpu.rf_ram_if.wcnt[0]
.sym 28778 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$604_Y_new_
.sym 28779 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28780 servant.cpu.cpu.cnt_en
.sym 28781 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$611_Y_new_
.sym 28782 $abc$8827$servant.cpu.cpu.alu.i_buf_new_
.sym 28783 $abc$8827$new_n1987_
.sym 28784 $abc$8827$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 28786 servant.mdu_op[2]
.sym 28787 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 28788 servant.mdu_op[1]
.sym 28789 servant.cpu.cpu.alu.cmp_r
.sym 28790 servant.cpu.cpu.csr.mstatus_mie
.sym 28794 $abc$8827$servant.cpu.cpu.alu.result_bool_new_
.sym 28795 servant.mdu_op[2]
.sym 28796 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$318_Y_new_
.sym 28797 $abc$8827$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$321_Y_new_
.sym 28798 servant.cpu.cpu.bufreg_en
.sym 28799 servant.mdu_rs1[0]
.sym 28802 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 28803 servant.cpu.cpu.decode.op21
.sym 28806 servant.cpu.rreg0[1]
.sym 28807 $abc$8827$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 28808 servant.cpu.rf_ram_if.rcnt[0]
.sym 28810 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28811 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28812 servant.cpu.cpu.rs2_addr[1]
.sym 28813 $abc$8827$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$294_Y[1]_new_inv_
.sym 28814 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 28815 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28818 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 28819 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7350
.sym 28820 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28822 servant.cpu.rf_ram.regzero
.sym 28823 servant.cpu.rf_ram.rdata[0]
.sym 28824 servant.cpu.rf_ram_if.rdata1
.sym 28825 servant.cpu.rf_ram_if.rtrig1
.sym 28826 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28827 servant.cpu.cpu.csr.mstatus_mpie
.sym 28828 servant.cpu.cpu.csr_in
.sym 28829 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28830 servant.cpu.cpu.ebreak
.sym 28831 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 28832 servant.cpu.cpu.decode.op26
.sym 28833 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28834 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 28835 servant.cpu.cpu.rs2_addr[0]
.sym 28836 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 28837 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28838 servant.cpu.cpu.ebreak
.sym 28839 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$509_Y_new_
.sym 28840 $abc$8827$servant.cpu.cpu.decode.csr_op_new_
.sym 28842 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[1]
.sym 28843 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1604[0]
.sym 28846 servant.cpu.cpu.rs2_addr[0]
.sym 28847 servant.cpu.cpu.rd_addr[0]
.sym 28848 servant.cpu.cpu.cnt_done
.sym 28849 $abc$8827$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 28850 $abc$8827$new_n1526_
.sym 28851 $abc$8827$new_n1527_
.sym 28854 $abc$8827$new_n1980_
.sym 28855 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 28856 servant.cpu.rreg0[0]
.sym 28857 servant.cpu.rf_ram_if.rcnt[0]
.sym 28858 $abc$8827$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$194_Y_new_
.sym 28859 servant.cpu.cpu.csr.mstatus_mie
.sym 28860 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28861 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28862 servant.cpu.raddr[5]
.sym 28863 servant.cpu.raddr[9]
.sym 28864 $abc$8827$new_n1339_
.sym 28866 servant.cpu.cpu.decode.opcode[2]
.sym 28867 servant.cpu.cpu.ebreak
.sym 28868 servant.wb_dbus_we
.sym 28869 servant.cpu.cpu.branch_op
.sym 28870 servant.cpu.cpu.decode.op22
.sym 28871 $abc$8827$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28872 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28873 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$513_Y_new_
.sym 28874 servant.cpu.cpu.decode.op21
.sym 28875 servant.cpu.cpu.decode.op26
.sym 28878 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 28879 servant.cpu.cpu.decode.op26
.sym 28880 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 28882 $abc$8827$ram.we[1]_new_
.sym 28883 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 28886 servant.cpu.cpu.decode.opcode[2]
.sym 28887 servant.cpu.cpu.decode.opcode[1]
.sym 28888 servant.cpu.cpu.decode.opcode[0]
.sym 28889 $abc$8827$new_n1533_
.sym 28890 servant.cpu.cpu.decode.opcode[1]
.sym 28891 servant.cpu.cpu.decode.opcode[2]
.sym 28892 servant.cpu.cpu.decode.opcode[0]
.sym 28893 servant.wb_dbus_we
.sym 28894 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 28895 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 28896 servant.cpu.cpu.bufreg.c_r
.sym 28897 servant.cpu.cpu.bufreg_en
.sym 28898 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28899 servant.mdu_rs1[2]
.sym 28900 $abc$8827$new_n1569_
.sym 28906 servant.cpu.cpu.decode.opcode[1]
.sym 28907 servant.cpu.cpu.decode.opcode[0]
.sym 28908 servant.cpu.cpu.branch_op
.sym 28909 servant.cpu.rdata0
.sym 28910 servant.mdu_rs1[1]
.sym 28914 $abc$8827$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$385_Y_new_
.sym 28915 servant.cpu.cpu.bufreg_en
.sym 28916 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28918 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[1]
.sym 28919 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1610[0]
.sym 28922 servant.cpu.cpu.csr.mie_mtie
.sym 28923 servant.timer_irq
.sym 28924 servant.cpu.cpu.csr.mstatus_mie
.sym 28926 $abc$8827$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$378_Y_new_
.sym 28927 $abc$8827$auto$alumacc.cc:474:replace_alu$1346.AA[0]_new_
.sym 28928 servant.cpu.cpu.bufreg.c_r
.sym 28929 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 28930 servant.cpu.rreg0[4]
.sym 28931 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 28932 servant.wb_ibus_ack
.sym 28934 servant.cpu.rreg0[3]
.sym 28935 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 28936 servant.wb_ibus_ack
.sym 28938 $abc$8827$ram.we[2]_new_
.sym 28939 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 28942 servant.cpu.cpu.rs2_addr[0]
.sym 28943 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 28944 servant.cpu.cpu.branch_op
.sym 28946 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 28947 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$398_Y_new_inv_
.sym 28948 servant.wb_ibus_ack
.sym 28950 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 28951 wb_mem_ack
.sym 28954 $abc$8827$ram.we[3]_new_
.sym 28955 $abc$8827$auto$rtlil.cc:1874:Eq$1456
.sym 28958 my_adr[1]
.sym 28962 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 28963 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 28964 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28965 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 28966 $abc$8827$ram.we[3]_new_
.sym 28967 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 28970 my_adr[12]
.sym 28974 $abc$8827$ram.we[2]_new_
.sym 28975 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 28978 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[1]
.sym 28979 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1618[0]
.sym 28982 my_adr[10]
.sym 28986 $add$src/servant_1.2.1/service/service.v:178$37_Y[1]
.sym 28990 my_adr[9]
.sym 28994 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 28995 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 28996 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 28997 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 28998 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 28999 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29000 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29001 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 29002 my_adr[16]
.sym 29006 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29007 servant.mdu_rs1[31]
.sym 29008 servant.cpu.cpu.bufreg_sh_signed
.sym 29009 $abc$8827$new_n1569_
.sym 29010 servant.mdu_rs1[3]
.sym 29014 my_adr[18]
.sym 29018 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 29019 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29020 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29021 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 29022 my_adr[21]
.sym 29026 servant.mdu_rs1[5]
.sym 29030 my_adr[27]
.sym 29034 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[1]
.sym 29035 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1620[0]
.sym 29038 $abc$8827$ram.we[2]_new_
.sym 29039 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 29042 servant.mdu_rs1[12]
.sym 29046 $abc$8827$ram.we[3]_new_
.sym 29047 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 29050 servant.mdu_rs1[7]
.sym 29054 servant.mdu_rs1[6]
.sym 29058 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 29059 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29060 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 29062 $abc$8827$ram.we[2]_new_
.sym 29063 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 29066 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 29067 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29068 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29069 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 29070 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 29071 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29072 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29073 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 29074 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29075 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 29076 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29077 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 29078 servant.mdu_rs1[13]
.sym 29082 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 29083 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29084 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29085 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 29086 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 29087 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29088 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29089 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 29090 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[1]
.sym 29091 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1624[0]
.sym 29094 $abc$8827$ram.we[3]_new_
.sym 29095 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 29098 my_adr[18]
.sym 29099 $abc$8827$wb_mem_adr[18]_new_inv_
.sym 29100 recieve
.sym 29102 my_adr[30]
.sym 29103 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 29104 recieve
.sym 29106 servant.mdu_rs1[12]
.sym 29107 servant.wb_ibus_adr[12]
.sym 29108 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29110 servant.mdu_rs1[16]
.sym 29111 servant.wb_ibus_adr[16]
.sym 29112 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29114 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 29115 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29116 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29117 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 29118 my_adr[20]
.sym 29119 $abc$8827$wb_mem_adr[20]_new_inv_
.sym 29120 recieve
.sym 29122 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 29124 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29125 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 29126 servant.mdu_rs1[30]
.sym 29130 $abc$8827$wb_mem_adr[30]_new_inv_
.sym 29131 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 29132 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 29133 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 29134 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29135 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 29136 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29137 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 29138 adr[17]
.sym 29139 adr[18]
.sym 29140 adr[19]
.sym 29141 adr[20]
.sym 29142 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29143 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 29144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 29146 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29147 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 29148 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29149 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 29150 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29151 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 29152 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 29153 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 29154 servant.wb_ibus_adr[13]
.sym 29158 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29159 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 29160 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29161 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 29162 servant.wb_ibus_adr[29]
.sym 29166 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29167 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 29168 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 29169 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 29170 servant.wb_ibus_adr[31]
.sym 29174 servant.mdu_rs1[28]
.sym 29175 servant.wb_ibus_adr[28]
.sym 29176 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29178 servant.mdu_rs1[30]
.sym 29179 servant.wb_ibus_adr[30]
.sym 29180 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29182 servant.wb_ibus_adr[30]
.sym 29186 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[1]
.sym 29187 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1616[0]
.sym 29190 servant.mdu_rs1[31]
.sym 29197 $abc$8827$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 29202 servant.mdu_rs1[29]
.sym 29206 $abc$8827$ram.we[3]_new_
.sym 29207 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 29210 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29211 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 29212 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29213 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 29214 $abc$8827$ram.we[2]_new_
.sym 29215 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 29218 servant.wb_timer_rdt[1]
.sym 29222 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29223 servant.cpu.cpu.state.init_done
.sym 29224 servant.cpu.cpu.new_irq
.sym 29225 servant.cpu.cpu.branch_op
.sym 29226 servant.cpu.cpu.decode.opcode[0]
.sym 29227 servant.cpu.cpu.alu_cmp
.sym 29228 servant.mdu_op[0]
.sym 29229 $abc$8827$new_n1834_
.sym 29230 rx_from_ble.state[0]
.sym 29234 servant.cpu.cpu.cnt_en
.sym 29235 servant.cpu.cpu.decode.opcode[2]
.sym 29236 servant.cpu.cpu.branch_op
.sym 29237 servant.cpu.cpu.state.init_done
.sym 29238 $abc$8827$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$597_Y_new_inv_
.sym 29239 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$596_Y_new_
.sym 29242 servant.wb_dbus_we
.sym 29243 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29244 servant.mdu_rs1[31]
.sym 29245 clock_gen.pll.rst_reg[1]
.sym 29246 servant.cpu.rf_ram_if.rcnt[0]
.sym 29250 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 29251 $abc$8827$new_n1878_
.sym 29252 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 29254 rx_from_ble.data_index[0]
.sym 29255 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 29256 rx_from_ble.data_index[1]
.sym 29257 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 29258 servant.mdu_op[0]
.sym 29259 servant.mdu_op[2]
.sym 29260 servant.mdu_op[1]
.sym 29262 $abc$8827$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$592_Y_new_inv_
.sym 29263 servant.cpu.cpu.cnt_en
.sym 29264 servant.cpu.cpu.state.misalign_trap_sync
.sym 29265 servant.cpu.cpu.state.init_done
.sym 29266 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29267 servant.cpu.cpu.state.o_cnt_r[2]
.sym 29268 servant.cpu.cpu.state.o_cnt_r[1]
.sym 29269 servant.cpu.cpu.state.o_cnt_r[0]
.sym 29270 $abc$8827$servant.cpu.cpu.alu.result_eq_new_
.sym 29271 $abc$8827$servant.cpu.cpu.alu.result_lt_new_
.sym 29272 servant.mdu_op[2]
.sym 29273 servant.mdu_op[1]
.sym 29274 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$610_Y_new_
.sym 29275 servant.cpu.cpu.state.init_done
.sym 29278 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29279 servant.cpu.cpu.state.init_done
.sym 29280 servant.cpu.cpu.new_irq
.sym 29282 servant.mdu_op[1]
.sym 29283 servant.mdu_op[0]
.sym 29284 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29285 servant.cpu.rdata0
.sym 29286 servant.cpu.rdata0
.sym 29287 servant.cpu.cpu.alu.add_cy_r
.sym 29290 $abc$8827$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 29291 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29292 servant.cpu.rdata0
.sym 29293 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29294 servant.cpu.rdata0
.sym 29295 servant.cpu.cpu.alu.add_cy_r
.sym 29296 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29297 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29298 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29299 $abc$8827$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29300 servant.cpu.cpu.cnt_en
.sym 29302 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29303 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29304 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 29306 servant.cpu.cpu.mem_bytecnt[1]
.sym 29307 servant.mdu_rs1[1]
.sym 29308 servant.mdu_rs1[0]
.sym 29309 servant.cpu.cpu.mem_bytecnt[0]
.sym 29310 servant.cpu.cpu.alu.cmp_r
.sym 29311 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 29312 $abc$8827$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$308_Y_new_inv_
.sym 29314 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29315 $abc$8827$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29316 $abc$8827$auto$alumacc.cc:474:replace_alu$1334.lcu.p[0]_new_
.sym 29317 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 29318 servant.cpu.cpu.branch_op
.sym 29319 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 29320 $abc$8827$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29322 servant.cpu.rf_ram.regzero
.sym 29323 servant.cpu.rf_ram.rdata[0]
.sym 29324 servant.cpu.rf_ram_if.rdata0[1]
.sym 29325 servant.cpu.rf_ram_if.rcnt[0]
.sym 29326 servant.cpu.rf_ram_if.rcnt[0]
.sym 29330 servant.cpu.cpu.jump
.sym 29331 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 29332 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 29333 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 29334 $abc$8827$new_n1135_
.sym 29335 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29336 servant.cpu.cpu.new_irq
.sym 29337 servant.cpu.cpu.state.misalign_trap_sync
.sym 29338 $abc$8827$new_n1527_
.sym 29339 $abc$8827$new_n1526_
.sym 29340 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 29341 servant.wb_dbus_we
.sym 29342 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29343 $abc$8827$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$496_Y_new_
.sym 29344 servant.cpu.cpu.decode.op21
.sym 29346 servant.mdu_op[2]
.sym 29347 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29348 servant.cpu.cpu.immdec.imm31
.sym 29349 servant.cpu.cpu.cnt_done
.sym 29350 wb_mem_rdt[6]
.sym 29354 wb_mem_rdt[13]
.sym 29358 wb_mem_rdt[4]
.sym 29362 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 29363 $abc$8827$servant.cpu.cpu.csr.i_mret_new_
.sym 29364 $abc$8827$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$345_Y_new_inv_
.sym 29365 $abc$8827$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 29366 servant.cpu.cpu.decode.opcode[2]
.sym 29367 servant.cpu.cpu.branch_op
.sym 29370 servant.mdu_op[2]
.sym 29371 servant.mdu_op[1]
.sym 29372 servant.mdu_op[0]
.sym 29373 servant.cpu.cpu.decode.op21
.sym 29374 servant.mdu_op[2]
.sym 29375 servant.mdu_op[1]
.sym 29376 servant.mdu_op[0]
.sym 29378 wb_mem_rdt[30]
.sym 29382 servant.mdu_op[0]
.sym 29383 servant.mdu_rs1[1]
.sym 29384 servant.mdu_op[1]
.sym 29385 servant.mdu_rs1[0]
.sym 29386 wb_mem_rdt[2]
.sym 29390 wb_mem_rdt[20]
.sym 29394 wb_mem_rdt[21]
.sym 29398 wb_mem_rdt[12]
.sym 29402 wb_mem_rdt[14]
.sym 29406 wb_mem_rdt[5]
.sym 29410 wb_mem_rdt[22]
.sym 29414 wb_mem_rdt[31]
.sym 29418 wb_mem_rdt[26]
.sym 29422 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 29423 servant.cpu.cpu.cnt_en
.sym 29424 servant.wb_ibus_ack
.sym 29426 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 29427 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29428 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[8]_new_inv_
.sym 29430 wb_mem_rdt[3]
.sym 29434 $abc$8827$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$252_Y_new_
.sym 29435 servant.cpu.cpu.bufreg2_q
.sym 29436 servant.cpu.cpu.decode.opcode[2]
.sym 29437 servant.cpu.cpu.mem_if.dat_valid
.sym 29438 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 29439 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29440 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[11]_new_inv_
.sym 29442 servant.cpu.cpu.decode.opcode[2]
.sym 29443 servant.cpu.cpu.decode.opcode[1]
.sym 29444 servant.cpu.cpu.decode.opcode[0]
.sym 29446 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 29447 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29448 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[9]_new_inv_
.sym 29450 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29451 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 29452 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[15]_new_inv_
.sym 29454 servant.cpu.cpu.decode.opcode[0]
.sym 29455 servant.cpu.cpu.decode.opcode[1]
.sym 29456 servant.cpu.cpu.decode.opcode[2]
.sym 29458 servant.mdu_op[2]
.sym 29459 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29460 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$551_Y_new_inv_
.sym 29462 wb_mem_dat[8]
.sym 29463 wb_mem_dat[24]
.sym 29464 servant.mdu_rs1[0]
.sym 29465 servant.mdu_rs1[1]
.sym 29466 servant.mdu_op[2]
.sym 29467 $abc$8827$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$475_Y_new_
.sym 29468 servant.cpu.cpu.immdec.imm31
.sym 29470 servant.cpu.cpu.csr.timer_irq_r
.sym 29471 servant.cpu.cpu.csr.timer_irq
.sym 29474 clock_gen.pll.rst_reg[1]
.sym 29478 servant.cpu.cpu.decode.opcode[2]
.sym 29479 servant.wb_dbus_we
.sym 29480 servant.cpu.cpu.branch_op
.sym 29481 servant.cpu.cpu.decode.opcode[0]
.sym 29482 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 29483 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29484 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[3]_new_inv_
.sym 29486 $abc$8827$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 29487 servant.cpu.cpu.cnt_en
.sym 29488 servant.wb_ibus_ack
.sym 29490 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29491 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 29492 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[14]_new_inv_
.sym 29494 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7512
.sym 29495 clock_gen.pll.rst_reg[1]
.sym 29498 servant.cpu.cpu.csr.timer_irq
.sym 29502 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29503 servant.cpu.cpu.cnt_done
.sym 29506 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 29507 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29508 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[1]_new_inv_
.sym 29514 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 29518 servant.cpu.cpu.cnt_done
.sym 29519 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29522 wb_mem_rdt[5]
.sym 29526 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 29528 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[6]_new_inv_
.sym 29530 tx_to_pc.state[0]
.sym 29531 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 29532 tx_to_pc.state[1]
.sym 29534 tx_to_pc.state[1]
.sym 29538 servant.wb_ibus_adr[6]
.sym 29542 servant.mdu_rs1[6]
.sym 29543 servant.wb_ibus_adr[6]
.sym 29544 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29546 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[22]_new_
.sym 29547 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[54]_new_
.sym 29548 $abc$8827$new_n1479_
.sym 29549 $abc$8827$new_n1480_
.sym 29550 servant.mdu_rs1[2]
.sym 29551 servant.wb_ibus_adr[2]
.sym 29552 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29554 servant.mdu_rs1[5]
.sym 29555 servant.wb_ibus_adr[5]
.sym 29556 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29558 servant.wb_ibus_adr[7]
.sym 29562 $abc$8827$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 29563 servant.cpu.cpu.jump
.sym 29564 $abc$8827$new_n1711_
.sym 29565 $abc$8827$new_n1712_
.sym 29566 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[17]_new_
.sym 29567 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[49]_new_
.sym 29568 $abc$8827$new_n1689_
.sym 29569 $abc$8827$new_n1690_
.sym 29570 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 29571 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 29572 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 29573 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 29574 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[31]_new_
.sym 29575 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[63]_new_
.sym 29576 $abc$8827$new_n1497_
.sym 29577 $abc$8827$new_n1498_
.sym 29579 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29580 servant.cpu.cpu.state.o_cnt[2]
.sym 29582 servant.cpu.cpu.state.o_cnt_r[2]
.sym 29583 servant.cpu.cpu.state.o_cnt[2]
.sym 29584 servant.cpu.cpu.mem_bytecnt[0]
.sym 29585 servant.cpu.cpu.mem_bytecnt[1]
.sym 29586 servant.cpu.cpu.state.o_cnt_r[1]
.sym 29590 $abc$8827$new_n1298_
.sym 29591 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 29592 $abc$8827$wb_mem_adr[6]_new_inv_
.sym 29593 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 29594 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 29595 $abc$8827$wb_mem_adr[27]_new_inv_
.sym 29596 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 29597 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 29598 servant.cpu.rf_wreq
.sym 29599 servant.cpu.rf_ram_if.rgnt
.sym 29600 servant.cpu.cpu.cnt_en
.sym 29601 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$631_Y_new_
.sym 29602 my_adr[28]
.sym 29603 $abc$8827$wb_mem_adr[28]_new_inv_
.sym 29604 recieve
.sym 29606 adr[13]
.sym 29607 adr[14]
.sym 29608 adr[15]
.sym 29609 adr[16]
.sym 29610 my_adr[29]
.sym 29611 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 29612 recieve
.sym 29614 my_adr[13]
.sym 29615 $abc$8827$wb_mem_adr[13]_new_inv_
.sym 29616 recieve
.sym 29618 my_adr[16]
.sym 29619 $abc$8827$wb_mem_adr[16]_new_inv_
.sym 29620 recieve
.sym 29622 my_adr[24]
.sym 29623 $abc$8827$wb_mem_adr[24]_new_inv_
.sym 29624 recieve
.sym 29626 my_adr[14]
.sym 29627 $abc$8827$wb_mem_adr[14]_new_inv_
.sym 29628 recieve
.sym 29630 my_adr[7]
.sym 29631 $abc$8827$wb_mem_adr[7]_new_inv_
.sym 29632 recieve
.sym 29634 servant.wb_ibus_adr[9]
.sym 29638 servant.mdu_rs1[31]
.sym 29639 servant.wb_ibus_adr[31]
.sym 29640 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29642 servant.mdu_rs1[7]
.sym 29643 servant.wb_ibus_adr[7]
.sym 29644 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29646 servant.wb_ibus_adr[8]
.sym 29650 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[19]_new_
.sym 29651 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[51]_new_
.sym 29652 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5245[2]_new_inv_
.sym 29653 $abc$8827$new_n1705_
.sym 29654 servant.mdu_rs1[29]
.sym 29655 servant.wb_ibus_adr[29]
.sym 29656 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 29658 servant.wb_ibus_adr[11]
.sym 29662 servant.wb_ibus_adr[10]
.sym 29667 tx_to_pc.clock_count[0]
.sym 29671 tx_to_pc.clock_count[1]
.sym 29675 tx_to_pc.clock_count[2]
.sym 29679 tx_to_pc.clock_count[3]
.sym 29680 $PACKER_VCC_NET
.sym 29683 tx_to_pc.clock_count[4]
.sym 29684 $PACKER_VCC_NET
.sym 29687 tx_to_pc.clock_count[5]
.sym 29691 tx_to_pc.clock_count[6]
.sym 29695 $PACKER_VCC_NET
.sym 29697 $nextpnr_ICESTORM_LC_13$I3
.sym 29698 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 29699 tx_to_pc.state[1]
.sym 29700 tx_to_pc.state[0]
.sym 29701 $nextpnr_ICESTORM_LC_13$COUT
.sym 29702 add
.sym 29706 adr[22]
.sym 29707 adr[24]
.sym 29708 adr[25]
.sym 29709 adr[26]
.sym 29710 recieve
.sym 29714 tx_to_pc.state[0]
.sym 29715 tx_to_pc.state[1]
.sym 29718 tx_to_pc.state[0]
.sym 29722 my_adr[25]
.sym 29723 $abc$8827$wb_mem_adr[25]_new_inv_
.sym 29724 recieve
.sym 29726 my_adr[26]
.sym 29727 $abc$8827$wb_mem_adr[26]_new_inv_
.sym 29728 recieve
.sym 29730 wb_mem_dat[3]
.sym 29731 from_ble[3]
.sym 29732 recieve
.sym 29734 wb_mem_dat[4]
.sym 29735 from_ble[4]
.sym 29736 recieve
.sym 29738 wb_mem_dat[1]
.sym 29739 from_ble[1]
.sym 29740 recieve
.sym 29742 wb_mem_dat[3]
.sym 29743 $abc$8827$auto$wreduce.cc:455:run$1233[2]
.sym 29744 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29746 $abc$8827$auto$wreduce.cc:455:run$1233[5]
.sym 29747 servant.cpu.cpu.cnt_done
.sym 29748 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29749 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29750 wb_mem_dat[4]
.sym 29751 $abc$8827$auto$wreduce.cc:455:run$1233[3]
.sym 29752 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29754 wb_mem_dat[5]
.sym 29755 from_ble[5]
.sym 29756 recieve
.sym 29758 from_ble[0]
.sym 29759 wb_mem_dat[0]
.sym 29760 recieve
.sym 29763 wb_mem_dat[0]
.sym 29767 wb_mem_dat[1]
.sym 29768 $PACKER_VCC_NET
.sym 29771 wb_mem_dat[2]
.sym 29772 $PACKER_VCC_NET
.sym 29773 $auto$alumacc.cc:474:replace_alu$1349.C[2]
.sym 29775 wb_mem_dat[3]
.sym 29776 $PACKER_VCC_NET
.sym 29777 $auto$alumacc.cc:474:replace_alu$1349.C[3]
.sym 29779 wb_mem_dat[4]
.sym 29780 $PACKER_VCC_NET
.sym 29781 $auto$alumacc.cc:474:replace_alu$1349.C[4]
.sym 29783 wb_mem_dat[5]
.sym 29784 $PACKER_VCC_NET
.sym 29785 $auto$alumacc.cc:474:replace_alu$1349.C[5]
.sym 29786 wb_mem_dat[6]
.sym 29787 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29788 $abc$8827$new_n1731_
.sym 29790 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 29791 $abc$8827$new_n1881_
.sym 29792 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 29794 wb_mem_dat[5]
.sym 29795 servant.mdu_op[2]
.sym 29796 servant.cpu.cpu.state.stage_two_req
.sym 29797 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29798 wb_mem_dat[5]
.sym 29799 $abc$8827$auto$wreduce.cc:455:run$1233[4]
.sym 29800 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29802 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29803 servant.mdu_op[2]
.sym 29804 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29805 $abc$8827$new_n1829_
.sym 29806 servant.cpu.rf_ram_if.wen0_r
.sym 29807 servant.cpu.rf_ram_if.wen1_r
.sym 29808 servant.cpu.rf_ram_if.wcnt[0]
.sym 29810 $abc$8827$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 29811 servant.cpu.cpu.cnt_en
.sym 29812 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29813 servant.wb_dbus_ack
.sym 29814 wb_mem_dat[1]
.sym 29818 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 29819 $abc$8827$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29822 wb_mem_dat[5]
.sym 29827 wb_mem_dat[0]
.sym 29829 $PACKER_VCC_NET
.sym 29830 servant.cpu.cpu.branch_op
.sym 29831 servant.cpu.cpu.decode.opcode[2]
.sym 29832 servant.cpu.cpu.decode.opcode[0]
.sym 29834 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 29835 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 29836 servant.wb_dbus_ack
.sym 29838 wb_mem_dat[2]
.sym 29839 wb_mem_dat[1]
.sym 29840 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29842 servant.cpu.cpu.branch_op
.sym 29843 $abc$8827$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$506_Y_new_inv_
.sym 29846 wb_mem_dat[1]
.sym 29847 $abc$8827$auto$wreduce.cc:455:run$1233[0]
.sym 29848 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29850 servant.wb_dbus_ack
.sym 29851 $abc$8827$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$354_Y_new_
.sym 29852 wb_mem_dat[0]
.sym 29853 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$7740
.sym 29854 servant.mdu_op[1]
.sym 29855 servant.cpu.cpu.decode.opcode[2]
.sym 29858 servant.cpu.cpu.immdec.imm30_25[1]
.sym 29859 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 29860 servant.wb_ibus_ack
.sym 29862 servant.cpu.cpu.branch_op
.sym 29863 servant.cpu.cpu.decode.opcode[0]
.sym 29864 $abc$8827$new_n1279_
.sym 29865 servant.cpu.cpu.decode.opcode[2]
.sym 29866 servant.cpu.cpu.bufreg_sh_signed
.sym 29867 servant.wb_dbus_we
.sym 29868 servant.mdu_op[1]
.sym 29869 servant.mdu_op[0]
.sym 29870 servant.mdu_op[2]
.sym 29871 servant.wb_dbus_we
.sym 29872 servant.cpu.cpu.bufreg_sh_signed
.sym 29873 servant.mdu_op[1]
.sym 29874 servant.cpu.rdata0
.sym 29875 servant.cpu.rreg0[0]
.sym 29876 servant.mdu_op[2]
.sym 29878 servant.cpu.cpu.decode.opcode[2]
.sym 29879 $abc$8827$new_n1830_
.sym 29880 servant.wb_dbus_ack
.sym 29881 servant.cpu.cpu.branch_op
.sym 29882 servant.mdu_rs1[30]
.sym 29883 wb_mem_rdt[1]
.sym 29884 servant.wb_timer_rdt[1]
.sym 29885 servant.mdu_rs1[31]
.sym 29886 servant.mdu_op[0]
.sym 29887 servant.mdu_op[2]
.sym 29888 servant.mdu_op[1]
.sym 29890 servant.cpu.rf_ram.regzero
.sym 29891 servant.cpu.rf_ram.rdata[1]
.sym 29894 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 29895 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 29896 servant.wb_dbus_ack
.sym 29898 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 29899 $abc$8827$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29900 servant.wb_dbus_ack
.sym 29902 servant.mdu_rs1[30]
.sym 29903 servant.mdu_rs1[31]
.sym 29904 wb_mem_rdt[0]
.sym 29905 $abc$8827$new_n1716_
.sym 29906 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 29907 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 29908 servant.wb_dbus_ack
.sym 29910 servant.mdu_rs1[30]
.sym 29911 wb_mem_rdt[5]
.sym 29912 servant.wb_timer_rdt[5]
.sym 29913 servant.mdu_rs1[31]
.sym 29914 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 29915 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 29916 servant.wb_dbus_ack
.sym 29918 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 29919 $abc$8827$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 29920 servant.wb_dbus_ack
.sym 29922 servant.mdu_rs1[30]
.sym 29923 $abc$8827$ram.o_wb_rdt[8]_new_inv_
.sym 29924 servant.wb_timer_rdt[8]
.sym 29925 servant.mdu_rs1[31]
.sym 29926 servant.mdu_rs1[30]
.sym 29927 $abc$8827$ram.o_wb_rdt[11]_new_inv_
.sym 29928 servant.wb_timer_rdt[11]
.sym 29929 servant.mdu_rs1[31]
.sym 29930 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29931 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 29932 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[5]_new_inv_
.sym 29934 wb_mem_dat[0]
.sym 29935 wb_mem_dat[16]
.sym 29936 servant.mdu_rs1[0]
.sym 29937 $abc$8827$new_n1990_
.sym 29938 servant.mdu_rs1[30]
.sym 29939 wb_mem_rdt[4]
.sym 29940 servant.wb_timer_rdt[4]
.sym 29941 servant.mdu_rs1[31]
.sym 29942 $abc$8827$new_n1079_
.sym 29943 data_to[6]
.sym 29944 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 29945 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 29946 servant.mdu_op[2]
.sym 29947 servant.cpu.cpu.mem_if.signbit
.sym 29950 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 29951 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 29952 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[14]_new_inv_
.sym 29954 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 29955 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 29956 $abc$8827$new_n1994_
.sym 29957 servant.cpu.cpu.decode.opcode[0]
.sym 29958 $abc$8827$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29959 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 29960 servant.wb_dbus_ack
.sym 29962 wb_mem_dat[31]
.sym 29963 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 29964 servant.wb_dbus_ack
.sym 29966 wb_mem_dat[10]
.sym 29967 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 29968 servant.wb_dbus_ack
.sym 29970 servant.mdu_rs1[30]
.sym 29971 wb_mem_rdt[31]
.sym 29972 servant.wb_timer_rdt[31]
.sym 29973 servant.mdu_rs1[31]
.sym 29974 wb_mem_dat[9]
.sym 29975 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 29976 servant.wb_dbus_ack
.sym 29978 servant.mdu_rs1[30]
.sym 29979 $abc$8827$ram.o_wb_rdt[9]_new_inv_
.sym 29980 servant.wb_timer_rdt[9]
.sym 29981 servant.mdu_rs1[31]
.sym 29982 servant.mdu_rs1[30]
.sym 29983 wb_mem_rdt[30]
.sym 29984 servant.wb_timer_rdt[30]
.sym 29985 servant.mdu_rs1[31]
.sym 29986 wb_mem_rdt[1]
.sym 29990 wb_mem_rdt[4]
.sym 29994 wb_mem_rdt[6]
.sym 29998 wb_mem_rdt[0]
.sym 30002 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 30003 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30004 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[10]_new_inv_
.sym 30006 wb_mem_rdt[3]
.sym 30010 wb_mem_rdt[2]
.sym 30014 servant.cpu.cpu.immdec.imm7
.sym 30015 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$404_Y_new_
.sym 30016 servant.cpu.cpu.decode.opcode[0]
.sym 30017 servant.cpu.cpu.branch_op
.sym 30018 servant.cpu.cpu.immdec.imm30_25[4]
.sym 30019 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 30020 servant.wb_ibus_ack
.sym 30022 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 30023 $abc$8827$auto$ice40_ffinit.cc:141:execute$8461
.sym 30024 tx_to_pc.data_index[2]
.sym 30026 servant.cpu.cpu.immdec.imm30_25[5]
.sym 30027 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 30028 servant.wb_ibus_ack
.sym 30030 wb_mem_rdt[30]
.sym 30031 $abc$8827$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$405_Y_new_
.sym 30032 servant.wb_ibus_ack
.sym 30034 servant.cpu.cpu.immdec.imm30_25[3]
.sym 30035 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 30036 servant.wb_ibus_ack
.sym 30038 servant.cpu.cpu.immdec.imm30_25[2]
.sym 30039 wb_mem_rdt[26]
.sym 30040 servant.wb_ibus_ack
.sym 30042 servant.mdu_rs1[30]
.sym 30043 wb_mem_rdt[22]
.sym 30044 servant.wb_timer_rdt[22]
.sym 30045 servant.mdu_rs1[31]
.sym 30046 tx_to_pc.state[1]
.sym 30047 tx_to_pc.state[0]
.sym 30048 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30050 $abc$8827$new_n1079_
.sym 30051 data_to[1]
.sym 30052 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 30053 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30054 $abc$8827$new_n1079_
.sym 30055 data_to[4]
.sym 30056 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 30057 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30058 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 30059 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 30060 tx_to_pc.data_index[2]
.sym 30062 $abc$8827$new_n1079_
.sym 30063 data_to[3]
.sym 30064 $abc$8827$auto$ice40_ffinit.cc:141:execute$8469
.sym 30065 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30066 $abc$8827$new_n1079_
.sym 30067 data_to[2]
.sym 30068 $abc$8827$auto$ice40_ffinit.cc:141:execute$8465
.sym 30069 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30070 $abc$8827$new_n1079_
.sym 30071 data_to[0]
.sym 30072 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 30073 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30074 $abc$8827$new_n1079_
.sym 30075 data_to[5]
.sym 30076 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 30077 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30078 $abc$8827$new_n1079_
.sym 30079 data_to[7]
.sym 30080 $abc$8827$auto$ice40_ffinit.cc:141:execute$8481
.sym 30081 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 30082 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 30083 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30084 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30085 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 30086 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30087 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 30088 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30089 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 30090 servant.wb_ibus_adr[5]
.sym 30094 servant.wb_ibus_adr[4]
.sym 30098 servant.mdu_rs1[4]
.sym 30099 servant.wb_ibus_adr[4]
.sym 30100 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30102 servant.wb_ibus_adr[3]
.sym 30106 servant.mdu_rs1[3]
.sym 30107 servant.wb_ibus_adr[3]
.sym 30108 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30110 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[30]_new_
.sym 30111 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[62]_new_
.sym 30112 $abc$8827$new_n1491_
.sym 30113 $abc$8827$new_n1492_
.sym 30114 servant.mdu_rs1[8]
.sym 30118 servant.mdu_rs1[4]
.sym 30122 adr[27]
.sym 30123 adr[28]
.sym 30124 adr[29]
.sym 30125 adr[30]
.sym 30126 servant.mdu_rs1[9]
.sym 30127 servant.wb_ibus_adr[9]
.sym 30128 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30130 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 30131 $abc$8827$wb_mem_adr[29]_new_inv_
.sym 30132 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 30133 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 30134 servant.mdu_rs1[8]
.sym 30135 servant.wb_ibus_adr[8]
.sym 30136 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30138 servant.mdu_rs1[9]
.sym 30142 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30143 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 30144 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30145 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 30146 $abc$8827$new_n1289_
.sym 30147 $abc$8827$new_n1290_
.sym 30148 $abc$8827$new_n1291_
.sym 30149 $abc$8827$new_n1292_
.sym 30150 adr[0]
.sym 30151 adr[1]
.sym 30152 $abc$8827$new_n1288_
.sym 30153 $abc$8827$new_n1293_
.sym 30154 adr[6]
.sym 30155 adr[7]
.sym 30156 adr[8]
.sym 30157 adr[9]
.sym 30158 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30159 servant.wb_ibus_adr[1]
.sym 30160 my_adr[1]
.sym 30161 recieve
.sym 30162 adr[31]
.sym 30163 $abc$8827$new_n1295_
.sym 30164 adr[21]
.sym 30165 adr[23]
.sym 30166 my_adr[21]
.sym 30167 $abc$8827$wb_mem_adr[21]_new_inv_
.sym 30168 recieve
.sym 30170 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[22]
.sym 30171 $abc$8827$wb_mem_adr[22]_new_inv_
.sym 30172 recieve
.sym 30174 my_adr[31]
.sym 30175 $abc$8827$wb_mem_adr[31]_new_inv_
.sym 30176 recieve
.sym 30179 tx_to_pc.clock_count[0]
.sym 30184 tx_to_pc.clock_count[1]
.sym 30188 tx_to_pc.clock_count[2]
.sym 30189 $auto$alumacc.cc:474:replace_alu$1337.C[2]
.sym 30192 tx_to_pc.clock_count[3]
.sym 30193 $auto$alumacc.cc:474:replace_alu$1337.C[3]
.sym 30196 tx_to_pc.clock_count[4]
.sym 30197 $auto$alumacc.cc:474:replace_alu$1337.C[4]
.sym 30200 tx_to_pc.clock_count[5]
.sym 30201 $auto$alumacc.cc:474:replace_alu$1337.C[5]
.sym 30204 tx_to_pc.clock_count[6]
.sym 30205 $auto$alumacc.cc:474:replace_alu$1337.C[6]
.sym 30206 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30207 tx_to_pc.clock_count[1]
.sym 30211 tx_to_pc.data_index[0]
.sym 30216 tx_to_pc.data_index[1]
.sym 30220 tx_to_pc.data_index[2]
.sym 30221 $auto$alumacc.cc:474:replace_alu$1331.C[2]
.sym 30222 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30223 tx_to_pc.data_index[0]
.sym 30224 tx_to_pc.data_index[1]
.sym 30225 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 30226 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 30227 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 30228 tx_to_pc.data_index[2]
.sym 30229 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30230 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[2]_new_inv_
.sym 30231 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 30234 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 30235 tx_to_pc.clock_count[0]
.sym 30236 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30238 $abc$8827$techmap\tx_to_pc.$procmux$1012_Y[0]_new_inv_
.sym 30239 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3052_new_
.sym 30242 $abc$8827$new_n1218_
.sym 30243 from_ble[1]
.sym 30244 $abc$8827$techmap$techmap\rx_from_ble.$procmux$907.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 30246 servant.timer.mtimecmp[5]
.sym 30250 from_ble[3]
.sym 30251 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 30252 $abc$8827$new_n1251_
.sym 30253 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 30254 from_ble[4]
.sym 30255 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 30256 $abc$8827$new_n1248_
.sym 30257 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 30258 $abc$8827$new_n1218_
.sym 30259 from_ble[4]
.sym 30260 $abc$8827$techmap$techmap\rx_from_ble.$procmux$847.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 30262 from_ble[1]
.sym 30263 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 30264 $abc$8827$new_n1257_
.sym 30265 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 30266 $abc$8827$new_n1218_
.sym 30267 from_ble[3]
.sym 30268 $abc$8827$techmap$techmap\rx_from_ble.$procmux$866.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 30275 servant.wb_timer_rdt[0]
.sym 30280 servant.wb_timer_rdt[1]
.sym 30284 servant.wb_timer_rdt[2]
.sym 30285 $auto$alumacc.cc:474:replace_alu$1358.C[2]
.sym 30288 servant.wb_timer_rdt[3]
.sym 30289 $auto$alumacc.cc:474:replace_alu$1358.C[3]
.sym 30292 servant.wb_timer_rdt[4]
.sym 30293 $auto$alumacc.cc:474:replace_alu$1358.C[4]
.sym 30296 servant.wb_timer_rdt[5]
.sym 30297 $auto$alumacc.cc:474:replace_alu$1358.C[5]
.sym 30300 servant.wb_timer_rdt[6]
.sym 30301 $auto$alumacc.cc:474:replace_alu$1358.C[6]
.sym 30304 servant.wb_timer_rdt[7]
.sym 30305 $auto$alumacc.cc:474:replace_alu$1358.C[7]
.sym 30308 servant.wb_timer_rdt[8]
.sym 30309 $auto$alumacc.cc:474:replace_alu$1358.C[8]
.sym 30312 servant.wb_timer_rdt[9]
.sym 30313 $auto$alumacc.cc:474:replace_alu$1358.C[9]
.sym 30316 servant.wb_timer_rdt[10]
.sym 30317 $auto$alumacc.cc:474:replace_alu$1358.C[10]
.sym 30320 servant.wb_timer_rdt[11]
.sym 30321 $auto$alumacc.cc:474:replace_alu$1358.C[11]
.sym 30324 servant.wb_timer_rdt[12]
.sym 30325 $auto$alumacc.cc:474:replace_alu$1358.C[12]
.sym 30328 servant.wb_timer_rdt[13]
.sym 30329 $auto$alumacc.cc:474:replace_alu$1358.C[13]
.sym 30332 servant.wb_timer_rdt[14]
.sym 30333 $auto$alumacc.cc:474:replace_alu$1358.C[14]
.sym 30336 servant.wb_timer_rdt[15]
.sym 30337 $auto$alumacc.cc:474:replace_alu$1358.C[15]
.sym 30340 servant.wb_timer_rdt[16]
.sym 30341 $auto$alumacc.cc:474:replace_alu$1358.C[16]
.sym 30344 servant.wb_timer_rdt[17]
.sym 30345 $auto$alumacc.cc:474:replace_alu$1358.C[17]
.sym 30348 servant.wb_timer_rdt[18]
.sym 30349 $auto$alumacc.cc:474:replace_alu$1358.C[18]
.sym 30352 servant.wb_timer_rdt[19]
.sym 30353 $auto$alumacc.cc:474:replace_alu$1358.C[19]
.sym 30356 servant.wb_timer_rdt[20]
.sym 30357 $auto$alumacc.cc:474:replace_alu$1358.C[20]
.sym 30360 servant.wb_timer_rdt[21]
.sym 30361 $auto$alumacc.cc:474:replace_alu$1358.C[21]
.sym 30364 servant.wb_timer_rdt[22]
.sym 30365 $auto$alumacc.cc:474:replace_alu$1358.C[22]
.sym 30368 servant.wb_timer_rdt[23]
.sym 30369 $auto$alumacc.cc:474:replace_alu$1358.C[23]
.sym 30372 servant.wb_timer_rdt[24]
.sym 30373 $auto$alumacc.cc:474:replace_alu$1358.C[24]
.sym 30376 servant.wb_timer_rdt[25]
.sym 30377 $auto$alumacc.cc:474:replace_alu$1358.C[25]
.sym 30380 servant.wb_timer_rdt[26]
.sym 30381 $auto$alumacc.cc:474:replace_alu$1358.C[26]
.sym 30384 servant.wb_timer_rdt[27]
.sym 30385 $auto$alumacc.cc:474:replace_alu$1358.C[27]
.sym 30388 servant.wb_timer_rdt[28]
.sym 30389 $auto$alumacc.cc:474:replace_alu$1358.C[28]
.sym 30392 servant.wb_timer_rdt[29]
.sym 30393 $auto$alumacc.cc:474:replace_alu$1358.C[29]
.sym 30396 servant.wb_timer_rdt[30]
.sym 30397 $auto$alumacc.cc:474:replace_alu$1358.C[30]
.sym 30400 servant.wb_timer_rdt[31]
.sym 30401 $auto$alumacc.cc:474:replace_alu$1358.C[31]
.sym 30402 servant.mdu_rs1[30]
.sym 30403 wb_mem_rdt[7]
.sym 30404 servant.wb_timer_rdt[7]
.sym 30405 servant.mdu_rs1[31]
.sym 30406 wb_mem_rdt[2]
.sym 30410 wb_mem_rdt[5]
.sym 30414 servant.mdu_rs1[30]
.sym 30415 wb_mem_rdt[6]
.sym 30416 servant.wb_timer_rdt[6]
.sym 30417 servant.mdu_rs1[31]
.sym 30418 wb_mem_rdt[1]
.sym 30422 servant.mdu_rs1[30]
.sym 30423 wb_mem_rdt[3]
.sym 30424 servant.wb_timer_rdt[3]
.sym 30425 servant.mdu_rs1[31]
.sym 30426 servant.mdu_rs1[30]
.sym 30427 wb_mem_rdt[2]
.sym 30428 servant.wb_timer_rdt[2]
.sym 30429 servant.mdu_rs1[31]
.sym 30430 wb_mem_rdt[3]
.sym 30434 servant.mdu_rs1[30]
.sym 30435 wb_mem_rdt[13]
.sym 30436 servant.wb_timer_rdt[13]
.sym 30437 servant.mdu_rs1[31]
.sym 30438 servant.mdu_rs1[30]
.sym 30439 wb_mem_rdt[14]
.sym 30440 servant.wb_timer_rdt[14]
.sym 30441 servant.mdu_rs1[31]
.sym 30442 wb_mem_dat[8]
.sym 30443 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 30444 servant.wb_dbus_ack
.sym 30446 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30447 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 30448 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[0]_new_inv_
.sym 30450 servant.mdu_rs1[30]
.sym 30451 wb_mem_rdt[12]
.sym 30452 servant.wb_timer_rdt[12]
.sym 30453 servant.mdu_rs1[31]
.sym 30454 wb_mem_dat[12]
.sym 30455 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 30456 servant.wb_dbus_ack
.sym 30458 wb_mem_dat[7]
.sym 30459 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30460 servant.wb_dbus_ack
.sym 30462 wb_mem_dat[14]
.sym 30463 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 30464 servant.wb_dbus_ack
.sym 30466 wb_mem_dat[17]
.sym 30467 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 30468 servant.wb_dbus_ack
.sym 30470 wb_mem_dat[11]
.sym 30471 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 30472 servant.wb_dbus_ack
.sym 30474 wb_mem_dat[16]
.sym 30475 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 30476 servant.wb_dbus_ack
.sym 30478 wb_mem_dat[13]
.sym 30479 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 30480 servant.wb_dbus_ack
.sym 30482 servant.mdu_rs1[30]
.sym 30483 $abc$8827$ram.o_wb_rdt[10]_new_inv_
.sym 30484 servant.wb_timer_rdt[10]
.sym 30485 servant.mdu_rs1[31]
.sym 30486 servant.mdu_rs1[30]
.sym 30487 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 30488 servant.wb_timer_rdt[16]
.sym 30489 servant.mdu_rs1[31]
.sym 30490 wb_mem_dat[15]
.sym 30491 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 30492 servant.wb_dbus_ack
.sym 30494 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30495 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 30496 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[4]_new_inv_
.sym 30498 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30499 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 30500 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[1]_new_inv_
.sym 30502 servant.wb_ibus_ack
.sym 30503 servant.cpu.cpu.cnt_en
.sym 30506 servant.mdu_rs1[30]
.sym 30507 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 30508 servant.wb_timer_rdt[15]
.sym 30509 servant.mdu_rs1[31]
.sym 30510 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30511 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 30512 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[2]_new_inv_
.sym 30514 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30515 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 30516 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[3]_new_inv_
.sym 30518 $abc$8827$auto$ice40_ffinit.cc:141:execute$8489
.sym 30522 $abc$8827$servant.cpu.cpu.immdec.signbit_new_
.sym 30523 wb_mem_rdt[7]
.sym 30524 servant.wb_ibus_ack
.sym 30526 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 30527 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30528 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[15]_new_inv_
.sym 30530 $abc$8827$auto$ice40_ffinit.cc:141:execute$8497
.sym 30531 $abc$8827$auto$ice40_ffinit.cc:141:execute$8417
.sym 30532 tx_to_pc.data_index[2]
.sym 30534 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_
.sym 30535 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_
.sym 30536 tx_to_pc.data_index[1]
.sym 30537 tx_to_pc.data_index[0]
.sym 30538 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][2]_new_
.sym 30539 $abc$8827$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][0]_new_
.sym 30540 tx_to_pc.data_index[0]
.sym 30541 tx_to_pc.data_index[1]
.sym 30542 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30543 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 30544 $abc$8827$new_n1397_
.sym 30546 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 30550 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 30554 $abc$8827$auto$ice40_ffinit.cc:141:execute$8477
.sym 30555 $abc$8827$auto$ice40_ffinit.cc:141:execute$8473
.sym 30556 tx_to_pc.data_index[2]
.sym 30558 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30559 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30560 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30561 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 30562 my_adr[3]
.sym 30563 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 30564 recieve
.sym 30566 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 30567 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30568 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[2]_new_inv_
.sym 30570 my_adr[2]
.sym 30571 $abc$8827$wb_mem_adr[2]_new_inv_
.sym 30572 recieve
.sym 30574 my_adr[4]
.sym 30575 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 30576 recieve
.sym 30578 adr[10]
.sym 30579 adr[12]
.sym 30580 adr[11]
.sym 30582 my_adr[12]
.sym 30583 $abc$8827$wb_mem_adr[12]_new_inv_
.sym 30584 recieve
.sym 30586 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30587 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 30588 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[10]_new_inv_
.sym 30590 my_adr[5]
.sym 30591 $abc$8827$wb_mem_adr[5]_new_inv_
.sym 30592 recieve
.sym 30594 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[26]_new_
.sym 30595 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[58]_new_
.sym 30596 $abc$8827$new_n1485_
.sym 30597 $abc$8827$new_n1486_
.sym 30598 my_adr[11]
.sym 30599 $abc$8827$wb_mem_adr[11]_new_inv_
.sym 30600 recieve
.sym 30602 my_adr[9]
.sym 30603 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 30604 recieve
.sym 30606 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30607 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 30610 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[18]_new_
.sym 30611 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[50]_new_
.sym 30612 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5253[2]_new_inv_
.sym 30613 $abc$8827$new_n1697_
.sym 30614 my_adr[10]
.sym 30615 $abc$8827$wb_mem_adr[10]_new_inv_
.sym 30616 recieve
.sym 30618 $abc$8827$wb_mem_adr[4]_new_inv_
.sym 30619 $abc$8827$wb_mem_adr[8]_new_inv_
.sym 30620 $abc$8827$wb_mem_adr[9]_new_inv_
.sym 30621 $abc$8827$wb_mem_adr[3]_new_inv_
.sym 30622 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 30623 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30624 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[8]_new_inv_
.sym 30626 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[24]_new_
.sym 30627 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[56]_new_
.sym 30628 $abc$8827$new_n1628_
.sym 30629 $abc$8827$new_n1629_
.sym 30630 $abc$8827$auto$alumacc.cc:474:replace_alu$1317.BB[23]
.sym 30631 $abc$8827$wb_mem_adr[23]_new_inv_
.sym 30632 recieve
.sym 30634 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 30635 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30636 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30637 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 30638 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 30639 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30640 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30641 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 30642 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30643 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 30646 $abc$8827$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 30647 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 30648 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 30649 $abc$8827$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 30650 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 30651 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30652 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[13]_new_inv_
.sym 30654 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30655 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 30656 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30657 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 30658 servant.mdu_rs1[10]
.sym 30662 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[29]_new_
.sym 30663 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[77]_new_
.sym 30664 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5165[1]_new_inv_
.sym 30665 $abc$8827$new_n1658_
.sym 30666 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30667 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 30668 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30669 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 30670 servant.mdu_rs1[11]
.sym 30674 servant.mdu_rs1[10]
.sym 30675 servant.wb_ibus_adr[10]
.sym 30676 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30678 servant.mdu_rs1[11]
.sym 30679 servant.wb_ibus_adr[11]
.sym 30680 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 30682 $abc$8827$new_n1287_
.sym 30683 $abc$8827$new_n1294_
.sym 30684 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 30686 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 30687 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 30688 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30689 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 30690 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[28]_new_
.sym 30691 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[60]_new_
.sym 30692 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5173[2]_new_inv_
.sym 30693 $abc$8827$new_n1651_
.sym 30694 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 30695 $abc$8827$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 30696 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 30697 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 30698 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 30699 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30700 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[9]_new_inv_
.sym 30702 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[25]_new_
.sym 30703 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[57]_new_
.sym 30704 $abc$8827$new_n1635_
.sym 30705 $abc$8827$new_n1636_
.sym 30706 servant.mdu_rs1[0]
.sym 30707 servant.mdu_rs1[1]
.sym 30710 servant.mdu_rs1[0]
.sym 30711 servant.mdu_rs1[1]
.sym 30712 servant.mdu_op[1]
.sym 30714 adr[2]
.sym 30715 adr[3]
.sym 30716 adr[4]
.sym 30717 adr[5]
.sym 30718 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 30719 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30720 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[12]_new_inv_
.sym 30722 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30723 $abc$8827$auto$wreduce.cc:455:run$1235[4]
.sym 30727 $PACKER_VCC_NET
.sym 30728 tx_to_pc.data_index[0]
.sym 30730 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30731 $abc$8827$auto$wreduce.cc:455:run$1235[0]
.sym 30734 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30735 $abc$8827$auto$wreduce.cc:455:run$1235[3]
.sym 30738 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30739 $abc$8827$auto$wreduce.cc:455:run$1235[2]
.sym 30742 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30743 $abc$8827$auto$wreduce.cc:455:run$1235[6]
.sym 30746 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2622_new_inv_
.sym 30747 $abc$8827$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 30748 tx_to_pc.data_index[0]
.sym 30749 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 30750 tx_to_pc.data_index[0]
.sym 30751 tx_to_pc.data_index[1]
.sym 30752 tx_to_pc.data_index[2]
.sym 30755 servant.wb_timer_rdt[0]
.sym 30756 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[0]
.sym 30759 servant.wb_timer_rdt[1]
.sym 30760 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[1]
.sym 30763 servant.wb_timer_rdt[2]
.sym 30764 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[2]
.sym 30767 servant.wb_timer_rdt[3]
.sym 30768 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[3]
.sym 30771 servant.wb_timer_rdt[4]
.sym 30772 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[4]
.sym 30775 servant.wb_timer_rdt[5]
.sym 30776 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[5]
.sym 30779 servant.wb_timer_rdt[6]
.sym 30780 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[6]
.sym 30783 servant.wb_timer_rdt[7]
.sym 30784 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[7]
.sym 30787 servant.wb_timer_rdt[8]
.sym 30788 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[8]
.sym 30791 servant.wb_timer_rdt[9]
.sym 30792 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[9]
.sym 30795 servant.wb_timer_rdt[10]
.sym 30796 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[10]
.sym 30799 servant.wb_timer_rdt[11]
.sym 30800 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[11]
.sym 30803 servant.wb_timer_rdt[12]
.sym 30804 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[12]
.sym 30807 servant.wb_timer_rdt[13]
.sym 30808 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[13]
.sym 30811 servant.wb_timer_rdt[14]
.sym 30812 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[14]
.sym 30815 servant.wb_timer_rdt[15]
.sym 30816 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[15]
.sym 30819 servant.wb_timer_rdt[16]
.sym 30820 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[16]
.sym 30823 servant.wb_timer_rdt[17]
.sym 30824 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[17]
.sym 30827 servant.wb_timer_rdt[18]
.sym 30828 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[18]
.sym 30831 servant.wb_timer_rdt[19]
.sym 30832 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[19]
.sym 30835 servant.wb_timer_rdt[20]
.sym 30836 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[20]
.sym 30839 servant.wb_timer_rdt[21]
.sym 30840 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[21]
.sym 30843 servant.wb_timer_rdt[22]
.sym 30844 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[22]
.sym 30847 servant.wb_timer_rdt[23]
.sym 30848 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[23]
.sym 30851 servant.wb_timer_rdt[24]
.sym 30852 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[24]
.sym 30855 servant.wb_timer_rdt[25]
.sym 30856 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[25]
.sym 30859 servant.wb_timer_rdt[26]
.sym 30860 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[26]
.sym 30863 servant.wb_timer_rdt[27]
.sym 30864 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[27]
.sym 30867 servant.wb_timer_rdt[28]
.sym 30868 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[28]
.sym 30871 servant.wb_timer_rdt[29]
.sym 30872 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[29]
.sym 30875 servant.wb_timer_rdt[30]
.sym 30876 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[30]
.sym 30879 servant.wb_timer_rdt[31]
.sym 30880 $abc$8827$auto$alumacc.cc:474:replace_alu$1299.BB[31]
.sym 30882 $abc$8827$new_n2054_
.sym 30883 $abc$8827$new_n1202_
.sym 30884 $abc$8827$new_n1208_
.sym 30885 $abc$8827$auto$alumacc.cc:491:replace_alu$1301[31]
.sym 30886 servant.wb_timer_rdt[5]
.sym 30887 servant.timer.mtimecmp[5]
.sym 30888 servant.wb_timer_rdt[7]
.sym 30889 servant.timer.mtimecmp[7]
.sym 30890 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 30891 $abc$8827$new_n1872_
.sym 30892 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 30893 servant.cpu.cpu.cnt_en
.sym 30894 servant.wb_timer_rdt[1]
.sym 30895 servant.timer.mtimecmp[1]
.sym 30896 servant.wb_timer_rdt[16]
.sym 30897 servant.timer.mtimecmp[16]
.sym 30898 q$SB_IO_OUT
.sym 30902 $abc$8827$new_n1105_
.sym 30903 $abc$8827$new_n1108_
.sym 30904 tx_to_pc.state[0]
.sym 30905 tx_to_pc.state[1]
.sym 30906 servant.timer.mtimecmp[7]
.sym 30910 $abc$8827$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$207_Y_new_
.sym 30911 $abc$8827$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30912 servant.cpu.cpu.cnt_en
.sym 30914 wb_mem_rdt[6]
.sym 30918 $abc$8827$new_n1297_
.sym 30919 $abc$8827$new_n1307_
.sym 30920 $abc$8827$new_n1328_
.sym 30921 $abc$8827$new_n1333_
.sym 30922 wb_mem_rdt[0]
.sym 30928 wb_mem_dat[7]
.sym 30930 servant.timer.mtimecmp[12]
.sym 30934 wb_mem_rdt[4]
.sym 30938 servant.mdu_rs1[30]
.sym 30939 servant.wb_gpio_rdt
.sym 30940 servant.wb_timer_rdt[0]
.sym 30941 servant.mdu_rs1[31]
.sym 30942 wb_mem_rdt[7]
.sym 30946 wb_mem_dat[12]
.sym 30950 wb_mem_dat[14]
.sym 30954 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30955 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 30956 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[7]_new_inv_
.sym 30958 servant.wb_timer_rdt[13]
.sym 30959 servant.timer.mtimecmp[13]
.sym 30960 servant.wb_timer_rdt[14]
.sym 30961 servant.timer.mtimecmp[14]
.sym 30962 servant.wb_timer_rdt[11]
.sym 30963 servant.timer.mtimecmp[11]
.sym 30964 servant.wb_timer_rdt[12]
.sym 30965 servant.timer.mtimecmp[12]
.sym 30966 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30967 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 30968 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[13]_new_inv_
.sym 30970 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30971 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 30972 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[12]_new_inv_
.sym 30974 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 30975 $abc$8827$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 30976 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.Y_B[6]_new_inv_
.sym 30978 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[28]_new_
.sym 30979 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[60]_new_
.sym 30980 $abc$8827$new_n1449_
.sym 30981 $abc$8827$new_n1450_
.sym 30982 servant.timer.mtimecmp[13]
.sym 30986 wb_mem_dat[8]
.sym 30990 wb_mem_dat[16]
.sym 30994 servant.timer.mtimecmp[14]
.sym 30998 wb_mem_dat[14]
.sym 31002 wb_mem_dat[15]
.sym 31006 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31007 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 31010 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31011 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 31014 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31015 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 31018 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[20]_new_
.sym 31019 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[52]_new_
.sym 31020 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5485[2]_new_inv_
.sym 31021 $abc$8827$new_n1426_
.sym 31022 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31023 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 31026 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 31027 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31028 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[0]_new_inv_
.sym 31030 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 31031 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31032 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31033 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 31034 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[19]_new_
.sym 31035 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[51]_new_
.sym 31036 $abc$8827$new_n1419_
.sym 31037 $abc$8827$new_n1420_
.sym 31038 servant.cpu.rdata[1]
.sym 31042 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[17]_new_
.sym 31043 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[49]_new_
.sym 31044 $abc$8827$new_n1407_
.sym 31045 $abc$8827$new_n1408_
.sym 31046 servant.mdu_rs1[31]
.sym 31047 servant.mdu_rs1[30]
.sym 31048 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 31049 servant.wb_dbus_we
.sym 31050 servant.cpu.cpu.bufreg2_q
.sym 31054 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 31055 sel[0]
.sym 31058 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31059 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[3]
.sym 31060 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31061 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 31062 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31063 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 31066 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31067 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 31070 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[18]_new_
.sym 31071 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[50]_new_
.sym 31072 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5501[2]_new_inv_
.sym 31073 $abc$8827$new_n1414_
.sym 31074 wb_mem_rdt[7]
.sym 31078 adr[11]
.sym 31079 adr[10]
.sym 31080 adr[12]
.sym 31082 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 31083 sel[1]
.sym 31086 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 31087 sel[3]
.sym 31090 servant.timer.mtimecmp[15]
.sym 31094 adr[10]
.sym 31095 adr[11]
.sym 31096 adr[12]
.sym 31098 adr[12]
.sym 31099 adr[10]
.sym 31100 adr[11]
.sym 31102 cyc
.sym 31103 we
.sym 31106 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 31107 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31108 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[11]_new_inv_
.sym 31110 adr[12]
.sym 31111 adr[10]
.sym 31112 adr[11]
.sym 31114 $abc$8827$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$82_Y_new_
.sym 31115 sel[2]
.sym 31118 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31119 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 31120 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[5]_new_inv_
.sym 31122 adr[12]
.sym 31123 adr[10]
.sym 31124 adr[11]
.sym 31126 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 31127 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31128 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[7]_new_inv_
.sym 31130 adr[12]
.sym 31131 adr[11]
.sym 31132 adr[10]
.sym 31134 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 31138 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31139 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 31142 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 31143 $abc$8827$auto$wreduce.cc:455:run$1235[5]
.sym 31146 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[27]_new_
.sym 31147 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[75]_new_
.sym 31148 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5181[1]_new_inv_
.sym 31149 $abc$8827$new_n1644_
.sym 31150 $abc$8827$techmap$auto$memory_bram.cc:983:replace_cell$1559.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$4080_Y_new_inv_
.sym 31151 $abc$8827$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 31152 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.Y_B[4]_new_inv_
.sym 31154 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[23]_new_
.sym 31155 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[55]_new_
.sym 31156 $abc$8827$new_n1621_
.sym 31157 $abc$8827$new_n1622_
.sym 31158 $abc$8827$auto$alumacc.cc:491:replace_alu$1291[6]
.sym 31159 tx_to_pc.state[0]
.sym 31160 tx_to_pc.state[1]
.sym 31162 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31163 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 31166 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[21]_new_
.sym 31167 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[53]_new_
.sym 31168 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5229[2]_new_inv_
.sym 31169 $abc$8827$new_n1474_
.sym 31170 $0\pc_active[0:0]
.sym 31174 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31175 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 31178 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31179 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 31182 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31183 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 31186 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 31187 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31188 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31189 $abc$8827$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 31190 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31191 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 31194 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[20]_new_
.sym 31195 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[52]_new_
.sym 31196 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5237[2]_new_inv_
.sym 31197 $abc$8827$new_n1468_
.sym 31198 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31199 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 31202 servant.mdu_rs1[30]
.sym 31203 $abc$8827$ram.o_wb_rdt[25]_new_inv_
.sym 31204 servant.wb_timer_rdt[25]
.sym 31205 servant.mdu_rs1[31]
.sym 31206 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31207 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 31210 $abc$8827$auto$rtlil.cc:1969:NotGate$8573
.sym 31211 pc_active
.sym 31212 $abc$8827$techmap$techmap\tx_to_pc.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 31214 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31218 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31219 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 31222 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[16]_new_
.sym 31223 $abc$8827$auto$memory_bram.cc:983:replace_cell$1559.B_AND_S[48]_new_
.sym 31224 $abc$8827$new_n1682_
.sym 31225 $abc$8827$new_n1683_
.sym 31226 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31227 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 31230 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 31234 wb_mem_dat[31]
.sym 31239 $PACKER_VCC_NET
.sym 31240 tx_to_pc.clock_count[0]
.sym 31242 wb_mem_dat[24]
.sym 31246 wb_mem_dat[17]
.sym 31250 wb_mem_dat[30]
.sym 31254 recieve
.sym 31258 tx_to_pc.state[0]
.sym 31259 tx_to_pc.state[1]
.sym 31262 servant.timer.mtimecmp[27]
.sym 31266 $abc$8827$new_n1218_
.sym 31267 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 31268 $abc$8827$new_n1229_
.sym 31269 from_ble[7]
.sym 31270 rx_from_ble.data_index[0]
.sym 31271 rx_from_ble.data_index[1]
.sym 31272 rx_from_ble.data_index[2]
.sym 31273 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31274 from_ble[0]
.sym 31275 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31276 $abc$8827$new_n1261_
.sym 31277 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31278 $abc$8827$new_n1218_
.sym 31279 from_ble[0]
.sym 31280 $abc$8827$techmap$techmap\rx_from_ble.$procmux$929.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31282 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31283 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 31284 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31286 rx_from_ble.data_index[0]
.sym 31287 rx_from_ble.data_index[1]
.sym 31288 rx_from_ble.data_index[2]
.sym 31289 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31290 $abc$8827$new_n1218_
.sym 31291 from_ble[5]
.sym 31292 $abc$8827$techmap$techmap\rx_from_ble.$procmux$829.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31294 servant.timer.mtimecmp[3]
.sym 31298 servant.timer.mtimecmp[2]
.sym 31302 wb_mem_dat[3]
.sym 31306 wb_mem_dat[0]
.sym 31310 servant.timer.mtimecmp[1]
.sym 31314 wb_mem_dat[6]
.sym 31318 wb_mem_dat[2]
.sym 31322 servant.timer.mtimecmp[0]
.sym 31326 servant.timer.mtimecmp[6]
.sym 31330 servant.wb_timer_rdt[2]
.sym 31331 servant.timer.mtimecmp[2]
.sym 31332 servant.wb_timer_rdt[3]
.sym 31333 servant.timer.mtimecmp[3]
.sym 31334 $abc$8827$auto$wreduce.cc:455:run$1230[0]
.sym 31335 rx_from_ble.data_index[0]
.sym 31336 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31339 $PACKER_VCC_NET
.sym 31340 rx_from_ble.data_index[0]
.sym 31342 servant.cpu.cpu.alu_cmp
.sym 31346 rx_from_ble.state[0]
.sym 31347 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31348 $abc$8827$new_n1236_
.sym 31350 rx_from_ble.data_index[0]
.sym 31351 rx_from_ble.data_index[1]
.sym 31352 rx_from_ble.data_index[2]
.sym 31353 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31354 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[1]
.sym 31355 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1606[0]
.sym 31358 servant.timer.mtimecmp[4]
.sym 31362 servant.timer.mtimecmp[0]
.sym 31363 servant.wb_timer_rdt[0]
.sym 31364 servant.wb_timer_rdt[6]
.sym 31365 servant.timer.mtimecmp[6]
.sym 31366 servant.timer.mtimecmp[16]
.sym 31370 $abc$8827$techmap\rx_from_ble.$procmux$987_Y[0]_new_
.sym 31371 $abc$8827$new_n1818_
.sym 31372 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31374 i_data$SB_IO_IN
.sym 31378 $abc$8827$ram.we[0]_new_
.sym 31379 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31386 $auto$ice40_ffinit.cc:140:execute$8424
.sym 31390 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 31391 tx_active
.sym 31392 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2245_Y_new_inv_
.sym 31394 wb_mem_dat[6]
.sym 31395 from_ble[6]
.sym 31396 recieve
.sym 31398 add
.sym 31399 rx_done
.sym 31402 $abc$8827$new_n2051_
.sym 31403 $abc$8827$new_n2052_
.sym 31404 $abc$8827$new_n1196_
.sym 31405 $abc$8827$new_n2053_
.sym 31406 wb_mem_dat[7]
.sym 31407 from_ble[7]
.sym 31408 recieve
.sym 31410 $0\tx_active[0:0]
.sym 31414 $abc$8827$new_n1199_
.sym 31415 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[14]_new_
.sym 31416 $abc$8827$new_n1201_
.sym 31417 $abc$8827$new_n1982_
.sym 31418 wb_mem_dat[2]
.sym 31419 from_ble[2]
.sym 31420 recieve
.sym 31422 servant.wb_timer_rdt[0]
.sym 31423 servant.timer.mtimecmp[0]
.sym 31424 servant.wb_timer_rdt[4]
.sym 31425 servant.timer.mtimecmp[4]
.sym 31426 wb_mem_dat[4]
.sym 31430 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31431 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 31434 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31435 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 31438 wb_mem_dat[7]
.sym 31442 servant.timer.mtimecmp[8]
.sym 31446 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31447 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 31450 $abc$8827$ram.we[0]_new_
.sym 31451 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31454 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31455 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 31458 wb_mem_dat[11]
.sym 31462 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 31463 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31464 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31465 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 31466 wb_mem_dat[8]
.sym 31470 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[21]_new_
.sym 31471 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[53]_new_
.sym 31472 $abc$8827$new_n1431_
.sym 31473 $abc$8827$new_n1432_
.sym 31474 servant.timer.mtimecmp[11]
.sym 31478 servant.timer.mtimecmp[13]
.sym 31479 servant.wb_timer_rdt[13]
.sym 31480 servant.wb_timer_rdt[8]
.sym 31481 servant.timer.mtimecmp[8]
.sym 31482 wb_mem_dat[13]
.sym 31486 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[29]_new_
.sym 31487 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[61]_new_
.sym 31488 $abc$8827$new_n1455_
.sym 31489 $abc$8827$new_n1456_
.sym 31490 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[1]
.sym 31491 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1612[0]
.sym 31494 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 31495 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31496 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31497 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 31498 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 31499 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31500 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31501 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 31502 $abc$8827$ram.we[0]_new_
.sym 31503 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 31506 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 31507 wb_mem_rdt[20]
.sym 31508 servant.wb_ibus_ack
.sym 31510 $abc$8827$ram.we[1]_new_
.sym 31511 $abc$8827$auto$rtlil.cc:1874:Eq$1404
.sym 31514 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 31515 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31516 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31517 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 31518 servant.cpu.rreg0[2]
.sym 31519 $abc$8827$ram.o_wb_rdt[16]_new_inv_
.sym 31520 servant.wb_ibus_ack
.sym 31522 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 31523 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31524 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31525 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 31526 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31527 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[13]
.sym 31528 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31529 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 31530 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31531 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[12]
.sym 31532 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31533 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 31534 $abc$8827$ram.we[0]_new_
.sym 31535 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 31538 servant.cpu.rdata[1]
.sym 31542 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 31543 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31544 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31545 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 31546 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[1]
.sym 31547 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1622[0]
.sym 31550 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31551 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 31554 $abc$8827$ram.we[1]_new_
.sym 31555 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 31558 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 31559 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 31562 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[1]
.sym 31564 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 31565 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 31566 wb_mem_dat[0]
.sym 31570 $abc$8827$ram.we[1]_new_
.sym 31571 $abc$8827$auto$rtlil.cc:1874:Eq$1430
.sym 31574 $abc$8827$ram.we[0]_new_
.sym 31575 $abc$8827$auto$rtlil.cc:1874:Eq$1443
.sym 31578 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31579 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[4]
.sym 31580 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31581 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 31582 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31583 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[5]
.sym 31584 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 31585 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 31586 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 31587 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[2]
.sym 31588 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 31589 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 31590 $abc$8827$ram.we[0]_new_
.sym 31591 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 31594 servant.mdu_op[0]
.sym 31595 servant.mdu_rs1[0]
.sym 31596 servant.mdu_rs1[1]
.sym 31597 servant.mdu_op[1]
.sym 31598 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 31599 servant.wb_dbus_we
.sym 31602 $abc$8827$ram.we[1]_new_
.sym 31603 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31606 servant.mdu_op[0]
.sym 31607 servant.mdu_rs1[0]
.sym 31608 servant.mdu_rs1[1]
.sym 31609 servant.mdu_op[1]
.sym 31610 $abc$8827$ram.we[1]_new_
.sym 31611 $abc$8827$auto$rtlil.cc:1874:Eq$1378
.sym 31614 servant.mdu_rs1[30]
.sym 31615 servant.mdu_rs1[31]
.sym 31616 $abc$8827$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 31617 $abc$8827$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$130_Y_new_inv_
.sym 31618 wb_mem_dat[22]
.sym 31622 servant.wb_timer_rdt[20]
.sym 31623 servant.timer.mtimecmp[20]
.sym 31624 servant.wb_timer_rdt[22]
.sym 31625 servant.timer.mtimecmp[22]
.sym 31626 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31627 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 31630 servant.timer.mtimecmp[22]
.sym 31634 servant.timer.mtimecmp[20]
.sym 31638 servant.mdu_rs1[30]
.sym 31639 wb_mem_rdt[20]
.sym 31640 servant.wb_timer_rdt[20]
.sym 31641 servant.mdu_rs1[31]
.sym 31642 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31643 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 31646 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31647 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 31650 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31651 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 31654 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31655 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 31658 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[1]
.sym 31659 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1608[0]
.sym 31662 $abc$8827$ram.we[2]_new_
.sym 31663 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31666 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31667 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 31670 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31674 $abc$8827$ram.we[3]_new_
.sym 31675 $abc$8827$auto$rtlil.cc:1874:Eq$1391
.sym 31678 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31679 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 31682 wb_mem_dat[22]
.sym 31686 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31687 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 31690 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31691 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 31694 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31695 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 31698 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31699 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 31702 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31703 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 31706 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31707 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 31710 wb_mem_dat[18]
.sym 31714 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31715 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 31718 $abc$8827$ram.we[3]_new_
.sym 31719 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31722 wb_mem_dat[26]
.sym 31723 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 31724 servant.wb_dbus_ack
.sym 31726 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 31727 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 31730 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31731 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 31734 $abc$8827$ram.we[2]_new_
.sym 31735 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31738 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31739 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 31742 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31743 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 31746 wb_mem_dat[21]
.sym 31750 wb_mem_dat[19]
.sym 31754 wb_mem_dat[27]
.sym 31758 wb_mem_dat[20]
.sym 31762 wb_mem_dat[25]
.sym 31766 wb_mem_dat[29]
.sym 31770 wb_mem_dat[26]
.sym 31774 wb_mem_dat[28]
.sym 31778 rx_from_ble.clock_count[6]
.sym 31779 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$2357[0]_new_inv_
.sym 31780 rx_from_ble.clock_count[4]
.sym 31781 rx_from_ble.clock_count[5]
.sym 31782 rx_from_ble.data_index[1]
.sym 31783 rx_from_ble.data_index[2]
.sym 31784 rx_from_ble.data_index[0]
.sym 31785 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31786 rx_from_ble.clock_count[2]
.sym 31787 rx_from_ble.clock_count[3]
.sym 31788 rx_from_ble.clock_count[0]
.sym 31789 rx_from_ble.clock_count[1]
.sym 31790 from_ble[5]
.sym 31791 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31792 $abc$8827$new_n1234_
.sym 31793 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31794 rx_from_ble.data_index[1]
.sym 31795 rx_from_ble.data_index[0]
.sym 31796 rx_from_ble.data_index[2]
.sym 31797 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31802 $abc$8827$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$624_Y
.sym 31803 servant.cpu.cpu.cnt_done
.sym 31806 rx_from_ble.data_index[2]
.sym 31807 rx_from_ble.data_index[1]
.sym 31808 rx_from_ble.data_index[0]
.sym 31809 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31811 rx_from_ble.clock_count[0]
.sym 31815 rx_from_ble.clock_count[1]
.sym 31819 rx_from_ble.clock_count[2]
.sym 31823 rx_from_ble.clock_count[3]
.sym 31824 $PACKER_VCC_NET
.sym 31827 rx_from_ble.clock_count[4]
.sym 31828 $PACKER_VCC_NET
.sym 31831 rx_from_ble.clock_count[5]
.sym 31835 rx_from_ble.clock_count[6]
.sym 31839 $PACKER_VCC_NET
.sym 31841 $nextpnr_ICESTORM_LC_5$I3
.sym 31842 rx_from_ble.data_index[0]
.sym 31843 rx_from_ble.data_index[1]
.sym 31844 rx_from_ble.data_index[2]
.sym 31845 $nextpnr_ICESTORM_LC_5$COUT
.sym 31846 $abc$8827$new_n1218_
.sym 31847 from_ble[2]
.sym 31848 $abc$8827$techmap$techmap\rx_from_ble.$procmux$886.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31850 rx_from_ble.data_index[0]
.sym 31851 rx_from_ble.data_index[2]
.sym 31852 rx_from_ble.data_index[1]
.sym 31853 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31854 from_ble[6]
.sym 31855 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31856 $abc$8827$new_n1223_
.sym 31857 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31858 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 31859 rx_from_ble.state[1]
.sym 31860 rx_from_ble.state[0]
.sym 31862 $abc$8827$new_n1218_
.sym 31863 from_ble[6]
.sym 31864 $abc$8827$techmap$techmap\rx_from_ble.$procmux$812.$and$/usr/bin/../share/yosys/techmap.v:434$2226_Y_new_
.sym 31866 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 31867 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31870 from_ble[2]
.sym 31871 $abc$8827$auto$ice40_ffinit.cc:141:execute$8425
.sym 31872 $abc$8827$new_n1254_
.sym 31873 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2151_new_
.sym 31874 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31875 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 31885 $PACKER_VCC_NET
.sym 31890 $abc$8827$auto$dff2dffe.cc:158:make_patterns_logic$6540
.sym 31894 rx_from_ble.state[0]
.sym 31895 rx_from_ble.state[1]
.sym 31898 $add$src/servant_1.2.1/service/service.v:178$37_Y[22]
.sym 31899 add
.sym 31902 $add$src/servant_1.2.1/service/service.v:178$37_Y[23]
.sym 31903 add
.sym 31907 tx_to_ble.clock_count[0]
.sym 31911 tx_to_ble.clock_count[1]
.sym 31915 tx_to_ble.clock_count[2]
.sym 31919 tx_to_ble.clock_count[3]
.sym 31920 $PACKER_VCC_NET
.sym 31923 tx_to_ble.clock_count[4]
.sym 31924 $PACKER_VCC_NET
.sym 31927 tx_to_ble.clock_count[5]
.sym 31931 tx_to_ble.clock_count[6]
.sym 31935 $PACKER_VCC_NET
.sym 31937 $nextpnr_ICESTORM_LC_15$I3
.sym 31938 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 31939 tx_to_ble.state[1]
.sym 31940 tx_to_ble.state[0]
.sym 31941 $nextpnr_ICESTORM_LC_15$COUT
.sym 31942 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 31943 rx_done
.sym 31944 rx_from_ble.state[0]
.sym 31945 rx_from_ble.state[1]
.sym 31946 $abc$8827$ram.we[1]_new_
.sym 31947 $abc$8827$auto$rtlil.cc:1874:Eq$1417
.sym 31950 rx_from_ble.state[0]
.sym 31951 rx_from_ble.state[1]
.sym 31954 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31955 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 31958 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[1]
.sym 31959 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1614[0]
.sym 31962 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31963 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 31966 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 31967 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 31970 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[27]_new_
.sym 31971 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[59]_new_
.sym 31972 $abc$8827$new_n1611_
.sym 31973 $abc$8827$new_n1612_
.sym 31974 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 31975 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 31978 servant.cpu.rreg0[1]
.sym 31979 $abc$8827$ram.o_wb_rdt[15]_new_inv_
.sym 31980 servant.wb_ibus_ack
.sym 31982 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 31983 wb_mem_rdt[12]
.sym 31984 servant.wb_ibus_ack
.sym 31986 servant.cpu.rreg0[0]
.sym 31987 wb_mem_rdt[14]
.sym 31988 servant.wb_ibus_ack
.sym 31990 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[16]_new_
.sym 31991 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[48]_new_
.sym 31992 $abc$8827$new_n1401_
.sym 31993 $abc$8827$new_n1402_
.sym 31994 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 31995 wb_mem_rdt[13]
.sym 31996 servant.wb_ibus_ack
.sym 31998 tx_to_ble.state[0]
.sym 31999 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32000 tx_to_ble.state[1]
.sym 32002 $abc$8827$new_n1082_
.sym 32003 data_to_ble[5]
.sym 32004 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 32005 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32006 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 32007 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32008 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32009 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 32010 $abc$8827$new_n1082_
.sym 32011 data_to_ble[1]
.sym 32012 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 32013 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32014 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 32015 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32016 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32017 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 32018 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32019 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 32022 $abc$8827$new_n1082_
.sym 32023 data_to_ble[4]
.sym 32024 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 32025 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32026 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 32027 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32028 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32029 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 32030 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32031 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 32034 wb_mem_dat[16]
.sym 32038 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 32039 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32040 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32041 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 32042 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[22]_new_
.sym 32043 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[54]_new_
.sym 32044 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5469[2]_new_inv_
.sym 32045 $abc$8827$new_n1438_
.sym 32046 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 32047 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32048 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32049 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 32050 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 32051 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32052 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32053 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 32054 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 32055 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32056 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32057 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 32058 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32059 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 32062 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32063 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 32066 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32067 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[14]
.sym 32068 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32069 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 32070 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32071 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[0]
.sym 32072 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32073 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 32074 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32075 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[8]
.sym 32076 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32077 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 32078 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 32079 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32080 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32081 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 32082 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32083 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[6]
.sym 32084 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32085 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 32086 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32087 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[15]
.sym 32088 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32089 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 32090 $abc$8827$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 32091 $abc$8827$auto$memory_bram.cc:960:replace_cell$1447
.sym 32092 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32093 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 32094 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32095 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[11]
.sym 32096 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32097 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 32098 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 32099 $abc$8827$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 32102 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32103 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[9]
.sym 32104 $abc$8827$auto$memory_bram.cc:960:replace_cell$1434
.sym 32105 $abc$8827$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 32106 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[25]_new_
.sym 32107 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[57]_new_
.sym 32108 $abc$8827$new_n1597_
.sym 32109 $abc$8827$new_n1598_
.sym 32110 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32111 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[10]
.sym 32112 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32113 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 32114 $abc$8827$auto$memory_bram.cc:960:replace_cell$1382
.sym 32115 $abc$8827$auto$memory_bram.cc:922:replace_cell$1381[7]
.sym 32116 $abc$8827$auto$memory_bram.cc:960:replace_cell$1408
.sym 32117 $abc$8827$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 32118 wb_mem_dat[15]
.sym 32122 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32123 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 32126 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32127 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 32130 servant.mdu_rs1[30]
.sym 32131 $abc$8827$ram.o_wb_rdt[17]_new_inv_
.sym 32132 servant.wb_timer_rdt[17]
.sym 32133 servant.mdu_rs1[31]
.sym 32134 servant.mdu_rs1[30]
.sym 32135 $abc$8827$ram.o_wb_rdt[24]_new_inv_
.sym 32136 servant.wb_timer_rdt[24]
.sym 32137 servant.mdu_rs1[31]
.sym 32138 wb_mem_dat[25]
.sym 32139 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 32140 servant.wb_dbus_ack
.sym 32142 wb_mem_dat[23]
.sym 32143 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 32144 servant.wb_dbus_ack
.sym 32146 wb_mem_dat[24]
.sym 32147 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 32148 servant.wb_dbus_ack
.sym 32150 servant.mdu_rs1[30]
.sym 32151 $abc$8827$ram.o_wb_rdt[19]_new_inv_
.sym 32152 servant.wb_timer_rdt[19]
.sym 32153 servant.mdu_rs1[31]
.sym 32154 servant.wb_timer_rdt[23]
.sym 32155 servant.timer.mtimecmp[23]
.sym 32156 $abc$8827$new_n1205_
.sym 32158 servant.mdu_rs1[30]
.sym 32159 $abc$8827$ram.o_wb_rdt[23]_new_inv_
.sym 32160 servant.wb_timer_rdt[23]
.sym 32161 servant.mdu_rs1[31]
.sym 32162 wb_mem_dat[18]
.sym 32163 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 32164 servant.wb_dbus_ack
.sym 32166 wb_mem_dat[20]
.sym 32167 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 32168 servant.wb_dbus_ack
.sym 32170 servant.mdu_rs1[30]
.sym 32171 wb_mem_rdt[26]
.sym 32172 servant.wb_timer_rdt[26]
.sym 32173 servant.mdu_rs1[31]
.sym 32174 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32175 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 32178 servant.mdu_rs1[30]
.sym 32179 $abc$8827$ram.o_wb_rdt[18]_new_inv_
.sym 32180 servant.wb_timer_rdt[18]
.sym 32181 servant.mdu_rs1[31]
.sym 32182 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32183 $abc$8827$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 32186 servant.wb_timer_rdt[15]
.sym 32187 servant.timer.mtimecmp[15]
.sym 32188 $abc$8827$new_n1213_
.sym 32189 $abc$8827$new_n1214_
.sym 32190 wb_mem_dat[19]
.sym 32191 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 32192 servant.wb_dbus_ack
.sym 32194 wb_mem_dat[22]
.sym 32195 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 32196 servant.wb_dbus_ack
.sym 32198 wb_mem_dat[21]
.sym 32199 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 32200 servant.wb_dbus_ack
.sym 32202 servant.mdu_rs1[30]
.sym 32203 $abc$8827$ram.o_wb_rdt[29]_new_inv_
.sym 32204 servant.wb_timer_rdt[29]
.sym 32205 servant.mdu_rs1[31]
.sym 32206 wb_mem_dat[30]
.sym 32207 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 32208 servant.wb_dbus_ack
.sym 32210 wb_mem_dat[27]
.sym 32211 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 32212 servant.wb_dbus_ack
.sym 32214 $abc$8827$new_n1209_
.sym 32215 $abc$8827$new_n1212_
.sym 32216 $abc$8827$new_n1215_
.sym 32217 $abc$8827$new_n1216_
.sym 32218 servant.wb_timer_rdt[17]
.sym 32219 servant.timer.mtimecmp[17]
.sym 32220 servant.wb_timer_rdt[21]
.sym 32221 servant.timer.mtimecmp[21]
.sym 32222 servant.mdu_rs1[30]
.sym 32223 wb_mem_rdt[21]
.sym 32224 servant.wb_timer_rdt[21]
.sym 32225 servant.mdu_rs1[31]
.sym 32226 servant.timer.mtimecmp[21]
.sym 32230 wb_mem_dat[21]
.sym 32234 servant.wb_timer_rdt[24]
.sym 32235 servant.timer.mtimecmp[24]
.sym 32236 servant.wb_timer_rdt[31]
.sym 32237 servant.timer.mtimecmp[31]
.sym 32238 servant.timer.mtimecmp[24]
.sym 32242 wb_mem_dat[20]
.sym 32246 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32247 $abc$8827$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 32250 servant.mdu_rs1[30]
.sym 32251 $abc$8827$ram.o_wb_rdt[28]_new_inv_
.sym 32252 servant.wb_timer_rdt[28]
.sym 32253 servant.mdu_rs1[31]
.sym 32254 wb_mem_dat[24]
.sym 32258 wb_mem_dat[25]
.sym 32262 servant.timer.mtimecmp[27]
.sym 32263 servant.wb_timer_rdt[27]
.sym 32264 servant.wb_timer_rdt[25]
.sym 32265 servant.timer.mtimecmp[25]
.sym 32266 wb_mem_dat[26]
.sym 32270 servant.mdu_rs1[30]
.sym 32271 $abc$8827$ram.o_wb_rdt[27]_new_inv_
.sym 32272 servant.wb_timer_rdt[27]
.sym 32273 servant.mdu_rs1[31]
.sym 32274 servant.timer.mtimecmp[25]
.sym 32278 servant.wb_timer_rdt[27]
.sym 32279 servant.timer.mtimecmp[27]
.sym 32280 servant.wb_timer_rdt[26]
.sym 32281 servant.timer.mtimecmp[26]
.sym 32282 servant.timer.mtimecmp[26]
.sym 32286 wb_mem_dat[27]
.sym 32291 rx_from_ble.clock_count[0]
.sym 32296 rx_from_ble.clock_count[1]
.sym 32300 rx_from_ble.clock_count[2]
.sym 32301 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 32304 rx_from_ble.clock_count[3]
.sym 32305 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 32308 rx_from_ble.clock_count[4]
.sym 32309 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 32312 rx_from_ble.clock_count[5]
.sym 32313 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 32316 rx_from_ble.clock_count[6]
.sym 32317 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 32318 $abc$8827$new_n1236_
.sym 32319 $abc$8827$auto$wreduce.cc:455:run$1229[6]
.sym 32322 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 32323 $abc$8827$new_n1218_
.sym 32326 $abc$8827$new_n1236_
.sym 32327 $abc$8827$auto$wreduce.cc:455:run$1229[4]
.sym 32328 $abc$8827$new_n1237_
.sym 32330 $abc$8827$new_n1236_
.sym 32331 $abc$8827$auto$wreduce.cc:455:run$1229[5]
.sym 32332 $abc$8827$new_n1237_
.sym 32334 $abc$8827$new_n1236_
.sym 32335 $abc$8827$auto$wreduce.cc:455:run$1229[2]
.sym 32338 $abc$8827$new_n1236_
.sym 32339 $abc$8827$auto$wreduce.cc:455:run$1229[3]
.sym 32343 $PACKER_VCC_NET
.sym 32344 rx_from_ble.clock_count[0]
.sym 32346 $abc$8827$new_n1236_
.sym 32347 $abc$8827$auto$wreduce.cc:455:run$1229[0]
.sym 32348 $abc$8827$new_n1237_
.sym 32350 $abc$8827$new_n1237_
.sym 32351 $abc$8827$new_n1236_
.sym 32352 rx_from_ble.clock_count[0]
.sym 32353 rx_from_ble.clock_count[1]
.sym 32355 rx_from_ble.data_index[0]
.sym 32360 rx_from_ble.data_index[1]
.sym 32364 rx_from_ble.data_index[2]
.sym 32365 $auto$alumacc.cc:474:replace_alu$1328.C[2]
.sym 32366 rx_from_ble.state[0]
.sym 32367 rx_from_ble.state[1]
.sym 32370 $abc$8827$auto$simplemap.cc:256:simplemap_eqne$2351_new_inv_
.sym 32371 rx_from_ble.state[0]
.sym 32372 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 32373 rx_from_ble.state[1]
.sym 32374 $abc$8827$auto$wreduce.cc:455:run$1230[2]
.sym 32375 rx_from_ble.data_index[2]
.sym 32376 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 32382 $abc$8827$techmap\rx_from_ble.$procmux$994_Y[1]_new_
.sym 32383 $abc$8827$auto$alumacc.cc:491:replace_alu$1314[6]
.sym 32384 rx_from_ble.state[0]
.sym 32385 rx_from_ble.state[1]
.sym 32386 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32387 $abc$8827$auto$wreduce.cc:455:run$1234[5]
.sym 32390 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32391 $abc$8827$auto$wreduce.cc:455:run$1234[0]
.sym 32394 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32395 $abc$8827$auto$wreduce.cc:455:run$1234[2]
.sym 32398 $abc$8827$auto$ice40_ffinit.cc:141:execute$8457
.sym 32403 $PACKER_VCC_NET
.sym 32404 tx_to_ble.clock_count[0]
.sym 32406 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32407 $abc$8827$auto$wreduce.cc:455:run$1234[6]
.sym 32410 $abc$8827$auto$rtlil.cc:1969:NotGate$8555
.sym 32411 tx_to_ble.clock_count[0]
.sym 32412 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32419 tx_to_ble.clock_count[0]
.sym 32424 tx_to_ble.clock_count[1]
.sym 32428 tx_to_ble.clock_count[2]
.sym 32429 $auto$alumacc.cc:474:replace_alu$1352.C[2]
.sym 32432 tx_to_ble.clock_count[3]
.sym 32433 $auto$alumacc.cc:474:replace_alu$1352.C[3]
.sym 32436 tx_to_ble.clock_count[4]
.sym 32437 $auto$alumacc.cc:474:replace_alu$1352.C[4]
.sym 32440 tx_to_ble.clock_count[5]
.sym 32441 $auto$alumacc.cc:474:replace_alu$1352.C[5]
.sym 32444 tx_to_ble.clock_count[6]
.sym 32445 $auto$alumacc.cc:474:replace_alu$1352.C[6]
.sym 32446 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32447 tx_to_ble.clock_count[1]
.sym 32451 tx_to_ble.data_index[0]
.sym 32456 tx_to_ble.data_index[1]
.sym 32460 tx_to_ble.data_index[2]
.sym 32461 $auto$alumacc.cc:474:replace_alu$1343.C[2]
.sym 32462 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32463 $abc$8827$auto$wreduce.cc:455:run$1234[3]
.sym 32466 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32467 $abc$8827$auto$wreduce.cc:455:run$1234[4]
.sym 32470 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32471 tx_to_ble.state[0]
.sym 32472 tx_to_ble.state[1]
.sym 32474 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 32475 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[2]
.sym 32476 tx_to_ble.data_index[2]
.sym 32477 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32478 tx_to_ble.state[0]
.sym 32479 tx_to_ble.state[1]
.sym 32486 tx_to_ble.data_index[0]
.sym 32487 tx_to_ble.data_index[1]
.sym 32488 tx_to_ble.data_index[2]
.sym 32490 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 32491 $abc$8827$auto$ice40_ffinit.cc:141:execute$8453
.sym 32492 $abc$8827$new_n1975_
.sym 32495 $PACKER_VCC_NET
.sym 32496 tx_to_ble.data_index[0]
.sym 32498 $abc$8827$new_n1976_
.sym 32499 $abc$8827$new_n1975_
.sym 32500 tx_to_ble.data_index[0]
.sym 32501 $abc$8827$new_n1977_
.sym 32502 $abc$8827$auto$simplemap.cc:309:simplemap_lut$2490_new_inv_
.sym 32503 $abc$8827$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$49_Y[0]
.sym 32504 tx_to_ble.data_index[0]
.sym 32505 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32506 $abc$8827$new_n1978_
.sym 32507 $abc$8827$new_n1977_
.sym 32508 tx_to_ble.state[0]
.sym 32509 tx_to_ble.state[1]
.sym 32510 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][1]_new_inv_
.sym 32511 $abc$8827$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$45.$1\buffer[7:0][3]_new_inv_
.sym 32512 tx_to_ble.data_index[0]
.sym 32513 tx_to_ble.data_index[1]
.sym 32514 $abc$8827$auto$ice40_ffinit.cc:141:execute$8485
.sym 32515 $abc$8827$auto$ice40_ffinit.cc:141:execute$8437
.sym 32516 tx_to_ble.data_index[2]
.sym 32518 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 32519 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 32520 tx_to_ble.data_index[1]
.sym 32521 tx_to_ble.data_index[2]
.sym 32522 $abc$8827$new_n1082_
.sym 32523 data_to_ble[7]
.sym 32524 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 32525 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32526 $abc$8827$new_n1082_
.sym 32527 data_to_ble[2]
.sym 32528 $abc$8827$auto$ice40_ffinit.cc:141:execute$8433
.sym 32529 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32530 $abc$8827$auto$ice40_ffinit.cc:141:execute$8445
.sym 32531 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 32532 tx_to_ble.data_index[2]
.sym 32534 $abc$8827$new_n1082_
.sym 32535 data_to_ble[6]
.sym 32536 $abc$8827$auto$ice40_ffinit.cc:141:execute$8441
.sym 32537 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32538 $abc$8827$new_n1082_
.sym 32539 data_to_ble[0]
.sym 32540 $abc$8827$auto$ice40_ffinit.cc:141:execute$8449
.sym 32541 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32542 $abc$8827$new_n1082_
.sym 32543 data_to_ble[3]
.sym 32544 $abc$8827$auto$ice40_ffinit.cc:141:execute$8421
.sym 32545 $abc$8827$techmap$techmap\tx_to_ble.$procmux$1034.$and$/usr/bin/../share/yosys/techmap.v:434$2244_Y[1]_new_
.sym 32546 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32547 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 32550 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32551 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 32554 tx_to_ble.state[1]
.sym 32555 tx_to_ble.state[0]
.sym 32556 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32558 tx_to_ble.state[1]
.sym 32562 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32563 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 32566 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32567 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 32570 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[30]_new_
.sym 32571 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[62]_new_
.sym 32572 $abc$8827$new_n1461_
.sym 32573 $abc$8827$new_n1462_
.sym 32574 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[24]_new_
.sym 32575 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[56]_new_
.sym 32576 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5453[2]_new_inv_
.sym 32577 $abc$8827$new_n1591_
.sym 32578 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32579 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 32582 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32583 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 32586 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[31]_new_
.sym 32587 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[63]_new_
.sym 32588 $abc$8827$new_n1675_
.sym 32589 $abc$8827$new_n1676_
.sym 32590 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32591 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 32594 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32595 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 32598 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[26]_new_
.sym 32599 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[58]_new_
.sym 32600 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5437[2]_new_inv_
.sym 32601 $abc$8827$new_n1605_
.sym 32602 wb_mem_dat[13]
.sym 32606 wb_mem_dat[12]
.sym 32610 $abc$8827$auto$memory_bram.cc:960:replace_cell$1395
.sym 32611 $abc$8827$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 32614 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[23]_new_
.sym 32615 $abc$8827$auto$memory_bram.cc:983:replace_cell$1560.B_AND_S[55]_new_
.sym 32616 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$5461[2]_new_inv_
.sym 32617 $abc$8827$new_n1444_
.sym 32618 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[2]_new_inv_
.sym 32619 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 32622 $abc$8827$auto$alumacc.cc:491:replace_alu$1296[6]
.sym 32623 tx_to_ble.data_index[0]
.sym 32624 tx_to_ble.data_index[1]
.sym 32625 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 32626 tx_to_ble.state[0]
.sym 32630 $abc$8827$techmap\tx_to_ble.$procmux$1012_Y[0]_new_inv_
.sym 32631 $abc$8827$auto$simplemap.cc:309:simplemap_lut$3042_new_
.sym 32634 tx_to_ble.state[0]
.sym 32635 tx_to_ble.state[1]
.sym 32638 $abc$8827$auto$memory_bram.cc:960:replace_cell$1421
.sym 32639 $abc$8827$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 32642 servant.wb_timer_rdt[10]
.sym 32643 servant.timer.mtimecmp[10]
.sym 32644 $abc$8827$new_n1204_
.sym 32646 wb_mem_dat[11]
.sym 32654 wb_mem_dat[10]
.sym 32658 servant.timer.mtimecmp[23]
.sym 32662 wb_mem_dat[9]
.sym 32666 servant.timer.mtimecmp[10]
.sym 32670 wb_mem_dat[23]
.sym 32674 servant.timer.mtimecmp[29]
.sym 32678 wb_mem_dat[19]
.sym 32682 wb_mem_dat[23]
.sym 32686 servant.wb_timer_rdt[18]
.sym 32687 servant.timer.mtimecmp[18]
.sym 32688 servant.wb_timer_rdt[19]
.sym 32689 servant.timer.mtimecmp[19]
.sym 32690 servant.timer.mtimecmp[18]
.sym 32694 servant.timer.mtimecmp[19]
.sym 32698 servant.wb_timer_rdt[29]
.sym 32699 servant.timer.mtimecmp[29]
.sym 32700 $abc$8827$new_n1203_
.sym 32701 $abc$8827$new_n1206_
.sym 32702 wb_mem_dat[10]
.sym 32706 wb_mem_dat[29]
.sym 32710 servant.timer.mtimecmp[9]
.sym 32714 wb_mem_dat[18]
.sym 32718 servant.wb_timer_rdt[9]
.sym 32719 servant.timer.mtimecmp[9]
.sym 32720 $abc$8827$new_n1210_
.sym 32721 $abc$8827$auto$simplemap.cc:127:simplemap_reduce$3340[6]_new_
.sym 32722 servant.timer.mtimecmp[30]
.sym 32726 wb_mem_dat[9]
.sym 32730 servant.timer.mtimecmp[17]
.sym 32734 servant.wb_timer_rdt[28]
.sym 32735 servant.timer.mtimecmp[28]
.sym 32736 servant.wb_timer_rdt[30]
.sym 32737 servant.timer.mtimecmp[30]
.sym 32738 servant.timer.mtimecmp[28]
.sym 32746 wb_mem_dat[30]
.sym 32750 wb_mem_dat[17]
.sym 32754 wb_mem_dat[28]
.sym 32758 servant.timer.mtimecmp[31]
.sym 32766 wb_mem_dat[31]
.sym 32778 servant.timer.mtimecmp[26]
.sym 32779 servant.wb_timer_rdt[26]
.sym 32780 $abc$8827$new_n1207_
.sym 32786 wb_mem_dat[28]
.sym 32787 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 32788 servant.wb_dbus_ack
.sym 32794 wb_mem_dat[29]
.sym 32795 $abc$8827$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 32796 servant.wb_dbus_ack
