;redcode
;assert 1
	SPL 0, #2
	ADD #270, 1
	MOV @-126, 128
	SLT 0, @12
	MOV -507, <-27
	ADD -1, <-22
	MOV -16, <-20
	SPL 0, #405
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SUB <30, @5
	ADD #1, 20
	SLT 0, @12
	SLT 0, @12
	ADD #270, 1
	SPL 100, 13
	SUB @121, 103
	ADD #270, 1
	SUB @126, @106
	ADD @121, 102
	SUB @-126, @106
	SUB 0, -0
	ADD @121, 102
	ADD @121, 102
	SUB 0, -0
	SPL <-0, #2
	ADD #270, 1
	ADD #272, 1
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB 100, 200
	SLT 0, @12
	SUB @-0, @0
	SPL @12, #220
	SPL 0
	SLT 0, @12
	SPL 0, #2
	MOV #-126, <-128
	SLT 20, 200
	SUB 100, 200
	SUB 100, 200
	MOV @-126, 128
	SUB 0, -0
	SPL 100, 200
	ADD #274, -3
	ADD #274, -3
	MOV @-126, 128
	ADD @121, 102
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
