<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMISelLowering.h source code [llvm/llvm/lib/Target/ARM/ARMISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARMISD::NodeType,llvm::ARMTargetLowering,llvm::NEONModImmType "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMISelLowering.h.html'>ARMISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ARMISelLowering.h - ARM DAG Lowering Interface -----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the interfaces that ARM uses to lower LLVM code into a</i></td></tr>
<tr><th id="10">10</th><td><i>// selection DAG.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H">LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H">LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/IRBuilder.h.html">"llvm/IR/IRBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" id="llvm::ARMSubtarget">ARMSubtarget</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" id="llvm::DataLayout">DataLayout</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" id="llvm::FastISel">FastISel</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" id="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" id="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" id="llvm::Instruction">Instruction</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" id="llvm::SelectionDAG">SelectionDAG</a>;</td></tr>
<tr><th id="47">47</th><td><b>class</b> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo" id="llvm::TargetLibraryInfo">TargetLibraryInfo</a>;</td></tr>
<tr><th id="48">48</th><td><b>class</b> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" id="llvm::TargetMachine">TargetMachine</a>;</td></tr>
<tr><th id="49">49</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="50">50</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType" id="llvm::VectorType">VectorType</a>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <b>namespace</b> <span class="namespace">ARMISD</span> {</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <i>// ARM Specific DAG Nodes</i></td></tr>
<tr><th id="55">55</th><td>    <b>enum</b> <dfn class="type def" id="llvm::ARMISD::NodeType" title='llvm::ARMISD::NodeType' data-ref="llvm::ARMISD::NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="56">56</th><td>      <i>// Start the numbering where the builtin ops and target ops leave off.</i></td></tr>
<tr><th id="57">57</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::FIRST_NUMBER" title='llvm::ARMISD::NodeType::FIRST_NUMBER' data-ref="llvm::ARMISD::NodeType::FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::Wrapper" title='llvm::ARMISD::NodeType::Wrapper' data-ref="llvm::ARMISD::NodeType::Wrapper">Wrapper</dfn>,      <i>// Wrapper - A wrapper node for TargetConstantPool,</i></td></tr>
<tr><th id="60">60</th><td>                    <i>// TargetExternalSymbol, and TargetGlobalAddress.</i></td></tr>
<tr><th id="61">61</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::WrapperPIC" title='llvm::ARMISD::NodeType::WrapperPIC' data-ref="llvm::ARMISD::NodeType::WrapperPIC">WrapperPIC</dfn>,   <i>// WrapperPIC - A wrapper node for TargetGlobalAddress in</i></td></tr>
<tr><th id="62">62</th><td>                    <i>// PIC mode.</i></td></tr>
<tr><th id="63">63</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::WrapperJT" title='llvm::ARMISD::NodeType::WrapperJT' data-ref="llvm::ARMISD::NodeType::WrapperJT">WrapperJT</dfn>,    <i>// WrapperJT - A wrapper node for TargetJumpTable</i></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>      <i>// Add pseudo op to model memcpy for struct byval.</i></td></tr>
<tr><th id="66">66</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::COPY_STRUCT_BYVAL" title='llvm::ARMISD::NodeType::COPY_STRUCT_BYVAL' data-ref="llvm::ARMISD::NodeType::COPY_STRUCT_BYVAL">COPY_STRUCT_BYVAL</dfn>,</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CALL" title='llvm::ARMISD::NodeType::CALL' data-ref="llvm::ARMISD::NodeType::CALL">CALL</dfn>,         <i>// Function call.</i></td></tr>
<tr><th id="69">69</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CALL_PRED" title='llvm::ARMISD::NodeType::CALL_PRED' data-ref="llvm::ARMISD::NodeType::CALL_PRED">CALL_PRED</dfn>,    <i>// Function call that's predicable.</i></td></tr>
<tr><th id="70">70</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CALL_NOLINK" title='llvm::ARMISD::NodeType::CALL_NOLINK' data-ref="llvm::ARMISD::NodeType::CALL_NOLINK">CALL_NOLINK</dfn>,  <i>// Function call with branch not branch-and-link.</i></td></tr>
<tr><th id="71">71</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::BRCOND" title='llvm::ARMISD::NodeType::BRCOND' data-ref="llvm::ARMISD::NodeType::BRCOND">BRCOND</dfn>,       <i>// Conditional branch.</i></td></tr>
<tr><th id="72">72</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::BR_JT" title='llvm::ARMISD::NodeType::BR_JT' data-ref="llvm::ARMISD::NodeType::BR_JT">BR_JT</dfn>,        <i>// Jumptable branch.</i></td></tr>
<tr><th id="73">73</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::BR2_JT" title='llvm::ARMISD::NodeType::BR2_JT' data-ref="llvm::ARMISD::NodeType::BR2_JT">BR2_JT</dfn>,       <i>// Jumptable branch (2 level - jumptable entry is a jump).</i></td></tr>
<tr><th id="74">74</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::RET_FLAG" title='llvm::ARMISD::NodeType::RET_FLAG' data-ref="llvm::ARMISD::NodeType::RET_FLAG">RET_FLAG</dfn>,     <i>// Return with a flag operand.</i></td></tr>
<tr><th id="75">75</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::INTRET_FLAG" title='llvm::ARMISD::NodeType::INTRET_FLAG' data-ref="llvm::ARMISD::NodeType::INTRET_FLAG">INTRET_FLAG</dfn>,  <i>// Interrupt return with an LR-offset and a flag operand.</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::PIC_ADD" title='llvm::ARMISD::NodeType::PIC_ADD' data-ref="llvm::ARMISD::NodeType::PIC_ADD">PIC_ADD</dfn>,      <i>// Add with a PC operand and a PIC label.</i></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CMP" title='llvm::ARMISD::NodeType::CMP' data-ref="llvm::ARMISD::NodeType::CMP">CMP</dfn>,          <i>// ARM compare instructions.</i></td></tr>
<tr><th id="80">80</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CMN" title='llvm::ARMISD::NodeType::CMN' data-ref="llvm::ARMISD::NodeType::CMN">CMN</dfn>,          <i>// ARM CMN instructions.</i></td></tr>
<tr><th id="81">81</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CMPZ" title='llvm::ARMISD::NodeType::CMPZ' data-ref="llvm::ARMISD::NodeType::CMPZ">CMPZ</dfn>,         <i>// ARM compare that sets only Z flag.</i></td></tr>
<tr><th id="82">82</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CMPFP" title='llvm::ARMISD::NodeType::CMPFP' data-ref="llvm::ARMISD::NodeType::CMPFP">CMPFP</dfn>,        <i>// ARM VFP compare instruction, sets FPSCR.</i></td></tr>
<tr><th id="83">83</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CMPFPw0" title='llvm::ARMISD::NodeType::CMPFPw0' data-ref="llvm::ARMISD::NodeType::CMPFPw0">CMPFPw0</dfn>,      <i>// ARM VFP compare against zero instruction, sets FPSCR.</i></td></tr>
<tr><th id="84">84</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::FMSTAT" title='llvm::ARMISD::NodeType::FMSTAT' data-ref="llvm::ARMISD::NodeType::FMSTAT">FMSTAT</dfn>,       <i>// ARM fmstat instruction.</i></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::CMOV" title='llvm::ARMISD::NodeType::CMOV' data-ref="llvm::ARMISD::NodeType::CMOV">CMOV</dfn>,         <i>// ARM conditional move instructions.</i></td></tr>
<tr><th id="87">87</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SUBS" title='llvm::ARMISD::NodeType::SUBS' data-ref="llvm::ARMISD::NodeType::SUBS">SUBS</dfn>,         <i>// Flag-setting subtraction.</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SSAT" title='llvm::ARMISD::NodeType::SSAT' data-ref="llvm::ARMISD::NodeType::SSAT">SSAT</dfn>,         <i>// Signed saturation</i></td></tr>
<tr><th id="90">90</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::USAT" title='llvm::ARMISD::NodeType::USAT' data-ref="llvm::ARMISD::NodeType::USAT">USAT</dfn>,         <i>// Unsigned saturation</i></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::BCC_i64" title='llvm::ARMISD::NodeType::BCC_i64' data-ref="llvm::ARMISD::NodeType::BCC_i64">BCC_i64</dfn>,</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SRL_FLAG" title='llvm::ARMISD::NodeType::SRL_FLAG' data-ref="llvm::ARMISD::NodeType::SRL_FLAG">SRL_FLAG</dfn>,     <i>// V,Flag = srl_flag X -&gt; srl X, 1 + save carry out.</i></td></tr>
<tr><th id="95">95</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SRA_FLAG" title='llvm::ARMISD::NodeType::SRA_FLAG' data-ref="llvm::ARMISD::NodeType::SRA_FLAG">SRA_FLAG</dfn>,     <i>// V,Flag = sra_flag X -&gt; sra X, 1 + save carry out.</i></td></tr>
<tr><th id="96">96</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::RRX" title='llvm::ARMISD::NodeType::RRX' data-ref="llvm::ARMISD::NodeType::RRX">RRX</dfn>,          <i>// V = RRX X, Flag     -&gt; srl X, 1 + shift in carry flag.</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::ADDC" title='llvm::ARMISD::NodeType::ADDC' data-ref="llvm::ARMISD::NodeType::ADDC">ADDC</dfn>,         <i>// Add with carry</i></td></tr>
<tr><th id="99">99</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::ADDE" title='llvm::ARMISD::NodeType::ADDE' data-ref="llvm::ARMISD::NodeType::ADDE">ADDE</dfn>,         <i>// Add using carry</i></td></tr>
<tr><th id="100">100</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SUBC" title='llvm::ARMISD::NodeType::SUBC' data-ref="llvm::ARMISD::NodeType::SUBC">SUBC</dfn>,         <i>// Sub with carry</i></td></tr>
<tr><th id="101">101</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SUBE" title='llvm::ARMISD::NodeType::SUBE' data-ref="llvm::ARMISD::NodeType::SUBE">SUBE</dfn>,         <i>// Sub using carry</i></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVRRD" title='llvm::ARMISD::NodeType::VMOVRRD' data-ref="llvm::ARMISD::NodeType::VMOVRRD">VMOVRRD</dfn>,      <i>// double to two gprs.</i></td></tr>
<tr><th id="104">104</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVDRR" title='llvm::ARMISD::NodeType::VMOVDRR' data-ref="llvm::ARMISD::NodeType::VMOVDRR">VMOVDRR</dfn>,      <i>// Two gprs to double.</i></td></tr>
<tr><th id="105">105</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVSR" title='llvm::ARMISD::NodeType::VMOVSR' data-ref="llvm::ARMISD::NodeType::VMOVSR">VMOVSR</dfn>,       <i>// move gpr to single, used for f32 literal constructed in a gpr</i></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::EH_SJLJ_SETJMP" title='llvm::ARMISD::NodeType::EH_SJLJ_SETJMP' data-ref="llvm::ARMISD::NodeType::EH_SJLJ_SETJMP">EH_SJLJ_SETJMP</dfn>,         <i>// SjLj exception handling setjmp.</i></td></tr>
<tr><th id="108">108</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::EH_SJLJ_LONGJMP" title='llvm::ARMISD::NodeType::EH_SJLJ_LONGJMP' data-ref="llvm::ARMISD::NodeType::EH_SJLJ_LONGJMP">EH_SJLJ_LONGJMP</dfn>,        <i>// SjLj exception handling longjmp.</i></td></tr>
<tr><th id="109">109</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::EH_SJLJ_SETUP_DISPATCH" title='llvm::ARMISD::NodeType::EH_SJLJ_SETUP_DISPATCH' data-ref="llvm::ARMISD::NodeType::EH_SJLJ_SETUP_DISPATCH">EH_SJLJ_SETUP_DISPATCH</dfn>, <i>// SjLj exception handling setup_dispatch.</i></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::TC_RETURN" title='llvm::ARMISD::NodeType::TC_RETURN' data-ref="llvm::ARMISD::NodeType::TC_RETURN">TC_RETURN</dfn>,    <i>// Tail call return pseudo.</i></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::THREAD_POINTER" title='llvm::ARMISD::NodeType::THREAD_POINTER' data-ref="llvm::ARMISD::NodeType::THREAD_POINTER">THREAD_POINTER</dfn>,</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::DYN_ALLOC" title='llvm::ARMISD::NodeType::DYN_ALLOC' data-ref="llvm::ARMISD::NodeType::DYN_ALLOC">DYN_ALLOC</dfn>,    <i>// Dynamic allocation on the stack.</i></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::MEMBARRIER_MCR" title='llvm::ARMISD::NodeType::MEMBARRIER_MCR' data-ref="llvm::ARMISD::NodeType::MEMBARRIER_MCR">MEMBARRIER_MCR</dfn>, <i>// Memory barrier (MCR)</i></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::PRELOAD" title='llvm::ARMISD::NodeType::PRELOAD' data-ref="llvm::ARMISD::NodeType::PRELOAD">PRELOAD</dfn>,      <i>// Preload</i></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::WIN__CHKSTK" title='llvm::ARMISD::NodeType::WIN__CHKSTK' data-ref="llvm::ARMISD::NodeType::WIN__CHKSTK">WIN__CHKSTK</dfn>,  <i>// Windows' __chkstk call to do stack probing.</i></td></tr>
<tr><th id="122">122</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::WIN__DBZCHK" title='llvm::ARMISD::NodeType::WIN__DBZCHK' data-ref="llvm::ARMISD::NodeType::WIN__DBZCHK">WIN__DBZCHK</dfn>,  <i>// Windows' divide by zero check</i></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCEQ" title='llvm::ARMISD::NodeType::VCEQ' data-ref="llvm::ARMISD::NodeType::VCEQ">VCEQ</dfn>,         <i>// Vector compare equal.</i></td></tr>
<tr><th id="125">125</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCEQZ" title='llvm::ARMISD::NodeType::VCEQZ' data-ref="llvm::ARMISD::NodeType::VCEQZ">VCEQZ</dfn>,        <i>// Vector compare equal to zero.</i></td></tr>
<tr><th id="126">126</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCGE" title='llvm::ARMISD::NodeType::VCGE' data-ref="llvm::ARMISD::NodeType::VCGE">VCGE</dfn>,         <i>// Vector compare greater than or equal.</i></td></tr>
<tr><th id="127">127</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCGEZ" title='llvm::ARMISD::NodeType::VCGEZ' data-ref="llvm::ARMISD::NodeType::VCGEZ">VCGEZ</dfn>,        <i>// Vector compare greater than or equal to zero.</i></td></tr>
<tr><th id="128">128</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCLEZ" title='llvm::ARMISD::NodeType::VCLEZ' data-ref="llvm::ARMISD::NodeType::VCLEZ">VCLEZ</dfn>,        <i>// Vector compare less than or equal to zero.</i></td></tr>
<tr><th id="129">129</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCGEU" title='llvm::ARMISD::NodeType::VCGEU' data-ref="llvm::ARMISD::NodeType::VCGEU">VCGEU</dfn>,        <i>// Vector compare unsigned greater than or equal.</i></td></tr>
<tr><th id="130">130</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCGT" title='llvm::ARMISD::NodeType::VCGT' data-ref="llvm::ARMISD::NodeType::VCGT">VCGT</dfn>,         <i>// Vector compare greater than.</i></td></tr>
<tr><th id="131">131</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCGTZ" title='llvm::ARMISD::NodeType::VCGTZ' data-ref="llvm::ARMISD::NodeType::VCGTZ">VCGTZ</dfn>,        <i>// Vector compare greater than zero.</i></td></tr>
<tr><th id="132">132</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCLTZ" title='llvm::ARMISD::NodeType::VCLTZ' data-ref="llvm::ARMISD::NodeType::VCLTZ">VCLTZ</dfn>,        <i>// Vector compare less than zero.</i></td></tr>
<tr><th id="133">133</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VCGTU" title='llvm::ARMISD::NodeType::VCGTU' data-ref="llvm::ARMISD::NodeType::VCGTU">VCGTU</dfn>,        <i>// Vector compare unsigned greater than.</i></td></tr>
<tr><th id="134">134</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VTST" title='llvm::ARMISD::NodeType::VTST' data-ref="llvm::ARMISD::NodeType::VTST">VTST</dfn>,         <i>// Vector test bits.</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>      <i>// Vector shift by immediate:</i></td></tr>
<tr><th id="137">137</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VSHL" title='llvm::ARMISD::NodeType::VSHL' data-ref="llvm::ARMISD::NodeType::VSHL">VSHL</dfn>,         <i>// ...left</i></td></tr>
<tr><th id="138">138</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VSHRs" title='llvm::ARMISD::NodeType::VSHRs' data-ref="llvm::ARMISD::NodeType::VSHRs">VSHRs</dfn>,        <i>// ...right (signed)</i></td></tr>
<tr><th id="139">139</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VSHRu" title='llvm::ARMISD::NodeType::VSHRu' data-ref="llvm::ARMISD::NodeType::VSHRu">VSHRu</dfn>,        <i>// ...right (unsigned)</i></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>      <i>// Vector rounding shift by immediate:</i></td></tr>
<tr><th id="142">142</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VRSHRs" title='llvm::ARMISD::NodeType::VRSHRs' data-ref="llvm::ARMISD::NodeType::VRSHRs">VRSHRs</dfn>,       <i>// ...right (signed)</i></td></tr>
<tr><th id="143">143</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VRSHRu" title='llvm::ARMISD::NodeType::VRSHRu' data-ref="llvm::ARMISD::NodeType::VRSHRu">VRSHRu</dfn>,       <i>// ...right (unsigned)</i></td></tr>
<tr><th id="144">144</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VRSHRN" title='llvm::ARMISD::NodeType::VRSHRN' data-ref="llvm::ARMISD::NodeType::VRSHRN">VRSHRN</dfn>,       <i>// ...right narrow</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>      <i>// Vector saturating shift by immediate:</i></td></tr>
<tr><th id="147">147</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQSHLs" title='llvm::ARMISD::NodeType::VQSHLs' data-ref="llvm::ARMISD::NodeType::VQSHLs">VQSHLs</dfn>,       <i>// ...left (signed)</i></td></tr>
<tr><th id="148">148</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQSHLu" title='llvm::ARMISD::NodeType::VQSHLu' data-ref="llvm::ARMISD::NodeType::VQSHLu">VQSHLu</dfn>,       <i>// ...left (unsigned)</i></td></tr>
<tr><th id="149">149</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQSHLsu" title='llvm::ARMISD::NodeType::VQSHLsu' data-ref="llvm::ARMISD::NodeType::VQSHLsu">VQSHLsu</dfn>,      <i>// ...left (signed to unsigned)</i></td></tr>
<tr><th id="150">150</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQSHRNs" title='llvm::ARMISD::NodeType::VQSHRNs' data-ref="llvm::ARMISD::NodeType::VQSHRNs">VQSHRNs</dfn>,      <i>// ...right narrow (signed)</i></td></tr>
<tr><th id="151">151</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQSHRNu" title='llvm::ARMISD::NodeType::VQSHRNu' data-ref="llvm::ARMISD::NodeType::VQSHRNu">VQSHRNu</dfn>,      <i>// ...right narrow (unsigned)</i></td></tr>
<tr><th id="152">152</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQSHRNsu" title='llvm::ARMISD::NodeType::VQSHRNsu' data-ref="llvm::ARMISD::NodeType::VQSHRNsu">VQSHRNsu</dfn>,     <i>// ...right narrow (signed to unsigned)</i></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>      <i>// Vector saturating rounding shift by immediate:</i></td></tr>
<tr><th id="155">155</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQRSHRNs" title='llvm::ARMISD::NodeType::VQRSHRNs' data-ref="llvm::ARMISD::NodeType::VQRSHRNs">VQRSHRNs</dfn>,     <i>// ...right narrow (signed)</i></td></tr>
<tr><th id="156">156</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQRSHRNu" title='llvm::ARMISD::NodeType::VQRSHRNu' data-ref="llvm::ARMISD::NodeType::VQRSHRNu">VQRSHRNu</dfn>,     <i>// ...right narrow (unsigned)</i></td></tr>
<tr><th id="157">157</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VQRSHRNsu" title='llvm::ARMISD::NodeType::VQRSHRNsu' data-ref="llvm::ARMISD::NodeType::VQRSHRNsu">VQRSHRNsu</dfn>,    <i>// ...right narrow (signed to unsigned)</i></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>      <i>// Vector shift and insert:</i></td></tr>
<tr><th id="160">160</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VSLI" title='llvm::ARMISD::NodeType::VSLI' data-ref="llvm::ARMISD::NodeType::VSLI">VSLI</dfn>,         <i>// ...left</i></td></tr>
<tr><th id="161">161</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VSRI" title='llvm::ARMISD::NodeType::VSRI' data-ref="llvm::ARMISD::NodeType::VSRI">VSRI</dfn>,         <i>// ...right</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>      <i>// Vector get lane (VMOV scalar to ARM core register)</i></td></tr>
<tr><th id="164">164</th><td><i>      // (These are used for 8- and 16-bit element types only.)</i></td></tr>
<tr><th id="165">165</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VGETLANEu" title='llvm::ARMISD::NodeType::VGETLANEu' data-ref="llvm::ARMISD::NodeType::VGETLANEu">VGETLANEu</dfn>,    <i>// zero-extend vector extract element</i></td></tr>
<tr><th id="166">166</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VGETLANEs" title='llvm::ARMISD::NodeType::VGETLANEs' data-ref="llvm::ARMISD::NodeType::VGETLANEs">VGETLANEs</dfn>,    <i>// sign-extend vector extract element</i></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>      <i>// Vector move immediate and move negated immediate:</i></td></tr>
<tr><th id="169">169</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVIMM" title='llvm::ARMISD::NodeType::VMOVIMM' data-ref="llvm::ARMISD::NodeType::VMOVIMM">VMOVIMM</dfn>,</td></tr>
<tr><th id="170">170</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMVNIMM" title='llvm::ARMISD::NodeType::VMVNIMM' data-ref="llvm::ARMISD::NodeType::VMVNIMM">VMVNIMM</dfn>,</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>      <i>// Vector move f32 immediate:</i></td></tr>
<tr><th id="173">173</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVFPIMM" title='llvm::ARMISD::NodeType::VMOVFPIMM' data-ref="llvm::ARMISD::NodeType::VMOVFPIMM">VMOVFPIMM</dfn>,</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>      <i>// Move H &lt;-&gt; R, clearing top 16 bits</i></td></tr>
<tr><th id="176">176</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVrh" title='llvm::ARMISD::NodeType::VMOVrh' data-ref="llvm::ARMISD::NodeType::VMOVrh">VMOVrh</dfn>,</td></tr>
<tr><th id="177">177</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMOVhr" title='llvm::ARMISD::NodeType::VMOVhr' data-ref="llvm::ARMISD::NodeType::VMOVhr">VMOVhr</dfn>,</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>      <i>// Vector duplicate:</i></td></tr>
<tr><th id="180">180</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VDUP" title='llvm::ARMISD::NodeType::VDUP' data-ref="llvm::ARMISD::NodeType::VDUP">VDUP</dfn>,</td></tr>
<tr><th id="181">181</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VDUPLANE" title='llvm::ARMISD::NodeType::VDUPLANE' data-ref="llvm::ARMISD::NodeType::VDUPLANE">VDUPLANE</dfn>,</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>      <i>// Vector shuffles:</i></td></tr>
<tr><th id="184">184</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VEXT" title='llvm::ARMISD::NodeType::VEXT' data-ref="llvm::ARMISD::NodeType::VEXT">VEXT</dfn>,         <i>// extract</i></td></tr>
<tr><th id="185">185</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VREV64" title='llvm::ARMISD::NodeType::VREV64' data-ref="llvm::ARMISD::NodeType::VREV64">VREV64</dfn>,       <i>// reverse elements within 64-bit doublewords</i></td></tr>
<tr><th id="186">186</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VREV32" title='llvm::ARMISD::NodeType::VREV32' data-ref="llvm::ARMISD::NodeType::VREV32">VREV32</dfn>,       <i>// reverse elements within 32-bit words</i></td></tr>
<tr><th id="187">187</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VREV16" title='llvm::ARMISD::NodeType::VREV16' data-ref="llvm::ARMISD::NodeType::VREV16">VREV16</dfn>,       <i>// reverse elements within 16-bit halfwords</i></td></tr>
<tr><th id="188">188</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VZIP" title='llvm::ARMISD::NodeType::VZIP' data-ref="llvm::ARMISD::NodeType::VZIP">VZIP</dfn>,         <i>// zip (interleave)</i></td></tr>
<tr><th id="189">189</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VUZP" title='llvm::ARMISD::NodeType::VUZP' data-ref="llvm::ARMISD::NodeType::VUZP">VUZP</dfn>,         <i>// unzip (deinterleave)</i></td></tr>
<tr><th id="190">190</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VTRN" title='llvm::ARMISD::NodeType::VTRN' data-ref="llvm::ARMISD::NodeType::VTRN">VTRN</dfn>,         <i>// transpose</i></td></tr>
<tr><th id="191">191</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VTBL1" title='llvm::ARMISD::NodeType::VTBL1' data-ref="llvm::ARMISD::NodeType::VTBL1">VTBL1</dfn>,        <i>// 1-register shuffle with mask</i></td></tr>
<tr><th id="192">192</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VTBL2" title='llvm::ARMISD::NodeType::VTBL2' data-ref="llvm::ARMISD::NodeType::VTBL2">VTBL2</dfn>,        <i>// 2-register shuffle with mask</i></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>      <i>// Vector multiply long:</i></td></tr>
<tr><th id="195">195</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMULLs" title='llvm::ARMISD::NodeType::VMULLs' data-ref="llvm::ARMISD::NodeType::VMULLs">VMULLs</dfn>,       <i>// ...signed</i></td></tr>
<tr><th id="196">196</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VMULLu" title='llvm::ARMISD::NodeType::VMULLu' data-ref="llvm::ARMISD::NodeType::VMULLu">VMULLu</dfn>,       <i>// ...unsigned</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMULWB" title='llvm::ARMISD::NodeType::SMULWB' data-ref="llvm::ARMISD::NodeType::SMULWB">SMULWB</dfn>,       <i>// Signed multiply word by half word, bottom</i></td></tr>
<tr><th id="199">199</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMULWT" title='llvm::ARMISD::NodeType::SMULWT' data-ref="llvm::ARMISD::NodeType::SMULWT">SMULWT</dfn>,       <i>// Signed multiply word by half word, top</i></td></tr>
<tr><th id="200">200</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::UMLAL" title='llvm::ARMISD::NodeType::UMLAL' data-ref="llvm::ARMISD::NodeType::UMLAL">UMLAL</dfn>,        <i>// 64bit Unsigned Accumulate Multiply</i></td></tr>
<tr><th id="201">201</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLAL" title='llvm::ARMISD::NodeType::SMLAL' data-ref="llvm::ARMISD::NodeType::SMLAL">SMLAL</dfn>,        <i>// 64bit Signed Accumulate Multiply</i></td></tr>
<tr><th id="202">202</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::UMAAL" title='llvm::ARMISD::NodeType::UMAAL' data-ref="llvm::ARMISD::NodeType::UMAAL">UMAAL</dfn>,        <i>// 64-bit Unsigned Accumulate Accumulate Multiply</i></td></tr>
<tr><th id="203">203</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLALBB" title='llvm::ARMISD::NodeType::SMLALBB' data-ref="llvm::ARMISD::NodeType::SMLALBB">SMLALBB</dfn>,      <i>// 64-bit signed accumulate multiply bottom, bottom 16</i></td></tr>
<tr><th id="204">204</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLALBT" title='llvm::ARMISD::NodeType::SMLALBT' data-ref="llvm::ARMISD::NodeType::SMLALBT">SMLALBT</dfn>,      <i>// 64-bit signed accumulate multiply bottom, top 16</i></td></tr>
<tr><th id="205">205</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLALTB" title='llvm::ARMISD::NodeType::SMLALTB' data-ref="llvm::ARMISD::NodeType::SMLALTB">SMLALTB</dfn>,      <i>// 64-bit signed accumulate multiply top, bottom 16</i></td></tr>
<tr><th id="206">206</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLALTT" title='llvm::ARMISD::NodeType::SMLALTT' data-ref="llvm::ARMISD::NodeType::SMLALTT">SMLALTT</dfn>,      <i>// 64-bit signed accumulate multiply top, top 16</i></td></tr>
<tr><th id="207">207</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLALD" title='llvm::ARMISD::NodeType::SMLALD' data-ref="llvm::ARMISD::NodeType::SMLALD">SMLALD</dfn>,       <i>// Signed multiply accumulate long dual</i></td></tr>
<tr><th id="208">208</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLALDX" title='llvm::ARMISD::NodeType::SMLALDX' data-ref="llvm::ARMISD::NodeType::SMLALDX">SMLALDX</dfn>,      <i>// Signed multiply accumulate long dual exchange</i></td></tr>
<tr><th id="209">209</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLSLD" title='llvm::ARMISD::NodeType::SMLSLD' data-ref="llvm::ARMISD::NodeType::SMLSLD">SMLSLD</dfn>,       <i>// Signed multiply subtract long dual</i></td></tr>
<tr><th id="210">210</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMLSLDX" title='llvm::ARMISD::NodeType::SMLSLDX' data-ref="llvm::ARMISD::NodeType::SMLSLDX">SMLSLDX</dfn>,      <i>// Signed multiply subtract long dual exchange</i></td></tr>
<tr><th id="211">211</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMMLAR" title='llvm::ARMISD::NodeType::SMMLAR' data-ref="llvm::ARMISD::NodeType::SMMLAR">SMMLAR</dfn>,       <i>// Signed multiply long, round and add</i></td></tr>
<tr><th id="212">212</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::SMMLSR" title='llvm::ARMISD::NodeType::SMMLSR' data-ref="llvm::ARMISD::NodeType::SMMLSR">SMMLSR</dfn>,       <i>// Signed multiply long, subtract and round</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>      <i>// Operands of the standard BUILD_VECTOR node are not legalized, which</i></td></tr>
<tr><th id="215">215</th><td><i>      // is fine if BUILD_VECTORs are always lowered to shuffles or other</i></td></tr>
<tr><th id="216">216</th><td><i>      // operations, but for ARM some BUILD_VECTORs are legal as-is and their</i></td></tr>
<tr><th id="217">217</th><td><i>      // operands need to be legalized.  Define an ARM-specific version of</i></td></tr>
<tr><th id="218">218</th><td><i>      // BUILD_VECTOR for this purpose.</i></td></tr>
<tr><th id="219">219</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::BUILD_VECTOR" title='llvm::ARMISD::NodeType::BUILD_VECTOR' data-ref="llvm::ARMISD::NodeType::BUILD_VECTOR">BUILD_VECTOR</dfn>,</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>      <i>// Bit-field insert</i></td></tr>
<tr><th id="222">222</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::BFI" title='llvm::ARMISD::NodeType::BFI' data-ref="llvm::ARMISD::NodeType::BFI">BFI</dfn>,</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>      <i>// Vector OR with immediate</i></td></tr>
<tr><th id="225">225</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VORRIMM" title='llvm::ARMISD::NodeType::VORRIMM' data-ref="llvm::ARMISD::NodeType::VORRIMM">VORRIMM</dfn>,</td></tr>
<tr><th id="226">226</th><td>      <i>// Vector AND with NOT of immediate</i></td></tr>
<tr><th id="227">227</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VBICIMM" title='llvm::ARMISD::NodeType::VBICIMM' data-ref="llvm::ARMISD::NodeType::VBICIMM">VBICIMM</dfn>,</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>      <i>// Vector bitwise select</i></td></tr>
<tr><th id="230">230</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VBSL" title='llvm::ARMISD::NodeType::VBSL' data-ref="llvm::ARMISD::NodeType::VBSL">VBSL</dfn>,</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>      <i>// Pseudo-instruction representing a memory copy using ldm/stm</i></td></tr>
<tr><th id="233">233</th><td><i>      // instructions.</i></td></tr>
<tr><th id="234">234</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::MEMCPY" title='llvm::ARMISD::NodeType::MEMCPY' data-ref="llvm::ARMISD::NodeType::MEMCPY">MEMCPY</dfn>,</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>      <i>// Vector load N-element structure to all lanes:</i></td></tr>
<tr><th id="237">237</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD1DUP" title='llvm::ARMISD::NodeType::VLD1DUP' data-ref="llvm::ARMISD::NodeType::VLD1DUP">VLD1DUP</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="238">238</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD2DUP" title='llvm::ARMISD::NodeType::VLD2DUP' data-ref="llvm::ARMISD::NodeType::VLD2DUP">VLD2DUP</dfn>,</td></tr>
<tr><th id="239">239</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD3DUP" title='llvm::ARMISD::NodeType::VLD3DUP' data-ref="llvm::ARMISD::NodeType::VLD3DUP">VLD3DUP</dfn>,</td></tr>
<tr><th id="240">240</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD4DUP" title='llvm::ARMISD::NodeType::VLD4DUP' data-ref="llvm::ARMISD::NodeType::VLD4DUP">VLD4DUP</dfn>,</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>      <i>// NEON loads with post-increment base updates:</i></td></tr>
<tr><th id="243">243</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD1_UPD" title='llvm::ARMISD::NodeType::VLD1_UPD' data-ref="llvm::ARMISD::NodeType::VLD1_UPD">VLD1_UPD</dfn>,</td></tr>
<tr><th id="244">244</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD2_UPD" title='llvm::ARMISD::NodeType::VLD2_UPD' data-ref="llvm::ARMISD::NodeType::VLD2_UPD">VLD2_UPD</dfn>,</td></tr>
<tr><th id="245">245</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD3_UPD" title='llvm::ARMISD::NodeType::VLD3_UPD' data-ref="llvm::ARMISD::NodeType::VLD3_UPD">VLD3_UPD</dfn>,</td></tr>
<tr><th id="246">246</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD4_UPD" title='llvm::ARMISD::NodeType::VLD4_UPD' data-ref="llvm::ARMISD::NodeType::VLD4_UPD">VLD4_UPD</dfn>,</td></tr>
<tr><th id="247">247</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD2LN_UPD" title='llvm::ARMISD::NodeType::VLD2LN_UPD' data-ref="llvm::ARMISD::NodeType::VLD2LN_UPD">VLD2LN_UPD</dfn>,</td></tr>
<tr><th id="248">248</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD3LN_UPD" title='llvm::ARMISD::NodeType::VLD3LN_UPD' data-ref="llvm::ARMISD::NodeType::VLD3LN_UPD">VLD3LN_UPD</dfn>,</td></tr>
<tr><th id="249">249</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD4LN_UPD" title='llvm::ARMISD::NodeType::VLD4LN_UPD' data-ref="llvm::ARMISD::NodeType::VLD4LN_UPD">VLD4LN_UPD</dfn>,</td></tr>
<tr><th id="250">250</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD1DUP_UPD" title='llvm::ARMISD::NodeType::VLD1DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD1DUP_UPD">VLD1DUP_UPD</dfn>,</td></tr>
<tr><th id="251">251</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD2DUP_UPD" title='llvm::ARMISD::NodeType::VLD2DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD2DUP_UPD">VLD2DUP_UPD</dfn>,</td></tr>
<tr><th id="252">252</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD3DUP_UPD" title='llvm::ARMISD::NodeType::VLD3DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD3DUP_UPD">VLD3DUP_UPD</dfn>,</td></tr>
<tr><th id="253">253</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VLD4DUP_UPD" title='llvm::ARMISD::NodeType::VLD4DUP_UPD' data-ref="llvm::ARMISD::NodeType::VLD4DUP_UPD">VLD4DUP_UPD</dfn>,</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>      <i>// NEON stores with post-increment base updates:</i></td></tr>
<tr><th id="256">256</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST1_UPD" title='llvm::ARMISD::NodeType::VST1_UPD' data-ref="llvm::ARMISD::NodeType::VST1_UPD">VST1_UPD</dfn>,</td></tr>
<tr><th id="257">257</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST2_UPD" title='llvm::ARMISD::NodeType::VST2_UPD' data-ref="llvm::ARMISD::NodeType::VST2_UPD">VST2_UPD</dfn>,</td></tr>
<tr><th id="258">258</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST3_UPD" title='llvm::ARMISD::NodeType::VST3_UPD' data-ref="llvm::ARMISD::NodeType::VST3_UPD">VST3_UPD</dfn>,</td></tr>
<tr><th id="259">259</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST4_UPD" title='llvm::ARMISD::NodeType::VST4_UPD' data-ref="llvm::ARMISD::NodeType::VST4_UPD">VST4_UPD</dfn>,</td></tr>
<tr><th id="260">260</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST2LN_UPD" title='llvm::ARMISD::NodeType::VST2LN_UPD' data-ref="llvm::ARMISD::NodeType::VST2LN_UPD">VST2LN_UPD</dfn>,</td></tr>
<tr><th id="261">261</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST3LN_UPD" title='llvm::ARMISD::NodeType::VST3LN_UPD' data-ref="llvm::ARMISD::NodeType::VST3LN_UPD">VST3LN_UPD</dfn>,</td></tr>
<tr><th id="262">262</th><td>      <dfn class="enum" id="llvm::ARMISD::NodeType::VST4LN_UPD" title='llvm::ARMISD::NodeType::VST4LN_UPD' data-ref="llvm::ARMISD::NodeType::VST4LN_UPD">VST4LN_UPD</dfn></td></tr>
<tr><th id="263">263</th><td>    };</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  } <i>// end namespace ARMISD</i></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// Define some predicates that are used for node matching.</i></td></tr>
<tr><th id="268">268</th><td>  <b>namespace</b> <span class="namespace">ARM</span> {</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3ARM22isBitFieldInvertedMaskEj" title='llvm::ARM::isBitFieldInvertedMask' data-ref="_ZN4llvm3ARM22isBitFieldInvertedMaskEj">isBitFieldInvertedMask</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="626v" title='v' data-type='unsigned int' data-ref="626v">v</dfn>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  } <i>// end namespace ARM</i></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="275">275</th><td><i>  //  ARMTargetLowering - ARM Implementation of the TargetLowering interface</i></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>class</b> <dfn class="type def" id="llvm::ARMTargetLowering" title='llvm::ARMTargetLowering' data-ref="llvm::ARMTargetLowering">ARMTargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="278">278</th><td>  <b>public</b>:</td></tr>
<tr><th id="279">279</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm17ARMTargetLoweringC1ERKNS_13TargetMachineERKNS_12ARMSubtargetE" title='llvm::ARMTargetLowering::ARMTargetLowering' data-ref="_ZN4llvm17ARMTargetLoweringC1ERKNS_13TargetMachineERKNS_12ARMSubtargetE">ARMTargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="627TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="627TM">TM</dfn>,</td></tr>
<tr><th id="280">280</th><td>                               <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col8 decl" id="628STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="628STI">STI</dfn>);</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20getJumpTableEncodingEv" title='llvm::ARMTargetLowering::getJumpTableEncoding' data-ref="_ZNK4llvm17ARMTargetLowering20getJumpTableEncodingEv">getJumpTableEncoding</dfn>() <em>const</em> override;</td></tr>
<tr><th id="283">283</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering12useSoftFloatEv" title='llvm::ARMTargetLowering::useSoftFloat' data-ref="_ZNK4llvm17ARMTargetLowering12useSoftFloatEv">useSoftFloat</dfn>() <em>const</em> override;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerOperation' data-ref="_ZNK4llvm17ARMTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="629Op" title='Op' data-type='llvm::SDValue' data-ref="629Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="630DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="630DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <i class="doc">/// ReplaceNodeResults - Replace the results of node with an illegal result</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">    /// type with new values built out of custom code.</i></td></tr>
<tr><th id="289">289</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm17ARMTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="631N" title='N' data-type='llvm::SDNode *' data-ref="631N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;&amp;<dfn class="local col2 decl" id="632Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="632Results">Results</dfn>,</td></tr>
<tr><th id="290">290</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="633DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="633DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj" title='llvm::ARMTargetLowering::getTargetNodeName' data-ref="_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="634Opcode" title='Opcode' data-type='unsigned int' data-ref="634Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE" title='llvm::ARMTargetLowering::isSelectSupported' data-ref="_ZNK4llvm17ARMTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE">isSelectSupported</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind" title='llvm::TargetLoweringBase::SelectSupportKind' data-ref="llvm::TargetLoweringBase::SelectSupportKind">SelectSupportKind</a> <dfn class="local col5 decl" id="635Kind" title='Kind' data-type='llvm::TargetLoweringBase::SelectSupportKind' data-ref="635Kind">Kind</dfn>) <em>const</em> override {</td></tr>
<tr><th id="295">295</th><td>      <i>// ARM does not support scalar condition selects on vectors.</i></td></tr>
<tr><th id="296">296</th><td>      <b>return</b> (<a class="local col5 ref" href="#635Kind" title='Kind' data-ref="635Kind">Kind</a> != <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind::ScalarCondVectorVal" title='llvm::TargetLoweringBase::SelectSupportKind::ScalarCondVectorVal' data-ref="llvm::TargetLoweringBase::SelectSupportKind::ScalarCondVectorVal">ScalarCondVectorVal</a>);</td></tr>
<tr><th id="297">297</th><td>    }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering10isReadOnlyEPKNS_11GlobalValueE" title='llvm::ARMTargetLowering::isReadOnly' data-ref="_ZNK4llvm17ARMTargetLowering10isReadOnlyEPKNS_11GlobalValueE">isReadOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="636GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="636GV">GV</dfn>) <em>const</em>;</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>    <i class="doc">/// getSetCCResultType - Return the value type to use for ISD::SETCC.</i></td></tr>
<tr><th id="302">302</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::ARMTargetLowering::getSetCCResultType' data-ref="_ZNK4llvm17ARMTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col7 decl" id="637DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="637DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col8 decl" id="638Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="638Context">Context</dfn>,</td></tr>
<tr><th id="303">303</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="639VT" title='VT' data-type='llvm::EVT' data-ref="639VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="306">306</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm17ARMTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="640MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="640MI">MI</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="641MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="641MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE" title='llvm::ARMTargetLowering::AdjustInstrPostInstrSelection' data-ref="_ZNK4llvm17ARMTargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE">AdjustInstrPostInstrSelection</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="642MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="642MI">MI</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="643Node" title='Node' data-type='llvm::SDNode *' data-ref="643Node">Node</dfn>) <em>const</em> override;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering18PerformCMOVCombineEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::PerformCMOVCombine' data-ref="_ZNK4llvm17ARMTargetLowering18PerformCMOVCombineEPNS_6SDNodeERNS_12SelectionDAGE">PerformCMOVCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="644N" title='N' data-type='llvm::SDNode *' data-ref="644N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="645DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="645DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="313">313</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20PerformBRCONDCombineEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::PerformBRCONDCombine' data-ref="_ZNK4llvm17ARMTargetLowering20PerformBRCONDCombineEPNS_6SDNodeERNS_12SelectionDAGE">PerformBRCONDCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="646N" title='N' data-type='llvm::SDNode *' data-ref="646N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="647DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="647DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="314">314</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering23PerformCMOVToBFICombineEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::PerformCMOVToBFICombine' data-ref="_ZNK4llvm17ARMTargetLowering23PerformCMOVToBFICombineEPNS_6SDNodeERNS_12SelectionDAGE">PerformCMOVToBFICombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="648N" title='N' data-type='llvm::SDNode *' data-ref="648N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="649DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="649DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="315">315</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::ARMTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm17ARMTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="650N" title='N' data-type='llvm::SDNode *' data-ref="650N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="651DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="651DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering33isDesirableToTransformToIntegerOpEjNS_3EVTE" title='llvm::ARMTargetLowering::isDesirableToTransformToIntegerOp' data-ref="_ZNK4llvm17ARMTargetLowering33isDesirableToTransformToIntegerOpEjNS_3EVTE">isDesirableToTransformToIntegerOp</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="652Opc" title='Opc' data-type='unsigned int' data-ref="652Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="653VT" title='VT' data-type='llvm::EVT' data-ref="653VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>    <i class="doc">/// allowsMisalignedMemoryAccesses - Returns true if the target allows</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">    /// unaligned memory accesses of the specified type. Returns whether it</i></td></tr>
<tr><th id="321">321</th><td><i class="doc">    /// is "fast" by reference in the second argument.</i></td></tr>
<tr><th id="322">322</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::ARMTargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm17ARMTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="654VT" title='VT' data-type='llvm::EVT' data-ref="654VT">VT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="655AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="655AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="323">323</th><td>                                        <em>unsigned</em> <dfn class="local col6 decl" id="656Align" title='Align' data-type='unsigned int' data-ref="656Align">Align</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col7 decl" id="657Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="657Flags">Flags</dfn>,</td></tr>
<tr><th id="325">325</th><td>                                        <em>bool</em> *<dfn class="local col8 decl" id="658Fast" title='Fast' data-type='bool *' data-ref="658Fast">Fast</dfn>) <em>const</em> override;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE" title='llvm::ARMTargetLowering::getOptimalMemOpType' data-ref="_ZNK4llvm17ARMTargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE">getOptimalMemOpType</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="659Size" title='Size' data-type='uint64_t' data-ref="659Size">Size</dfn>,</td></tr>
<tr><th id="328">328</th><td>                            <em>unsigned</em> <dfn class="local col0 decl" id="660DstAlign" title='DstAlign' data-type='unsigned int' data-ref="660DstAlign">DstAlign</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="661SrcAlign" title='SrcAlign' data-type='unsigned int' data-ref="661SrcAlign">SrcAlign</dfn>,</td></tr>
<tr><th id="329">329</th><td>                            <em>bool</em> <dfn class="local col2 decl" id="662IsMemset" title='IsMemset' data-type='bool' data-ref="662IsMemset">IsMemset</dfn>, <em>bool</em> <dfn class="local col3 decl" id="663ZeroMemset" title='ZeroMemset' data-type='bool' data-ref="663ZeroMemset">ZeroMemset</dfn>,</td></tr>
<tr><th id="330">330</th><td>                            <em>bool</em> <dfn class="local col4 decl" id="664MemcpyStrSrc" title='MemcpyStrSrc' data-type='bool' data-ref="664MemcpyStrSrc">MemcpyStrSrc</dfn>,</td></tr>
<tr><th id="331">331</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> &amp;<dfn class="local col5 decl" id="665FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="665FuncAttributes">FuncAttributes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::ARMTargetLowering::isTruncateFree' data-ref="_ZNK4llvm17ARMTargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="666SrcTy" title='SrcTy' data-type='llvm::Type *' data-ref="666SrcTy">SrcTy</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="667DstTy" title='DstTy' data-type='llvm::Type *' data-ref="667DstTy">DstTy</dfn>) <em>const</em> override;</td></tr>
<tr><th id="334">334</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::ARMTargetLowering::isTruncateFree' data-ref="_ZNK4llvm17ARMTargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="668SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="668SrcVT">SrcVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="669DstVT" title='DstVT' data-type='llvm::EVT' data-ref="669DstVT">DstVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="335">335</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::ARMTargetLowering::isZExtFree' data-ref="_ZNK4llvm17ARMTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="670Val" title='Val' data-type='llvm::SDValue' data-ref="670Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="671VT2" title='VT2' data-type='llvm::EVT' data-ref="671VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="336">336</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE" title='llvm::ARMTargetLowering::shouldSinkOperands' data-ref="_ZNK4llvm17ARMTargetLowering18shouldSinkOperandsEPNS_11InstructionERNS_15SmallVectorImplIPNS_3UseEEE">shouldSinkOperands</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="672I" title='I' data-type='llvm::Instruction *' data-ref="672I">I</dfn>,</td></tr>
<tr><th id="337">337</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Use.h.html#llvm::Use" title='llvm::Use' data-ref="llvm::Use">Use</a> *&gt; &amp;<dfn class="local col3 decl" id="673Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::Use *&gt; &amp;' data-ref="673Ops">Ops</dfn>) <em>const</em> override;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering10isFNegFreeENS_3EVTE" title='llvm::ARMTargetLowering::isFNegFree' data-ref="_ZNK4llvm17ARMTargetLowering10isFNegFreeENS_3EVTE">isFNegFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="674VT" title='VT' data-type='llvm::EVT' data-ref="674VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering24isVectorLoadExtDesirableENS_7SDValueE" title='llvm::ARMTargetLowering::isVectorLoadExtDesirable' data-ref="_ZNK4llvm17ARMTargetLowering24isVectorLoadExtDesirableENS_7SDValueE">isVectorLoadExtDesirable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="675ExtVal" title='ExtVal' data-type='llvm::SDValue' data-ref="675ExtVal">ExtVal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering24allowTruncateForTailCallEPNS_4TypeES2_" title='llvm::ARMTargetLowering::allowTruncateForTailCall' data-ref="_ZNK4llvm17ARMTargetLowering24allowTruncateForTailCallEPNS_4TypeES2_">allowTruncateForTailCall</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="676Ty1" title='Ty1' data-type='llvm::Type *' data-ref="676Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="677Ty2" title='Ty2' data-type='llvm::Type *' data-ref="677Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>    <i class="doc">/// isLegalAddressingMode - Return true if the addressing mode represented</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">    /// by AM is legal for this target, for a load/store of the specified type.</i></td></tr>
<tr><th id="348">348</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::ARMTargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm17ARMTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="678DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="678DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col9 decl" id="679AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="679AM">AM</dfn>,</td></tr>
<tr><th id="349">349</th><td>                               <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="680Ty" title='Ty' data-type='llvm::Type *' data-ref="680Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="681AS" title='AS' data-type='unsigned int' data-ref="681AS">AS</dfn>,</td></tr>
<tr><th id="350">350</th><td>                               <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="682I" title='I' data-type='llvm::Instruction *' data-ref="682I">I</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <i class="doc">/// getScalingFactorCost - Return the cost of the scaling used in</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">    /// addressing mode represented by AM.</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">    /// If the AM is supported, the return value must be &gt;= 0.</i></td></tr>
<tr><th id="355">355</th><td><i class="doc">    /// If the AM is not supported, the return value must be negative.</i></td></tr>
<tr><th id="356">356</th><td>    <em>int</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj" title='llvm::ARMTargetLowering::getScalingFactorCost' data-ref="_ZNK4llvm17ARMTargetLowering20getScalingFactorCostERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEj">getScalingFactorCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="683DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="683DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col4 decl" id="684AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="684AM">AM</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="685Ty" title='Ty' data-type='llvm::Type *' data-ref="685Ty">Ty</dfn>,</td></tr>
<tr><th id="357">357</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="686AS" title='AS' data-type='unsigned int' data-ref="686AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering29isLegalT2ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE" title='llvm::ARMTargetLowering::isLegalT2ScaledAddressingMode' data-ref="_ZNK4llvm17ARMTargetLowering29isLegalT2ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE">isLegalT2ScaledAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col7 decl" id="687AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="687AM">AM</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="688VT" title='VT' data-type='llvm::EVT' data-ref="688VT">VT</dfn>) <em>const</em>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>    <i class="doc">/// Returns true if the addresing mode representing by AM is legal</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">    /// for the Thumb1 target, for a load/store of the specified type.</i></td></tr>
<tr><th id="363">363</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering29isLegalT1ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE" title='llvm::ARMTargetLowering::isLegalT1ScaledAddressingMode' data-ref="_ZNK4llvm17ARMTargetLowering29isLegalT1ScaledAddressingModeERKNS_18TargetLoweringBase8AddrModeENS_3EVTE">isLegalT1ScaledAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col9 decl" id="689AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="689AM">AM</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="690VT" title='VT' data-type='llvm::EVT' data-ref="690VT">VT</dfn>) <em>const</em>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i class="doc">/// isLegalICmpImmediate - Return true if the specified immediate is legal</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">    /// icmp immediate, that is the target has icmp instructions which can</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">    /// compare a register against the immediate without having to materialize</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">    /// the immediate into a register.</i></td></tr>
<tr><th id="369">369</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20isLegalICmpImmediateEl" title='llvm::ARMTargetLowering::isLegalICmpImmediate' data-ref="_ZNK4llvm17ARMTargetLowering20isLegalICmpImmediateEl">isLegalICmpImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="691Imm" title='Imm' data-type='int64_t' data-ref="691Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i class="doc">/// isLegalAddImmediate - Return true if the specified immediate is legal</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">    /// add immediate, that is the target has add instructions which can</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">    /// add a register and the immediate without having to materialize</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">    /// the immediate into a register.</i></td></tr>
<tr><th id="375">375</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering19isLegalAddImmediateEl" title='llvm::ARMTargetLowering::isLegalAddImmediate' data-ref="_ZNK4llvm17ARMTargetLowering19isLegalAddImmediateEl">isLegalAddImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="692Imm" title='Imm' data-type='int64_t' data-ref="692Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <i class="doc">/// getPreIndexedAddressParts - returns true by value, base pointer and</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">    /// offset pointer and addressing mode by reference if the node's address</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">    /// can be legally represented as pre-indexed load / store address.</i></td></tr>
<tr><th id="380">380</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::getPreIndexedAddressParts' data-ref="_ZNK4llvm17ARMTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPreIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="693N" title='N' data-type='llvm::SDNode *' data-ref="693N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="694Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="694Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="695Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="695Offset">Offset</dfn>,</td></tr>
<tr><th id="381">381</th><td>                                   <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col6 decl" id="696AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="696AM">AM</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="697DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="697DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <i class="doc">/// getPostIndexedAddressParts - returns true by value, base pointer and</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">    /// offset pointer and addressing mode by reference if this node can be</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">    /// combined with a load / store to form a post-indexed load / store.</i></td></tr>
<tr><th id="387">387</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::getPostIndexedAddressParts' data-ref="_ZNK4llvm17ARMTargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPostIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="698N" title='N' data-type='llvm::SDNode *' data-ref="698N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="699Op" title='Op' data-type='llvm::SDNode *' data-ref="699Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="700Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="700Base">Base</dfn>,</td></tr>
<tr><th id="388">388</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="701Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="701Offset">Offset</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col2 decl" id="702AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="702AM">AM</dfn>,</td></tr>
<tr><th id="389">389</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="703DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="703DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::ARMTargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm17ARMTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="704Op" title='Op' data-type='const llvm::SDValue' data-ref="704Op">Op</dfn>, <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col5 decl" id="705Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="705Known">Known</dfn>,</td></tr>
<tr><th id="392">392</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="706DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="706DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="393">393</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="707DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="707DAG">DAG</dfn>,</td></tr>
<tr><th id="394">394</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="708Depth" title='Depth' data-type='unsigned int' data-ref="708Depth">Depth</dfn>) <em>const</em> override;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS_14TargetLowering17TargetLoweringOptE" title='llvm::ARMTargetLowering::targetShrinkDemandedConstant' data-ref="_ZNK4llvm17ARMTargetLowering28targetShrinkDemandedConstantENS_7SDValueERKNS_5APIntERNS_14TargetLowering17TargetLoweringOptE">targetShrinkDemandedConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="709Op" title='Op' data-type='llvm::SDValue' data-ref="709Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="710Demanded" title='Demanded' data-type='const llvm::APInt &amp;' data-ref="710Demanded">Demanded</dfn>,</td></tr>
<tr><th id="397">397</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::TargetLoweringOpt" title='llvm::TargetLowering::TargetLoweringOpt' data-ref="llvm::TargetLowering::TargetLoweringOpt">TargetLoweringOpt</a> &amp;<dfn class="local col1 decl" id="711TLO" title='TLO' data-type='llvm::TargetLowering::TargetLoweringOpt &amp;' data-ref="711TLO">TLO</dfn>) <em>const</em> override;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering15ExpandInlineAsmEPNS_8CallInstE" title='llvm::ARMTargetLowering::ExpandInlineAsm' data-ref="_ZNK4llvm17ARMTargetLowering15ExpandInlineAsmEPNS_8CallInstE">ExpandInlineAsm</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col2 decl" id="712CI" title='CI' data-type='llvm::CallInst *' data-ref="712CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType">ConstraintType</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::ARMTargetLowering::getConstraintType' data-ref="_ZNK4llvm17ARMTargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="713Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="713Constraint">Constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <i class="doc">/// Examine constraint string and operand type and determine a weight value.</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">    /// The operand object must already have been set up with the operand type.</i></td></tr>
<tr><th id="406">406</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintWeight" title='llvm::TargetLowering::ConstraintWeight' data-ref="llvm::TargetLowering::ConstraintWeight">ConstraintWeight</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" title='llvm::ARMTargetLowering::getSingleConstraintMatchWeight' data-ref="_ZNK4llvm17ARMTargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc">getSingleConstraintMatchWeight</dfn>(</td></tr>
<tr><th id="407">407</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col4 decl" id="714info" title='info' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="714info">info</dfn>, <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="715constraint" title='constraint' data-type='const char *' data-ref="715constraint">constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="410">410</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::ARMTargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm17ARMTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="716TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="716TRI">TRI</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                 <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="717Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="717Constraint">Constraint</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="718VT" title='VT' data-type='llvm::MVT' data-ref="718VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>    <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering16LowerXConstraintENS_3EVTE" title='llvm::ARMTargetLowering::LowerXConstraint' data-ref="_ZNK4llvm17ARMTargetLowering16LowerXConstraintENS_3EVTE">LowerXConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="719ConstraintVT" title='ConstraintVT' data-type='llvm::EVT' data-ref="719ConstraintVT">ConstraintVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>    <i class="doc">/// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">    /// vector.  If it is invalid, don't add anything to Ops. If hasMemory is</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">    /// true it means one of the asm constraint of the inline asm instruction</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">    /// being processed is 'm'.</i></td></tr>
<tr><th id="419">419</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerAsmOperandForConstraint' data-ref="_ZNK4llvm17ARMTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE">LowerAsmOperandForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="720Op" title='Op' data-type='llvm::SDValue' data-ref="720Op">Op</dfn>, <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="721Constraint" title='Constraint' data-type='std::string &amp;' data-ref="721Constraint">Constraint</dfn>,</td></tr>
<tr><th id="420">420</th><td>                                      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="722Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="722Ops">Ops</dfn>,</td></tr>
<tr><th id="421">421</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="723DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="723DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <em>unsigned</em></td></tr>
<tr><th id="424">424</th><td>    <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::ARMTargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm17ARMTargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="724ConstraintCode" title='ConstraintCode' data-type='llvm::StringRef' data-ref="724ConstraintCode">ConstraintCode</dfn>) <em>const</em> override {</td></tr>
<tr><th id="425">425</th><td>      <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#724ConstraintCode" title='ConstraintCode' data-ref="724ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Q"</q>)</td></tr>
<tr><th id="426">426</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q">Constraint_Q</a>;</td></tr>
<tr><th id="427">427</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#724ConstraintCode" title='ConstraintCode' data-ref="724ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"o"</q>)</td></tr>
<tr><th id="428">428</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_o" title='llvm::InlineAsm::Constraint_o' data-ref="llvm::InlineAsm::Constraint_o">Constraint_o</a>;</td></tr>
<tr><th id="429">429</th><td>      <b>else</b> <b>if</b> (<a class="local col4 ref" href="#724ConstraintCode" title='ConstraintCode' data-ref="724ConstraintCode">ConstraintCode</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>() == <var>2</var>) {</td></tr>
<tr><th id="430">430</th><td>        <b>if</b> (<a class="local col4 ref" href="#724ConstraintCode" title='ConstraintCode' data-ref="724ConstraintCode">ConstraintCode</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a> == <kbd>'U'</kbd>) {</td></tr>
<tr><th id="431">431</th><td>          <b>switch</b>(<a class="local col4 ref" href="#724ConstraintCode" title='ConstraintCode' data-ref="724ConstraintCode">ConstraintCode</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>1</var>]</a>) {</td></tr>
<tr><th id="432">432</th><td>          <b>default</b>:</td></tr>
<tr><th id="433">433</th><td>            <b>break</b>;</td></tr>
<tr><th id="434">434</th><td>          <b>case</b> <kbd>'m'</kbd>:</td></tr>
<tr><th id="435">435</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Um" title='llvm::InlineAsm::Constraint_Um' data-ref="llvm::InlineAsm::Constraint_Um">Constraint_Um</a>;</td></tr>
<tr><th id="436">436</th><td>          <b>case</b> <kbd>'n'</kbd>:</td></tr>
<tr><th id="437">437</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Un" title='llvm::InlineAsm::Constraint_Un' data-ref="llvm::InlineAsm::Constraint_Un">Constraint_Un</a>;</td></tr>
<tr><th id="438">438</th><td>          <b>case</b> <kbd>'q'</kbd>:</td></tr>
<tr><th id="439">439</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Uq" title='llvm::InlineAsm::Constraint_Uq' data-ref="llvm::InlineAsm::Constraint_Uq">Constraint_Uq</a>;</td></tr>
<tr><th id="440">440</th><td>          <b>case</b> <kbd>'s'</kbd>:</td></tr>
<tr><th id="441">441</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Us" title='llvm::InlineAsm::Constraint_Us' data-ref="llvm::InlineAsm::Constraint_Us">Constraint_Us</a>;</td></tr>
<tr><th id="442">442</th><td>          <b>case</b> <kbd>'t'</kbd>:</td></tr>
<tr><th id="443">443</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Ut" title='llvm::InlineAsm::Constraint_Ut' data-ref="llvm::InlineAsm::Constraint_Ut">Constraint_Ut</a>;</td></tr>
<tr><th id="444">444</th><td>          <b>case</b> <kbd>'v'</kbd>:</td></tr>
<tr><th id="445">445</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Uv" title='llvm::InlineAsm::Constraint_Uv' data-ref="llvm::InlineAsm::Constraint_Uv">Constraint_Uv</a>;</td></tr>
<tr><th id="446">446</th><td>          <b>case</b> <kbd>'y'</kbd>:</td></tr>
<tr><th id="447">447</th><td>            <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Uy" title='llvm::InlineAsm::Constraint_Uy' data-ref="llvm::InlineAsm::Constraint_Uy">Constraint_Uy</a>;</td></tr>
<tr><th id="448">448</th><td>          }</td></tr>
<tr><th id="449">449</th><td>        }</td></tr>
<tr><th id="450">450</th><td>      }</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#724ConstraintCode" title='ConstraintCode' data-ref="724ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="452">452</th><td>    }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>* <dfn class="decl def" id="_ZNK4llvm17ARMTargetLowering12getSubtargetEv" title='llvm::ARMTargetLowering::getSubtarget' data-ref="_ZNK4llvm17ARMTargetLowering12getSubtargetEv">getSubtarget</dfn>() <em>const</em> {</td></tr>
<tr><th id="455">455</th><td>      <b>return</b> <a class="member" href="#llvm::ARMTargetLowering::Subtarget" title='llvm::ARMTargetLowering::Subtarget' data-ref="llvm::ARMTargetLowering::Subtarget">Subtarget</a>;</td></tr>
<tr><th id="456">456</th><td>    }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>    <i class="doc">/// getRegClassFor - Return the register class that should be used for the</i></td></tr>
<tr><th id="459">459</th><td><i class="doc">    /// specified value type.</i></td></tr>
<tr><th id="460">460</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="461">461</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14getRegClassForENS_3MVTEb" title='llvm::ARMTargetLowering::getRegClassFor' data-ref="_ZNK4llvm17ARMTargetLowering14getRegClassForENS_3MVTEb">getRegClassFor</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="725VT" title='VT' data-type='llvm::MVT' data-ref="725VT">VT</dfn>, <em>bool</em> <dfn class="local col6 decl" id="726isDivergent" title='isDivergent' data-type='bool' data-ref="726isDivergent">isDivergent</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>    <i class="doc">/// Returns true if a cast between SrcAS and DestAS is a noop.</i></td></tr>
<tr><th id="464">464</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering19isNoopAddrSpaceCastEjj" title='llvm::ARMTargetLowering::isNoopAddrSpaceCast' data-ref="_ZNK4llvm17ARMTargetLowering19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="727SrcAS" title='SrcAS' data-type='unsigned int' data-ref="727SrcAS">SrcAS</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="728DestAS" title='DestAS' data-type='unsigned int' data-ref="728DestAS">DestAS</dfn>) <em>const</em> override {</td></tr>
<tr><th id="465">465</th><td>      <i>// Addrspacecasts are always noops.</i></td></tr>
<tr><th id="466">466</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="467">467</th><td>    }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering22shouldAlignPointerArgsEPNS_8CallInstERjS3_" title='llvm::ARMTargetLowering::shouldAlignPointerArgs' data-ref="_ZNK4llvm17ARMTargetLowering22shouldAlignPointerArgsEPNS_8CallInstERjS3_">shouldAlignPointerArgs</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col9 decl" id="729CI" title='CI' data-type='llvm::CallInst *' data-ref="729CI">CI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="730MinSize" title='MinSize' data-type='unsigned int &amp;' data-ref="730MinSize">MinSize</dfn>,</td></tr>
<tr><th id="470">470</th><td>                                <em>unsigned</em> &amp;<dfn class="local col1 decl" id="731PrefAlign" title='PrefAlign' data-type='unsigned int &amp;' data-ref="731PrefAlign">PrefAlign</dfn>) <em>const</em> override;</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>    <i class="doc">/// createFastISel - This method returns a target specific FastISel object,</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">    /// or null if the target does not support "fast" ISel.</i></td></tr>
<tr><th id="474">474</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::ARMTargetLowering::createFastISel' data-ref="_ZNK4llvm17ARMTargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col2 decl" id="732funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="732funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="475">475</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col3 decl" id="733libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="733libInfo">libInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <span class="namespace">Sched::</span><a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference" title='llvm::Sched::Preference' data-ref="llvm::Sched::Preference">Preference</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE" title='llvm::ARMTargetLowering::getSchedulingPreference' data-ref="_ZNK4llvm17ARMTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE">getSchedulingPreference</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="734N" title='N' data-type='llvm::SDNode *' data-ref="734N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>    <em>bool</em></td></tr>
<tr><th id="480">480</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE" title='llvm::ARMTargetLowering::isShuffleMaskLegal' data-ref="_ZNK4llvm17ARMTargetLowering18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE">isShuffleMaskLegal</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col5 decl" id="735M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="735M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="736VT" title='VT' data-type='llvm::EVT' data-ref="736VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="481">481</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE" title='llvm::ARMTargetLowering::isOffsetFoldingLegal' data-ref="_ZNK4llvm17ARMTargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE">isOffsetFoldingLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col7 decl" id="737GA" title='GA' data-type='const llvm::GlobalAddressSDNode *' data-ref="737GA">GA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>    <i class="doc">/// isFPImmLegal - Returns true if the target can instruction select the</i></td></tr>
<tr><th id="484">484</th><td><i class="doc">    /// specified FP immediate natively. If false, the legalizer will</i></td></tr>
<tr><th id="485">485</th><td><i class="doc">    /// materialize the FP immediate as a load from a constant pool.</i></td></tr>
<tr><th id="486">486</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::ARMTargetLowering::isFPImmLegal' data-ref="_ZNK4llvm17ARMTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col8 decl" id="738Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="738Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="739VT" title='VT' data-type='llvm::EVT' data-ref="739VT">VT</dfn>,</td></tr>
<tr><th id="487">487</th><td>                      <em>bool</em> <dfn class="local col0 decl" id="740ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="740ForCodeSize">ForCodeSize</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" title='llvm::ARMTargetLowering::getTgtMemIntrinsic' data-ref="_ZNK4llvm17ARMTargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo" title='llvm::TargetLoweringBase::IntrinsicInfo' data-ref="llvm::TargetLoweringBase::IntrinsicInfo">IntrinsicInfo</a> &amp;<dfn class="local col1 decl" id="741Info" title='Info' data-type='llvm::TargetLoweringBase::IntrinsicInfo &amp;' data-ref="741Info">Info</dfn>,</td></tr>
<tr><th id="490">490</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> &amp;<dfn class="local col2 decl" id="742I" title='I' data-type='const llvm::CallInst &amp;' data-ref="742I">I</dfn>,</td></tr>
<tr><th id="491">491</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="743MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="743MF">MF</dfn>,</td></tr>
<tr><th id="492">492</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="744Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="744Intrinsic">Intrinsic</dfn>) <em>const</em> override;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <i class="doc">/// Returns true if it is beneficial to convert a load of a constant</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">    /// to just the constant itself.</i></td></tr>
<tr><th id="496">496</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" title='llvm::ARMTargetLowering::shouldConvertConstantLoadToIntImm' data-ref="_ZNK4llvm17ARMTargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE">shouldConvertConstantLoadToIntImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="745Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="745Imm">Imm</dfn>,</td></tr>
<tr><th id="497">497</th><td>                                           <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="746Ty" title='Ty' data-type='llvm::Type *' data-ref="746Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>    <i class="doc">/// Return true if EXTRACT_SUBVECTOR is cheap for this result type</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">    /// with this index.</i></td></tr>
<tr><th id="501">501</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering23isExtractSubvectorCheapENS_3EVTES1_j" title='llvm::ARMTargetLowering::isExtractSubvectorCheap' data-ref="_ZNK4llvm17ARMTargetLowering23isExtractSubvectorCheapENS_3EVTES1_j">isExtractSubvectorCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="747ResVT" title='ResVT' data-type='llvm::EVT' data-ref="747ResVT">ResVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="748SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="748SrcVT">SrcVT</dfn>,</td></tr>
<tr><th id="502">502</th><td>                                 <em>unsigned</em> <dfn class="local col9 decl" id="749Index" title='Index' data-type='unsigned int' data-ref="749Index">Index</dfn>) <em>const</em> override;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <i class="doc">/// Returns true if an argument of type Ty needs to be passed in a</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">    /// contiguous block of registers in calling convention CallConv.</i></td></tr>
<tr><th id="506">506</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" title='llvm::ARMTargetLowering::functionArgumentNeedsConsecutiveRegisters' data-ref="_ZNK4llvm17ARMTargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb">functionArgumentNeedsConsecutiveRegisters</dfn>(</td></tr>
<tr><th id="507">507</th><td>        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="750Ty" title='Ty' data-type='llvm::Type *' data-ref="750Ty">Ty</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="751CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="751CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col2 decl" id="752isVarArg" title='isVarArg' data-type='bool' data-ref="752isVarArg">isVarArg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="510">510</th><td><i class="doc">    /// exception address on entry to an EH pad.</i></td></tr>
<tr><th id="511">511</th><td>    <em>unsigned</em></td></tr>
<tr><th id="512">512</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" title='llvm::ARMTargetLowering::getExceptionPointerRegister' data-ref="_ZNK4llvm17ARMTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE">getExceptionPointerRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col3 decl" id="753PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="753PersonalityFn">PersonalityFn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="515">515</th><td><i class="doc">    /// exception typeid on entry to a landing pad.</i></td></tr>
<tr><th id="516">516</th><td>    <em>unsigned</em></td></tr>
<tr><th id="517">517</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" title='llvm::ARMTargetLowering::getExceptionSelectorRegister' data-ref="_ZNK4llvm17ARMTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE">getExceptionSelectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col4 decl" id="754PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="754PersonalityFn">PersonalityFn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering7makeDMBERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEENS_6ARM_MB7MemBOptE" title='llvm::ARMTargetLowering::makeDMB' data-ref="_ZNK4llvm17ARMTargetLowering7makeDMBERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEENS_6ARM_MB7MemBOptE">makeDMB</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col5 decl" id="755Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="755Builder">Builder</dfn>, <span class="namespace">ARM_MB::</span><a class="type" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARM_MB::MemBOpt" title='llvm::ARM_MB::MemBOpt' data-ref="llvm::ARM_MB::MemBOpt">MemBOpt</a> <dfn class="local col6 decl" id="756Domain" title='Domain' data-type='ARM_MB::MemBOpt' data-ref="756Domain">Domain</dfn>) <em>const</em>;</td></tr>
<tr><th id="520">520</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE" title='llvm::ARMTargetLowering::emitLoadLinked' data-ref="_ZNK4llvm17ARMTargetLowering14emitLoadLinkedERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueENS_14AtomicOrderingE">emitLoadLinked</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col7 decl" id="757Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="757Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="758Addr" title='Addr' data-type='llvm::Value *' data-ref="758Addr">Addr</dfn>,</td></tr>
<tr><th id="521">521</th><td>                          <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col9 decl" id="759Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="759Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="522">522</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE" title='llvm::ARMTargetLowering::emitStoreConditional' data-ref="_ZNK4llvm17ARMTargetLowering20emitStoreConditionalERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES7_NS_14AtomicOrderingE">emitStoreConditional</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col0 decl" id="760Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="760Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="761Val" title='Val' data-type='llvm::Value *' data-ref="761Val">Val</dfn>,</td></tr>
<tr><th id="523">523</th><td>                                <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="762Addr" title='Addr' data-type='llvm::Value *' data-ref="762Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col3 decl" id="763Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="763Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE" title='llvm::ARMTargetLowering::emitAtomicCmpXchgNoStoreLLBalance' data-ref="_ZNK4llvm17ARMTargetLowering33emitAtomicCmpXchgNoStoreLLBalanceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEE">emitAtomicCmpXchgNoStoreLLBalance</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col4 decl" id="764Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="764Builder">Builder</dfn>) <em>const</em> override;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering16emitLeadingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE" title='llvm::ARMTargetLowering::emitLeadingFence' data-ref="_ZNK4llvm17ARMTargetLowering16emitLeadingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE">emitLeadingFence</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col5 decl" id="765Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="765Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="766Inst" title='Inst' data-type='llvm::Instruction *' data-ref="766Inst">Inst</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col7 decl" id="767Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="767Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="529">529</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering17emitTrailingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE" title='llvm::ARMTargetLowering::emitTrailingFence' data-ref="_ZNK4llvm17ARMTargetLowering17emitTrailingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE">emitTrailingFence</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col8 decl" id="768Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="768Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="769Inst" title='Inst' data-type='llvm::Instruction *' data-ref="769Inst">Inst</dfn>,</td></tr>
<tr><th id="530">530</th><td>                                   <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col0 decl" id="770Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="770Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>    <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering31getMaxSupportedInterleaveFactorEv" title='llvm::ARMTargetLowering::getMaxSupportedInterleaveFactor' data-ref="_ZNK4llvm17ARMTargetLowering31getMaxSupportedInterleaveFactorEv">getMaxSupportedInterleaveFactor</dfn>() <em>const</em> override { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj" title='llvm::ARMTargetLowering::lowerInterleavedLoad' data-ref="_ZNK4llvm17ARMTargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj">lowerInterleavedLoad</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col1 decl" id="771LI" title='LI' data-type='llvm::LoadInst *' data-ref="771LI">LI</dfn>,</td></tr>
<tr><th id="535">535</th><td>                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst">ShuffleVectorInst</a> *&gt; <dfn class="local col2 decl" id="772Shuffles" title='Shuffles' data-type='ArrayRef&lt;llvm::ShuffleVectorInst *&gt;' data-ref="772Shuffles">Shuffles</dfn>,</td></tr>
<tr><th id="536">536</th><td>                              <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="773Indices" title='Indices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="773Indices">Indices</dfn>,</td></tr>
<tr><th id="537">537</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="774Factor" title='Factor' data-type='unsigned int' data-ref="774Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="538">538</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj" title='llvm::ARMTargetLowering::lowerInterleavedStore' data-ref="_ZNK4llvm17ARMTargetLowering21lowerInterleavedStoreEPNS_9StoreInstEPNS_17ShuffleVectorInstEj">lowerInterleavedStore</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col5 decl" id="775SI" title='SI' data-type='llvm::StoreInst *' data-ref="775SI">SI</dfn>, <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ShuffleVectorInst" title='llvm::ShuffleVectorInst' data-ref="llvm::ShuffleVectorInst">ShuffleVectorInst</a> *<dfn class="local col6 decl" id="776SVI" title='SVI' data-type='llvm::ShuffleVectorInst *' data-ref="776SVI">SVI</dfn>,</td></tr>
<tr><th id="539">539</th><td>                               <em>unsigned</em> <dfn class="local col7 decl" id="777Factor" title='Factor' data-type='unsigned int' data-ref="777Factor">Factor</dfn>) <em>const</em> override;</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE" title='llvm::ARMTargetLowering::shouldInsertFencesForAtomic' data-ref="_ZNK4llvm17ARMTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE">shouldInsertFencesForAtomic</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="778I" title='I' data-type='const llvm::Instruction *' data-ref="778I">I</dfn>) <em>const</em> override;</td></tr>
<tr><th id="542">542</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="543">543</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE" title='llvm::ARMTargetLowering::shouldExpandAtomicLoadInIR' data-ref="_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE">shouldExpandAtomicLoadInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col9 decl" id="779LI" title='LI' data-type='llvm::LoadInst *' data-ref="779LI">LI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="544">544</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE" title='llvm::ARMTargetLowering::shouldExpandAtomicStoreInIR' data-ref="_ZNK4llvm17ARMTargetLowering27shouldExpandAtomicStoreInIREPNS_9StoreInstE">shouldExpandAtomicStoreInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a> *<dfn class="local col0 decl" id="780SI" title='SI' data-type='llvm::StoreInst *' data-ref="780SI">SI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="545">545</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="546">546</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::ARMTargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> *<dfn class="local col1 decl" id="781AI" title='AI' data-type='llvm::AtomicRMWInst *' data-ref="781AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="547">547</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind">AtomicExpansionKind</a></td></tr>
<tr><th id="548">548</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE" title='llvm::ARMTargetLowering::shouldExpandAtomicCmpXchgInIR' data-ref="_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE">shouldExpandAtomicCmpXchgInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst">AtomicCmpXchgInst</a> *<dfn class="local col2 decl" id="782AI" title='AI' data-type='llvm::AtomicCmpXchgInst *' data-ref="782AI">AI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering21useLoadStackGuardNodeEv" title='llvm::ARMTargetLowering::useLoadStackGuardNode' data-ref="_ZNK4llvm17ARMTargetLowering21useLoadStackGuardNodeEv">useLoadStackGuardNode</dfn>() <em>const</em> override;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering25canCombineStoreAndExtractEPNS_4TypeEPNS_5ValueERj" title='llvm::ARMTargetLowering::canCombineStoreAndExtract' data-ref="_ZNK4llvm17ARMTargetLowering25canCombineStoreAndExtractEPNS_4TypeEPNS_5ValueERj">canCombineStoreAndExtract</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="783VectorTy" title='VectorTy' data-type='llvm::Type *' data-ref="783VectorTy">VectorTy</dfn>, <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="784Idx" title='Idx' data-type='llvm::Value *' data-ref="784Idx">Idx</dfn>,</td></tr>
<tr><th id="553">553</th><td>                                   <em>unsigned</em> &amp;<dfn class="local col5 decl" id="785Cost" title='Cost' data-type='unsigned int &amp;' data-ref="785Cost">Cost</dfn>) <em>const</em> override;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE" title='llvm::ARMTargetLowering::canMergeStoresTo' data-ref="_ZNK4llvm17ARMTargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE">canMergeStoresTo</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="786AddressSpace" title='AddressSpace' data-type='unsigned int' data-ref="786AddressSpace">AddressSpace</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="787MemVT" title='MemVT' data-type='llvm::EVT' data-ref="787MemVT">MemVT</dfn>,</td></tr>
<tr><th id="556">556</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="788DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="788DAG">DAG</dfn>) <em>const</em> override {</td></tr>
<tr><th id="557">557</th><td>      <i>// Do not merge to larger than i32.</i></td></tr>
<tr><th id="558">558</th><td>      <b>return</b> (<a class="local col7 ref" href="#787MemVT" title='MemVT' data-ref="787MemVT">MemVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT13getSizeInBitsEv" title='llvm::EVT::getSizeInBits' data-ref="_ZNK4llvm3EVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>32</var>);</td></tr>
<tr><th id="559">559</th><td>    }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCttzEv" title='llvm::ARMTargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="562">562</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCtlzEv" title='llvm::ARMTargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm17ARMTargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE" title='llvm::ARMTargetLowering::convertSetCCLogicToBitwiseLogic' data-ref="_ZNK4llvm17ARMTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE">convertSetCCLogicToBitwiseLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="789VT" title='VT' data-type='llvm::EVT' data-ref="789VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="565">565</th><td>      <b>return</b> <a class="local col9 ref" href="#789VT" title='VT' data-ref="789VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isScalarIntegerEv" title='llvm::EVT::isScalarInteger' data-ref="_ZNK4llvm3EVT15isScalarIntegerEv">isScalarInteger</a>();</td></tr>
<tr><th id="566">566</th><td>    }</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering17supportSwiftErrorEv" title='llvm::ARMTargetLowering::supportSwiftError' data-ref="_ZNK4llvm17ARMTargetLowering17supportSwiftErrorEv">supportSwiftError</dfn>() <em>const</em> override {</td></tr>
<tr><th id="569">569</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="570">570</th><td>    }</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering16hasStandaloneRemENS_3EVTE" title='llvm::ARMTargetLowering::hasStandaloneRem' data-ref="_ZNK4llvm17ARMTargetLowering16hasStandaloneRemENS_3EVTE">hasStandaloneRem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="790VT" title='VT' data-type='llvm::EVT' data-ref="790VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="573">573</th><td>      <b>return</b> <a class="member" href="#llvm::ARMTargetLowering::HasStandaloneRem" title='llvm::ARMTargetLowering::HasStandaloneRem' data-ref="llvm::ARMTargetLowering::HasStandaloneRem">HasStandaloneRem</a>;</td></tr>
<tr><th id="574">574</th><td>    }</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE" title='llvm::ARMTargetLowering::shouldExpandShift' data-ref="_ZNK4llvm17ARMTargetLowering17shouldExpandShiftERNS_12SelectionDAGEPNS_6SDNodeE">shouldExpandShift</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="791DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="791DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="792N" title='N' data-type='llvm::SDNode *' data-ref="792N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17CCAssignFnForCallEjb" title='llvm::ARMTargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm17ARMTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="793CC" title='CC' data-type='CallingConv::ID' data-ref="793CC">CC</dfn>, <em>bool</em> <dfn class="local col4 decl" id="794isVarArg" title='isVarArg' data-type='bool' data-ref="794isVarArg">isVarArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="579">579</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering19CCAssignFnForReturnEjb" title='llvm::ARMTargetLowering::CCAssignFnForReturn' data-ref="_ZNK4llvm17ARMTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="795CC" title='CC' data-type='CallingConv::ID' data-ref="795CC">CC</dfn>, <em>bool</em> <dfn class="local col6 decl" id="796isVarArg" title='isVarArg' data-type='bool' data-ref="796isVarArg">isVarArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>    <i class="doc">/// Returns true if<span class="command"> \p</span> <span class="arg">VecTy</span> is a legal interleaved access type. This</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">    /// function checks the vector element type and the overall width of the</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">    /// vector.</i></td></tr>
<tr><th id="584">584</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE" title='llvm::ARMTargetLowering::isLegalInterleavedAccessType' data-ref="_ZNK4llvm17ARMTargetLowering28isLegalInterleavedAccessTypeEPNS_10VectorTypeERKNS_10DataLayoutE">isLegalInterleavedAccessType</dfn>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col7 decl" id="797VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="797VecTy">VecTy</dfn>,</td></tr>
<tr><th id="585">585</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col8 decl" id="798DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="798DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering21alignLoopsWithOptSizeEv" title='llvm::ARMTargetLowering::alignLoopsWithOptSize' data-ref="_ZNK4llvm17ARMTargetLowering21alignLoopsWithOptSizeEv">alignLoopsWithOptSize</dfn>() <em>const</em> override;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>    <i class="doc">/// Returns the number of interleaved accesses that will be generated when</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">    /// lowering accesses of the given type.</i></td></tr>
<tr><th id="591">591</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE" title='llvm::ARMTargetLowering::getNumInterleavedAccesses' data-ref="_ZNK4llvm17ARMTargetLowering25getNumInterleavedAccessesEPNS_10VectorTypeERKNS_10DataLayoutE">getNumInterleavedAccesses</dfn>(<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a> *<dfn class="local col9 decl" id="799VecTy" title='VecTy' data-type='llvm::VectorType *' data-ref="799VecTy">VecTy</dfn>,</td></tr>
<tr><th id="592">592</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col0 decl" id="800DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="800DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering16finalizeLoweringERNS_15MachineFunctionE" title='llvm::ARMTargetLowering::finalizeLowering' data-ref="_ZNK4llvm17ARMTargetLowering16finalizeLoweringERNS_15MachineFunctionE">finalizeLowering</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="801MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="801MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>    <i class="doc">/// Return the correct alignment for the current calling convention.</i></td></tr>
<tr><th id="597">597</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering29getABIAlignmentForCallingConvEPNS_4TypeENS_10DataLayoutE" title='llvm::ARMTargetLowering::getABIAlignmentForCallingConv' data-ref="_ZNK4llvm17ARMTargetLowering29getABIAlignmentForCallingConvEPNS_4TypeENS_10DataLayoutE">getABIAlignmentForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="802ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="802ArgTy">ArgTy</dfn>,</td></tr>
<tr><th id="598">598</th><td>                                           <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> <dfn class="local col3 decl" id="803DL" title='DL' data-type='llvm::DataLayout' data-ref="803DL">DL</dfn>) <em>const</em> override;</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE" title='llvm::ARMTargetLowering::isDesirableToCommuteWithShift' data-ref="_ZNK4llvm17ARMTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE">isDesirableToCommuteWithShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="804N" title='N' data-type='const llvm::SDNode *' data-ref="804N">N</dfn>,</td></tr>
<tr><th id="601">601</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel" title='llvm::CombineLevel' data-ref="llvm::CombineLevel">CombineLevel</a> <dfn class="local col5 decl" id="805Level" title='Level' data-type='llvm::CombineLevel' data-ref="805Level">Level</dfn>) <em>const</em> override;</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering33shouldFoldConstantShiftPairToMaskEPKNS_6SDNodeENS_12CombineLevelE" title='llvm::ARMTargetLowering::shouldFoldConstantShiftPairToMask' data-ref="_ZNK4llvm17ARMTargetLowering33shouldFoldConstantShiftPairToMaskEPKNS_6SDNodeENS_12CombineLevelE">shouldFoldConstantShiftPairToMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="806N" title='N' data-type='const llvm::SDNode *' data-ref="806N">N</dfn>,</td></tr>
<tr><th id="604">604</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/DAGCombine.h.html#llvm::CombineLevel" title='llvm::CombineLevel' data-ref="llvm::CombineLevel">CombineLevel</a> <dfn class="local col7 decl" id="807Level" title='Level' data-type='llvm::CombineLevel' data-ref="807Level">Level</dfn>) <em>const</em> override;</td></tr>
<tr><th id="605">605</th><td>  <b>protected</b>:</td></tr>
<tr><th id="606">606</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;</td></tr>
<tr><th id="607">607</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE" title='llvm::ARMTargetLowering::findRepresentativeClass' data-ref="_ZNK4llvm17ARMTargetLowering23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE">findRepresentativeClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="808TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="808TRI">TRI</dfn>,</td></tr>
<tr><th id="608">608</th><td>                            <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="809VT" title='VT' data-type='llvm::MVT' data-ref="809VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <b>private</b>:</td></tr>
<tr><th id="611">611</th><td>    <i class="doc">/// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">    /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="613">613</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="decl" id="llvm::ARMTargetLowering::Subtarget" title='llvm::ARMTargetLowering::Subtarget' data-ref="llvm::ARMTargetLowering::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::ARMTargetLowering::RegInfo" title='llvm::ARMTargetLowering::RegInfo' data-ref="llvm::ARMTargetLowering::RegInfo">RegInfo</dfn>;</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl" id="llvm::ARMTargetLowering::Itins" title='llvm::ARMTargetLowering::Itins' data-ref="llvm::ARMTargetLowering::Itins">Itins</dfn>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>    <i class="doc">/// ARMPCLabelIndex - Keep track of the number of ARM PC labels created.</i></td></tr>
<tr><th id="620">620</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::ARMTargetLowering::ARMPCLabelIndex" title='llvm::ARMTargetLowering::ARMPCLabelIndex' data-ref="llvm::ARMTargetLowering::ARMPCLabelIndex">ARMPCLabelIndex</dfn>;</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>    <i>// TODO: remove this, and have shouldInsertFencesForAtomic do the proper</i></td></tr>
<tr><th id="623">623</th><td><i>    // check.</i></td></tr>
<tr><th id="624">624</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ARMTargetLowering::InsertFencesForAtomic" title='llvm::ARMTargetLowering::InsertFencesForAtomic' data-ref="llvm::ARMTargetLowering::InsertFencesForAtomic">InsertFencesForAtomic</dfn>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>    <em>bool</em> <dfn class="decl" id="llvm::ARMTargetLowering::HasStandaloneRem" title='llvm::ARMTargetLowering::HasStandaloneRem' data-ref="llvm::ARMTargetLowering::HasStandaloneRem">HasStandaloneRem</dfn> = <b>true</b>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ARMTargetLowering14addTypeForNEONENS_3MVTES1_S1_" title='llvm::ARMTargetLowering::addTypeForNEON' data-ref="_ZN4llvm17ARMTargetLowering14addTypeForNEONENS_3MVTES1_S1_">addTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="810VT" title='VT' data-type='llvm::MVT' data-ref="810VT">VT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="811PromotedLdStVT" title='PromotedLdStVT' data-type='llvm::MVT' data-ref="811PromotedLdStVT">PromotedLdStVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="812PromotedBitwiseVT" title='PromotedBitwiseVT' data-type='llvm::MVT' data-ref="812PromotedBitwiseVT">PromotedBitwiseVT</dfn>);</td></tr>
<tr><th id="629">629</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ARMTargetLowering16addDRTypeForNEONENS_3MVTE" title='llvm::ARMTargetLowering::addDRTypeForNEON' data-ref="_ZN4llvm17ARMTargetLowering16addDRTypeForNEONENS_3MVTE">addDRTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="813VT" title='VT' data-type='llvm::MVT' data-ref="813VT">VT</dfn>);</td></tr>
<tr><th id="630">630</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm17ARMTargetLowering16addQRTypeForNEONENS_3MVTE" title='llvm::ARMTargetLowering::addQRTypeForNEON' data-ref="_ZN4llvm17ARMTargetLowering16addQRTypeForNEONENS_3MVTE">addQRTypeForNEON</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="814VT" title='VT' data-type='llvm::MVT' data-ref="814VT">VT</dfn>);</td></tr>
<tr><th id="631">631</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering13getARMXALUOOpENS_7SDValueERNS_12SelectionDAGERS1_" title='llvm::ARMTargetLowering::getARMXALUOOp' data-ref="_ZNK4llvm17ARMTargetLowering13getARMXALUOOpENS_7SDValueERNS_12SelectionDAGERS1_">getARMXALUOOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="815Op" title='Op' data-type='llvm::SDValue' data-ref="815Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="816DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="816DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="817ARMcc" title='ARMcc' data-type='llvm::SDValue &amp;' data-ref="817ARMcc">ARMcc</dfn>) <em>const</em>;</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>    <b>using</b> <dfn class="typedef" id="llvm::ARMTargetLowering::RegsToPassVector" title='llvm::ARMTargetLowering::RegsToPassVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, SDValue&gt;, 8&gt;' data-ref="llvm::ARMTargetLowering::RegsToPassVector">RegsToPassVector</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;, <var>8</var>&gt;;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering16PassF64ArgInRegsERKNS_5SDLocERNS_12SelectionDAGENS_7SDValueERS6_RNS_11SmallVectorISt4pairIjS6_ELj8EEERNS_11CCValAssignES8759968" title='llvm::ARMTargetLowering::PassF64ArgInRegs' data-ref="_ZNK4llvm17ARMTargetLowering16PassF64ArgInRegsERKNS_5SDLocERNS_12SelectionDAGENS_7SDValueERS6_RNS_11SmallVectorISt4pairIjS6_ELj8EEERNS_11CCValAssignES8759968">PassF64ArgInRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="818dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="818dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="819DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="819DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="820Chain" title='Chain' data-type='llvm::SDValue' data-ref="820Chain">Chain</dfn>,</td></tr>
<tr><th id="636">636</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="821Arg" title='Arg' data-type='llvm::SDValue &amp;' data-ref="821Arg">Arg</dfn>, <a class="typedef" href="#llvm::ARMTargetLowering::RegsToPassVector" title='llvm::ARMTargetLowering::RegsToPassVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, SDValue&gt;, 8&gt;' data-ref="llvm::ARMTargetLowering::RegsToPassVector">RegsToPassVector</a> &amp;<dfn class="local col2 decl" id="822RegsToPass" title='RegsToPass' data-type='RegsToPassVector &amp;' data-ref="822RegsToPass">RegsToPass</dfn>,</td></tr>
<tr><th id="637">637</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col3 decl" id="823VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="823VA">VA</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col4 decl" id="824NextVA" title='NextVA' data-type='llvm::CCValAssign &amp;' data-ref="824NextVA">NextVA</dfn>,</td></tr>
<tr><th id="638">638</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="825StackPtr" title='StackPtr' data-type='llvm::SDValue &amp;' data-ref="825StackPtr">StackPtr</dfn>,</td></tr>
<tr><th id="639">639</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="826MemOpChains" title='MemOpChains' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="826MemOpChains">MemOpChains</dfn>,</td></tr>
<tr><th id="640">640</th><td>                          <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col7 decl" id="827Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="827Flags">Flags</dfn>) <em>const</em>;</td></tr>
<tr><th id="641">641</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20GetF64FormalArgumentERNS_11CCValAssignES2_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::ARMTargetLowering::GetF64FormalArgument' data-ref="_ZNK4llvm17ARMTargetLowering20GetF64FormalArgumentERNS_11CCValAssignES2_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE">GetF64FormalArgument</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col8 decl" id="828VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="828VA">VA</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col9 decl" id="829NextVA" title='NextVA' data-type='llvm::CCValAssign &amp;' data-ref="829NextVA">NextVA</dfn>,</td></tr>
<tr><th id="642">642</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="830Root" title='Root' data-type='llvm::SDValue &amp;' data-ref="830Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="831DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="831DAG">DAG</dfn>,</td></tr>
<tr><th id="643">643</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="832dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="832dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering23getEffectiveCallingConvEjb" title='llvm::ARMTargetLowering::getEffectiveCallingConv' data-ref="_ZNK4llvm17ARMTargetLowering23getEffectiveCallingConvEjb">getEffectiveCallingConv</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="833CC" title='CC' data-type='CallingConv::ID' data-ref="833CC">CC</dfn>,</td></tr>
<tr><th id="646">646</th><td>                                            <em>bool</em> <dfn class="local col4 decl" id="834isVarArg" title='isVarArg' data-type='bool' data-ref="834isVarArg">isVarArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="647">647</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17CCAssignFnForNodeEjbb" title='llvm::ARMTargetLowering::CCAssignFnForNode' data-ref="_ZNK4llvm17ARMTargetLowering17CCAssignFnForNodeEjbb">CCAssignFnForNode</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="835CC" title='CC' data-type='CallingConv::ID' data-ref="835CC">CC</dfn>, <em>bool</em> <dfn class="local col6 decl" id="836Return" title='Return' data-type='bool' data-ref="836Return">Return</dfn>,</td></tr>
<tr><th id="648">648</th><td>                                  <em>bool</em> <dfn class="local col7 decl" id="837isVarArg" title='isVarArg' data-type='bool' data-ref="837isVarArg">isVarArg</dfn>) <em>const</em>;</td></tr>
<tr><th id="649">649</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering16LowerMemOpCallToENS_7SDValueES1_S1_RKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssignENS_3ISD10ArgFlagsTyE" title='llvm::ARMTargetLowering::LowerMemOpCallTo' data-ref="_ZNK4llvm17ARMTargetLowering16LowerMemOpCallToENS_7SDValueES1_S1_RKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssignENS_3ISD10ArgFlagsTyE">LowerMemOpCallTo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="838Chain" title='Chain' data-type='llvm::SDValue' data-ref="838Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="839StackPtr" title='StackPtr' data-type='llvm::SDValue' data-ref="839StackPtr">StackPtr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="840Arg" title='Arg' data-type='llvm::SDValue' data-ref="840Arg">Arg</dfn>,</td></tr>
<tr><th id="650">650</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="841dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="841dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="842DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="842DAG">DAG</dfn>,</td></tr>
<tr><th id="651">651</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col3 decl" id="843VA" title='VA' data-type='const llvm::CCValAssign &amp;' data-ref="843VA">VA</dfn>,</td></tr>
<tr><th id="652">652</th><td>                             <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col4 decl" id="844Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="844Flags">Flags</dfn>) <em>const</em>;</td></tr>
<tr><th id="653">653</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering19LowerEH_SJLJ_SETJMPENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerEH_SJLJ_SETJMP' data-ref="_ZNK4llvm17ARMTargetLowering19LowerEH_SJLJ_SETJMPENS_7SDValueERNS_12SelectionDAGE">LowerEH_SJLJ_SETJMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="845Op" title='Op' data-type='llvm::SDValue' data-ref="845Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="846DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="846DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="654">654</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20LowerEH_SJLJ_LONGJMPENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerEH_SJLJ_LONGJMP' data-ref="_ZNK4llvm17ARMTargetLowering20LowerEH_SJLJ_LONGJMPENS_7SDValueERNS_12SelectionDAGE">LowerEH_SJLJ_LONGJMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="847Op" title='Op' data-type='llvm::SDValue' data-ref="847Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="848DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="848DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="655">655</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering27LowerEH_SJLJ_SETUP_DISPATCHENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerEH_SJLJ_SETUP_DISPATCH' data-ref="_ZNK4llvm17ARMTargetLowering27LowerEH_SJLJ_SETUP_DISPATCHENS_7SDValueERNS_12SelectionDAGE">LowerEH_SJLJ_SETUP_DISPATCH</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="849Op" title='Op' data-type='llvm::SDValue' data-ref="849Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="850DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="850DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="656">656</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE" title='llvm::ARMTargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm17ARMTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE">LowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="851Op" title='Op' data-type='llvm::SDValue' data-ref="851Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="852DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="852DAG">DAG</dfn>,</td></tr>
<tr><th id="657">657</th><td>                                    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="local col3 decl" id="853Subtarget" title='Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="853Subtarget">Subtarget</dfn>) <em>const</em>;</td></tr>
<tr><th id="658">658</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerBlockAddress' data-ref="_ZNK4llvm17ARMTargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE">LowerBlockAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="854Op" title='Op' data-type='llvm::SDValue' data-ref="854Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="855DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="855DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="659">659</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerConstantPool' data-ref="_ZNK4llvm17ARMTargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE">LowerConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="856Op" title='Op' data-type='llvm::SDValue' data-ref="856Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="857DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="857DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="660">660</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm17ARMTargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="858Op" title='Op' data-type='llvm::SDValue' data-ref="858Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="859DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="859DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="661">661</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering24LowerGlobalAddressDarwinENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalAddressDarwin' data-ref="_ZNK4llvm17ARMTargetLowering24LowerGlobalAddressDarwinENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddressDarwin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="860Op" title='Op' data-type='llvm::SDValue' data-ref="860Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="861DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="861DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="662">662</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering21LowerGlobalAddressELFENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalAddressELF' data-ref="_ZNK4llvm17ARMTargetLowering21LowerGlobalAddressELFENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddressELF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="862Op" title='Op' data-type='llvm::SDValue' data-ref="862Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="863DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="863DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="663">663</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering25LowerGlobalAddressWindowsENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalAddressWindows' data-ref="_ZNK4llvm17ARMTargetLowering25LowerGlobalAddressWindowsENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddressWindows</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="864Op" title='Op' data-type='llvm::SDValue' data-ref="864Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="865DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="865DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="664">664</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalTLSAddress' data-ref="_ZNK4llvm17ARMTargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="866Op" title='Op' data-type='llvm::SDValue' data-ref="866Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="867DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="867DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="665">665</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering29LowerToTLSGeneralDynamicModelEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerToTLSGeneralDynamicModel' data-ref="_ZNK4llvm17ARMTargetLowering29LowerToTLSGeneralDynamicModelEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGE">LowerToTLSGeneralDynamicModel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col8 decl" id="868GA" title='GA' data-type='llvm::GlobalAddressSDNode *' data-ref="868GA">GA</dfn>,</td></tr>
<tr><th id="666">666</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="869DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="869DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="667">667</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20LowerToTLSExecModelsEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGENS_8TLSModel5ModelE" title='llvm::ARMTargetLowering::LowerToTLSExecModels' data-ref="_ZNK4llvm17ARMTargetLowering20LowerToTLSExecModelsEPNS_19GlobalAddressSDNodeERNS_12SelectionDAGENS_8TLSModel5ModelE">LowerToTLSExecModels</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col0 decl" id="870GA" title='GA' data-type='llvm::GlobalAddressSDNode *' data-ref="870GA">GA</dfn>,</td></tr>
<tr><th id="668">668</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="871DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="871DAG">DAG</dfn>,</td></tr>
<tr><th id="669">669</th><td>                                 <span class="namespace">TLSModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::TLSModel::Model" title='llvm::TLSModel::Model' data-ref="llvm::TLSModel::Model">Model</a> <dfn class="local col2 decl" id="872model" title='model' data-type='TLSModel::Model' data-ref="872model">model</dfn>) <em>const</em>;</td></tr>
<tr><th id="670">670</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering27LowerGlobalTLSAddressDarwinENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalTLSAddressDarwin' data-ref="_ZNK4llvm17ARMTargetLowering27LowerGlobalTLSAddressDarwinENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddressDarwin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="873Op" title='Op' data-type='llvm::SDValue' data-ref="873Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="874DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="874DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="671">671</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering28LowerGlobalTLSAddressWindowsENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGlobalTLSAddressWindows' data-ref="_ZNK4llvm17ARMTargetLowering28LowerGlobalTLSAddressWindowsENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddressWindows</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="875Op" title='Op' data-type='llvm::SDValue' data-ref="875Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="876DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="876DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="672">672</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering24LowerGLOBAL_OFFSET_TABLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerGLOBAL_OFFSET_TABLE' data-ref="_ZNK4llvm17ARMTargetLowering24LowerGLOBAL_OFFSET_TABLEENS_7SDValueERNS_12SelectionDAGE">LowerGLOBAL_OFFSET_TABLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="877Op" title='Op' data-type='llvm::SDValue' data-ref="877Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="878DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="878DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="673">673</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerBR_JT' data-ref="_ZNK4llvm17ARMTargetLowering10LowerBR_JTENS_7SDValueERNS_12SelectionDAGE">LowerBR_JT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="879Op" title='Op' data-type='llvm::SDValue' data-ref="879Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="880DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="880DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="674">674</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering15LowerSignedALUOENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerSignedALUO' data-ref="_ZNK4llvm17ARMTargetLowering15LowerSignedALUOENS_7SDValueERNS_12SelectionDAGE">LowerSignedALUO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="881Op" title='Op' data-type='llvm::SDValue' data-ref="881Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="882DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="882DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="675">675</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17LowerUnsignedALUOENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerUnsignedALUO' data-ref="_ZNK4llvm17ARMTargetLowering17LowerUnsignedALUOENS_7SDValueERNS_12SelectionDAGE">LowerUnsignedALUO</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="883Op" title='Op' data-type='llvm::SDValue' data-ref="883Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="884DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="884DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="676">676</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerSELECT' data-ref="_ZNK4llvm17ARMTargetLowering11LowerSELECTENS_7SDValueERNS_12SelectionDAGE">LowerSELECT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="885Op" title='Op' data-type='llvm::SDValue' data-ref="885Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="886DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="886DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="677">677</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerSELECT_CC' data-ref="_ZNK4llvm17ARMTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE">LowerSELECT_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="887Op" title='Op' data-type='llvm::SDValue' data-ref="887Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="888DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="888DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="678">678</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerBRCOND' data-ref="_ZNK4llvm17ARMTargetLowering11LowerBRCONDENS_7SDValueERNS_12SelectionDAGE">LowerBRCOND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="889Op" title='Op' data-type='llvm::SDValue' data-ref="889Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="890DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="890DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="679">679</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerBR_CC' data-ref="_ZNK4llvm17ARMTargetLowering10LowerBR_CCENS_7SDValueERNS_12SelectionDAGE">LowerBR_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="891Op" title='Op' data-type='llvm::SDValue' data-ref="891Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="892DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="892DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="680">680</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFCOPYSIGN' data-ref="_ZNK4llvm17ARMTargetLowering14LowerFCOPYSIGNENS_7SDValueERNS_12SelectionDAGE">LowerFCOPYSIGN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="893Op" title='Op' data-type='llvm::SDValue' data-ref="893Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="894DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="894DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="681">681</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm17ARMTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="895Op" title='Op' data-type='llvm::SDValue' data-ref="895Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="896DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="896DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="682">682</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFRAMEADDR' data-ref="_ZNK4llvm17ARMTargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE">LowerFRAMEADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="897Op" title='Op' data-type='llvm::SDValue' data-ref="897Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="898DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="898DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="683">683</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerShiftRightParts' data-ref="_ZNK4llvm17ARMTargetLowering20LowerShiftRightPartsENS_7SDValueERNS_12SelectionDAGE">LowerShiftRightParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="899Op" title='Op' data-type='llvm::SDValue' data-ref="899Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="900DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="900DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="684">684</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerShiftLeftParts' data-ref="_ZNK4llvm17ARMTargetLowering19LowerShiftLeftPartsENS_7SDValueERNS_12SelectionDAGE">LowerShiftLeftParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="901Op" title='Op' data-type='llvm::SDValue' data-ref="901Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="902DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="902DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="685">685</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFLT_ROUNDS_' data-ref="_ZNK4llvm17ARMTargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE">LowerFLT_ROUNDS_</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="903Op" title='Op' data-type='llvm::SDValue' data-ref="903Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="904DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="904DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="686">686</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering15LowerConstantFPENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE" title='llvm::ARMTargetLowering::LowerConstantFP' data-ref="_ZNK4llvm17ARMTargetLowering15LowerConstantFPENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE">LowerConstantFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="905Op" title='Op' data-type='llvm::SDValue' data-ref="905Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="906DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="906DAG">DAG</dfn>,</td></tr>
<tr><th id="687">687</th><td>                            <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="local col7 decl" id="907ST" title='ST' data-type='const llvm::ARMSubtarget *' data-ref="907ST">ST</dfn>) <em>const</em>;</td></tr>
<tr><th id="688">688</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE" title='llvm::ARMTargetLowering::LowerBUILD_VECTOR' data-ref="_ZNK4llvm17ARMTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGEPKNS_12ARMSubtargetE">LowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="908Op" title='Op' data-type='llvm::SDValue' data-ref="908Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="909DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="909DAG">DAG</dfn>,</td></tr>
<tr><th id="689">689</th><td>                              <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="local col0 decl" id="910ST" title='ST' data-type='const llvm::ARMSubtarget *' data-ref="910ST">ST</dfn>) <em>const</em>;</td></tr>
<tr><th id="690">690</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFSINCOS' data-ref="_ZNK4llvm17ARMTargetLowering12LowerFSINCOSENS_7SDValueERNS_12SelectionDAGE">LowerFSINCOS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="911Op" title='Op' data-type='llvm::SDValue' data-ref="911Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="912DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="912DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="691">691</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering11LowerDivRemENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerDivRem' data-ref="_ZNK4llvm17ARMTargetLowering11LowerDivRemENS_7SDValueERNS_12SelectionDAGE">LowerDivRem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="913Op" title='Op' data-type='llvm::SDValue' data-ref="913Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="914DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="914DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="692">692</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering16LowerDIV_WindowsENS_7SDValueERNS_12SelectionDAGEb" title='llvm::ARMTargetLowering::LowerDIV_Windows' data-ref="_ZNK4llvm17ARMTargetLowering16LowerDIV_WindowsENS_7SDValueERNS_12SelectionDAGEb">LowerDIV_Windows</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="915Op" title='Op' data-type='llvm::SDValue' data-ref="915Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="916DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="916DAG">DAG</dfn>, <em>bool</em> <dfn class="local col7 decl" id="917Signed" title='Signed' data-type='bool' data-ref="917Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="693">693</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17ExpandDIV_WindowsENS_7SDValueERNS_12SelectionDAGEbRNS_15SmallVectorImplIS1_EE" title='llvm::ARMTargetLowering::ExpandDIV_Windows' data-ref="_ZNK4llvm17ARMTargetLowering17ExpandDIV_WindowsENS_7SDValueERNS_12SelectionDAGEbRNS_15SmallVectorImplIS1_EE">ExpandDIV_Windows</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="918Op" title='Op' data-type='llvm::SDValue' data-ref="918Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="919DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="919DAG">DAG</dfn>, <em>bool</em> <dfn class="local col0 decl" id="920Signed" title='Signed' data-type='bool' data-ref="920Signed">Signed</dfn>,</td></tr>
<tr><th id="694">694</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="921Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="921Results">Results</dfn>) <em>const</em>;</td></tr>
<tr><th id="695">695</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering22LowerWindowsDIVLibCallENS_7SDValueERNS_12SelectionDAGEbRS1_" title='llvm::ARMTargetLowering::LowerWindowsDIVLibCall' data-ref="_ZNK4llvm17ARMTargetLowering22LowerWindowsDIVLibCallENS_7SDValueERNS_12SelectionDAGEbRS1_">LowerWindowsDIVLibCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="922Op" title='Op' data-type='llvm::SDValue' data-ref="922Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="923DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="923DAG">DAG</dfn>, <em>bool</em> <dfn class="local col4 decl" id="924Signed" title='Signed' data-type='bool' data-ref="924Signed">Signed</dfn>,</td></tr>
<tr><th id="696">696</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="925Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="925Chain">Chain</dfn>) <em>const</em>;</td></tr>
<tr><th id="697">697</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering8LowerREMEPNS_6SDNodeERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerREM' data-ref="_ZNK4llvm17ARMTargetLowering8LowerREMEPNS_6SDNodeERNS_12SelectionDAGE">LowerREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="926N" title='N' data-type='llvm::SDNode *' data-ref="926N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="927DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="927DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm17ARMTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="928Op" title='Op' data-type='llvm::SDValue' data-ref="928Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="929DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="929DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="699">699</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFP_ROUND' data-ref="_ZNK4llvm17ARMTargetLowering13LowerFP_ROUNDENS_7SDValueERNS_12SelectionDAGE">LowerFP_ROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="930Op" title='Op' data-type='llvm::SDValue' data-ref="930Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="931DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="931DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="700">700</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFP_EXTEND' data-ref="_ZNK4llvm17ARMTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE">LowerFP_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="932Op" title='Op' data-type='llvm::SDValue' data-ref="932Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="933DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="933DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="701">701</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerFP_TO_INT' data-ref="_ZNK4llvm17ARMTargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="934Op" title='Op' data-type='llvm::SDValue' data-ref="934Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="935DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="935DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="702">702</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerINT_TO_FP' data-ref="_ZNK4llvm17ARMTargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="936Op" title='Op' data-type='llvm::SDValue' data-ref="936Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="937DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="937DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="703">703</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering8lowerABSEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::lowerABS' data-ref="_ZNK4llvm17ARMTargetLowering8lowerABSEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">lowerABS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="938N" title='N' data-type='llvm::SDNode *' data-ref="938N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col9 decl" id="939Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="939Results">Results</dfn>,</td></tr>
<tr><th id="704">704</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="940DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="940DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::getRegisterByName' data-ref="_ZNK4llvm17ARMTargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE">getRegisterByName</dfn>(<em>const</em> <em>char</em>* <dfn class="local col1 decl" id="941RegName" title='RegName' data-type='const char *' data-ref="941RegName">RegName</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="942VT" title='VT' data-type='llvm::EVT' data-ref="942VT">VT</dfn>,</td></tr>
<tr><th id="707">707</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="943DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="943DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE" title='llvm::ARMTargetLowering::BuildSDIVPow2' data-ref="_ZNK4llvm17ARMTargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE">BuildSDIVPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="944N" title='N' data-type='llvm::SDNode *' data-ref="944N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="945Divisor" title='Divisor' data-type='const llvm::APInt &amp;' data-ref="945Divisor">Divisor</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="946DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="946DAG">DAG</dfn>,</td></tr>
<tr><th id="710">710</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt; &amp;<dfn class="local col7 decl" id="947Created" title='Created' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="947Created">Created</dfn>) <em>const</em> override;</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>    <i class="doc">/// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</i></td></tr>
<tr><th id="713">713</th><td><i class="doc">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</i></td></tr>
<tr><th id="714">714</th><td><i class="doc">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</i></td></tr>
<tr><th id="715">715</th><td><i class="doc">    /// expanded to fmul + fadd.</i></td></tr>
<tr><th id="716">716</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="717">717</th><td><i class="doc">    /// ARM supports both fused and unfused multiply-add operations; we already</i></td></tr>
<tr><th id="718">718</th><td><i class="doc">    /// lower a pair of fmul and fadd to the latter so it's not clear that there</i></td></tr>
<tr><th id="719">719</th><td><i class="doc">    /// would be a gain or that the gain would be worthwhile enough to risk</i></td></tr>
<tr><th id="720">720</th><td><i class="doc">    /// correctness bugs.</i></td></tr>
<tr><th id="721">721</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::ARMTargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm17ARMTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="948VT" title='VT' data-type='llvm::EVT' data-ref="948VT">VT</dfn>) <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::ReconstructShuffle' data-ref="_ZNK4llvm17ARMTargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE">ReconstructShuffle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="949Op" title='Op' data-type='llvm::SDValue' data-ref="949Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="950DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="950DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_" title='llvm::ARMTargetLowering::LowerCallResult' data-ref="_ZNK4llvm17ARMTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_">LowerCallResult</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="951Chain" title='Chain' data-type='llvm::SDValue' data-ref="951Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="952InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="952InFlag">InFlag</dfn>,</td></tr>
<tr><th id="726">726</th><td>                            <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="953CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="953CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col4 decl" id="954isVarArg" title='isVarArg' data-type='bool' data-ref="954isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="727">727</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col5 decl" id="955Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="955Ins">Ins</dfn>,</td></tr>
<tr><th id="728">728</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="956dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="956dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="957DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="957DAG">DAG</dfn>,</td></tr>
<tr><th id="729">729</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="958InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="958InVals">InVals</dfn>, <em>bool</em> <dfn class="local col9 decl" id="959isThisReturn" title='isThisReturn' data-type='bool' data-ref="959isThisReturn">isThisReturn</dfn>,</td></tr>
<tr><th id="730">730</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="960ThisVal" title='ThisVal' data-type='llvm::SDValue' data-ref="960ThisVal">ThisVal</dfn>) <em>const</em>;</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::ARMTargetLowering::supportSplitCSR' data-ref="_ZNK4llvm17ARMTargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="961MF" title='MF' data-type='llvm::MachineFunction *' data-ref="961MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="733">733</th><td>      <b>return</b> MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="734">734</th><td>          MF-&gt;getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>);</td></tr>
<tr><th id="735">735</th><td>    }</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::initializeSplitCSR' data-ref="_ZNK4llvm17ARMTargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE">initializeSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="962Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="962Entry">Entry</dfn>) <em>const</em> override;</td></tr>
<tr><th id="738">738</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" title='llvm::ARMTargetLowering::insertCopiesSplitCSR' data-ref="_ZNK4llvm17ARMTargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE">insertCopiesSplitCSR</dfn>(</td></tr>
<tr><th id="739">739</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="963Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="963Entry">Entry</dfn>,</td></tr>
<tr><th id="740">740</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col4 decl" id="964Exits" title='Exits' data-type='const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="964Exits">Exits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="743">743</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::ARMTargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="965Chain" title='Chain' data-type='llvm::SDValue' data-ref="965Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="966CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="966CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col7 decl" id="967isVarArg" title='isVarArg' data-type='bool' data-ref="967isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="744">744</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col8 decl" id="968Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="968Ins">Ins</dfn>,</td></tr>
<tr><th id="745">745</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="969dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="969dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="970DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="970DAG">DAG</dfn>,</td></tr>
<tr><th id="746">746</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="971InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="971InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>    <em>int</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering14StoreByValRegsERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEPKNS_5ValueEjij" title='llvm::ARMTargetLowering::StoreByValRegs' data-ref="_ZNK4llvm17ARMTargetLowering14StoreByValRegsERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEPKNS_5ValueEjij">StoreByValRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col2 decl" id="972CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="972CCInfo">CCInfo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="973DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="973DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="974dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="974dl">dl</dfn>,</td></tr>
<tr><th id="749">749</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="975Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="975Chain">Chain</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="976OrigArg" title='OrigArg' data-type='const llvm::Value *' data-ref="976OrigArg">OrigArg</dfn>,</td></tr>
<tr><th id="750">750</th><td>                       <em>unsigned</em> <dfn class="local col7 decl" id="977InRegsParamRecordIdx" title='InRegsParamRecordIdx' data-type='unsigned int' data-ref="977InRegsParamRecordIdx">InRegsParamRecordIdx</dfn>, <em>int</em> <dfn class="local col8 decl" id="978ArgOffset" title='ArgOffset' data-type='int' data-ref="978ArgOffset">ArgOffset</dfn>,</td></tr>
<tr><th id="751">751</th><td>                       <em>unsigned</em> <dfn class="local col9 decl" id="979ArgSize" title='ArgSize' data-type='unsigned int' data-ref="979ArgSize">ArgSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20VarArgStyleRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEjjb" title='llvm::ARMTargetLowering::VarArgStyleRegisters' data-ref="_ZNK4llvm17ARMTargetLowering20VarArgStyleRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEjjb">VarArgStyleRegisters</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col0 decl" id="980CCInfo" title='CCInfo' data-type='llvm::CCState &amp;' data-ref="980CCInfo">CCInfo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="981DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="981DAG">DAG</dfn>,</td></tr>
<tr><th id="754">754</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="982dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="982dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="983Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="983Chain">Chain</dfn>,</td></tr>
<tr><th id="755">755</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="984ArgOffset" title='ArgOffset' data-type='unsigned int' data-ref="984ArgOffset">ArgOffset</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="985TotalArgRegsSaveSize" title='TotalArgRegsSaveSize' data-type='unsigned int' data-ref="985TotalArgRegsSaveSize">TotalArgRegsSaveSize</dfn>,</td></tr>
<tr><th id="756">756</th><td>                              <em>bool</em> <dfn class="local col6 decl" id="986ForceMutable" title='ForceMutable' data-type='bool' data-ref="986ForceMutable">ForceMutable</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::ARMTargetLowering::LowerCall' data-ref="_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col7 decl" id="987CLI" title='CLI' data-type='TargetLowering::CallLoweringInfo &amp;' data-ref="987CLI">CLI</dfn>,</td></tr>
<tr><th id="759">759</th><td>                      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="988InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="988InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>    <i class="doc">/// HandleByVal - Target-specific cleanup for ByVal support.</i></td></tr>
<tr><th id="762">762</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering11HandleByValEPNS_7CCStateERjj" title='llvm::ARMTargetLowering::HandleByVal' data-ref="_ZNK4llvm17ARMTargetLowering11HandleByValEPNS_7CCStateERjj">HandleByVal</dfn>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> *, <em>unsigned</em> &amp;, <em>unsigned</em>) <em>const</em> override;</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>    <i class="doc">/// IsEligibleForTailCallOptimization - Check whether the call is eligible</i></td></tr>
<tr><th id="765">765</th><td><i class="doc">    /// for tail call optimization. Targets which want to do tail call</i></td></tr>
<tr><th id="766">766</th><td><i class="doc">    /// optimization should implement this function.</i></td></tr>
<tr><th id="767">767</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160" title='llvm::ARMTargetLowering::IsEligibleForTailCallOptimization' data-ref="_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160">IsEligibleForTailCallOptimization</dfn>(</td></tr>
<tr><th id="768">768</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="989Callee" title='Callee' data-type='llvm::SDValue' data-ref="989Callee">Callee</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="990CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="990CalleeCC">CalleeCC</dfn>, <em>bool</em> <dfn class="local col1 decl" id="991isVarArg" title='isVarArg' data-type='bool' data-ref="991isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="769">769</th><td>        <em>bool</em> <dfn class="local col2 decl" id="992isCalleeStructRet" title='isCalleeStructRet' data-type='bool' data-ref="992isCalleeStructRet">isCalleeStructRet</dfn>, <em>bool</em> <dfn class="local col3 decl" id="993isCallerStructRet" title='isCallerStructRet' data-type='bool' data-ref="993isCallerStructRet">isCallerStructRet</dfn>,</td></tr>
<tr><th id="770">770</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col4 decl" id="994Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="994Outs">Outs</dfn>,</td></tr>
<tr><th id="771">771</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col5 decl" id="995OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="995OutVals">OutVals</dfn>,</td></tr>
<tr><th id="772">772</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col6 decl" id="996Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="996Ins">Ins</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="997DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="997DAG">DAG</dfn>,</td></tr>
<tr><th id="773">773</th><td>        <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="998isIndirect" title='isIndirect' data-type='const bool' data-ref="998isIndirect">isIndirect</dfn>) <em>const</em>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::ARMTargetLowering::CanLowerReturn' data-ref="_ZNK4llvm17ARMTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="999CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="999CallConv">CallConv</dfn>,</td></tr>
<tr><th id="776">776</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="1000MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1000MF">MF</dfn>, <em>bool</em> <dfn class="local col1 decl" id="1001isVarArg" title='isVarArg' data-type='bool' data-ref="1001isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="777">777</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col2 decl" id="1002Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="1002Outs">Outs</dfn>,</td></tr>
<tr><th id="778">778</th><td>                        <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col3 decl" id="1003Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="1003Context">Context</dfn>) <em>const</em> override;</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::LowerReturn' data-ref="_ZNK4llvm17ARMTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="1004Chain" title='Chain' data-type='llvm::SDValue' data-ref="1004Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="1005CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="1005CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col6 decl" id="1006isVarArg" title='isVarArg' data-type='bool' data-ref="1006isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="781">781</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col7 decl" id="1007Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="1007Outs">Outs</dfn>,</td></tr>
<tr><th id="782">782</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="1008OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="1008OutVals">OutVals</dfn>,</td></tr>
<tr><th id="783">783</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="1009dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="1009dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1010DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1010DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE" title='llvm::ARMTargetLowering::isUsedByReturnOnly' data-ref="_ZNK4llvm17ARMTargetLowering18isUsedByReturnOnlyEPNS_6SDNodeERNS_7SDValueE">isUsedByReturnOnly</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="1011N" title='N' data-type='llvm::SDNode *' data-ref="1011N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="1012Chain" title='Chain' data-type='llvm::SDValue &amp;' data-ref="1012Chain">Chain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17ARMTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::ARMTargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm17ARMTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col3 decl" id="1013CI" title='CI' data-type='const llvm::CallInst *' data-ref="1013CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17ARMTargetLowering28shouldConsiderGEPOffsetSplitEv" title='llvm::ARMTargetLowering::shouldConsiderGEPOffsetSplit' data-ref="_ZNK4llvm17ARMTargetLowering28shouldConsiderGEPOffsetSplitEv">shouldConsiderGEPOffsetSplit</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering7getCMOVERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_12SelectionDAGE" title='llvm::ARMTargetLowering::getCMOV' data-ref="_ZNK4llvm17ARMTargetLowering7getCMOVERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_12SelectionDAGE">getCMOV</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="1014dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="1014dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="1015VT" title='VT' data-type='llvm::EVT' data-ref="1015VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="1016FalseVal" title='FalseVal' data-type='llvm::SDValue' data-ref="1016FalseVal">FalseVal</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="1017TrueVal" title='TrueVal' data-type='llvm::SDValue' data-ref="1017TrueVal">TrueVal</dfn>,</td></tr>
<tr><th id="792">792</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1018ARMcc" title='ARMcc' data-type='llvm::SDValue' data-ref="1018ARMcc">ARMcc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1019CCR" title='CCR' data-type='llvm::SDValue' data-ref="1019CCR">CCR</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="1020Cmp" title='Cmp' data-type='llvm::SDValue' data-ref="1020Cmp">Cmp</dfn>,</td></tr>
<tr><th id="793">793</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="1021DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1021DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="794">794</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering9getARMCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGERKNS_5SDLocE" title='llvm::ARMTargetLowering::getARMCmp' data-ref="_ZNK4llvm17ARMTargetLowering9getARMCmpENS_7SDValueES1_NS_3ISD8CondCodeERS1_RNS_12SelectionDAGERKNS_5SDLocE">getARMCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="1022LHS" title='LHS' data-type='llvm::SDValue' data-ref="1022LHS">LHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1023RHS" title='RHS' data-type='llvm::SDValue' data-ref="1023RHS">RHS</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col4 decl" id="1024CC" title='CC' data-type='ISD::CondCode' data-ref="1024CC">CC</dfn>,</td></tr>
<tr><th id="795">795</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="1025ARMcc" title='ARMcc' data-type='llvm::SDValue &amp;' data-ref="1025ARMcc">ARMcc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="1026DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1026DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="1027dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="1027dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="796">796</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering9getVFPCmpENS_7SDValueES1_RNS_12SelectionDAGERKNS_5SDLocEb" title='llvm::ARMTargetLowering::getVFPCmp' data-ref="_ZNK4llvm17ARMTargetLowering9getVFPCmpENS_7SDValueES1_RNS_12SelectionDAGERKNS_5SDLocEb">getVFPCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="1028LHS" title='LHS' data-type='llvm::SDValue' data-ref="1028LHS">LHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="1029RHS" title='RHS' data-type='llvm::SDValue' data-ref="1029RHS">RHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="1030DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1030DAG">DAG</dfn>,</td></tr>
<tr><th id="797">797</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="1031dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="1031dl">dl</dfn>, <em>bool</em> <dfn class="local col2 decl" id="1032InvalidOnQNaN" title='InvalidOnQNaN' data-type='bool' data-ref="1032InvalidOnQNaN">InvalidOnQNaN</dfn>) <em>const</em>;</td></tr>
<tr><th id="798">798</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering12duplicateCmpENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::duplicateCmp' data-ref="_ZNK4llvm17ARMTargetLowering12duplicateCmpENS_7SDValueERNS_12SelectionDAGE">duplicateCmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="1033Cmp" title='Cmp' data-type='llvm::SDValue' data-ref="1033Cmp">Cmp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="1034DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1034DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering17OptimizeVFPBrcondENS_7SDValueERNS_12SelectionDAGE" title='llvm::ARMTargetLowering::OptimizeVFPBrcond' data-ref="_ZNK4llvm17ARMTargetLowering17OptimizeVFPBrcondENS_7SDValueERNS_12SelectionDAGE">OptimizeVFPBrcond</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="1035Op" title='Op' data-type='llvm::SDValue' data-ref="1035Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="1036DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="1036DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering22SetupEntryBlockForSjLjERNS_12MachineInstrEPNS_17MachineBasicBlockES4_i" title='llvm::ARMTargetLowering::SetupEntryBlockForSjLj' data-ref="_ZNK4llvm17ARMTargetLowering22SetupEntryBlockForSjLjERNS_12MachineInstrEPNS_17MachineBasicBlockES4_i">SetupEntryBlockForSjLj</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1037MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1037MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1038MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1038MBB">MBB</dfn>,</td></tr>
<tr><th id="803">803</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="1039DispatchBB" title='DispatchBB' data-type='llvm::MachineBasicBlock *' data-ref="1039DispatchBB">DispatchBB</dfn>, <em>int</em> <dfn class="local col0 decl" id="1040FI" title='FI' data-type='int' data-ref="1040FI">FI</dfn>) <em>const</em>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::EmitSjLjDispatchBlock' data-ref="_ZNK4llvm17ARMTargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitSjLjDispatchBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1041MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1041MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1042MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1042MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17ARMTargetLowering20RemapAddSubWithFlagsERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::RemapAddSubWithFlags' data-ref="_ZNK4llvm17ARMTargetLowering20RemapAddSubWithFlagsERNS_12MachineInstrEPNS_17MachineBasicBlockE">RemapAddSubWithFlags</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="1043MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1043MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="1044BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="1044BB">BB</dfn>) <em>const</em>;</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering15EmitStructByvalERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::EmitStructByval' data-ref="_ZNK4llvm17ARMTargetLowering15EmitStructByvalERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitStructByval</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="1045MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1045MI">MI</dfn>,</td></tr>
<tr><th id="810">810</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="1046MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1046MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering19EmitLowered__chkstkERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::EmitLowered__chkstk' data-ref="_ZNK4llvm17ARMTargetLowering19EmitLowered__chkstkERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLowered__chkstk</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1047MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1047MI">MI</dfn>,</td></tr>
<tr><th id="813">813</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1048MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1048MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="814">814</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17ARMTargetLowering19EmitLowered__dbzchkERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::ARMTargetLowering::EmitLowered__dbzchk' data-ref="_ZNK4llvm17ARMTargetLowering19EmitLowered__dbzchkERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitLowered__dbzchk</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1049MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1049MI">MI</dfn>,</td></tr>
<tr><th id="815">815</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1050MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="1050MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="816">816</th><td>  };</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <b>enum</b> <dfn class="type def" id="llvm::NEONModImmType" title='llvm::NEONModImmType' data-ref="llvm::NEONModImmType">NEONModImmType</dfn> {</td></tr>
<tr><th id="819">819</th><td>    <dfn class="enum" id="llvm::NEONModImmType::VMOVModImm" title='llvm::NEONModImmType::VMOVModImm' data-ref="llvm::NEONModImmType::VMOVModImm">VMOVModImm</dfn>,</td></tr>
<tr><th id="820">820</th><td>    <dfn class="enum" id="llvm::NEONModImmType::VMVNModImm" title='llvm::NEONModImmType::VMVNModImm' data-ref="llvm::NEONModImmType::VMVNModImm">VMVNModImm</dfn>,</td></tr>
<tr><th id="821">821</th><td>    <dfn class="enum" id="llvm::NEONModImmType::OtherModImm" title='llvm::NEONModImmType::OtherModImm' data-ref="llvm::NEONModImmType::OtherModImm">OtherModImm</dfn></td></tr>
<tr><th id="822">822</th><td>  };</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <b>namespace</b> <span class="namespace">ARM</span> {</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="decl" id="_ZN4llvm3ARM14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::ARM::createFastISel' data-ref="_ZN4llvm3ARM14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col1 decl" id="1051funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="1051funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="827">827</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col2 decl" id="1052libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="1052libInfo">libInfo</dfn>);</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  } <i>// end namespace ARM</i></td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H</u></td></tr>
<tr><th id="834">834</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
