//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34714021
// Cuda compilation tools, release 12.6, V12.6.68
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	copyTileToCanvas

.visible .entry copyTileToCanvas(
	.param .u64 copyTileToCanvas_param_0,
	.param .u32 copyTileToCanvas_param_1,
	.param .u32 copyTileToCanvas_param_2,
	.param .u64 copyTileToCanvas_param_3,
	.param .u32 copyTileToCanvas_param_4,
	.param .u32 copyTileToCanvas_param_5,
	.param .u32 copyTileToCanvas_param_6,
	.param .u32 copyTileToCanvas_param_7,
	.param .u32 copyTileToCanvas_param_8,
	.param .u32 copyTileToCanvas_param_9
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<4>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [copyTileToCanvas_param_0];
	ld.param.u32 	%r7, [copyTileToCanvas_param_1];
	ld.param.u32 	%r8, [copyTileToCanvas_param_2];
	ld.param.u64 	%rd2, [copyTileToCanvas_param_3];
	ld.param.u32 	%r9, [copyTileToCanvas_param_4];
	ld.param.u32 	%r10, [copyTileToCanvas_param_5];
	ld.param.u32 	%r11, [copyTileToCanvas_param_6];
	ld.param.u32 	%r12, [copyTileToCanvas_param_7];
	ld.param.u32 	%r13, [copyTileToCanvas_param_8];
	ld.param.u32 	%r14, [copyTileToCanvas_param_9];
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r16, %r15, %r17;
	mov.u32 	%r18, %ntid.y;
	mov.u32 	%r19, %ctaid.y;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r2, %r19, %r18, %r20;
	setp.ge.s32 	%p1, %r1, %r13;
	setp.ge.s32 	%p2, %r2, %r14;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_4;

	add.s32 	%r3, %r1, %r11;
	setp.ge.s32 	%p4, %r3, %r7;
	add.s32 	%r4, %r2, %r12;
	setp.ge.s32 	%p5, %r4, %r8;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_4;

	cvt.rn.f32.s32 	%f1, %r9;
	cvt.rn.f32.s32 	%f2, %r13;
	div.rn.f32 	%f3, %f1, %f2;
	cvt.rn.f32.s32 	%f4, %r14;
	cvt.rn.f32.s32 	%f5, %r10;
	div.rn.f32 	%f6, %f5, %f4;
	cvt.rn.f32.s32 	%f7, %r1;
	mul.f32 	%f8, %f3, %f7;
	cvt.rzi.s32.f32 	%r5, %f8;
	cvt.rn.f32.s32 	%f9, %r2;
	mul.f32 	%f10, %f6, %f9;
	cvt.rzi.s32.f32 	%r6, %f10;
	setp.ge.s32 	%p7, %r5, %r9;
	setp.ge.s32 	%p8, %r6, %r10;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB0_4;

	mad.lo.s32 	%r21, %r6, %r9, %r5;
	mul.lo.s32 	%r22, %r21, 3;
	mad.lo.s32 	%r23, %r4, %r7, %r3;
	mul.lo.s32 	%r24, %r23, 3;
	cvt.s64.s32 	%rd3, %r22;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd5, %rd4, %rd3;
	ld.global.u8 	%rs1, [%rd5];
	cvt.s64.s32 	%rd6, %r24;
	cvta.to.global.u64 	%rd7, %rd1;
	add.s64 	%rd8, %rd7, %rd6;
	st.global.u8 	[%rd8], %rs1;
	ld.global.u8 	%rs2, [%rd5+1];
	st.global.u8 	[%rd8+1], %rs2;
	ld.global.u8 	%rs3, [%rd5+2];
	st.global.u8 	[%rd8+2], %rs3;

$L__BB0_4:
	ret;

}

