{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 15:03:54 2015 " "Info: Processing started: Fri Mar 20 15:03:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off presetable_updown_counter -c presetable_updown_counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off presetable_updown_counter -c presetable_updown_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "presetable_updown_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file presetable_updown_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 presetable_updown_counter-behavioral " "Info: Found design unit 1: presetable_updown_counter-behavioral" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 presetable_updown_counter " "Info: Found entity 1: presetable_updown_counter" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "presetable_updown_counter " "Info: Elaborating entity \"presetable_updown_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data presetable_updown_counter.vhd(32) " "Warning (10492): VHDL Process Statement warning at presetable_updown_counter.vhd(32): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~latch " "Warning (13310): Register \"count\[0\]\" converted into equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~latch\"" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~latch " "Warning (13310): Register \"count\[1\]\" converted into equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~latch\"" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~latch " "Warning (13310): Register \"count\[2\]\" converted into equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~latch\"" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~latch " "Warning (13310): Register \"count\[3\]\" converted into equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~latch\"" {  } { { "presetable_updown_counter.vhd" "" { Text "C:/Users/Fotis/Google Drive/Πανεπιστήμιο Πάτρας/4o Έτος/Εργαστήριο Ψηφιακών Ηλεκτρονικών/VHDL/Quartus VHDL files/presetable_updown_counter/presetable_updown_counter.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Info: Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Allocated 204 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 15:04:17 2015 " "Info: Processing ended: Fri Mar 20 15:04:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
