INTSTYLE=ise
INFILE=C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\BLDC_Controller\MAIN.ncd
OUTFILE=C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\BLDC_Controller\MAIN.bit
FAMILY=Spartan3E
PART=xc3s250e-5cp132
WORKINGDIR=C:\Users\Chaitanya Paikara\Documents\GitHub\Xilinx_FPGA\BLDC_Controller
LICENSE=WebPack
USER_INFO=__0_0_0
