# counter_seven_segment
A Counter module that outputs to an onboard seven segment display. Built with Verilog HDL. Built for the DE1-SoC

See counter_seven_segment_report.pdf for project details and simulation results.
