/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [11:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_2z & celloutsig_1_8z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[1] & celloutsig_0_0z[2]);
  assign celloutsig_0_1z = ~(in_data[1] & in_data[30]);
  assign celloutsig_1_1z = ~(in_data[179] | in_data[156]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[1] | celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[2] | in_data[191]) & celloutsig_1_2z);
  assign celloutsig_1_16z = ~((celloutsig_1_3z[2] | celloutsig_1_4z) & (celloutsig_1_4z | celloutsig_1_8z[0]));
  assign celloutsig_1_10z = in_data[135] | ~(celloutsig_1_6z[0]);
  assign celloutsig_1_12z = { celloutsig_1_6z[7:2], celloutsig_1_11z, celloutsig_1_10z } + in_data[112:99];
  assign celloutsig_0_3z = in_data[30:24] / { 1'h1, celloutsig_0_2z[10:8], celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_6z === { celloutsig_1_12z[9:3], celloutsig_1_1z };
  assign celloutsig_1_19z = { in_data[150], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_16z } > { celloutsig_1_11z[5:0], celloutsig_1_13z };
  assign celloutsig_0_6z = in_data[25:0] > { in_data[90:69], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_17z[1:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_10z } > { celloutsig_0_2z[5:2], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_14z = ! celloutsig_1_8z;
  assign celloutsig_0_7z = ! { in_data[20:11], celloutsig_0_1z };
  assign celloutsig_0_17z = in_data[42:38] % { 1'h1, celloutsig_0_16z[7:4] };
  assign celloutsig_1_3z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[1:0], celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[186:179] % { 1'h1, in_data[157:152], celloutsig_1_5z };
  assign celloutsig_0_4z = celloutsig_0_3z[5:2] * celloutsig_0_2z[7:4];
  assign celloutsig_1_7z = { celloutsig_1_6z[2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } * { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_8z = - { celloutsig_1_7z[1:0], celloutsig_1_5z };
  assign celloutsig_1_5z = in_data[119:101] !== in_data[150:132];
  assign celloutsig_0_9z = { celloutsig_0_0z[2:1], celloutsig_0_1z } | celloutsig_0_3z[6:4];
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_4z } | { celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_13z = | in_data[19:16];
  assign celloutsig_0_12z = { celloutsig_0_2z[7:0], celloutsig_0_7z, celloutsig_0_10z } <<< { celloutsig_0_0z[1:0], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[34:32] >>> in_data[71:69];
  assign celloutsig_1_11z = { celloutsig_1_3z[1:0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z } - { celloutsig_1_6z[5:3], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[120:118] ^ in_data[183:181];
  always_latch
    if (clkin_data[96]) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[83:79];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 12'h000;
    else if (!clkin_data[32]) celloutsig_0_2z = { in_data[17:9], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
