###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed May  7 02:03:26 2025
#  Design:            ORCA_TOP
#  Command:           create_ccopt_clock_tree_spec -file ccopt.spec
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins were identified as implicit sinks
# The following pins are design outputs carrying SDC clocks
# These pins are ignore skew pins
set_ccopt_property sink_type -pin sd_CK ignore
set_ccopt_property sink_type_reasons -pin sd_CK {implicit design_io}
set_ccopt_property sink_type -pin sd_CKn ignore
set_ccopt_property sink_type_reasons -pin sd_CKn {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[0]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[0]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[10]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[10]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[11]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[11]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[12]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[12]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[13]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[13]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[14]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[14]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[15]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[15]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[16]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[16]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[17]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[17]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[18]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[18]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[19]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[19]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[1]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[1]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[20]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[20]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[21]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[21]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[22]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[22]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[23]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[23]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[24]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[24]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[25]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[25]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[26]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[26]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[27]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[27]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[28]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[28]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[29]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[29]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[2]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[2]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[30]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[30]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[31]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[31]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[3]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[3]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[4]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[4]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[5]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[5]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[6]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[6]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[7]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[7]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[8]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[8]} {implicit design_io}
set_ccopt_property sink_type -pin {sd_DQ_out[9]} ignore
set_ccopt_property sink_type_reasons -pin {sd_DQ_out[9]} {implicit design_io}

# The following pins are on the boundary of the STA clock network
# These pins are timing capture points
set_ccopt_property sink_type -pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK stop
set_ccopt_property sink_type_reasons -pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK no_sdc_clock

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin I_CLOCKING/sys_clk_in_reg/Q true
set_ccopt_property cts_is_sdc_clock_root -pin ate_clk true
set_ccopt_property cts_is_sdc_clock_root -pin pclk true
set_ccopt_property cts_is_sdc_clock_root -pin sd_CK true
set_ccopt_property cts_is_sdc_clock_root -pin sd_CKn true
set_ccopt_property cts_is_sdc_clock_root -pin sdram_clk true
set_ccopt_property cts_is_sdc_clock_root -pin sys_2x_clk true

# Input pins determined constant across all timing configs.
set_ccopt_property case_analysis -pin I_CLOCKING/sys_clk_in_reg/SE 0
set_ccopt_property case_analysis -pin I_CLOCKING/sys_clk_in_reg/SI 0

# Clocks present at pin ate_clk
#   ate_clk (period 30.000ns) in timing_config test_worst_mode([../../constraints/ORCA_TOP_test_worst.sdc])
#   ate_clk (period 30.000ns) in timing_config test_best_mode([../../constraints/ORCA_TOP_test_best.sdc])
create_ccopt_clock_tree -name ate_clk -source ate_clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree ate_clk 0.200
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree ate_clk 0.200
set_ccopt_property source_driver -clock_tree ate_clk {INVX8_HVT/A INVX8_HVT/Y}
# Clock period setting for source pin of ate_clk
set_ccopt_property clock_period -pin ate_clk 30

# Clocks present at pin sys_2x_clk
#   SYS_2x_CLK (period 2.400ns) in timing_config test_worst_mode([../../constraints/ORCA_TOP_test_worst.sdc])
#   SYS_2x_CLK (period 2.400ns) in timing_config func_worst_mode([../../constraints/ORCA_TOP_func_worst.sdc])
#   SYS_2x_CLK (period 2.400ns) in timing_config test_best_mode([../../constraints/ORCA_TOP_test_best.sdc])
#   SYS_2x_CLK (period 2.400ns) in timing_config func_best_mode([../../constraints/ORCA_TOP_func_best.sdc])
create_ccopt_clock_tree -name SYS_2x_CLK -source sys_2x_clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SYS_2x_CLK 0.200
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SYS_2x_CLK 0.200
set_ccopt_property source_driver -clock_tree SYS_2x_CLK {INVX8_HVT/A INVX8_HVT/Y}
# Clock period setting for source pin of SYS_2x_CLK
set_ccopt_property clock_period -pin sys_2x_clk 2.4

# Clocks present at pin sdram_clk
#   SDRAM_CLK (period 4.100ns) in timing_config test_worst_mode([../../constraints/ORCA_TOP_test_worst.sdc])
#   SDRAM_CLK (period 4.100ns) in timing_config func_worst_mode([../../constraints/ORCA_TOP_func_worst.sdc])
#   SDRAM_CLK (period 4.100ns) in timing_config test_best_mode([../../constraints/ORCA_TOP_test_best.sdc])
#   SDRAM_CLK (period 4.100ns) in timing_config func_best_mode([../../constraints/ORCA_TOP_func_best.sdc])
create_ccopt_clock_tree -name SDRAM_CLK -source sdram_clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SDRAM_CLK 0.200
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SDRAM_CLK 0.200
set_ccopt_property source_driver -clock_tree SDRAM_CLK {INVX8_HVT/A INVX8_HVT/Y}
# Clock period setting for source pin of SDRAM_CLK
set_ccopt_property clock_period -pin sdram_clk 4.1

# Clocks present at pin pclk
#   PCI_CLK (period 7.500ns) in timing_config test_worst_mode([../../constraints/ORCA_TOP_test_worst.sdc])
#   PCI_CLK (period 7.500ns) in timing_config func_worst_mode([../../constraints/ORCA_TOP_func_worst.sdc])
#   PCI_CLK (period 7.500ns) in timing_config test_best_mode([../../constraints/ORCA_TOP_test_best.sdc])
#   PCI_CLK (period 7.500ns) in timing_config func_best_mode([../../constraints/ORCA_TOP_func_best.sdc])
create_ccopt_clock_tree -name PCI_CLK -source pclk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree PCI_CLK 0.200
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree PCI_CLK 0.200
set_ccopt_property source_driver -clock_tree PCI_CLK {INVX8_HVT/A INVX8_HVT/Y}
# Clock period setting for source pin of PCI_CLK
set_ccopt_property clock_period -pin pclk 7.5

# Clocks present at pin I_CLOCKING/sys_clk_in_reg/Q
#   SYS_CLK (period 4.800ns) in timing_config test_worst_mode([../../constraints/ORCA_TOP_test_worst.sdc])
#   SYS_CLK (period 4.800ns) in timing_config func_worst_mode([../../constraints/ORCA_TOP_func_worst.sdc])
#   SYS_CLK (period 4.800ns) in timing_config test_best_mode([../../constraints/ORCA_TOP_test_best.sdc])
#   SYS_CLK (period 4.800ns) in timing_config func_best_mode([../../constraints/ORCA_TOP_func_best.sdc])
#   SYS_2x_CLK (period 2.400ns) in timing_config test_worst_mode([../../constraints/ORCA_TOP_test_worst.sdc]) (generator)
#   SYS_2x_CLK (period 2.400ns) in timing_config func_worst_mode([../../constraints/ORCA_TOP_func_worst.sdc]) (generator)
#   SYS_2x_CLK (period 2.400ns) in timing_config test_best_mode([../../constraints/ORCA_TOP_test_best.sdc]) (generator)
#   SYS_2x_CLK (period 2.400ns) in timing_config func_best_mode([../../constraints/ORCA_TOP_func_best.sdc]) (generator)
create_ccopt_generated_clock_tree -name SYS_CLK -source I_CLOCKING/sys_clk_in_reg/Q -generated_by I_CLOCKING/sys_clk_in_reg/CLK
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SYS_CLK 0.200
set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SYS_CLK 0.200
# Clock period setting for source pin of SYS_CLK
set_ccopt_property clock_period -pin I_CLOCKING/sys_clk_in_reg/Q 4.8

##############################################################################
##
## Timing connectivity based skew groups: off
##
##############################################################################
set_ccopt_property timing_connectivity_info {}

# Skew group to balance non generated clock:PCI_CLK in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
create_ccopt_skew_group -name PCI_CLK/test_worst_mode -sources pclk -auto_sinks
set_ccopt_property include_source_latency -skew_group PCI_CLK/test_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/test_worst_mode PCI_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/test_worst_mode {test_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/test_worst_mode worst_corner

# Skew group to balance non generated clock:SDRAM_CLK in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
create_ccopt_skew_group -name SDRAM_CLK/test_worst_mode -sources sdram_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SDRAM_CLK/test_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/test_worst_mode SDRAM_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/test_worst_mode {test_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/test_worst_mode worst_corner

# Skew group to balance non generated clock:SYS_2x_CLK in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
create_ccopt_skew_group -name SYS_2x_CLK/test_worst_mode -sources sys_2x_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/test_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/test_worst_mode SYS_2x_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/test_worst_mode {test_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/test_worst_mode worst_corner
# Ignore pins required to match clock network for clock:SYS_2x_CLK in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
modify_ccopt_skew_group -skew_group SYS_2x_CLK/test_worst_mode -add_ignore_pins { \
  I_RISC_CORE/ls_in_0_clk/A \
}

# This is a -constrains "none" skew group (reporting only) for generated clock:SYS_CLK in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
# because it corresponds to a generated clock that is synchronous to its master clock and will balanced as part of the skew group corresponding to one of its master clocks.
#  immediate master: clock:SYS_2x_CLK in timing_config test_worst_mode
#  balancing master: clock:SYS_2x_CLK in timing_config test_worst_mode
#   ultimate master: clock:SYS_2x_CLK in timing_config test_worst_mode
create_ccopt_skew_group -name SYS_CLK/test_worst_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_CLK/test_worst_mode true
set_ccopt_property constrains -skew_group SYS_CLK/test_worst_mode none
set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/test_worst_mode SYS_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/test_worst_mode {test_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/test_worst_mode worst_corner

# Skew group to balance non generated clock:ate_clk in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
create_ccopt_skew_group -name ate_clk/test_worst_mode -sources ate_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group ate_clk/test_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group ate_clk/test_worst_mode ate_clk
set_ccopt_property extracted_from_constraint_mode_names -skew_group ate_clk/test_worst_mode {test_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group ate_clk/test_worst_mode worst_corner
# Ignore pins required to match clock network for clock:ate_clk in timing_config:test_worst_mode (sdc ../../constraints/ORCA_TOP_test_worst.sdc)
modify_ccopt_skew_group -skew_group ate_clk/test_worst_mode -add_ignore_pins { \
  I_RISC_CORE/ls_in_0_clk/A \
}

# Skew group to balance non generated clock:PCI_CLK in timing_config:func_worst_mode (sdc ../../constraints/ORCA_TOP_func_worst.sdc)
create_ccopt_skew_group -name PCI_CLK/func_worst_mode -sources pclk -auto_sinks
set_ccopt_property include_source_latency -skew_group PCI_CLK/func_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/func_worst_mode PCI_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/func_worst_mode {func_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/func_worst_mode worst_corner

# Skew group to balance non generated clock:SDRAM_CLK in timing_config:func_worst_mode (sdc ../../constraints/ORCA_TOP_func_worst.sdc)
create_ccopt_skew_group -name SDRAM_CLK/func_worst_mode -sources sdram_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SDRAM_CLK/func_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/func_worst_mode SDRAM_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/func_worst_mode {func_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/func_worst_mode worst_corner

# Skew group to balance non generated clock:SYS_2x_CLK in timing_config:func_worst_mode (sdc ../../constraints/ORCA_TOP_func_worst.sdc)
create_ccopt_skew_group -name SYS_2x_CLK/func_worst_mode -sources sys_2x_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/func_worst_mode true
set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/func_worst_mode SYS_2x_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/func_worst_mode {func_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/func_worst_mode worst_corner
# Ignore pins required to match clock network for clock:SYS_2x_CLK in timing_config:func_worst_mode (sdc ../../constraints/ORCA_TOP_func_worst.sdc)
modify_ccopt_skew_group -skew_group SYS_2x_CLK/func_worst_mode -add_ignore_pins { \
  I_RISC_CORE/ls_in_0_clk/A \
}

# This is a -constrains "none" skew group (reporting only) for generated clock:SYS_CLK in timing_config:func_worst_mode (sdc ../../constraints/ORCA_TOP_func_worst.sdc)
# because it corresponds to a generated clock that is synchronous to its master clock and will balanced as part of the skew group corresponding to one of its master clocks.
#  immediate master: clock:SYS_2x_CLK in timing_config func_worst_mode
#  balancing master: clock:SYS_2x_CLK in timing_config func_worst_mode
#   ultimate master: clock:SYS_2x_CLK in timing_config func_worst_mode
create_ccopt_skew_group -name SYS_CLK/func_worst_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_CLK/func_worst_mode true
set_ccopt_property constrains -skew_group SYS_CLK/func_worst_mode none
set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/func_worst_mode SYS_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/func_worst_mode {func_worst_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/func_worst_mode worst_corner

# Skew group to balance non generated clock:PCI_CLK in timing_config:test_best_mode (sdc ../../constraints/ORCA_TOP_test_best.sdc)
create_ccopt_skew_group -name PCI_CLK/test_best_mode -sources pclk -auto_sinks
set_ccopt_property include_source_latency -skew_group PCI_CLK/test_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/test_best_mode PCI_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/test_best_mode {test_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/test_best_mode best_corner

# Skew group to balance non generated clock:SDRAM_CLK in timing_config:test_best_mode (sdc ../../constraints/ORCA_TOP_test_best.sdc)
create_ccopt_skew_group -name SDRAM_CLK/test_best_mode -sources sdram_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SDRAM_CLK/test_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/test_best_mode SDRAM_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/test_best_mode {test_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/test_best_mode best_corner

# Skew group to balance non generated clock:SYS_2x_CLK in timing_config:test_best_mode (sdc ../../constraints/ORCA_TOP_test_best.sdc)
create_ccopt_skew_group -name SYS_2x_CLK/test_best_mode -sources sys_2x_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/test_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/test_best_mode SYS_2x_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/test_best_mode {test_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/test_best_mode best_corner

# This is a -constrains "none" skew group (reporting only) for generated clock:SYS_CLK in timing_config:test_best_mode (sdc ../../constraints/ORCA_TOP_test_best.sdc)
# because it corresponds to a generated clock that is synchronous to its master clock and will balanced as part of the skew group corresponding to one of its master clocks.
#  immediate master: clock:SYS_2x_CLK in timing_config test_best_mode
#  balancing master: clock:SYS_2x_CLK in timing_config test_best_mode
#   ultimate master: clock:SYS_2x_CLK in timing_config test_best_mode
create_ccopt_skew_group -name SYS_CLK/test_best_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_CLK/test_best_mode true
set_ccopt_property constrains -skew_group SYS_CLK/test_best_mode none
set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/test_best_mode SYS_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/test_best_mode {test_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/test_best_mode best_corner

# Skew group to balance non generated clock:ate_clk in timing_config:test_best_mode (sdc ../../constraints/ORCA_TOP_test_best.sdc)
create_ccopt_skew_group -name ate_clk/test_best_mode -sources ate_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group ate_clk/test_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group ate_clk/test_best_mode ate_clk
set_ccopt_property extracted_from_constraint_mode_names -skew_group ate_clk/test_best_mode {test_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group ate_clk/test_best_mode best_corner

# Skew group to balance non generated clock:PCI_CLK in timing_config:func_best_mode (sdc ../../constraints/ORCA_TOP_func_best.sdc)
create_ccopt_skew_group -name PCI_CLK/func_best_mode -sources pclk -auto_sinks
set_ccopt_property include_source_latency -skew_group PCI_CLK/func_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/func_best_mode PCI_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/func_best_mode {func_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/func_best_mode best_corner

# Skew group to balance non generated clock:SDRAM_CLK in timing_config:func_best_mode (sdc ../../constraints/ORCA_TOP_func_best.sdc)
create_ccopt_skew_group -name SDRAM_CLK/func_best_mode -sources sdram_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SDRAM_CLK/func_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/func_best_mode SDRAM_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/func_best_mode {func_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/func_best_mode best_corner

# Skew group to balance non generated clock:SYS_2x_CLK in timing_config:func_best_mode (sdc ../../constraints/ORCA_TOP_func_best.sdc)
create_ccopt_skew_group -name SYS_2x_CLK/func_best_mode -sources sys_2x_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/func_best_mode true
set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/func_best_mode SYS_2x_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/func_best_mode {func_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/func_best_mode best_corner

# This is a -constrains "none" skew group (reporting only) for generated clock:SYS_CLK in timing_config:func_best_mode (sdc ../../constraints/ORCA_TOP_func_best.sdc)
# because it corresponds to a generated clock that is synchronous to its master clock and will balanced as part of the skew group corresponding to one of its master clocks.
#  immediate master: clock:SYS_2x_CLK in timing_config func_best_mode
#  balancing master: clock:SYS_2x_CLK in timing_config func_best_mode
#   ultimate master: clock:SYS_2x_CLK in timing_config func_best_mode
create_ccopt_skew_group -name SYS_CLK/func_best_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
set_ccopt_property include_source_latency -skew_group SYS_CLK/func_best_mode true
set_ccopt_property constrains -skew_group SYS_CLK/func_best_mode none
set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/func_best_mode SYS_CLK
set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/func_best_mode {func_best_mode  }
set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/func_best_mode best_corner


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

