# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->ALU_CLK(R)	0.053    0.050/*         0.050/*         U0_ALU/\ALU_OUT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.059/*         0.047/*         U0_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.060/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.740    0.072/*         0.047/*         U1_ClkDiv/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.073/*         0.062/*         U0_ref_sync/enable_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.085/*         0.063/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.086/*         0.054/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.087/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.088/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.089/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.091/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.091/*         0.052/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.092/*         0.048/*         U0_RegFile/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.093/*         0.062/*         U0_RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.094/*         0.061/*         U0_RegFile/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.095/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.095/*         0.061/*         U0_RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.095/*         0.055/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.096/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.101/*         0.061/*         U0_RegFile/\regArr_reg[10][6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.724    0.105/*         0.054/*         U0_PULSE_GEN/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.105/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.106/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.108/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.108/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.108/*         0.059/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.109/*         0.052/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.110/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.111/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.112/*         0.052/*         U0_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.112/*         0.062/*         U0_RegFile/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.113/*         0.052/*         U0_ref_sync/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.114/*         0.052/*         U0_ref_sync/\sync_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.115/*         0.061/*         U0_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.115/*         0.062/*         U1_RST_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.115/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.115/*         0.056/*         U1_RST_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.116/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.116/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.116/*         0.052/*         U0_ref_sync/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.116/*         0.052/*         U0_ref_sync/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.116/*         0.052/*         U0_ref_sync/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.116/*         0.056/*         U0_ref_sync/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.117/*         0.062/*         U0_RegFile/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.117/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.117/*         0.063/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.117/*         0.060/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.119/*         0.060/*         U0_RST_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.121/*         0.052/*         U0_ref_sync/\sync_bus_reg[6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.121/*         0.061/*         U0_RegFile/\regArr_reg[11][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.121/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.121/*         0.061/*         U0_RegFile/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.122/*         0.052/*         U0_ref_sync/\sync_bus_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.036    0.122/*         0.066/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.123/*         0.063/*         U1_RST_SYNC/\sync_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.123/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.123/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.123/*         0.060/*         U0_ref_sync/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.124/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.124/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.124/*         0.048/*         U0_RegFile/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.124/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.124/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.125/*         0.060/*         U0_RegFile/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.125/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.125/*         0.061/*         U0_RegFile/\regArr_reg[4][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.044    0.125/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.126/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.126/*         0.061/*         U0_PULSE_GEN/rcv_flop_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.126/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.126/*         0.052/*         U0_ref_sync/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.127/*         0.061/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.127/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.127/*         0.060/*         U0_RegFile/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.127/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.128/*         0.061/*         U0_RegFile/\regArr_reg[10][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.128/*         0.061/*         U0_RegFile/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.128/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.128/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.128/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.128/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.129/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.129/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.129/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.129/*         0.060/*         U0_RegFile/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.129/*         0.061/*         U0_RegFile/\regArr_reg[9][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.129/*         0.060/*         U0_ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.129/*         0.061/*         U0_RegFile/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.810    0.130/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.130/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.130/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.130/*         0.061/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.130/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.131/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.810    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.131/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.131/*         0.061/*         U0_RegFile/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.131/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    0.131/*         0.061/*         U0_RegFile/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.132/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.132/*         0.061/*         U0_RegFile/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.132/*         0.048/*         U0_RegFile/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.132/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.132/*         0.061/*         U0_RegFile/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.132/*         0.061/*         U0_RegFile/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.132/*         0.061/*         U0_RegFile/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.132/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.815    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.133/*         0.061/*         U0_RegFile/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.133/*         0.061/*         U0_RegFile/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.133/*         0.061/*         U0_RegFile/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.804    0.133/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.133/*         0.061/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.133/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.134/*         0.061/*         U0_RegFile/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.134/*         0.061/*         U0_RegFile/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.134/*         0.061/*         U0_RegFile/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.134/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.134/*         0.061/*         U0_RegFile/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.134/*         0.061/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.134/*         0.061/*         U0_RegFile/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.134/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.134/*         0.061/*         U0_RegFile/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.134/*         0.061/*         U0_RegFile/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.134/*         0.062/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.815    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.134/*         0.061/*         U0_RegFile/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.134/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.134/*         0.061/*         U0_RegFile/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.135/*         0.061/*         U0_RegFile/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.135/*         0.061/*         U0_RegFile/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.135/*         0.061/*         U0_RegFile/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.135/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.135/*         0.061/*         U0_RegFile/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.135/*         0.061/*         U0_RegFile/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.135/*         0.061/*         U0_RegFile/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.135/*         0.049/*         U0_RegFile/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.135/*         0.062/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.804    0.135/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.135/*         0.060/*         U0_SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.135/*         0.061/*         U0_RegFile/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.135/*         0.061/*         U0_RegFile/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.815    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.136/*         0.061/*         U0_RegFile/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.136/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.136/*         0.061/*         U0_RegFile/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.136/*         0.061/*         U0_RegFile/\regArr_reg[6][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.724    0.136/*         0.058/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.136/*         0.061/*         U0_RegFile/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.136/*         0.061/*         U0_RegFile/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.136/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.137/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.137/*         0.061/*         U0_RegFile/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.137/*         0.061/*         U0_RegFile/\regArr_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.137/*         0.061/*         U0_RegFile/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.137/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.137/*         0.061/*         U0_RegFile/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.137/*         0.061/*         U0_RegFile/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.137/*         0.061/*         U0_RegFile/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.137/*         0.061/*         U0_RegFile/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.137/*         0.061/*         U0_RegFile/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.137/*         0.061/*         U0_RegFile/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.138/*         0.061/*         U0_RegFile/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.138/*         0.061/*         U0_RegFile/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.138/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.138/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.138/*         0.061/*         U0_RegFile/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.138/*         0.061/*         U0_RegFile/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.138/*         0.061/*         U0_RegFile/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.138/*         0.061/*         U0_RegFile/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.139/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.775    0.139/*         0.061/*         U0_RegFile/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.139/*         0.061/*         U0_RegFile/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.139/*         0.061/*         U0_RegFile/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.139/*         0.060/*         U0_RegFile/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.139/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.139/*         0.061/*         U0_RegFile/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.139/*         0.061/*         U0_RegFile/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.139/*         0.061/*         U0_RegFile/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.140/*         0.061/*         U0_RegFile/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.140/*         0.061/*         U0_RegFile/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.140/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.140/*         0.061/*         U0_RegFile/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.140/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.140/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.141/*         0.061/*         U0_RegFile/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.141/*         0.049/*         U0_RegFile/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.810    0.141/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.141/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.141/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.141/*         0.061/*         U0_RegFile/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.772    0.141/*         0.061/*         U0_RegFile/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.141/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.142/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.142/*         0.061/*         U0_RegFile/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.142/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.142/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.142/*         0.061/*         U0_RegFile/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.142/*         0.061/*         U0_RegFile/\regArr_reg[14][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.143/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.143/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.143/*         0.061/*         U0_RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.143/*         0.061/*         U0_RegFile/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.143/*         0.061/*         U0_RegFile/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.143/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.802    0.143/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.143/*         0.061/*         U0_RegFile/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.804    0.143/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.037    0.144/*         0.065/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.144/*         0.056/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.144/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.144/*         0.061/*         U0_RegFile/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.758    0.144/*         0.064/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.145/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.145/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.145/*         0.062/*         U0_RegFile/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.145/*         0.061/*         U0_RegFile/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.752    0.145/*         0.062/*         U0_RegFile/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.145/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.145/*         0.062/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.146/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.146/*         0.062/*         U0_RegFile/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.146/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.810    0.147/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.147/*         0.062/*         U0_RegFile/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.804    0.147/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.148/*         0.063/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.148/*         0.061/*         U0_RegFile/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.148/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.721    0.148/*         0.058/*         U0_PULSE_GEN/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.149/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.149/*         0.061/*         U0_RegFile/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.149/*         0.062/*         U0_RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.150/*         0.062/*         U0_RegFile/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.150/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.150/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.150/*         0.063/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.150/*         0.062/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.150/*         0.062/*         U0_RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.151/*         0.061/*         U0_RegFile/\regArr_reg[7][7] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.366    0.151/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.152/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.367    0.152/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.738    0.152/*         0.061/*         U0_RegFile/\RdData_reg[2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.733    0.152/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.152/*         0.062/*         U0_ref_sync/\sync_bus_reg[4] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.707    0.153/*         0.059/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.153/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.731    0.153/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.154/*         0.062/*         U0_RegFile/\regArr_reg[12][5] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.367    0.155/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.155/*         0.062/*         U0_ref_sync/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.155/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.155/*         0.062/*         U0_RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.156/*         0.061/*         U0_RegFile/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.156/*         0.062/*         U0_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.157/*         0.062/*         U0_ref_sync/\sync_bus_reg[3] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.157/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.157/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.157/*         0.061/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.157/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.158/*         0.063/*         U0_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.158/*         0.063/*         U1_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.158/*         0.063/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.158/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.733    0.158/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.159/*         0.063/*         U0_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.160/*         0.063/*         U0_ClkDiv/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.161/*         0.063/*         U0_ref_sync/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.161/*         0.063/*         U0_ref_sync/\sync_bus_reg[6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.161/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.161/*         0.063/*         U0_ref_sync/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.161/*         0.061/*         U0_RegFile/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.161/*         0.047/*         U0_RegFile/\regArr_reg[1][1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.161/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.162/*         0.063/*         U0_ClkDiv/\count_reg[6] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.733    0.162/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.162/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.362    0.163/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.163/*         0.063/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.163/*         0.063/*         U0_ClkDiv/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.163/*         0.057/*         U0_ref_sync/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.164/*         0.064/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.164/*         0.066/*         U0_RegFile/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.164/*         0.061/*         U0_RegFile/\regArr_reg[12][0] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.731    0.164/*         0.052/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.731    0.165/*         0.053/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.165/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.165/*         0.050/*         U0_RegFile/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.165/*         0.063/*         U1_ClkDiv/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.165/*         0.064/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.165/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.367    0.166/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.167/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.167/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.167/*         0.062/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.167/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.168/*         0.063/*         U1_ClkDiv/\count_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.731    0.168/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.168/*         0.063/*         U0_ref_sync/\sync_bus_reg[1] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.169/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.754    0.169/*         0.061/*         U0_RegFile/\regArr_reg[10][5] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.729    0.169/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
ALU_CLK(R)->REF_CLK(R)	0.367    0.169/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.169/*         0.063/*         U1_ClkDiv/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.169/*         0.057/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.170/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.171/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.171/*         0.055/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.774    0.171/*         0.070/*         U1_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.171/*         0.063/*         U0_ref_sync/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    */0.173         */0.081         U0_ref_sync/\sync_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.173/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.174/*         0.064/*         U1_ClkDiv/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    */0.174         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.174/*         0.033/*         U0_RegFile/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.175/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
@(R)->SCAN_CLK(R)	0.771    0.175/*         0.074/*         U1_RST_SYNC/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.175/*         0.049/*         U0_RegFile/\regArr_reg[1][7] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.175/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.175/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.175/*         0.050/*         U0_RegFile/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.176/*         0.061/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.176/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.176/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.177/*         0.062/*         U0_RegFile/\regArr_reg[8][4] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.178/*         0.053/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    0.178/*         0.061/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.178/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.179/*         0.052/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.179/*         0.058/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    */0.179         */0.090         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.180/*         0.056/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.180/*         0.034/*         U0_RegFile/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.181/*         0.049/*         U0_RegFile/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.181/*         0.064/*         U0_ref_sync/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.181/*         0.052/*         U0_RegFile/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.181/*         0.052/*         U0_RegFile/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    */0.182         */0.091         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.182/*         0.061/*         U0_RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.182/*         0.052/*         U0_RegFile/\regArr_reg[13][2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.730    0.182/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.183/*         0.052/*         U0_RegFile/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.184/*         0.052/*         U0_RegFile/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.184/*         0.065/*         U1_ClkDiv/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.184/*         0.052/*         U0_RegFile/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.184/*         0.051/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.184/*         0.052/*         U0_RegFile/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.184/*         0.052/*         U0_RegFile/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.184/*         0.052/*         U0_RegFile/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.185/*         0.052/*         U0_RegFile/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.185/*         0.052/*         U0_RegFile/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.185/*         0.052/*         U0_RegFile/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.823    0.185/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.185/*         0.052/*         U0_RegFile/\regArr_reg[4][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.714    0.186/*         0.052/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.186/*         0.053/*         U0_RegFile/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.186/*         0.052/*         U0_RegFile/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.186/*         0.053/*         U0_RegFile/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.186/*         0.052/*         U0_RegFile/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.186/*         0.052/*         U0_RegFile/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.186/*         0.052/*         U0_RegFile/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.821    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.186/*         0.053/*         U0_RegFile/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.822    0.186/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.186/*         0.052/*         U0_RegFile/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.186/*         0.052/*         U0_RegFile/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.186/*         0.052/*         U0_RegFile/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.187/*         0.052/*         U0_RegFile/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.187/*         0.052/*         U0_RegFile/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.187/*         0.052/*         U0_RegFile/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.187/*         0.052/*         U0_RegFile/\regArr_reg[10][7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.697    */0.187         */0.084         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.187/*         0.053/*         U0_RegFile/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.823    0.187/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.828    0.187/*         0.034/*         U0_RegFile/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.821    0.187/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.798    0.187/*         0.052/*         U0_RegFile/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.187/*         0.052/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.187/*         0.052/*         U0_RegFile/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.187/*         0.053/*         U0_RegFile/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.188/*         0.052/*         U0_RegFile/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.822    0.188/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.188/*         0.052/*         U0_RegFile/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.188/*         0.060/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.188/*         0.053/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.764    0.188/*         0.063/*         U0_RegFile/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.188/*         0.052/*         U0_RegFile/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.188/*         0.053/*         U0_RegFile/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.188/*         0.053/*         U0_RegFile/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.822    0.188/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.188/*         0.053/*         U0_RegFile/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.757    0.188/*         0.066/*         U0_RegFile/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.753    0.188/*         0.064/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.189/*         0.052/*         U0_RegFile/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.821    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.820    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.189/*         0.052/*         U0_RegFile/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.189/*         0.052/*         U0_RegFile/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.189/*         0.052/*         U0_RegFile/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.189/*         0.065/*         U0_RegFile/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.189/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.820    0.189/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.189/*         0.053/*         U0_RegFile/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.189/*         0.052/*         U0_RegFile/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.791    0.189/*         0.053/*         U0_RegFile/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.189/*         0.052/*         U0_RegFile/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.190/*         0.052/*         U0_RegFile/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.822    0.190/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.190/*         0.053/*         U0_RegFile/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.190/*         0.052/*         U0_RegFile/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.190/*         0.052/*         U0_RegFile/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.190/*         0.053/*         U0_RegFile/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.190/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.190/*         0.052/*         U0_RegFile/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.822    0.190/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.190/*         0.052/*         U0_RegFile/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.190/*         0.052/*         U0_RegFile/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.190/*         0.052/*         U0_RegFile/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.191/*         0.053/*         U0_RegFile/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.191/*         0.052/*         U0_RegFile/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.191/*         0.065/*         U0_RegFile/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.191/*         0.052/*         U0_RegFile/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.793    0.191/*         0.052/*         U0_RegFile/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.191/*         0.052/*         U0_RegFile/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.822    0.191/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.192/*         0.052/*         U0_RegFile/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.714    0.192/*         0.063/*         U0_PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.192/*         0.052/*         U0_RegFile/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.821    0.192/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.192/*         0.053/*         U0_RegFile/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.771    0.192/*         0.052/*         U0_RegFile/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.192/*         0.052/*         U0_RegFile/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.192/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.192/*         0.053/*         U0_RegFile/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.192/*         0.052/*         U0_RegFile/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.192/*         0.053/*         U0_RegFile/\regArr_reg[5][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.714    0.193/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.778    0.193/*         0.052/*         U0_RegFile/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.193/*         0.053/*         U0_RegFile/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.818    0.193/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.193/*         0.052/*         U0_RegFile/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.747    0.193/*         0.065/*         U0_RegFile/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.786    0.193/*         0.053/*         U0_RegFile/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.748    0.193/*         0.064/*         U0_RegFile/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.818    0.193/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.193/*         0.052/*         U0_RegFile/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.821    0.193/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.193/*         0.052/*         U0_RegFile/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.193/*         0.053/*         U0_RegFile/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.823    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.792    0.194/*         0.052/*         U0_RegFile/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.811    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.823    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.194/*         0.053/*         U0_RegFile/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.780    0.194/*         0.053/*         U0_RegFile/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.827    0.194/*         0.034/*         U0_RegFile/\regArr_reg[1][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.194/*         0.054/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.194/*         0.053/*         U0_RegFile/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.194/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.195/*         0.052/*         U0_RegFile/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.195/*         0.052/*         U0_RegFile/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.195/*         0.052/*         U0_RegFile/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.821    0.195/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.817    0.195/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.715    0.195/*         0.052/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.818    0.195/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.195/*         0.053/*         U0_RegFile/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.784    0.195/*         0.053/*         U0_RegFile/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.818    0.195/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.196/*         0.066/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.817    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.196/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.196/*         0.053/*         U0_RegFile/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.826    0.196/*         0.034/*         U0_RegFile/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.196/*         0.053/*         U0_RegFile/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.196/*         0.052/*         U0_RegFile/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.196/*         0.053/*         U0_RegFile/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.197/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.197/*         0.052/*         U0_RegFile/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.820    0.197/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.197/*         0.052/*         U0_RegFile/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.804    0.197/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.198/*         0.066/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.198/*         0.066/*         U0_RegFile/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.198/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.198/*         0.052/*         U0_RegFile/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.198/*         0.053/*         U0_RegFile/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.198/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.198/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.820    0.199/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.810    0.199/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.766    0.199/*         0.052/*         U0_RegFile/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.199/*         0.052/*         U0_RegFile/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.199/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.199/*         0.052/*         U0_RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.199/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.199/*         0.052/*         U0_RegFile/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.200/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.200/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.763    0.201/*         0.053/*         U0_RegFile/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.201/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.201/*         0.053/*         U0_RegFile/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.201/*         0.061/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.201/*         0.066/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.698    */0.202         */0.087         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.202/*         0.052/*         U0_RegFile/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.790    0.202/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.202/*         0.054/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.202/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.715    0.202/*         0.066/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.203/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.204/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.204/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.204/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.773    0.204/*         0.053/*         U0_RegFile/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.204/*         0.060/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.204/*         0.052/*         U0_RegFile/\regArr_reg[8][3] /D    1
UART_CLK(R)->UART_CLK(R)	0.726    0.204/*         0.052/*         U0_ClkDiv/\count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.728    0.204/*         0.052/*         U1_ClkDiv/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.205/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.205/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.819    0.206/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.206/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.206/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.677    */0.206         */0.088         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.827    0.207/*         0.034/*         U0_RegFile/\regArr_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.804    0.207/*         0.052/*         U0_RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.208/*         0.061/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.726    0.208/*         0.052/*         U0_ClkDiv/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.208/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.712    0.208/*         0.055/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.726    0.209/*         0.052/*         U0_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.209/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.209/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.209/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.783    0.209/*         0.052/*         U0_RegFile/\regArr_reg[15][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.726    0.210/*         0.052/*         U0_ClkDiv/\count_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.680    */0.210         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.210/*         0.052/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /D    1
UART_CLK(R)->UART_CLK(R)	0.725    0.210/*         0.053/*         U0_ClkDiv/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.739    0.210/*         0.048/*         U1_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.210/*         0.061/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.855    0.211/*         -0.070/*        U0_ClkDiv/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.211/*         0.055/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.211/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.727    0.211/*         0.053/*         U1_ClkDiv/\count_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.712    0.212/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.728    0.212/*         0.052/*         U1_ClkDiv/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.212/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.726    0.212/*         0.053/*         U0_ClkDiv/\count_reg[5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.729    0.213/*         0.052/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.712    0.213/*         0.055/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.761    0.213/*         0.050/*         U0_RegFile/\regArr_reg[3][5] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.213/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.213/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.213/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.727    0.213/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.214/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.214/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.214/*         0.065/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
UART_CLK(R)->UART_CLK(R)	0.726    0.214/*         0.052/*         U0_ClkDiv/\count_reg[6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.712    0.215/*         0.054/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.215/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.806    0.216/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.216/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.814    0.216/*         0.054/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.216/*         0.053/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.744    0.218/*         0.063/*         U0_RegFile/\regArr_reg[3][1] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.710    0.218/*         0.056/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.219/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.824    0.219/*         0.038/*         U0_RegFile/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.802    0.219/*         0.053/*         U0_RegFile/\RdData_reg[6] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.732    0.219/*         0.053/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.727    0.220/*         0.053/*         U1_ClkDiv/\count_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.676    */0.220         */0.090         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.707    0.221/*         0.065/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
UART_CLK(R)->UART_CLK(R)	0.728    0.221/*         0.052/*         U1_ClkDiv/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.746    0.221/*         0.053/*         U0_RegFile/\RdData_reg[2] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.222/*         0.057/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.678    */0.223         */0.087         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.697    */0.223         */0.085         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.726    0.223/*         0.053/*         U1_ClkDiv/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.224/*         0.053/*         U0_RegFile/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.225/*         0.050/*         U0_ClkDiv/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.751    0.225/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.782    0.226/*         0.065/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.226/*         0.063/*         U1_ClkDiv/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.824    0.226/*         0.038/*         U0_RegFile/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.227/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.717    0.228/*         0.070/*         U0_RST_SYNC/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.228/*         0.070/*         U0_RST_SYNC/\sync_reg_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.768    */0.229         */0.079         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.229/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.817    0.230/*         0.055/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.715    0.230/*         0.052/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.231/*         0.061/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.231/*         0.064/*         U0_RegFile/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.802    0.233/*         0.053/*         U0_RegFile/\RdData_reg[7] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.724    0.234/*         0.058/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.234/*         0.052/*         U0_RegFile/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.234/*         0.061/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.235/*         0.062/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.824    0.235/*         0.038/*         U0_RegFile/\regArr_reg[0][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.727    0.236/*         0.053/*         U1_ClkDiv/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.767    */0.237         */0.080         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.678    */0.240         */0.087         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.241/*         0.062/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.800    0.242/*         0.053/*         U0_RegFile/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.243/*         0.052/*         U0_RegFile/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.243/*         0.052/*         U0_RegFile/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.762    0.244/*         0.049/*         U0_RegFile/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.805    */0.244         */0.028         U0_RegFile/\regArr_reg[0][6] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.247/*         0.053/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.760    0.247/*         0.052/*         U0_RegFile/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.248/*         0.065/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.249/*         0.052/*         U0_RegFile/\regArr_reg[2][1] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.701    */0.250         */0.083         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.677    */0.254         */0.089         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.797    0.255/*         0.065/*         U0_RegFile/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.776    0.257/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.755    0.257/*         0.053/*         U0_RegFile/\regArr_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    */0.257         */0.081         U0_SYS_CTRL/\current_state_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.310    0.262/*         0.052/*         U0_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.262/*         0.055/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.263/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.794    0.263/*         0.048/*         U0_RegFile/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.268/*         0.066/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.769    0.269/*         0.062/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.274/*         0.063/*         U0_RegFile/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.785    0.275/*         0.048/*         U0_RegFile/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.765    0.276/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.818    0.278/*         0.042/*         U0_RegFile/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.278/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.280/*         0.052/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.777    0.281/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.307    0.282/*         0.052/*         U1_ClkDiv/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.795    0.283/*         0.063/*         U0_RegFile/\regArr_reg[2][5] /SI    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.727    0.284/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.772    0.289/*         0.060/*         U0_RegFile/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.770    0.289/*         0.063/*         U0_RegFile/\regArr_reg[0][2] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.289/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.774    0.294/*         0.052/*         U0_RegFile/\regArr_reg[0][0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.294/*         0.053/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.680    */0.299         */0.086         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.799    0.301/*         0.062/*         U0_RegFile/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.812    0.305/*         0.048/*         U0_RegFile/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.756    */0.310         */0.086         U0_ref_sync/enable_pulse_d_reg/D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.310/*         0.053/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.752    0.313/*         0.065/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.313/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.681    */0.316         */0.086         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.803    0.317/*         0.038/*         U0_RegFile/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.788    0.318/*         0.053/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.779    0.321/*         0.062/*         U0_RegFile/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.322/*         0.041/*         U0_RegFile/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.805    0.325/*         0.052/*         U0_RegFile/\regArr_reg[2][5] /D    1
UART_TX_CLK(R)->UART_TX_CLK(R)	0.728    0.325/*         0.054/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.326/*         0.062/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.326/*         0.052/*         U0_RegFile/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.327/*         0.052/*         U0_RegFile/\regArr_reg[0][1] /D    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.713    0.330/*         0.053/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.330/*         0.052/*         U0_SYS_CTRL/\current_state_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	0.339    0.337/*         0.054/*         U0_ALU/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.787    0.337/*         0.054/*         U0_RegFile/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.801    0.337/*         0.060/*         U0_RegFile/\regArr_reg[2][4] /SI    1
@(R)->SCAN_CLK(R)	0.801    0.339/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.339/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.339/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.339/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.340/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.340/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][5] /RN    1
UART_RX_CLK(R)->UART_RX_CLK(R)	0.712    0.341/*         0.055/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.340    0.344/*         0.054/*         U0_ALU/\ALU_OUT_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.713    0.347/*         0.064/*         U0_PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.724    0.347/*         0.062/*         U0_ClkDiv/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.347/*         0.052/*         U0_RegFile/\regArr_reg[2][6] /D    1
@(R)->SCAN_CLK(R)	0.799    0.347/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.333    0.348/*         0.058/*         U0_ALU/\ALU_OUT_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.724    0.348/*         0.062/*         U0_ClkDiv/\count_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.307    */0.349         */0.085         U0_ALU/\ALU_OUT_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.785    0.349/*         0.059/*         U0_ref_sync/\sync_bus_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.809    0.350/*         0.053/*         U0_RegFile/\regArr_reg[2][2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.358    */0.350         */0.035         U0_ALU/\ALU_OUT_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.724    0.350/*         0.062/*         U0_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.350/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.796    0.350/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.808    0.351/*         0.065/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI    1
@(R)->SCAN_CLK(R)	0.724    0.351/*         0.061/*         U0_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.785    0.351/*         0.059/*         U0_ref_sync/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.352/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.352/*         0.061/*         U0_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.794    0.352/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.785    0.353/*         0.059/*         U0_ref_sync/\sync_bus_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.339    0.353/*         0.054/*         U0_ALU/\ALU_OUT_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.785    0.353/*         0.059/*         U0_ref_sync/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.725    0.354/*         0.061/*         U0_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.785    0.354/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.354/*         0.059/*         U0_ref_sync/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.354/*         0.061/*         U0_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.355/*         0.059/*         U0_ref_sync/\sync_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.781    0.355/*         0.063/*         U0_ref_sync/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.784    0.356/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.356/*         0.059/*         U0_ref_sync/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.357/*         0.059/*         U0_ref_sync/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.784    0.357/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.357/*         0.059/*         U0_ref_sync/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.788    0.358/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.784    0.360/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.361/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.784    0.362/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.362/*         0.059/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.362/*         0.059/*         U0_ref_sync/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.783    0.362/*         0.059/*         U0_ref_sync/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.718    0.364/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.365/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.366/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.366/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.366/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.366/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.778    0.366/*         0.059/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.718    0.366/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.367/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.367/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.368/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.368/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.368/*         0.064/*         U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.368/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.717    0.368/*         0.064/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.369/*         0.063/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.371/*         0.065/*         U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.774    0.371/*         0.059/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.772    0.373/*         0.059/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.796    0.374/*         0.059/*         U0_RegFile/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.781    0.376/*         0.052/*         U0_RegFile/\regArr_reg[0][2] /D    1
REF_CLK(R)->ALU_CLK(R)	0.338    0.376/*         0.055/*         U0_ALU/\ALU_OUT_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.766    0.379/*         0.059/*         U0_RegFile/RdData_VLD_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.385         */0.082         U0_ALU/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	0.303    */0.385         */0.088         U0_ALU/OUT_VALID_reg/D    1
@(R)->SCAN_CLK(R)	0.759    0.385/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.385/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.759    0.385/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.386/*         0.060/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.339    0.390/*         0.054/*         U0_ALU/\ALU_OUT_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.755    0.390/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.789    0.391/*         0.052/*         U0_RegFile/\regArr_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.754    0.392/*         0.060/*         U0_RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.392/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.392/*         0.060/*         U0_RegFile/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.392/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.392/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.750    0.393/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.749    0.393/*         0.067/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.807    0.394/*         0.054/*         U0_RegFile/\regArr_reg[2][3] /D    1
@(R)->SCAN_CLK(R)	0.749    0.395/*         0.067/*         U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.813    0.413/*         0.048/*         U0_RegFile/\regArr_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	0.310    */0.458         */-0.050        U0_CLK_GATE/U0_TLATNCAX12M/E    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.494         */0.082         U0_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.494         */0.082         U0_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.495         */0.082         U0_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.495         */0.082         U0_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	0.311    */0.495         */0.082         U0_ALU/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.496         */0.082         U0_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	0.312    */0.497         */0.082         U0_ALU/\ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.305    0.575/*         0.062/*         U1_ClkDiv/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.306    0.585/*         0.063/*         U0_ClkDiv/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.868    0.612/*         -0.081/*        U1_ClkDiv/odd_edge_tog_reg/SN    1
REF_CLK(R)->ALU_CLK(R)	0.331    0.623/*         0.060/*         U0_ALU/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.715    0.723/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.723/*         0.058/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.727/*         0.057/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.737/*         0.057/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.737/*         0.057/*         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.715    0.737/*         0.057/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.737/*         0.057/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.737/*         0.057/*         U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.738/*         0.057/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.739/*         0.057/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.714    0.743/*         0.057/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.746/*         0.056/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.752/*         0.056/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.754/*         0.056/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.754/*         0.055/*         U0_UART/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.724    0.755/*         0.056/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.756/*         0.056/*         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.723    0.756/*         0.056/*         U0_PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.724    0.757/*         0.056/*         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	0.715    0.758/*         0.056/*         U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.760/*         0.056/*         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.715    0.760/*         0.056/*         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.726    0.761/*         0.055/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.940    0.761/*         -0.078/*        U0_RegFile/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.940    0.761/*         -0.078/*        U0_RegFile/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.931    0.761/*         -0.071/*        U0_RegFile/\regArr_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.940    0.762/*         -0.078/*        U0_RegFile/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.304    0.763/*         0.065/*         U0_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.726    0.764/*         0.056/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.766/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.931    0.767/*         -0.070/*        U0_RegFile/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.931    0.767/*         -0.070/*        U0_RegFile/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.714    0.768/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.714    0.769/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.714    0.769/*         0.056/*         U0_UART/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.932    0.769/*         -0.070/*        U0_RegFile/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.771/*         0.055/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.773/*         0.055/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.775/*         0.053/*         U1_ClkDiv/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.775/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.775/*         0.053/*         U1_ClkDiv/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.776/*         0.053/*         U1_ClkDiv/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.776/*         0.053/*         U1_ClkDiv/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.776/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.776/*         0.053/*         U1_ClkDiv/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.776/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.776/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.776/*         0.055/*         U0_UART/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	0.735    0.776/*         0.053/*         U1_ClkDiv/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.777/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.777/*         0.053/*         U1_ClkDiv/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.777/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.778/*         0.055/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.778/*         0.055/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.729    0.778/*         0.055/*         U0_UART/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.778/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.779/*         0.055/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.779/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.779/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.780/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.781/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.782/*         0.055/*         U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.783/*         0.055/*         U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.707    0.788/*         0.064/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.922    0.789/*         -0.081/*        U0_RegFile/\regArr_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.791/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.791/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.792/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.792/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.792/*         0.056/*         U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.919    0.793/*         -0.078/*        U0_RegFile/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.913    0.797/*         -0.081/*        U0_RegFile/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.901    0.799/*         -0.069/*        U0_RegFile/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.897    0.803/*         -0.069/*        U0_RegFile/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.888/*         0.060/*         U0_RegFile/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.787    0.891/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.805    0.891/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.802    0.892/*         0.059/*         U0_RegFile/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.892/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.892/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.802    0.893/*         0.059/*         U0_RegFile/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.815    0.894/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.895/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.895/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.895/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.805    0.896/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.897/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.897/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.897/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.897/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.815    0.898/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.816    0.898/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.803    0.898/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.898/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.817    0.898/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.816    0.898/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.816    0.899/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.815    0.899/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.812    0.899/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.815    0.899/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.815    0.899/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.789    0.900/*         0.060/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.900/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.802    0.900/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.900/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.814    0.900/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.801    0.900/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.812    0.902/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.814    0.902/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.812    0.903/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.814    0.903/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.903/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.903/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.814    0.903/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.814    0.904/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.806    0.904/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.812    0.904/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.814    0.904/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.813    0.904/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.904/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.812    0.904/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.805    0.906/*         0.059/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.788    0.907/*         0.059/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.810    0.908/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.809    0.910/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.802    0.916/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.802    0.917/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.802    0.917/*         0.058/*         U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.924/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.925/*         0.061/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.776    0.925/*         0.059/*         U0_RegFile/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.791    0.926/*         0.058/*         U0_RegFile/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.927/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.927/*         0.058/*         U0_RegFile/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.928/*         0.058/*         U0_RegFile/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.928/*         0.059/*         U0_RegFile/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.773    0.929/*         0.059/*         U0_RegFile/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.771    0.929/*         0.059/*         U0_RegFile/\regArr_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.929/*         0.059/*         U0_RegFile/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.929/*         0.059/*         U0_RegFile/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.930/*         0.059/*         U0_RegFile/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.773    0.930/*         0.059/*         U0_RegFile/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.781    0.930/*         0.059/*         U0_RegFile/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.931/*         0.059/*         U0_RegFile/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.931/*         0.060/*         U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.931/*         0.059/*         U0_RegFile/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.931/*         0.059/*         U0_RegFile/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.781    0.931/*         0.059/*         U0_RegFile/\regArr_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.773    0.931/*         0.059/*         U0_RegFile/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.782    0.931/*         0.059/*         U0_RegFile/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.932/*         0.059/*         U0_RegFile/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.932/*         0.059/*         U0_RegFile/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.773    0.932/*         0.059/*         U0_RegFile/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.932/*         0.059/*         U0_RegFile/\regArr_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.792    0.932/*         0.058/*         U0_RegFile/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.932/*         0.059/*         U0_RegFile/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.933/*         0.059/*         U0_RegFile/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.933/*         0.059/*         U0_RegFile/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.933/*         0.059/*         U0_RegFile/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.933/*         0.059/*         U0_RegFile/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.933/*         0.059/*         U0_RegFile/\regArr_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.767    0.933/*         0.059/*         U0_RegFile/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.774    0.934/*         0.059/*         U0_RegFile/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.766    0.934/*         0.059/*         U0_RegFile/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.777    0.936/*         0.059/*         U0_RegFile/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.774    0.936/*         0.059/*         U0_RegFile/\regArr_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.776    0.937/*         0.059/*         U0_RegFile/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.774    0.937/*         0.059/*         U0_RegFile/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.764    0.937/*         0.059/*         U0_RegFile/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.776    0.937/*         0.059/*         U0_RegFile/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.937/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.776    0.937/*         0.059/*         U0_RegFile/\regArr_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.775    0.938/*         0.059/*         U0_RegFile/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.774    0.939/*         0.059/*         U0_RegFile/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.940/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.940/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.941/*         0.060/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.786    0.941/*         0.058/*         U0_RegFile/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.944/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.786    0.944/*         0.058/*         U0_RegFile/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.787    0.945/*         0.058/*         U0_RegFile/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.945/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	0.780    0.946/*         0.058/*         U0_RegFile/\regArr_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.947/*         0.058/*         U0_RegFile/\regArr_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.948/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.784    0.949/*         0.058/*         U0_RegFile/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.757    0.949/*         0.059/*         U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.779    0.950/*         0.058/*         U0_RegFile/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.952/*         0.059/*         U0_RegFile/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.952/*         0.059/*         U0_RegFile/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.953/*         0.059/*         U0_RegFile/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.956/*         0.059/*         U0_RegFile/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.957/*         0.059/*         U0_RegFile/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.754    0.959/*         0.059/*         U0_RegFile/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.753    0.960/*         0.059/*         U0_RegFile/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.755    0.960/*         0.059/*         U0_RegFile/\regArr_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.756    0.964/*         0.059/*         U0_RegFile/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.998/*         0.066/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.751    0.998/*         0.066/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.474    1.087/*         -0.081/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.933    1.133/*         -0.072/*        U0_RegFile/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.931    1.135/*         -0.071/*        U0_RegFile/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.311    1.198/*         0.056/*         U1_ClkDiv/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.879    1.202/*         -0.068/*        U0_RegFile/\regArr_reg[3][5] /SN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.225/*         0.059/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.225/*         0.059/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.225/*         0.059/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.226/*         0.059/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.226/*         0.059/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.226/*         0.059/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.226/*         0.059/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.226/*         0.059/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.226/*         0.059/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.227/*         0.059/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.227/*         0.059/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.335    1.227/*         0.059/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.334    1.227/*         0.059/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.329    1.229/*         0.063/*         U0_ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.329    1.229/*         0.063/*         U0_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.784    1.247/*         0.058/*         U0_RegFile/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.785    1.251/*         0.058/*         U0_RegFile/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.783    1.253/*         0.058/*         U0_RegFile/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.783    1.256/*         0.058/*         U0_RegFile/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.786    1.256/*         0.058/*         U0_RegFile/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.786    1.256/*         0.058/*         U0_RegFile/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.785    1.256/*         0.058/*         U0_RegFile/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.785    1.256/*         0.058/*         U0_RegFile/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.785    1.256/*         0.058/*         U0_RegFile/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.782    1.256/*         0.058/*         U0_RegFile/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.787    1.257/*         0.058/*         U0_RegFile/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.783    1.257/*         0.058/*         U0_RegFile/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.787    1.258/*         0.058/*         U0_RegFile/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.787    1.258/*         0.058/*         U0_RegFile/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.781    1.258/*         0.058/*         U0_RegFile/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.258/*         0.058/*         U0_RegFile/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.783    1.258/*         0.058/*         U0_RegFile/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.787    1.258/*         0.058/*         U0_RegFile/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.787    1.258/*         0.058/*         U0_RegFile/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.787    1.258/*         0.058/*         U0_RegFile/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.258/*         0.058/*         U0_RegFile/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.786    1.258/*         0.058/*         U0_RegFile/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.259/*         0.058/*         U0_RegFile/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.783    1.259/*         0.058/*         U0_RegFile/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.259/*         0.058/*         U0_RegFile/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.259/*         0.058/*         U0_RegFile/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.259/*         0.058/*         U0_RegFile/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.780    1.262/*         0.059/*         U0_RegFile/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.768    1.263/*         0.059/*         U0_RegFile/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.802    1.263/*         0.059/*         U0_RegFile/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.801    1.265/*         0.059/*         U0_RegFile/\regArr_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.774    1.265/*         0.059/*         U0_RegFile/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.780    1.265/*         0.059/*         U0_RegFile/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.780    1.266/*         0.059/*         U0_RegFile/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.780    1.266/*         0.059/*         U0_RegFile/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.770    1.269/*         0.059/*         U0_RegFile/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.800    1.269/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.800    1.270/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.800    1.272/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.799    1.273/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.799    1.274/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.799    1.274/*         0.059/*         U0_RegFile/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.796    1.279/*         0.059/*         U0_RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.796    1.279/*         0.059/*         U0_RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.798    1.279/*         0.059/*         U0_RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.796    1.282/*         0.059/*         U0_RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.797    1.284/*         0.059/*         U0_RegFile/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.794    1.286/*         0.059/*         U0_RegFile/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.793    1.287/*         0.059/*         U0_RegFile/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.793    1.288/*         0.059/*         U0_RegFile/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.792    1.289/*         0.059/*         U0_RegFile/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.293/*         0.059/*         U0_RegFile/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.293/*         0.059/*         U0_RegFile/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.789    1.293/*         0.059/*         U0_RegFile/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.294/*         0.059/*         U0_RegFile/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.788    1.294/*         0.059/*         U0_RegFile/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.782    1.300/*         0.059/*         U0_RegFile/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.757    1.313/*         0.059/*         U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.767    1.316/*         0.059/*         U0_RegFile/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.759    1.316/*         0.059/*         U0_RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.766    1.316/*         0.059/*         U0_RegFile/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.756    1.318/*         0.059/*         U0_RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.762    1.320/*         0.059/*         U0_RegFile/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.748    1.332/*         0.060/*         U0_RegFile/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.740    1.341/*         0.060/*         U0_RegFile/\RdData_reg[2] /RN    1
UART_TX_CLK(R)->UART_TX_CLK(R)	-53.670  */54.757        */54.253        UART_TX_O    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.047        */54.253        parity_error    1
UART_RX_CLK(R)->UART_CLK(R)	-54.153  */55.050        */54.253        framing_error    1
