Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "J:/Courses/ECEN_320/Lab10/lab10/charGen_top_isim_beh.exe" -prj "J:/Courses/ECEN_320/Lab10/lab10/charGen_top_beh.prj" "work.charGen_top" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Parsing VHDL file "J:/Courses/ECEN_320/Lab10/lab10/font_rom.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab10/lab10/char_mem.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab10/lab10/vga_timing.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab10/lab10/seven_segment_control.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab10/lab10/charGen.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab10/lab10/charGen_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 151740 KB
Fuse CPU Usage: 716 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity vga_timing [vga_timing_default]
Compiling architecture arch of entity char_mem [char_mem_default]
Compiling architecture arch of entity font_rom [font_rom_default]
Compiling architecture behavioral of entity charGen [chargen_default]
Compiling architecture behavioral of entity seven_segment_control [\seven_segment_control(15)\]
Compiling architecture behavioral of entity chargen_top
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable J:/Courses/ECEN_320/Lab10/lab10/charGen_top_isim_beh.exe
Fuse Memory Usage: 193900 KB
Fuse CPU Usage: 1435 ms
