
---------- Begin Simulation Statistics ----------
final_tick                               371586935000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217579                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663328                       # Number of bytes of host memory used
host_op_rate                                   400820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   459.60                       # Real time elapsed on the host
host_tick_rate                              808493709                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371587                       # Number of seconds simulated
sim_ticks                                371586935000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715869                       # CPI: cycles per instruction
system.cpu.discardedOps                          4356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       153850057                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269116                       # IPC: instructions per cycle
system.cpu.numCycles                        371586935                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       217736878                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1312087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632789                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            197                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658308                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650047                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1443                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650216                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648824                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986930                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83749234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749276                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631251                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 350600217000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 350600217000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 350600217000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 350600217000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380527                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380527                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133246.155969                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133246.155969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133244.687413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133244.687413                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315800                       # number of writebacks
system.cpu.dcache.writebacks::total           1315800                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316096                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316096                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168127417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168127417000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168128976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168128976000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127748.144687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127748.144687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127748.261525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127748.261525                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315968                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22679000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22679000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 106976.415094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106976.415094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20283000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20283000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106193.717277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106193.717277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631010                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631010                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 350577538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 350577538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133248.272717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133248.272717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168107134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168107134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127751.273279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127751.273279                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.408451                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.408451                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1559000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1559000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.154930                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.154930                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 141727.272727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 141727.272727                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.986323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.634677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.986323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         346838476                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        346838476                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071070                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086477                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169166                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31997359                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31997359                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31997359                       # number of overall hits
system.cpu.icache.overall_hits::total        31997359                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39546000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39546000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39546000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39546000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31997778                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31997778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31997778                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31997778                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94381.861575                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94381.861575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94381.861575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94381.861575                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          306                       # number of writebacks
system.cpu.icache.writebacks::total               306                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38708000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38708000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92381.861575                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92381.861575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92381.861575                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92381.861575                       # average overall mshr miss latency
system.cpu.icache.replacements                    306                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31997359                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31997359                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39546000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39546000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31997778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31997778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94381.861575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94381.861575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38708000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92381.861575                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92381.861575                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           106.892142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31997778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               419                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          76367.011933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   106.892142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.835095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.835095                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31998197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31998197                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 371586935000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   67                       # number of demand (read+write) hits
system.l2.demand_hits::total                      212                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 145                       # number of overall hits
system.l2.overall_hits::.cpu.data                  67                       # number of overall hits
system.l2.overall_hits::total                     212                       # number of overall hits
system.l2.demand_misses::.cpu.inst                274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316029                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               274                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316029                       # number of overall misses
system.l2.overall_misses::total               1316303                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164178925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164212617000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33692000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164178925000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164212617000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316515                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316515                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.653938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.653938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122963.503650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124753.272914                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124752.900358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 122963.503650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124753.272914                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124752.900358                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1311799                       # number of writebacks
system.l2.writebacks::total                   1311799                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316296                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316296                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28212000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 137857785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137885997000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28212000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 137857785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137885997000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.653938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.653938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 102963.503650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104753.404578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104753.031993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 102963.503650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104753.404578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104753.031993                       # average overall mshr miss latency
system.l2.replacements                        1312277                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315800                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315876                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164159034000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164159034000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124752.662105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124752.662105                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 137841514000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137841514000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104752.662105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104752.662105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              274                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.653938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.653938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122963.503650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122963.503650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28212000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.653938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.653938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 102963.503650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102963.503650                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.757426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.757426                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130006.535948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130006.535948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.722772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.722772                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 111445.205479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111445.205479                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4038.716478                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999983                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.080952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.856641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4035.778884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986015                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3949103                       # Number of tag accesses
system.l2.tags.data_accesses                  3949103                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5247196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000254962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       263882                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       263883                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7964677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5006338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1311799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265184                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5247196                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265184                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5247196                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 256237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 256240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 262459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 263893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 263887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 263888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 263888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 263886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 263885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 258024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 257669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       263883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.952721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.876350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.081421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        263880    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        263883                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       263882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.884498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.877207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.515496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1431      0.54%      0.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              351      0.13%      0.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11722      4.44%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              350      0.13%      5.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           250002     94.74%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        263882                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336971776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335820544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    906.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  371586812000                       # Total gap between requests
system.mem_ctrls.avgGap                     141390.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        70144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336901632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    335819584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 188768.746672968991                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 906656290.270270109177                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 903744325.671730041504                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5247196                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48129000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 241802804000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8817178417750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     43913.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45934.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1680360.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        70144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336901632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336971776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        70144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335820544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335820544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316022                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316296                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1311799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1311799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       188769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    906656290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        906845059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       188769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       188769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    903746909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       903746909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    903746909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       188769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    906656290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1810591968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265184                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5247181                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327788                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            143128733000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       241850933000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27183.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45933.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4737948                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4712738                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1061678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   633.705421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   503.775531                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   371.882227                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24236      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        18378      1.73%      4.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       429259     40.43%     44.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11334      1.07%     45.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        55187      5.20%     50.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6922      0.65%     51.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        38453      3.62%     54.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        12142      1.14%     56.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       465767     43.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1061678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336971776                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335819584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              906.845059                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              903.744326                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3790925880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2014917300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799877040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13697864640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  83990797320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  71960290560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  223587137460                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   601.708823                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 183105830500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 176073124500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3789462180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2014146915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793536720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13692394080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  83969420040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  71978292480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  223569717135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   601.661943                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 183153417000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 176025538000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1311799                       # Transaction distribution
system.membus.trans_dist::CleanEvict              281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315876                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315876                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3944672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3944672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672792320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672792320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316296                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23617160000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22796843750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2627599                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           419                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          202                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3948160                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3949304                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       185600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673765376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673950976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1312277                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335820544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2628792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2628536     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    252      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2628792                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 371586935000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        13161637000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11844870993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
