Running: D:\app\XiLinx\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/VTF_CPU_isim_beh.exe -prj D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/VTF_CPU_beh.prj work.VTF_CPU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/ROM.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/RegFile.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/RAM.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/ProgramCounter.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/PCAdder.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/Extend.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/DataSelect.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/ControlUnit.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/ALU.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/Main.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/VTF_CPU.v" into library work
Analyzing Verilog file "D:/app/XiLinx/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/VTF_CPU.v" Line 48: Port memOut is not connected to this instance
Completed static elaboration
Compiling module ProgramCounter
Compiling module PCAdder
Compiling module ROM
Compiling module RAM
Compiling module ControlUnit
Compiling module RegFile
Compiling module Extend
Compiling module ALU
Compiling module DataSelect
Compiling module Main
Compiling module VTF_CPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU/VTF_CPU_isim_beh.exe
Fuse Memory Usage: 29212 KB
Fuse CPU Usage: 358 ms
