// Seed: 1021120892
module module_0;
  wire id_1;
  id_2(
      1'b0, 1, id_3, id_3, 1
  );
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15,
    input wire id_16,
    input wire id_17,
    input supply1 id_18,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    output uwire id_22,
    input tri id_23,
    output wand id_24
);
  module_0();
endmodule
