Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/bel/ahahn/lnx/workspace/a10_development_wrpc_4_2/bel_projects/modules/lvds/arria10_scu4/arria10_scu4_lvds_rx.qsys --synthesis=VHDL --output-directory=/home/bel/ahahn/lnx/workspace/a10_development_wrpc_4_2/bel_projects/modules/lvds/arria10_scu4/arria10_scu4_lvds_rx --family="Arria 10" --part=10AX027E3F29E2SG
Progress: Loading arria10_scu4/arria10_scu4_lvds_rx.qsys
Progress: Reading input file
Progress: Adding lvds_0 [altera_lvds 18.1]
Progress: Parameterizing module lvds_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arria10_scu4_lvds_rx: "Transforming system: arria10_scu4_lvds_rx"
Info: arria10_scu4_lvds_rx: Running transform generation_view_transform
Info: arria10_scu4_lvds_rx: Running transform generation_view_transform took 0.000s
Info: lvds_0: Running transform generation_view_transform
Info: lvds_0: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: arria10_scu4_lvds_rx: Running transform merlin_avalon_transform
Info: arria10_scu4_lvds_rx: Running transform merlin_avalon_transform took 0.027s
Info: lvds_0: Running transform merlin_avalon_transform
Info: lvds_0: Running transform merlin_avalon_transform took 0.008s
Info: arria10_scu4_lvds_rx: "Naming system components in system: arria10_scu4_lvds_rx"
Info: arria10_scu4_lvds_rx: "Processing generation queue"
Info: arria10_scu4_lvds_rx: "Generating: arria10_scu4_lvds_rx"
Info: arria10_scu4_lvds_rx: "Generating: arria10_scu4_lvds_rx_altera_lvds_181_pparsma"
Info: arria10_scu4_lvds_rx: "Generating: arria10_scu4_lvds_rx_altera_lvds_core20_181_anc57za"
Info: arria10_scu4_lvds_rx: Done "arria10_scu4_lvds_rx" with 3 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
