// Seed: 274343231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 ();
  logic id_1;
  ;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  bit id_2, id_3, id_4;
  logic id_5;
  always id_4 <= id_5 & id_1 - (id_1);
  parameter id_6 = -1'b0;
endmodule
