// Seed: 2563021944
`timescale 1 ps / 1ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3
);
  always @(posedge id_2 >> 1) SystemTFIdentifier(1);
endmodule
