<div align="center">
  <h1>ğŸš€ Day 2 - Timing Libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles âš¡</h1>
  </div>

  <p align="justify">âš¡ Welcome to <strong>Day 2</strong> of the RISC-V Reference SoC Tapeout Program! Today, you'll dive deep into <strong>timing libraries (.libs)</strong>, explore <strong>hierarchical vs flat synthesis</strong> methodologies, and master <strong>efficient flop coding styles</strong> for optimal design implementation. ğŸ—ï¸ Through comprehensive analysis and hands-on experiments, you'll learn to make informed synthesis decisions, optimize sequential logic, and achieve better PPA (Power, Performance, Area) results using advanced synthesis techniques. ğŸ”„ Get ready to elevate your digital design skills with professional-grade optimization strategies!</p>

  ---


## Table of Content
1. Introduction to Timing Libraries (.libs) â°
2. Hierarchical vs Flat Synthesis ğŸ—ï¸
3. Various Flop Coding Styles and Optimization ğŸ”„

---

## ğŸ“š 1.Introduction to Timing Libraries (.libs) 

### SKY130 PDK Overview

The **SKY130 PDK*** is an open-source Process Design Kit based on SkyWater Technology's 130nm CMOS technology. It provides essential models and libraries for integrated circuit (IC) design, including timing, power, and process variation information.


## ğŸ—ï¸ SKY130 Library Structure

### ğŸ“ Naming Convention
```
sky130_[source]_[type]_[name]__[corner]
```

**Focus Library:** `sky130_fd_sc_hd__tt_025C_1v80` ğŸ¯
- ğŸ­ `sky130` â†’ Process technology name
- ğŸ”§ `fd` â†’ Foundry provided (Library Source)
- âš™ï¸ `sc` â†’ Standard Cell (Library Type)
- ğŸ“¦ `hd` â†’ High Density variant
- ğŸ˜ `tt` â†’ **Typical-Typical**
- ğŸŒ¡ï¸ `025C` â†’ **25Â°C**
- âš¡ `1v80` â†’  **1.8V**

## ğŸ“Š TT Corner Analysis

### ğŸŒ¡ï¸ Typical-Typical (TT) Corner Characteristics
<div align="center">
  
| **Parameter** | **Value** | **Description** |
|---------------|-----------|-----------------|
| **Process** | ğŸ˜ TT (Typical-Typical) | Nominal fabrication conditions |
| **Temperature** | ğŸŒ¡ï¸ 25Â°C | Room temperature operation |
| **Voltage** | âš¡ 1.8V | Nominal supply voltage |
| **Use Case** | ğŸ“Š Baseline analysis | Standard operating conditions |

</div>


## ğŸ”§ Liberty File Structure: `sky130_fd_sc_hd__tt_025C_1v80.lib`

### âš™ï¸ Technology Parameters
```liberty
library(sky130_fd_sc_hd__tt_025C_1v80) {
  technology: "CMOS" ğŸ”¬
  delay_model: "table_lookup" ğŸ“ˆ
  time_unit: "1ns" â°
  voltage_unit: "1V" âš¡
  current_unit: "1mA" ğŸ”Œ
  capacitive_load_unit: "1pf" ğŸ“¡
  
  /* Operating Conditions */
  nom_process: 1.0 ğŸ˜
  nom_temperature: 25.0 ğŸŒ¡ï¸
  nom_voltage: 1.8 âš¡
}
```
### Opening and Exploring the .lib File

```bash
# to open and explore the file
gvim ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
```

<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/blob/main/Day%202/Images/library.png?raw=true" width="600"/>
</p>
<div align="center">
   <h3>.lib Library File</h3>
</div>

---
## 2. Hierarchical vs Flatten Synthesis ğŸ—ï¸

### ğŸ—ï¸ Hierarchical Synthesis

Hierarchical synthesis is a method where a digital design is synthesized by preserving its module hierarchy instead of flattening everything into a single block. It enables modular reuse, faster compilation, and easier debugging, but may reduce global optimization compared to flat synthesis.

### ğŸ”§ Features
- ğŸ“¦ **Preserves Design Hierarchy** - Maintains original module boundaries
- ğŸ”„ **Module-by-Module Processing** - Synthesizes each block independently  
- ğŸ¯ **Boundary Constraints** - Respects interface definitions between modules
- ğŸ“Š **Incremental Compilation** - Re-synthesize only modified modules

### âœ… Advantages
- ğŸš€ **Faster Compilation** - Parallel processing of independent modules
- ğŸ› **Better Debugging** - Easy to trace issues to specific modules
- ğŸ”„ **Incremental Updates** - Modify single blocks without full re-synthesis
- ğŸ’¾ **Memory Efficient** - Lower peak memory usage during synthesis
- ğŸ‘¥ **Team Development** - Multiple engineers can work on different blocks
- ğŸ¯ **Design Reuse** - Modules can be easily ported to other projects

### âŒ Disadvantages
- ğŸš§ **Suboptimal Optimization** - Cannot optimize across module boundaries
- â° **Timing Challenges** - Interface timing may not be globally optimal
- ğŸ“Š **Area Overhead** - Duplicate logic cannot be shared between modules
- ğŸ”Œ **Interface Constraints** - Fixed I/O requirements limit flexibility
- ğŸ¯ **Local Optimization Only** - Misses global optimization opportunities

### Method for Hierarchical Synthesis

```bash
# Load the standard cell library in Liberty format (for mapping and timing)
read_liberty -lib ../Lib/sky130_fd_sc_hd__tt_025C-1v80.lib

# Read the Verilog source file (design with multiple modules)
read_verilog multiple_modules.v

# Run synthesis with the specified top module
synth -top multiple_modules

# Perform technology mapping using the standard cell library
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Show the synthesized design (schematic viewer)
show multiple_modules

# Write out the synthesized Verilog netlist
write_verilog multiple_modules.v
```
<p align="center">
  <img src="https://github.com/Ragul-2005/RAGUL_T_RISCV_SOC_TAPEOUT_VSD_Week_1/blob/main/Day%202/Images/Hierarchical%20Synthesis.png?raw=true" width="600"/>
</p>
<div align="center">
<h3> Hierarchical Synthesis</h3>
  </div>

---

## ğŸ¯ Flatten Synthesis
Flatten synthesis is a method where the synthesis tool removes the design hierarchy and combines all modules into a single-level netlist. This allows maximum global optimization for area, speed, and power, but makes debugging harder and prevents module-level reuse.

### ğŸ”§ Features
- ğŸŒ **Single Design Unit** - Flattens entire hierarchy into one module
- ğŸ”„ **Global Optimization** - Cross-boundary logic optimization enabled
- ğŸ“Š **Unified Netlist** - Single flat netlist output
- ğŸ¯ **Complete Logic Sharing** - Maximum resource sharing potential

### âœ… Advantages
- ğŸ¯ **Global Optimization** - Best possible timing and area results
- â° **Superior Timing Closure** - No hierarchical timing boundaries
- ğŸ“¦ **Maximum Area Efficiency** - Optimal logic sharing and reduction
- ğŸ”„ **Cross-Module Logic Sharing** - Duplicate functions eliminated
- ğŸ“Š **Better QoR (Quality of Results)** - Optimal Power, Performance, Area
- ğŸ¯ **Holistic View** - Synthesis sees complete design context

### âŒ Disadvantages
- ğŸŒ **Slower Compilation** - Must process entire design together
- ğŸ’¾ **High Memory Usage** - Peak memory requirements increase significantly
- ğŸ› **Difficult Debugging** - Harder to trace issues in flat netlist
- ğŸ”„ **Full Re-synthesis** - Any change requires complete re-compilation
- ğŸ“Š **Scalability Issues** - May not handle very large designs
- â±ï¸ **Longer Runtimes** - Exponential increase with design size

---

## ğŸ“Š Comparison Summary
<div align="center">
  
| **Aspect** | **Hierarchical** ğŸ—ï¸ | **Flat** ğŸ¯ |
|------------|---------------------|-------------|
| **Compilation Time** | ğŸš€ Fast | ğŸŒ Slow |
| **Memory Usage** | ğŸ’¾ Low | ğŸ’¾ High |
| **Optimization Quality** | ğŸ“Š Local | ğŸ¯ Global |
| **Debugging** | ğŸ› Easy | ğŸ› Difficult |
| **Timing Closure** | â° Challenging | â° Better |
| **Area Efficiency** | ğŸ“¦ Good | ğŸ“¦ Optimal |
| **Design Changes** | ğŸ”„ Incremental | ğŸ”„ Full rebuild |

</div>

---




  
  
