Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Tue Jan 20 21:01:14 2026
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_control_sets -verbose -file hdmi_phy_wrapper_control_sets_placed.rpt
| Design       : hdmi_phy_wrapper
| Device       : xcau15p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              54 |            8 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+
| Clock Signal |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+
|              |                                      |                                     |                1 |              1 |         1.00 |
|              | phy_init/m_axi_araddr[5]_i_1_n_0     |                                     |                1 |              2 |         2.00 |
|              |                                      | video_pipe/timing_gen/SR[0]         |                3 |              3 |         1.00 |
|              | phy_init/m_axi_awaddr[9]_i_1_n_0     |                                     |                2 |              6 |         3.00 |
|              | phy_init/FSM_onehot_state[8]_i_1_n_0 | rst_IBUF_inst/O                     |                3 |              9 |         3.00 |
|              | video_pipe/timing_gen/y_0[0]         | rst_IBUF_inst/O                     |                4 |             11 |         2.75 |
|              |                                      | video_pipe/timing_gen/x[11]_i_1_n_0 |                4 |             12 |         3.00 |
|              |                                      | video_pipe/timing_gen/rst[0]        |                4 |             15 |         3.75 |
|              |                                      | rst_IBUF_inst/O                     |                8 |             66 |         8.25 |
+--------------+--------------------------------------+-------------------------------------+------------------+----------------+--------------+


