# SPI to I2C Protocol Conversion using Verilog ğŸ”„

This project implements a **Protocol Conversion Unit (PCU)** that enables seamless communication between two widely used serial protocols: **SPI (Serial Peripheral Interface)** and **I2C (Inter-Integrated Circuit)**. It is designed entirely in **Verilog HDL**, simulated using **Xilinx ISE Design Suite 14.7**, and verified using **ISim**.

This work is a part of my personal hardware design portfolio and showcases my ability to handle RTL coding, protocol-level logic design, and simulation in Verilog.

---

## ğŸ¯ Project Objective

- To design a converter that receives data from an **SPI Master** and transmits it to an **I2C Slave**
- To simulate and verify functionality of all protocol stages
- To demonstrate the working of a **unified communication system** in mixed-protocol embedded environments

---

## ğŸ› ï¸ Tools & Technology

| Item                | Details                          |
|---------------------|----------------------------------|
| HDL Language        | Verilog                          |
| Simulation Tool     | Vivado 24.2                      |
| Target              | RTL-level simulation             |
| Design Scope        | One SPI master â†’ One I2C slave   |

---

## ğŸ“‚ Repository Contents

| File Name       | Description                                                                 |
|------------------|-----------------------------------------------------------------------------|
| `spitoi2c.v`     | Top-level module that bridges SPI and IÂ²C protocols. It integrates the SPI FSM, SIPO register, and IÂ²C master interface. |
| `spitoi2ct.v`    | Testbench for verifying the complete SoC-to-IÂ²C protocol conversion design. |
| `spi_fsm.v`      | SPI finite state machine that receives serial data bits from an SPI master. |
| `sipo.v`         | Serial-In Parallel-Out shift register used to buffer incoming SPI data.     |
| `i2cmaster.v`    | IÂ²C master module responsible for sending data over SDA/SCL with proper start, stop, and ACK/NACK sequences. |
| `i2cslave.v`     | Basic IÂ²C slave implementation to receive and acknowledge data on the IÂ²C bus. |
| `spitoi2ct_behav.wcfg`     | Simulation File  |


---

## ğŸ§  How It Works

1. **SPI Side**:  
   The PCU receives serial data bits from the SPI master in full-duplex mode.

2. **Protocol Conversion**:  
   Data is buffered and reformatted into an I2C-compatible transmission frame.

3. **I2C Side**:  
   The PCU transmits the converted data to an I2C slave using a 2-wire protocol, complete with start/stop conditions and ACK/NACK handling.

> âš¡ This design supports one slave and is scalable for multiple devices using a FIFO and addressing logic.

---

## ğŸ” Why This Project Matters

In embedded systems where **both SPI and I2C devices coexist**, protocol bridging is essential. SPI offers high-speed communication but requires more I/O lines. I2C saves I/O but is slower. This converter bridges that gap â€” allowing an SPI-based master to talk to I2C peripherals without changing the underlying bus architecture.

---

## ğŸ“Š Testbench Simulation

- The testbench simulates SPI transmission and verifies I2C output
- Functional correctness is validated through waveform inspection (via ISim)

---

## ğŸš€ Future Scope

- Integrate FIFO for multi-slave I2C addressing
- Add control logic to dynamically switch baud rates
- Implement RTL synthesis and FPGA deployment (e.g., on Spartan-6)

---

## ğŸ‘©â€ğŸ’» Author

**Ritika Roy**  
Electronics & Communication Engineer  
ğŸ”§ VLSI Design â€¢ RTL Coding â€¢ Embedded Protocols  
[GitHub](https://github.com/ritikaroy01) â€¢ [LinkedIn](https://www.linkedin.com/in/ritikaroy01)

---

## ğŸ“œ License

This project is open-source and free to use for educational or research purposes. Attribution is appreciated.

