

================================================================
== Vitis HLS Report for 'sigm'
================================================================
* Date:           Sat Oct 28 11:45:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hardware_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.007 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %x_val" [hardware_accelerator/src/LSTM_accelerator.cc:8]   --->   Operation 2 'read' 'x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.80ns)   --->   "%icmp_ln8 = icmp_sgt  i12 %x_val_read, i12 3584" [hardware_accelerator/src/LSTM_accelerator.cc:8]   --->   Operation 3 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln19)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4 [1/1] (0.80ns)   --->   "%add_ln9 = add i12 %x_val_read, i12 512" [hardware_accelerator/src/LSTM_accelerator.cc:9]   --->   Operation 4 'add' 'add_ln9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%select_ln8 = select i1 %icmp_ln8, i12 0, i12 %add_ln9" [hardware_accelerator/src/LSTM_accelerator.cc:8]   --->   Operation 5 'select' 'select_ln8' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.80ns)   --->   "%icmp_ln14 = icmp_slt  i12 %x_val_read, i12 3584" [hardware_accelerator/src/LSTM_accelerator.cc:14]   --->   Operation 6 'icmp' 'icmp_ln14' <Predicate = (icmp_ln19)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%select_ln19_1 = select i1 %icmp_ln14, i12 0, i12 512" [hardware_accelerator/src/LSTM_accelerator.cc:19]   --->   Operation 7 'select' 'select_ln19_1' <Predicate = (icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.80ns)   --->   "%icmp_ln19 = icmp_ugt  i12 %add_ln9, i12 1024" [hardware_accelerator/src/LSTM_accelerator.cc:19]   --->   Operation 8 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %icmp_ln19, i12 %select_ln19_1, i12 %select_ln8" [hardware_accelerator/src/LSTM_accelerator.cc:19]   --->   Operation 9 'select' 'select_ln19' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i12 %select_ln19" [hardware_accelerator/src/LSTM_accelerator.cc:19]   --->   Operation 10 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_val_read    (read  ) [ 00]
icmp_ln8      (icmp  ) [ 00]
add_ln9       (add   ) [ 00]
select_ln8    (select) [ 00]
icmp_ln14     (icmp  ) [ 00]
select_ln19_1 (select) [ 00]
icmp_ln19     (icmp  ) [ 01]
select_ln19   (select) [ 00]
ret_ln19      (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="x_val_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="12" slack="0"/>
<pin id="14" dir="0" index="1" bw="12" slack="0"/>
<pin id="15" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_val_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="icmp_ln8_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="12" slack="0"/>
<pin id="20" dir="0" index="1" bw="10" slack="0"/>
<pin id="21" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="add_ln9_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="12" slack="0"/>
<pin id="26" dir="0" index="1" bw="11" slack="0"/>
<pin id="27" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="select_ln8_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="12" slack="0"/>
<pin id="34" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="icmp_ln14_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="12" slack="0"/>
<pin id="40" dir="0" index="1" bw="10" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="select_ln19_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="11" slack="0"/>
<pin id="48" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln19_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="12" slack="0"/>
<pin id="54" dir="0" index="1" bw="12" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="select_ln19_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="2" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="4" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="12" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="18" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="24" pin="2"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="12" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="24" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="44" pin="3"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="30" pin="3"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sigm : x_val | {1 }
  - Chain level:
	State 1
		select_ln8 : 1
		select_ln19_1 : 1
		icmp_ln19 : 1
		select_ln19 : 2
		ret_ln19 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     icmp_ln8_fu_18    |    0    |    19   |
|   icmp   |    icmp_ln14_fu_38    |    0    |    19   |
|          |    icmp_ln19_fu_52    |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |    select_ln8_fu_30   |    0    |    11   |
|  select  |  select_ln19_1_fu_44  |    0    |    10   |
|          |   select_ln19_fu_58   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln9_fu_24     |    0    |    19   |
|----------|-----------------------|---------|---------|
|   read   | x_val_read_read_fu_12 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   108   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   108  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   108  |
+-----------+--------+--------+
