Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f6868af88ab24908b6663c08c912a579 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fft64_dit_sdf_behav xil_defaultlib.tb_fft64_dit_sdf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_reorder_buffer
Compiling module xil_defaultlib.twiddle_rom_64
Compiling module xil_defaultlib.cmult_std
Compiling module xil_defaultlib.dit_sdf_stage
Compiling module xil_defaultlib.dit_sdf_stage(DELAY_LEN=2,STAGE_...
Compiling module xil_defaultlib.dit_sdf_stage(DELAY_LEN=4,STAGE_...
Compiling module xil_defaultlib.dit_sdf_stage(DELAY_LEN=8,STAGE_...
Compiling module xil_defaultlib.dit_sdf_stage(DELAY_LEN=16,STAGE...
Compiling module xil_defaultlib.dit_sdf_stage(DELAY_LEN=32,STAGE...
Compiling module xil_defaultlib.fft64_dit_sdf_default
Compiling module xil_defaultlib.tb_fft64_dit_sdf
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft64_dit_sdf_behav
