Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Jacob/Desktop/VHDL/DSD_Final/ARM_Test_isim_beh.exe" -prj "C:/Users/Jacob/Desktop/VHDL/DSD_Final/ARM_Test_beh.prj" "work.ARM_Test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jacob/Desktop/VHDL/DSD_Final/RF.vhd" into library work
Parsing VHDL file "C:/Users/Jacob/Desktop/VHDL/DSD_Final/ARM_ALU.vhd" into library work
Parsing VHDL file "C:/Users/Jacob/Desktop/VHDL/DSD_Final/Datapath.vhd" into library work
Parsing VHDL file "C:/Users/Jacob/Desktop/VHDL/DSD_Final/Controller.vhd" into library work
Parsing VHDL file "C:/Users/Jacob/Desktop/VHDL/DSD_Final/ARM.vhd" into library work
Parsing VHDL file "C:/Users/Jacob/Desktop/VHDL/DSD_Final/ARM_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity controller [controller_default]
Compiling architecture behavioral of entity ARM_ALU [arm_alu_default]
Compiling architecture behavioral of entity Register_File [\Register_File(32,4)\]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavioral of entity arm [arm_default]
Compiling architecture behavior of entity arm_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/Jacob/Desktop/VHDL/DSD_Final/ARM_Test_isim_beh.exe
Fuse Memory Usage: 33976 KB
Fuse CPU Usage: 874 ms
