

================================================================
== Vitis HLS Report for 'kernel_stage0'
================================================================
* Date:           Thu Oct 26 04:37:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                                   |                                                                        |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                                      Instance                                     |                                 Module                                 |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408                                  |kernel_stage0_Pipeline_VITIS_LOOP_79_1                                  |    150531|    150531|   2.258 ms|   2.258 ms|    150531|    150531|       no|
        |grp_DW_conv_1_2_1_fu_417                                                           |DW_conv_1_2_1                                                           |         ?|         ?|          ?|          ?|         ?|         ?|       no|
        |grp_BatchNorm_3_4_5_6_1_fu_427                                                     |BatchNorm_3_4_5_6_1                                                     |   5182465|   5182465|  77.737 ms|  77.737 ms|   5182465|   5182465|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442                                   |kernel_stage0_Pipeline_VITIS_LOOP_8_1                                   |    301058|    301058|   4.516 ms|   4.516 ms|    301058|    301058|       no|
        |grp_DW_conv_1_1_fu_448                                                             |DW_conv_1_1                                                             |  13547529|  13547529|  0.203 sec|  0.203 sec|  13547529|  13547529|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_11                                  |    301070|    301070|   4.516 ms|   4.516 ms|    301070|    301070|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_12                                  |    301058|    301058|   4.516 ms|   4.516 ms|    301058|    301058|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469                  |kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4                  |     12547|     12547|   0.188 ms|   0.188 ms|     12547|     12547|       no|
        |grp_Pointwise_conv_7_8_1_fu_479                                                    |Pointwise_conv_7_8_1                                                    |      1263|      1263|  18.945 us|  18.945 us|      1263|      1263|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_13                                  |        38|        38|   0.570 us|   0.570 us|        38|        38|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_14                                  |    301058|    301058|   4.516 ms|   4.516 ms|    301058|    301058|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507                                  |kernel_stage0_Pipeline_VITIS_LOOP_38_2                                  |       458|       458|   6.870 us|   6.870 us|       458|       458|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513  |kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4  |    602117|    602117|   9.032 ms|   9.032 ms|    602117|    602117|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_15                                  |    301058|    301058|   4.516 ms|   4.516 ms|    301058|    301058|       no|
        |grp_kernel_stage0_Pipeline_Output_Channel_fu_527                                   |kernel_stage0_Pipeline_Output_Channel                                   |   7225381|   7225381|  0.108 sec|  0.108 sec|   7225381|   7225381|       no|
        |grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538                                 |kernel_stage0_Pipeline_VITIS_LOOP_156_2                                 |    301059|    301059|   4.516 ms|   4.516 ms|    301059|    301059|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |   301320|   301320|     12555|          -|          -|    24|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       47|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|     62|    23623|    30940|     0|
|Memory               |        -|      -|        8|      600|    24|
|Multiplexer          |        -|      -|        -|     1438|     -|
|Register             |        -|      -|     1424|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     62|    25055|    33025|    24|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      2|        2|        7|     7|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        1|     1|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_BatchNorm_3_4_5_6_1_fu_427                                                     |BatchNorm_3_4_5_6_1                                                     |        0|  13|  2228|  2867|    0|
    |grp_DW_conv_1_1_fu_448                                                             |DW_conv_1_1                                                             |        0|   0|  3821|  5620|    0|
    |grp_DW_conv_1_2_1_fu_417                                                           |DW_conv_1_2_1                                                           |        0|   1|  3426|  4122|    0|
    |grp_Pointwise_conv_7_8_1_fu_479                                                    |Pointwise_conv_7_8_1                                                    |        0|   5|  5755|  5271|    0|
    |control_s_axi_U                                                                    |control_s_axi                                                           |        0|   0|  2060|  3752|    0|
    |fadd_32ns_32ns_32_2_full_dsp_1_U139                                                |fadd_32ns_32ns_32_2_full_dsp_1                                          |        0|   2|   177|   226|    0|
    |fdiv_32ns_32ns_32_5_no_dsp_1_U137                                                  |fdiv_32ns_32ns_32_5_no_dsp_1                                            |        0|   0|     0|     0|    0|
    |fexp_32ns_32ns_32_4_full_dsp_1_U140                                                |fexp_32ns_32ns_32_4_full_dsp_1                                          |        0|   7|   140|   734|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U138                                                 |fmul_32ns_32ns_32_2_max_dsp_1                                           |        0|   3|   128|    77|    0|
    |gmem0_m_axi_U                                                                      |gmem0_m_axi                                                             |        0|   0|   764|  1118|    0|
    |gmem_m_axi_U                                                                       |gmem_m_axi                                                              |        0|   0|   764|  1118|    0|
    |grp_kernel_stage0_Pipeline_Output_Channel_fu_527                                   |kernel_stage0_Pipeline_Output_Channel                                   |        0|   1|  1915|  1719|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538                                 |kernel_stage0_Pipeline_VITIS_LOOP_156_2                                 |        0|   0|    57|   116|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469                  |kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4                  |        0|   0|   130|   263|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507                                  |kernel_stage0_Pipeline_VITIS_LOOP_38_2                                  |        0|  29|  1236|  2758|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513  |kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4  |        0|   1|   224|   483|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408                                  |kernel_stage0_Pipeline_VITIS_LOOP_79_1                                  |        0|   0|    92|    89|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442                                   |kernel_stage0_Pipeline_VITIS_LOOP_8_1                                   |        0|   0|    22|    54|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_11                                  |        0|   0|   323|   162|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_12                                  |        0|   0|    22|    81|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_13                                  |        0|   0|   295|   148|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_14                                  |        0|   0|    22|    81|    0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521                                  |kernel_stage0_Pipeline_VITIS_LOOP_8_15                                  |        0|   0|    22|    81|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |        0|  62| 23623| 30940|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF| LUT | URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |img_1_U          |img_1_RAM_T2P_URAM_1R1W  |        0|  4|  300|   12|  602112|   32|     1|     19267584|
    |compute_tmp_1_U  |img_1_RAM_T2P_URAM_1R1W  |        0|  4|  300|   12|  602112|   32|     1|     19267584|
    +-----------------+-------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |Total            |                         |        0|  8|  600|   24| 1204224|   64|     2|     38535168|
    +-----------------+-------------------------+---------+---+-----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_589_p2  |         +|   0|  0|  26|          19|          14|
    |add_ln16_fu_601_p2    |         +|   0|  0|  12|           5|           1|
    |icmp_ln16_fu_595_p2   |      icmp|   0|  0|   9|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  47|          29|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  237|         55|    1|         55|
    |c_fu_264                                       |    9|          2|    5|         10|
    |compute_tmp_1_address0                         |   20|          4|   20|         80|
    |compute_tmp_1_address1                         |   14|          3|   20|         60|
    |compute_tmp_1_ce0                              |   20|          4|    1|          4|
    |compute_tmp_1_ce1                              |   14|          3|    1|          3|
    |compute_tmp_1_d0                               |   14|          3|   32|         96|
    |compute_tmp_1_we0                              |   14|          3|    1|          3|
    |gmem0_ARADDR                                   |   14|          3|   64|        192|
    |gmem0_ARLEN                                    |   14|          3|   32|         96|
    |gmem0_ARVALID                                  |   14|          3|    1|          3|
    |gmem0_AWADDR                                   |   14|          3|   64|        192|
    |gmem0_AWLEN                                    |   14|          3|   32|         96|
    |gmem0_AWVALID                                  |   14|          3|    1|          3|
    |gmem0_BREADY                                   |   14|          3|    1|          3|
    |gmem0_RREADY                                   |    9|          2|    1|          2|
    |gmem0_WVALID                                   |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                 |    9|          2|    1|          2|
    |gmem0_blk_n_AW                                 |    9|          2|    1|          2|
    |gmem0_blk_n_B                                  |    9|          2|    1|          2|
    |gmem_ARADDR                                    |   31|          6|   64|        384|
    |gmem_ARLEN                                     |   31|          6|   32|        192|
    |gmem_ARVALID                                   |   31|          6|    1|          6|
    |gmem_RREADY                                    |   31|          6|    1|          6|
    |grp_BatchNorm_3_4_5_6_1_fu_427_beta            |   14|          3|   64|        192|
    |grp_BatchNorm_3_4_5_6_1_fu_427_gamma           |   14|          3|   64|        192|
    |grp_BatchNorm_3_4_5_6_1_fu_427_img_offset      |   14|          3|   19|         57|
    |grp_BatchNorm_3_4_5_6_1_fu_427_running_mean    |   14|          3|   64|        192|
    |grp_BatchNorm_3_4_5_6_1_fu_427_running_var     |   14|          3|   64|        192|
    |grp_Pointwise_conv_7_8_1_fu_479_buffer_bias    |   14|          3|   64|        192|
    |grp_Pointwise_conv_7_8_1_fu_479_buffer_kernel  |   14|          3|   64|        192|
    |grp_Pointwise_conv_7_8_1_fu_479_img_offset     |   14|          3|   19|         57|
    |grp_Pointwise_conv_7_8_1_fu_479_out_offset     |   14|          3|   19|         57|
    |grp_fu_547_ce                                  |   14|          3|    1|          3|
    |grp_fu_547_p0                                  |   20|          4|   32|        128|
    |grp_fu_547_p1                                  |   20|          4|   32|        128|
    |grp_fu_814_ce                                  |   37|          7|    1|          7|
    |grp_fu_814_p0                                  |   37|          7|   32|        224|
    |grp_fu_814_p1                                  |   37|          7|   32|        224|
    |grp_fu_818_ce                                  |   37|          7|    1|          7|
    |grp_fu_818_p0                                  |   37|          7|   32|        224|
    |grp_fu_818_p1                                  |   37|          7|   32|        224|
    |grp_fu_822_ce                                  |   14|          3|    1|          3|
    |grp_fu_822_p0                                  |   14|          3|   32|         96|
    |grp_fu_822_p1                                  |   14|          3|   32|         96|
    |img_1_address0                                 |   86|         18|   20|        360|
    |img_1_address1                                 |   37|          7|   20|        140|
    |img_1_ce0                                      |   86|         18|    1|         18|
    |img_1_ce1                                      |   37|          7|    1|          7|
    |img_1_d0                                       |   65|         15|   32|        480|
    |img_1_we0                                      |   65|         15|    1|         15|
    |phi_mul_fu_260                                 |    9|          2|   19|         38|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          | 1438|        303| 1174|       5239|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Y_proj_read_reg_675                                                                             |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                       |  54|   0|   54|          0|
    |c_1_reg_782                                                                                     |   5|   0|    5|          0|
    |c_fu_264                                                                                        |   5|   0|    5|          0|
    |div_i2_reg_804                                                                                  |  32|   0|   32|          0|
    |dw_conv_weight_read_reg_725                                                                     |  64|   0|   64|          0|
    |grp_BatchNorm_3_4_5_6_1_fu_427_ap_start_reg                                                     |   1|   0|    1|          0|
    |grp_DW_conv_1_1_fu_448_ap_start_reg                                                             |   1|   0|    1|          0|
    |grp_DW_conv_1_2_1_fu_417_ap_start_reg                                                           |   1|   0|    1|          0|
    |grp_Pointwise_conv_7_8_1_fu_479_ap_start_reg                                                    |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_Output_Channel_fu_527_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_156_2_fu_538_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_469_ap_start_reg                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_38_2_fu_507_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4_fu_513_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_79_1_fu_408_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_11_fu_457_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_12_fu_463_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_13_fu_495_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_14_fu_501_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_15_fu_521_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_kernel_stage0_Pipeline_VITIS_LOOP_8_1_fu_442_ap_start_reg                                   |   1|   0|    1|          0|
    |msp_conv_bias_read_reg_750                                                                      |  64|   0|   64|          0|
    |msp_conv_weight_read_reg_755                                                                    |  64|   0|   64|          0|
    |msp_norm_bias_read_reg_740                                                                      |  64|   0|   64|          0|
    |msp_norm_running_mean_read_reg_735                                                              |  64|   0|   64|          0|
    |msp_norm_running_var_read_reg_730                                                               |  64|   0|   64|          0|
    |msp_norm_weight_read_reg_745                                                                    |  64|   0|   64|          0|
    |norm_1_bias_read_reg_715                                                                        |  64|   0|   64|          0|
    |norm_1_running_mean_read_reg_710                                                                |  64|   0|   64|          0|
    |norm_1_running_var_read_reg_705                                                                 |  64|   0|   64|          0|
    |norm_1_weight_read_reg_720                                                                      |  64|   0|   64|          0|
    |phi_mul_fu_260                                                                                  |  19|   0|   19|          0|
    |phi_mul_load_reg_777                                                                            |  19|   0|   19|          0|
    |proj_conv_weight_read_reg_680                                                                   |  64|   0|   64|          0|
    |se_conv_expand_bias_read_reg_685                                                                |  64|   0|   64|          0|
    |se_conv_expand_weight_read_reg_690                                                              |  64|   0|   64|          0|
    |se_conv_reduce_bias_read_reg_695                                                                |  64|   0|   64|          0|
    |se_conv_reduce_weight_read_reg_700                                                              |  64|   0|   64|          0|
    |trunc_ln1_reg_790                                                                               |  62|   0|   62|          0|
    |trunc_ln2_reg_795                                                                               |  62|   0|   62|          0|
    |trunc_ln_reg_766                                                                                |  62|   0|   62|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |1424|   0| 1424|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    9|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    9|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  kernel_stage0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  kernel_stage0|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  kernel_stage0|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  kernel_stage0|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  kernel_stage0|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  kernel_stage0|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|          gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|          gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|       m_axi|          gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|       m_axi|          gmem3|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

