// Seed: 1685925136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*) begin
    id_1 <= id_6;
  end
  xnor (id_1, id_5, id_7, id_8, id_6);
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_2, id_7, id_7, id_2, id_7, id_7, id_7, id_5
  );
endmodule
