Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Dec 27 19:20:17 2025
| Host         : Shreyadas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_UART_Module_control_sets_placed.rpt
| Design       : Top_UART_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           15 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                   | uart_tx/TXD_i_1_n_0                |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | uart_tx/E[0]                      | debounce_reset/SR[0]               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | uart_tx/shift_register[9]_i_1_n_0 |                                    |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                                   |                                    |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG |                                   | debounce_reset/transmit_reg_0      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                   | debounce_reset/count[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                   | debounce_transmit/count[0]_i_1_n_0 |                5 |             20 |         4.00 |
+----------------+-----------------------------------+------------------------------------+------------------+----------------+--------------+


