ARM GAS  /tmp/ccwhaJrk.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"i2c.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_I2C1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_I2C1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_I2C1_Init:
  27              	.LFB141:
  28              		.file 1 "Core/Src/i2c.c"
   1:Core/Src/i2c.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2c.c **** /**
   3:Core/Src/i2c.c ****   ******************************************************************************
   4:Core/Src/i2c.c ****   * @file    i2c.c
   5:Core/Src/i2c.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2c.c ****   *          of the I2C instances.
   7:Core/Src/i2c.c ****   ******************************************************************************
   8:Core/Src/i2c.c ****   * @attention
   9:Core/Src/i2c.c ****   *
  10:Core/Src/i2c.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/i2c.c ****   * All rights reserved.
  12:Core/Src/i2c.c ****   *
  13:Core/Src/i2c.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2c.c ****   * in the root directory of this software component.
  15:Core/Src/i2c.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2c.c ****   *
  17:Core/Src/i2c.c ****   ******************************************************************************
  18:Core/Src/i2c.c ****   */
  19:Core/Src/i2c.c **** /* USER CODE END Header */
  20:Core/Src/i2c.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2c.c **** #include "i2c.h"
  22:Core/Src/i2c.c **** 
  23:Core/Src/i2c.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2c.c **** 
  25:Core/Src/i2c.c **** /* USER CODE END 0 */
  26:Core/Src/i2c.c **** 
  27:Core/Src/i2c.c **** I2C_HandleTypeDef hi2c1;
  28:Core/Src/i2c.c **** DMA_HandleTypeDef hdma_i2c1_rx;
  29:Core/Src/i2c.c **** DMA_HandleTypeDef hdma_i2c1_tx;
  30:Core/Src/i2c.c **** 
ARM GAS  /tmp/ccwhaJrk.s 			page 2


  31:Core/Src/i2c.c **** /* I2C1 init function */
  32:Core/Src/i2c.c **** void MX_I2C1_Init(void)
  33:Core/Src/i2c.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:Core/Src/i2c.c **** 
  35:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 0 */
  36:Core/Src/i2c.c **** 
  37:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 0 */
  38:Core/Src/i2c.c **** 
  39:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 1 */
  40:Core/Src/i2c.c **** 
  41:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 1 */
  42:Core/Src/i2c.c ****   hi2c1.Instance = I2C1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 18 is_stmt 0 view .LVU2
  40 0002 1248     		ldr	r0, .L9
  41 0004 124B     		ldr	r3, .L9+4
  42 0006 0360     		str	r3, [r0]
  43:Core/Src/i2c.c ****   hi2c1.Init.Timing = 0x00501FE4;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 21 is_stmt 0 view .LVU4
  45 0008 124B     		ldr	r3, .L9+8
  46 000a 4360     		str	r3, [r0, #4]
  44:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress1 = 0;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 26 is_stmt 0 view .LVU6
  49 000c 0023     		movs	r3, #0
  50 000e 8360     		str	r3, [r0, #8]
  45:Core/Src/i2c.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 29 is_stmt 0 view .LVU8
  53 0010 0122     		movs	r2, #1
  54 0012 C260     		str	r2, [r0, #12]
  46:Core/Src/i2c.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  55              		.loc 1 46 3 is_stmt 1 view .LVU9
  56              		.loc 1 46 30 is_stmt 0 view .LVU10
  57 0014 0361     		str	r3, [r0, #16]
  47:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress2 = 0;
  58              		.loc 1 47 3 is_stmt 1 view .LVU11
  59              		.loc 1 47 26 is_stmt 0 view .LVU12
  60 0016 4361     		str	r3, [r0, #20]
  48:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  61              		.loc 1 48 3 is_stmt 1 view .LVU13
  62              		.loc 1 48 31 is_stmt 0 view .LVU14
  63 0018 8361     		str	r3, [r0, #24]
  49:Core/Src/i2c.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  64              		.loc 1 49 3 is_stmt 1 view .LVU15
  65              		.loc 1 49 30 is_stmt 0 view .LVU16
  66 001a C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccwhaJrk.s 			page 3


  50:Core/Src/i2c.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  67              		.loc 1 50 3 is_stmt 1 view .LVU17
  68              		.loc 1 50 28 is_stmt 0 view .LVU18
  69 001c 0362     		str	r3, [r0, #32]
  51:Core/Src/i2c.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  70              		.loc 1 51 3 is_stmt 1 view .LVU19
  71              		.loc 1 51 7 is_stmt 0 view .LVU20
  72 001e FFF7FEFF 		bl	HAL_I2C_Init
  73              	.LVL0:
  74              		.loc 1 51 6 view .LVU21
  75 0022 50B9     		cbnz	r0, .L6
  76              	.L2:
  52:Core/Src/i2c.c ****   {
  53:Core/Src/i2c.c ****     Error_Handler();
  54:Core/Src/i2c.c ****   }
  55:Core/Src/i2c.c **** 
  56:Core/Src/i2c.c ****   /** Configure Analogue filter
  57:Core/Src/i2c.c ****   */
  58:Core/Src/i2c.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
  77              		.loc 1 58 3 is_stmt 1 view .LVU22
  78              		.loc 1 58 7 is_stmt 0 view .LVU23
  79 0024 0021     		movs	r1, #0
  80 0026 0948     		ldr	r0, .L9
  81 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
  82              	.LVL1:
  83              		.loc 1 58 6 view .LVU24
  84 002c 40B9     		cbnz	r0, .L7
  85              	.L3:
  59:Core/Src/i2c.c ****   {
  60:Core/Src/i2c.c ****     Error_Handler();
  61:Core/Src/i2c.c ****   }
  62:Core/Src/i2c.c **** 
  63:Core/Src/i2c.c ****   /** Configure Digital filter
  64:Core/Src/i2c.c ****   */
  65:Core/Src/i2c.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
  86              		.loc 1 65 3 is_stmt 1 view .LVU25
  87              		.loc 1 65 7 is_stmt 0 view .LVU26
  88 002e 0021     		movs	r1, #0
  89 0030 0648     		ldr	r0, .L9
  90 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
  91              	.LVL2:
  92              		.loc 1 65 6 view .LVU27
  93 0036 30B9     		cbnz	r0, .L8
  94              	.L1:
  66:Core/Src/i2c.c ****   {
  67:Core/Src/i2c.c ****     Error_Handler();
  68:Core/Src/i2c.c ****   }
  69:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 2 */
  70:Core/Src/i2c.c **** 
  71:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 2 */
  72:Core/Src/i2c.c **** 
  73:Core/Src/i2c.c **** }
  95              		.loc 1 73 1 view .LVU28
  96 0038 08BD     		pop	{r3, pc}
  97              	.L6:
  53:Core/Src/i2c.c ****   }
  98              		.loc 1 53 5 is_stmt 1 view .LVU29
ARM GAS  /tmp/ccwhaJrk.s 			page 4


  99 003a FFF7FEFF 		bl	Error_Handler
 100              	.LVL3:
 101 003e F1E7     		b	.L2
 102              	.L7:
  60:Core/Src/i2c.c ****   }
 103              		.loc 1 60 5 view .LVU30
 104 0040 FFF7FEFF 		bl	Error_Handler
 105              	.LVL4:
 106 0044 F3E7     		b	.L3
 107              	.L8:
  67:Core/Src/i2c.c ****   }
 108              		.loc 1 67 5 view .LVU31
 109 0046 FFF7FEFF 		bl	Error_Handler
 110              	.LVL5:
 111              		.loc 1 73 1 is_stmt 0 view .LVU32
 112 004a F5E7     		b	.L1
 113              	.L10:
 114              		.align	2
 115              	.L9:
 116 004c 00000000 		.word	.LANCHOR0
 117 0050 00540040 		.word	1073763328
 118 0054 E41F5000 		.word	5251044
 119              		.cfi_endproc
 120              	.LFE141:
 122              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 123              		.align	1
 124              		.global	HAL_I2C_MspInit
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	HAL_I2C_MspInit:
 130              	.LVL6:
 131              	.LFB142:
  74:Core/Src/i2c.c **** 
  75:Core/Src/i2c.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
  76:Core/Src/i2c.c **** {
 132              		.loc 1 76 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 160
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		.loc 1 76 1 is_stmt 0 view .LVU34
 137 0000 70B5     		push	{r4, r5, r6, lr}
 138              	.LCFI1:
 139              		.cfi_def_cfa_offset 16
 140              		.cfi_offset 4, -16
 141              		.cfi_offset 5, -12
 142              		.cfi_offset 6, -8
 143              		.cfi_offset 14, -4
 144 0002 A8B0     		sub	sp, sp, #160
 145              	.LCFI2:
 146              		.cfi_def_cfa_offset 176
 147 0004 0446     		mov	r4, r0
  77:Core/Src/i2c.c **** 
  78:Core/Src/i2c.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 148              		.loc 1 78 3 is_stmt 1 view .LVU35
 149              		.loc 1 78 20 is_stmt 0 view .LVU36
 150 0006 0021     		movs	r1, #0
ARM GAS  /tmp/ccwhaJrk.s 			page 5


 151 0008 2391     		str	r1, [sp, #140]
 152 000a 2491     		str	r1, [sp, #144]
 153 000c 2591     		str	r1, [sp, #148]
 154 000e 2691     		str	r1, [sp, #152]
 155 0010 2791     		str	r1, [sp, #156]
  79:Core/Src/i2c.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 156              		.loc 1 79 3 is_stmt 1 view .LVU37
 157              		.loc 1 79 28 is_stmt 0 view .LVU38
 158 0012 8022     		movs	r2, #128
 159 0014 03A8     		add	r0, sp, #12
 160              	.LVL7:
 161              		.loc 1 79 28 view .LVU39
 162 0016 FFF7FEFF 		bl	memset
 163              	.LVL8:
  80:Core/Src/i2c.c ****   if(i2cHandle->Instance==I2C1)
 164              		.loc 1 80 3 is_stmt 1 view .LVU40
 165              		.loc 1 80 15 is_stmt 0 view .LVU41
 166 001a 2268     		ldr	r2, [r4]
 167              		.loc 1 80 5 view .LVU42
 168 001c 3D4B     		ldr	r3, .L21
 169 001e 9A42     		cmp	r2, r3
 170 0020 01D0     		beq	.L17
 171              	.L11:
  81:Core/Src/i2c.c ****   {
  82:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  83:Core/Src/i2c.c **** 
  84:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspInit 0 */
  85:Core/Src/i2c.c **** 
  86:Core/Src/i2c.c ****   /** Initializes the peripherals clock
  87:Core/Src/i2c.c ****   */
  88:Core/Src/i2c.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
  89:Core/Src/i2c.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  90:Core/Src/i2c.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  91:Core/Src/i2c.c ****     {
  92:Core/Src/i2c.c ****       Error_Handler();
  93:Core/Src/i2c.c ****     }
  94:Core/Src/i2c.c **** 
  95:Core/Src/i2c.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
  97:Core/Src/i2c.c ****     PB6     ------> I2C1_SCL
  98:Core/Src/i2c.c ****     PB7     ------> I2C1_SDA
  99:Core/Src/i2c.c ****     */
 100:Core/Src/i2c.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 101:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 102:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 103:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 104:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 105:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 106:Core/Src/i2c.c **** 
 107:Core/Src/i2c.c ****     /* I2C1 clock enable */
 108:Core/Src/i2c.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 109:Core/Src/i2c.c **** 
 110:Core/Src/i2c.c ****     /* I2C1 DMA Init */
 111:Core/Src/i2c.c ****     /* I2C1_RX Init */
 112:Core/Src/i2c.c ****     hdma_i2c1_rx.Instance = DMA1_Stream0;
 113:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 114:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /tmp/ccwhaJrk.s 			page 6


 115:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 116:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 117:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 118:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 119:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 120:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 121:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 122:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 123:Core/Src/i2c.c ****     {
 124:Core/Src/i2c.c ****       Error_Handler();
 125:Core/Src/i2c.c ****     }
 126:Core/Src/i2c.c **** 
 127:Core/Src/i2c.c ****     __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 128:Core/Src/i2c.c **** 
 129:Core/Src/i2c.c ****     /* I2C1_TX Init */
 130:Core/Src/i2c.c ****     hdma_i2c1_tx.Instance = DMA1_Stream6;
 131:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 132:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 133:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 134:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 135:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 136:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 137:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 138:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 139:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 140:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 141:Core/Src/i2c.c ****     {
 142:Core/Src/i2c.c ****       Error_Handler();
 143:Core/Src/i2c.c ****     }
 144:Core/Src/i2c.c **** 
 145:Core/Src/i2c.c ****     __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 146:Core/Src/i2c.c **** 
 147:Core/Src/i2c.c ****     /* I2C1 interrupt Init */
 148:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 3, 0);
 149:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 150:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 3, 0);
 151:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 152:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 153:Core/Src/i2c.c **** 
 154:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspInit 1 */
 155:Core/Src/i2c.c ****   }
 156:Core/Src/i2c.c **** }
 172              		.loc 1 156 1 view .LVU43
 173 0022 28B0     		add	sp, sp, #160
 174              	.LCFI3:
 175              		.cfi_remember_state
 176              		.cfi_def_cfa_offset 16
 177              		@ sp needed
 178 0024 70BD     		pop	{r4, r5, r6, pc}
 179              	.LVL9:
 180              	.L17:
 181              	.LCFI4:
 182              		.cfi_restore_state
  88:Core/Src/i2c.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 183              		.loc 1 88 5 is_stmt 1 view .LVU44
  88:Core/Src/i2c.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 184              		.loc 1 88 46 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccwhaJrk.s 			page 7


 185 0026 4FF48043 		mov	r3, #16384
 186 002a 0393     		str	r3, [sp, #12]
  89:Core/Src/i2c.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 187              		.loc 1 89 5 is_stmt 1 view .LVU46
  90:Core/Src/i2c.c ****     {
 188              		.loc 1 90 5 view .LVU47
  90:Core/Src/i2c.c ****     {
 189              		.loc 1 90 9 is_stmt 0 view .LVU48
 190 002c 03A8     		add	r0, sp, #12
 191 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 192              	.LVL10:
  90:Core/Src/i2c.c ****     {
 193              		.loc 1 90 8 view .LVU49
 194 0032 0028     		cmp	r0, #0
 195 0034 64D1     		bne	.L18
 196              	.L13:
  95:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 197              		.loc 1 95 5 is_stmt 1 view .LVU50
 198              	.LBB2:
  95:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 199              		.loc 1 95 5 view .LVU51
  95:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 200              		.loc 1 95 5 view .LVU52
 201 0036 384E     		ldr	r6, .L21+4
 202 0038 336B     		ldr	r3, [r6, #48]
 203 003a 43F00203 		orr	r3, r3, #2
 204 003e 3363     		str	r3, [r6, #48]
  95:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 205              		.loc 1 95 5 view .LVU53
 206 0040 336B     		ldr	r3, [r6, #48]
 207 0042 03F00203 		and	r3, r3, #2
 208 0046 0193     		str	r3, [sp, #4]
  95:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 209              		.loc 1 95 5 view .LVU54
 210 0048 019B     		ldr	r3, [sp, #4]
 211              	.LBE2:
  95:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 212              		.loc 1 95 5 view .LVU55
 100:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 213              		.loc 1 100 5 view .LVU56
 100:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 214              		.loc 1 100 25 is_stmt 0 view .LVU57
 215 004a C023     		movs	r3, #192
 216 004c 2393     		str	r3, [sp, #140]
 101:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 101 5 is_stmt 1 view .LVU58
 101:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 101 26 is_stmt 0 view .LVU59
 219 004e 1223     		movs	r3, #18
 220 0050 2493     		str	r3, [sp, #144]
 102:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 221              		.loc 1 102 5 is_stmt 1 view .LVU60
 102:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 222              		.loc 1 102 26 is_stmt 0 view .LVU61
 223 0052 0025     		movs	r5, #0
 224 0054 2595     		str	r5, [sp, #148]
 103:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
ARM GAS  /tmp/ccwhaJrk.s 			page 8


 225              		.loc 1 103 5 is_stmt 1 view .LVU62
 103:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 226              		.loc 1 103 27 is_stmt 0 view .LVU63
 227 0056 0323     		movs	r3, #3
 228 0058 2693     		str	r3, [sp, #152]
 104:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229              		.loc 1 104 5 is_stmt 1 view .LVU64
 104:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 230              		.loc 1 104 31 is_stmt 0 view .LVU65
 231 005a 0423     		movs	r3, #4
 232 005c 2793     		str	r3, [sp, #156]
 105:Core/Src/i2c.c **** 
 233              		.loc 1 105 5 is_stmt 1 view .LVU66
 234 005e 23A9     		add	r1, sp, #140
 235 0060 2E48     		ldr	r0, .L21+8
 236 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL11:
 108:Core/Src/i2c.c **** 
 238              		.loc 1 108 5 view .LVU67
 239              	.LBB3:
 108:Core/Src/i2c.c **** 
 240              		.loc 1 108 5 view .LVU68
 108:Core/Src/i2c.c **** 
 241              		.loc 1 108 5 view .LVU69
 242 0066 336C     		ldr	r3, [r6, #64]
 243 0068 43F40013 		orr	r3, r3, #2097152
 244 006c 3364     		str	r3, [r6, #64]
 108:Core/Src/i2c.c **** 
 245              		.loc 1 108 5 view .LVU70
 246 006e 336C     		ldr	r3, [r6, #64]
 247 0070 03F40013 		and	r3, r3, #2097152
 248 0074 0293     		str	r3, [sp, #8]
 108:Core/Src/i2c.c **** 
 249              		.loc 1 108 5 view .LVU71
 250 0076 029B     		ldr	r3, [sp, #8]
 251              	.LBE3:
 108:Core/Src/i2c.c **** 
 252              		.loc 1 108 5 view .LVU72
 112:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 253              		.loc 1 112 5 view .LVU73
 112:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 254              		.loc 1 112 27 is_stmt 0 view .LVU74
 255 0078 2948     		ldr	r0, .L21+12
 256 007a 2A4B     		ldr	r3, .L21+16
 257 007c 0360     		str	r3, [r0]
 113:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 258              		.loc 1 113 5 is_stmt 1 view .LVU75
 113:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 259              		.loc 1 113 31 is_stmt 0 view .LVU76
 260 007e 4FF00073 		mov	r3, #33554432
 261 0082 4360     		str	r3, [r0, #4]
 114:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 262              		.loc 1 114 5 is_stmt 1 view .LVU77
 114:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 263              		.loc 1 114 33 is_stmt 0 view .LVU78
 264 0084 8560     		str	r5, [r0, #8]
 115:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccwhaJrk.s 			page 9


 265              		.loc 1 115 5 is_stmt 1 view .LVU79
 115:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 266              		.loc 1 115 33 is_stmt 0 view .LVU80
 267 0086 C560     		str	r5, [r0, #12]
 116:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 268              		.loc 1 116 5 is_stmt 1 view .LVU81
 116:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 269              		.loc 1 116 30 is_stmt 0 view .LVU82
 270 0088 4FF48063 		mov	r3, #1024
 271 008c 0361     		str	r3, [r0, #16]
 117:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 272              		.loc 1 117 5 is_stmt 1 view .LVU83
 117:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 273              		.loc 1 117 43 is_stmt 0 view .LVU84
 274 008e 4561     		str	r5, [r0, #20]
 118:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 275              		.loc 1 118 5 is_stmt 1 view .LVU85
 118:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 276              		.loc 1 118 40 is_stmt 0 view .LVU86
 277 0090 8561     		str	r5, [r0, #24]
 119:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 278              		.loc 1 119 5 is_stmt 1 view .LVU87
 119:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 279              		.loc 1 119 28 is_stmt 0 view .LVU88
 280 0092 C561     		str	r5, [r0, #28]
 120:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 281              		.loc 1 120 5 is_stmt 1 view .LVU89
 120:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 282              		.loc 1 120 32 is_stmt 0 view .LVU90
 283 0094 4FF48033 		mov	r3, #65536
 284 0098 0362     		str	r3, [r0, #32]
 121:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 285              		.loc 1 121 5 is_stmt 1 view .LVU91
 121:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 286              		.loc 1 121 32 is_stmt 0 view .LVU92
 287 009a 4562     		str	r5, [r0, #36]
 122:Core/Src/i2c.c ****     {
 288              		.loc 1 122 5 is_stmt 1 view .LVU93
 122:Core/Src/i2c.c ****     {
 289              		.loc 1 122 9 is_stmt 0 view .LVU94
 290 009c FFF7FEFF 		bl	HAL_DMA_Init
 291              	.LVL12:
 122:Core/Src/i2c.c ****     {
 292              		.loc 1 122 8 view .LVU95
 293 00a0 0028     		cmp	r0, #0
 294 00a2 30D1     		bne	.L19
 295              	.L14:
 127:Core/Src/i2c.c **** 
 296              		.loc 1 127 5 is_stmt 1 view .LVU96
 127:Core/Src/i2c.c **** 
 297              		.loc 1 127 5 view .LVU97
 298 00a4 1E4B     		ldr	r3, .L21+12
 299 00a6 E363     		str	r3, [r4, #60]
 127:Core/Src/i2c.c **** 
 300              		.loc 1 127 5 view .LVU98
 301 00a8 9C63     		str	r4, [r3, #56]
 127:Core/Src/i2c.c **** 
ARM GAS  /tmp/ccwhaJrk.s 			page 10


 302              		.loc 1 127 5 view .LVU99
 130:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 303              		.loc 1 130 5 view .LVU100
 130:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 304              		.loc 1 130 27 is_stmt 0 view .LVU101
 305 00aa 1F48     		ldr	r0, .L21+20
 306 00ac 1F4B     		ldr	r3, .L21+24
 307 00ae 0360     		str	r3, [r0]
 131:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 308              		.loc 1 131 5 is_stmt 1 view .LVU102
 131:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 309              		.loc 1 131 31 is_stmt 0 view .LVU103
 310 00b0 4FF00073 		mov	r3, #33554432
 311 00b4 4360     		str	r3, [r0, #4]
 132:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 312              		.loc 1 132 5 is_stmt 1 view .LVU104
 132:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 313              		.loc 1 132 33 is_stmt 0 view .LVU105
 314 00b6 4023     		movs	r3, #64
 315 00b8 8360     		str	r3, [r0, #8]
 133:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 316              		.loc 1 133 5 is_stmt 1 view .LVU106
 133:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 317              		.loc 1 133 33 is_stmt 0 view .LVU107
 318 00ba 0023     		movs	r3, #0
 319 00bc C360     		str	r3, [r0, #12]
 134:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 320              		.loc 1 134 5 is_stmt 1 view .LVU108
 134:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 321              		.loc 1 134 30 is_stmt 0 view .LVU109
 322 00be 4FF48062 		mov	r2, #1024
 323 00c2 0261     		str	r2, [r0, #16]
 135:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 324              		.loc 1 135 5 is_stmt 1 view .LVU110
 135:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 325              		.loc 1 135 43 is_stmt 0 view .LVU111
 326 00c4 4361     		str	r3, [r0, #20]
 136:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 327              		.loc 1 136 5 is_stmt 1 view .LVU112
 136:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 328              		.loc 1 136 40 is_stmt 0 view .LVU113
 329 00c6 8361     		str	r3, [r0, #24]
 137:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 330              		.loc 1 137 5 is_stmt 1 view .LVU114
 137:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 331              		.loc 1 137 28 is_stmt 0 view .LVU115
 332 00c8 C361     		str	r3, [r0, #28]
 138:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 333              		.loc 1 138 5 is_stmt 1 view .LVU116
 138:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 334              		.loc 1 138 32 is_stmt 0 view .LVU117
 335 00ca 4FF48032 		mov	r2, #65536
 336 00ce 0262     		str	r2, [r0, #32]
 139:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 337              		.loc 1 139 5 is_stmt 1 view .LVU118
 139:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 338              		.loc 1 139 32 is_stmt 0 view .LVU119
ARM GAS  /tmp/ccwhaJrk.s 			page 11


 339 00d0 4362     		str	r3, [r0, #36]
 140:Core/Src/i2c.c ****     {
 340              		.loc 1 140 5 is_stmt 1 view .LVU120
 140:Core/Src/i2c.c ****     {
 341              		.loc 1 140 9 is_stmt 0 view .LVU121
 342 00d2 FFF7FEFF 		bl	HAL_DMA_Init
 343              	.LVL13:
 140:Core/Src/i2c.c ****     {
 344              		.loc 1 140 8 view .LVU122
 345 00d6 C8B9     		cbnz	r0, .L20
 346              	.L15:
 145:Core/Src/i2c.c **** 
 347              		.loc 1 145 5 is_stmt 1 view .LVU123
 145:Core/Src/i2c.c **** 
 348              		.loc 1 145 5 view .LVU124
 349 00d8 134B     		ldr	r3, .L21+20
 350 00da A363     		str	r3, [r4, #56]
 145:Core/Src/i2c.c **** 
 351              		.loc 1 145 5 view .LVU125
 352 00dc 9C63     		str	r4, [r3, #56]
 145:Core/Src/i2c.c **** 
 353              		.loc 1 145 5 view .LVU126
 148:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 354              		.loc 1 148 5 view .LVU127
 355 00de 0022     		movs	r2, #0
 356 00e0 0321     		movs	r1, #3
 357 00e2 1F20     		movs	r0, #31
 358 00e4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 359              	.LVL14:
 149:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 3, 0);
 360              		.loc 1 149 5 view .LVU128
 361 00e8 1F20     		movs	r0, #31
 362 00ea FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 363              	.LVL15:
 150:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 364              		.loc 1 150 5 view .LVU129
 365 00ee 0022     		movs	r2, #0
 366 00f0 0321     		movs	r1, #3
 367 00f2 2020     		movs	r0, #32
 368 00f4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 369              	.LVL16:
 151:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 370              		.loc 1 151 5 view .LVU130
 371 00f8 2020     		movs	r0, #32
 372 00fa FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 373              	.LVL17:
 374              		.loc 1 156 1 is_stmt 0 view .LVU131
 375 00fe 90E7     		b	.L11
 376              	.L18:
  92:Core/Src/i2c.c ****     }
 377              		.loc 1 92 7 is_stmt 1 view .LVU132
 378 0100 FFF7FEFF 		bl	Error_Handler
 379              	.LVL18:
 380 0104 97E7     		b	.L13
 381              	.L19:
 124:Core/Src/i2c.c ****     }
 382              		.loc 1 124 7 view .LVU133
ARM GAS  /tmp/ccwhaJrk.s 			page 12


 383 0106 FFF7FEFF 		bl	Error_Handler
 384              	.LVL19:
 385 010a CBE7     		b	.L14
 386              	.L20:
 142:Core/Src/i2c.c ****     }
 387              		.loc 1 142 7 view .LVU134
 388 010c FFF7FEFF 		bl	Error_Handler
 389              	.LVL20:
 390 0110 E2E7     		b	.L15
 391              	.L22:
 392 0112 00BF     		.align	2
 393              	.L21:
 394 0114 00540040 		.word	1073763328
 395 0118 00380240 		.word	1073887232
 396 011c 00040240 		.word	1073873920
 397 0120 00000000 		.word	.LANCHOR1
 398 0124 10600240 		.word	1073897488
 399 0128 00000000 		.word	.LANCHOR2
 400 012c A0600240 		.word	1073897632
 401              		.cfi_endproc
 402              	.LFE142:
 404              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 405              		.align	1
 406              		.global	HAL_I2C_MspDeInit
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	HAL_I2C_MspDeInit:
 412              	.LVL21:
 413              	.LFB143:
 157:Core/Src/i2c.c **** 
 158:Core/Src/i2c.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
 159:Core/Src/i2c.c **** {
 414              		.loc 1 159 1 view -0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418              		.loc 1 159 1 is_stmt 0 view .LVU136
 419 0000 38B5     		push	{r3, r4, r5, lr}
 420              	.LCFI5:
 421              		.cfi_def_cfa_offset 16
 422              		.cfi_offset 3, -16
 423              		.cfi_offset 4, -12
 424              		.cfi_offset 5, -8
 425              		.cfi_offset 14, -4
 160:Core/Src/i2c.c **** 
 161:Core/Src/i2c.c ****   if(i2cHandle->Instance==I2C1)
 426              		.loc 1 161 3 is_stmt 1 view .LVU137
 427              		.loc 1 161 15 is_stmt 0 view .LVU138
 428 0002 0268     		ldr	r2, [r0]
 429              		.loc 1 161 5 view .LVU139
 430 0004 0F4B     		ldr	r3, .L27
 431 0006 9A42     		cmp	r2, r3
 432 0008 00D0     		beq	.L26
 433              	.LVL22:
 434              	.L23:
 162:Core/Src/i2c.c ****   {
ARM GAS  /tmp/ccwhaJrk.s 			page 13


 163:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 164:Core/Src/i2c.c **** 
 165:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 166:Core/Src/i2c.c ****     /* Peripheral clock disable */
 167:Core/Src/i2c.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 168:Core/Src/i2c.c **** 
 169:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 170:Core/Src/i2c.c ****     PB6     ------> I2C1_SCL
 171:Core/Src/i2c.c ****     PB7     ------> I2C1_SDA
 172:Core/Src/i2c.c ****     */
 173:Core/Src/i2c.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 174:Core/Src/i2c.c **** 
 175:Core/Src/i2c.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 176:Core/Src/i2c.c **** 
 177:Core/Src/i2c.c ****     /* I2C1 DMA DeInit */
 178:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmarx);
 179:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmatx);
 180:Core/Src/i2c.c **** 
 181:Core/Src/i2c.c ****     /* I2C1 interrupt Deinit */
 182:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 183:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 184:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 185:Core/Src/i2c.c **** 
 186:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 187:Core/Src/i2c.c ****   }
 188:Core/Src/i2c.c **** }
 435              		.loc 1 188 1 view .LVU140
 436 000a 38BD     		pop	{r3, r4, r5, pc}
 437              	.LVL23:
 438              	.L26:
 439              		.loc 1 188 1 view .LVU141
 440 000c 0446     		mov	r4, r0
 167:Core/Src/i2c.c **** 
 441              		.loc 1 167 5 is_stmt 1 view .LVU142
 442 000e 0E4A     		ldr	r2, .L27+4
 443 0010 136C     		ldr	r3, [r2, #64]
 444 0012 23F40013 		bic	r3, r3, #2097152
 445 0016 1364     		str	r3, [r2, #64]
 173:Core/Src/i2c.c **** 
 446              		.loc 1 173 5 view .LVU143
 447 0018 0C4D     		ldr	r5, .L27+8
 448 001a 4021     		movs	r1, #64
 449 001c 2846     		mov	r0, r5
 450              	.LVL24:
 173:Core/Src/i2c.c **** 
 451              		.loc 1 173 5 is_stmt 0 view .LVU144
 452 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 453              	.LVL25:
 175:Core/Src/i2c.c **** 
 454              		.loc 1 175 5 is_stmt 1 view .LVU145
 455 0022 8021     		movs	r1, #128
 456 0024 2846     		mov	r0, r5
 457 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 458              	.LVL26:
 178:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmatx);
 459              		.loc 1 178 5 view .LVU146
 460 002a E06B     		ldr	r0, [r4, #60]
ARM GAS  /tmp/ccwhaJrk.s 			page 14


 461 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 462              	.LVL27:
 179:Core/Src/i2c.c **** 
 463              		.loc 1 179 5 view .LVU147
 464 0030 A06B     		ldr	r0, [r4, #56]
 465 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 466              	.LVL28:
 182:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 467              		.loc 1 182 5 view .LVU148
 468 0036 1F20     		movs	r0, #31
 469 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 470              	.LVL29:
 183:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 471              		.loc 1 183 5 view .LVU149
 472 003c 2020     		movs	r0, #32
 473 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 474              	.LVL30:
 475              		.loc 1 188 1 is_stmt 0 view .LVU150
 476 0042 E2E7     		b	.L23
 477              	.L28:
 478              		.align	2
 479              	.L27:
 480 0044 00540040 		.word	1073763328
 481 0048 00380240 		.word	1073887232
 482 004c 00040240 		.word	1073873920
 483              		.cfi_endproc
 484              	.LFE143:
 486              		.global	hdma_i2c1_tx
 487              		.global	hdma_i2c1_rx
 488              		.global	hi2c1
 489              		.section	.bss.hdma_i2c1_rx,"aw",%nobits
 490              		.align	2
 491              		.set	.LANCHOR1,. + 0
 494              	hdma_i2c1_rx:
 495 0000 00000000 		.space	96
 495      00000000 
 495      00000000 
 495      00000000 
 495      00000000 
 496              		.section	.bss.hdma_i2c1_tx,"aw",%nobits
 497              		.align	2
 498              		.set	.LANCHOR2,. + 0
 501              	hdma_i2c1_tx:
 502 0000 00000000 		.space	96
 502      00000000 
 502      00000000 
 502      00000000 
 502      00000000 
 503              		.section	.bss.hi2c1,"aw",%nobits
 504              		.align	2
 505              		.set	.LANCHOR0,. + 0
 508              	hi2c1:
 509 0000 00000000 		.space	84
 509      00000000 
 509      00000000 
 509      00000000 
 509      00000000 
ARM GAS  /tmp/ccwhaJrk.s 			page 15


 510              		.text
 511              	.Letext0:
 512              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 513              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 514              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 515              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 516              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 517              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 518              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 519              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 520              		.file 10 "Core/Inc/i2c.h"
 521              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 522              		.file 12 "Core/Inc/main.h"
 523              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c_ex.h"
 524              		.file 14 "<built-in>"
ARM GAS  /tmp/ccwhaJrk.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
     /tmp/ccwhaJrk.s:20     .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccwhaJrk.s:26     .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccwhaJrk.s:116    .text.MX_I2C1_Init:000000000000004c $d
     /tmp/ccwhaJrk.s:123    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccwhaJrk.s:129    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccwhaJrk.s:394    .text.HAL_I2C_MspInit:0000000000000114 $d
     /tmp/ccwhaJrk.s:405    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccwhaJrk.s:411    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccwhaJrk.s:480    .text.HAL_I2C_MspDeInit:0000000000000044 $d
     /tmp/ccwhaJrk.s:501    .bss.hdma_i2c1_tx:0000000000000000 hdma_i2c1_tx
     /tmp/ccwhaJrk.s:494    .bss.hdma_i2c1_rx:0000000000000000 hdma_i2c1_rx
     /tmp/ccwhaJrk.s:508    .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccwhaJrk.s:490    .bss.hdma_i2c1_rx:0000000000000000 $d
     /tmp/ccwhaJrk.s:497    .bss.hdma_i2c1_tx:0000000000000000 $d
     /tmp/ccwhaJrk.s:504    .bss.hi2c1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
