

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3'
================================================================
* Date:           Fri Jun  2 02:54:04 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  18.815 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  2.880 us|  2.880 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3  |       94|       94|        32|          1|          1|    64|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.45>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 35 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten38 = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 38 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten69"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten38"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11maxPooling1PA8_fPA4_f.exit.preheader"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i7 %indvar_flatten69" [DNN.cpp:41]   --->   Operation 46 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.48ns)   --->   "%icmp_ln41 = icmp_eq  i7 %indvar_flatten69_load, i7 64" [DNN.cpp:41]   --->   Operation 48 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln41_1 = add i7 %indvar_flatten69_load, i7 1" [DNN.cpp:41]   --->   Operation 49 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_Z11maxPooling1PA8_fPA4_f.exit, void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit.preheader.exitStub" [DNN.cpp:41]   --->   Operation 50 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [DNN.cpp:43]   --->   Operation 51 'load' 'j_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%i_load = load i2 %i"   --->   Operation 52 'load' 'i_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten38_load = load i4 %indvar_flatten38" [DNN.cpp:42]   --->   Operation 53 'load' 'indvar_flatten38_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [DNN.cpp:41]   --->   Operation 54 'load' 'k_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln41 = add i5 %k_load, i5 1" [DNN.cpp:41]   --->   Operation 55 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln42 = icmp_eq  i4 %indvar_flatten38_load, i4 4" [DNN.cpp:42]   --->   Operation 56 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i2 0, i2 %i_load" [DNN.cpp:41]   --->   Operation 57 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.21ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i5 %add_ln41, i5 %k_load" [DNN.cpp:41]   --->   Operation 58 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%shl_ln50 = shl i5 %select_ln41_1, i5 1" [DNN.cpp:50]   --->   Operation 59 'shl' 'shl_ln50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i5 %add_ln41" [DNN.cpp:41]   --->   Operation 60 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i5 %k_load" [DNN.cpp:41]   --->   Operation 61 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.02ns)   --->   "%select_ln41_3 = select i1 %icmp_ln42, i4 %trunc_ln41, i4 %trunc_ln41_1" [DNN.cpp:41]   --->   Operation 62 'select' 'select_ln41_3' <Predicate = (!icmp_ln41)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %select_ln41_3" [DNN.cpp:41]   --->   Operation 63 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv2_kernel_0_0_addr = getelementptr i32 %conv2_kernel_0_0, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 64 'getelementptr' 'conv2_kernel_0_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%conv2_kernel_0_0_load = load i4 %conv2_kernel_0_0_addr" [DNN.cpp:41]   --->   Operation 65 'load' 'conv2_kernel_0_0_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv2_kernel_0_1_addr = getelementptr i32 %conv2_kernel_0_1, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 66 'getelementptr' 'conv2_kernel_0_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%conv2_kernel_0_1_load = load i4 %conv2_kernel_0_1_addr" [DNN.cpp:41]   --->   Operation 67 'load' 'conv2_kernel_0_1_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv2_kernel_0_2_addr = getelementptr i32 %conv2_kernel_0_2, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 68 'getelementptr' 'conv2_kernel_0_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%conv2_kernel_0_2_load = load i4 %conv2_kernel_0_2_addr" [DNN.cpp:41]   --->   Operation 69 'load' 'conv2_kernel_0_2_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv2_kernel_1_0_addr = getelementptr i32 %conv2_kernel_1_0, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 70 'getelementptr' 'conv2_kernel_1_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%conv2_kernel_1_0_load = load i4 %conv2_kernel_1_0_addr" [DNN.cpp:41]   --->   Operation 71 'load' 'conv2_kernel_1_0_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv2_kernel_1_1_addr = getelementptr i32 %conv2_kernel_1_1, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 72 'getelementptr' 'conv2_kernel_1_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%conv2_kernel_1_1_load = load i4 %conv2_kernel_1_1_addr" [DNN.cpp:41]   --->   Operation 73 'load' 'conv2_kernel_1_1_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv2_kernel_1_2_addr = getelementptr i32 %conv2_kernel_1_2, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 74 'getelementptr' 'conv2_kernel_1_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%conv2_kernel_1_2_load = load i4 %conv2_kernel_1_2_addr" [DNN.cpp:41]   --->   Operation 75 'load' 'conv2_kernel_1_2_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv2_kernel_2_0_addr = getelementptr i32 %conv2_kernel_2_0, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 76 'getelementptr' 'conv2_kernel_2_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%conv2_kernel_2_0_load = load i4 %conv2_kernel_2_0_addr" [DNN.cpp:41]   --->   Operation 77 'load' 'conv2_kernel_2_0_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv2_kernel_2_1_addr = getelementptr i32 %conv2_kernel_2_1, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 78 'getelementptr' 'conv2_kernel_2_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%conv2_kernel_2_1_load = load i4 %conv2_kernel_2_1_addr" [DNN.cpp:41]   --->   Operation 79 'load' 'conv2_kernel_2_1_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv2_kernel_2_2_addr = getelementptr i32 %conv2_kernel_2_2, i64 0, i64 %zext_ln41" [DNN.cpp:47]   --->   Operation 80 'getelementptr' 'conv2_kernel_2_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (2.32ns)   --->   "%conv2_kernel_2_2_load = load i4 %conv2_kernel_2_2_addr" [DNN.cpp:41]   --->   Operation 81 'load' 'conv2_kernel_2_2_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln42, i1 1" [DNN.cpp:41]   --->   Operation 82 'xor' 'xor_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln43 = icmp_eq  i2 %j_load, i2 2" [DNN.cpp:43]   --->   Operation 83 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %icmp_ln43, i1 %xor_ln41" [DNN.cpp:41]   --->   Operation 84 'and' 'and_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.56ns)   --->   "%p_dup30 = add i2 %select_ln41, i2 1" [DNN.cpp:41]   --->   Operation 85 'add' 'p_dup30' <Predicate = (!icmp_ln41)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln41, i1 %icmp_ln42" [DNN.cpp:42]   --->   Operation 86 'or' 'or_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i2 0, i2 %j_load" [DNN.cpp:42]   --->   Operation 87 'select' 'select_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.99ns)   --->   "%select_ln42_1 = select i1 %and_ln41, i2 %p_dup30, i2 %select_ln41" [DNN.cpp:42]   --->   Operation 88 'select' 'select_ln42_1' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln50)   --->   "%zext_ln50 = zext i2 %select_ln42_1" [DNN.cpp:50]   --->   Operation 89 'zext' 'zext_ln50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln50 = add i5 %shl_ln50, i5 %zext_ln50" [DNN.cpp:50]   --->   Operation 90 'add' 'add_ln50' <Predicate = (!icmp_ln41)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_53_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln50, i1 0" [DNN.cpp:50]   --->   Operation 91 'bitconcatenate' 'tmp_53_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_2)   --->   "%p_mid134 = xor i2 %select_ln41, i2 2" [DNN.cpp:41]   --->   Operation 92 'xor' 'p_mid134' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.56ns)   --->   "%empty_62 = add i2 %i_load, i2 1"   --->   Operation 93 'add' 'empty_62' <Predicate = (!icmp_ln41)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_2)   --->   "%select_ln41_4 = select i1 %icmp_ln42, i2 1, i2 %empty_62" [DNN.cpp:41]   --->   Operation 94 'select' 'select_ln41_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln42_2 = select i1 %and_ln41, i2 %p_mid134, i2 %select_ln41_4" [DNN.cpp:42]   --->   Operation 95 'select' 'select_ln42_2' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.56ns)   --->   "%p_mid136 = add i2 %select_ln41, i2 3" [DNN.cpp:41]   --->   Operation 96 'add' 'p_mid136' <Predicate = (!icmp_ln41)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%empty_63 = xor i2 %i_load, i2 2"   --->   Operation 97 'xor' 'empty_63' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%select_ln41_5 = select i1 %icmp_ln42, i2 2, i2 %empty_63" [DNN.cpp:41]   --->   Operation 98 'select' 'select_ln41_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %and_ln41, i2 %p_mid136, i2 %select_ln41_5" [DNN.cpp:42]   --->   Operation 99 'select' 'select_ln42_3' <Predicate = (!icmp_ln41)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %select_ln42" [DNN.cpp:47]   --->   Operation 100 'zext' 'zext_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_1, i2 %select_ln42" [DNN.cpp:47]   --->   Operation 101 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i4 %tmp" [DNN.cpp:47]   --->   Operation 102 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_1" [DNN.cpp:47]   --->   Operation 103 'getelementptr' 'pool1_output_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_2, i2 %select_ln42" [DNN.cpp:47]   --->   Operation 104 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i4 %tmp_1" [DNN.cpp:47]   --->   Operation 105 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%pool1_output_addr_1 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_2" [DNN.cpp:47]   --->   Operation 106 'getelementptr' 'pool1_output_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_3, i2 %select_ln42" [DNN.cpp:47]   --->   Operation 107 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i4 %tmp_2" [DNN.cpp:47]   --->   Operation 108 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%pool1_output_addr_2 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_3" [DNN.cpp:47]   --->   Operation 109 'getelementptr' 'pool1_output_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i6 %tmp_53_cast, i6 %zext_ln47" [DNN.cpp:50]   --->   Operation 110 'add' 'add_ln50_1' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [2/2] (2.32ns)   --->   "%pool1_output_load = load i4 %pool1_output_addr" [DNN.cpp:47]   --->   Operation 111 'load' 'pool1_output_load' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 112 [1/1] (1.56ns)   --->   "%add_ln47 = add i2 %select_ln42, i2 1" [DNN.cpp:47]   --->   Operation 112 'add' 'add_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_1, i2 %add_ln47" [DNN.cpp:47]   --->   Operation 113 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i4 %tmp_3" [DNN.cpp:47]   --->   Operation 114 'zext' 'zext_ln47_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%pool1_output_addr_3 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_4" [DNN.cpp:47]   --->   Operation 115 'getelementptr' 'pool1_output_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_2, i2 %add_ln47" [DNN.cpp:47]   --->   Operation 116 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i4 %tmp_4" [DNN.cpp:47]   --->   Operation 117 'zext' 'zext_ln47_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%pool1_output_addr_4 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_5" [DNN.cpp:47]   --->   Operation 118 'getelementptr' 'pool1_output_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_3, i2 %add_ln47" [DNN.cpp:47]   --->   Operation 119 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i4 %tmp_5" [DNN.cpp:47]   --->   Operation 120 'zext' 'zext_ln47_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%pool1_output_addr_6 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_6" [DNN.cpp:47]   --->   Operation 121 'getelementptr' 'pool1_output_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (2.32ns)   --->   "%pool1_output_load_1 = load i4 %pool1_output_addr_3" [DNN.cpp:47]   --->   Operation 122 'load' 'pool1_output_load_1' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 123 [1/1] (0.97ns)   --->   "%xor_ln47 = xor i2 %select_ln42, i2 2" [DNN.cpp:47]   --->   Operation 123 'xor' 'xor_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_1, i2 %xor_ln47" [DNN.cpp:47]   --->   Operation 124 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln47_7 = zext i4 %tmp_6" [DNN.cpp:47]   --->   Operation 125 'zext' 'zext_ln47_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%pool1_output_addr_5 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_7" [DNN.cpp:47]   --->   Operation 126 'getelementptr' 'pool1_output_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_2, i2 %xor_ln47" [DNN.cpp:47]   --->   Operation 127 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i4 %tmp_7" [DNN.cpp:47]   --->   Operation 128 'zext' 'zext_ln47_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%pool1_output_addr_7 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_8" [DNN.cpp:47]   --->   Operation 129 'getelementptr' 'pool1_output_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln42_3, i2 %xor_ln47" [DNN.cpp:47]   --->   Operation 130 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i4 %tmp_8" [DNN.cpp:47]   --->   Operation 131 'zext' 'zext_ln47_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%pool1_output_addr_8 = getelementptr i32 %pool1_output, i64 0, i64 %zext_ln47_9" [DNN.cpp:47]   --->   Operation 132 'getelementptr' 'pool1_output_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (2.32ns)   --->   "%pool1_output_load_2 = load i4 %pool1_output_addr_5" [DNN.cpp:47]   --->   Operation 133 'load' 'pool1_output_load_2' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 134 [2/2] (2.32ns)   --->   "%pool1_output_load_3 = load i4 %pool1_output_addr_1" [DNN.cpp:47]   --->   Operation 134 'load' 'pool1_output_load_3' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 135 [2/2] (2.32ns)   --->   "%pool1_output_load_4 = load i4 %pool1_output_addr_4" [DNN.cpp:47]   --->   Operation 135 'load' 'pool1_output_load_4' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 136 [2/2] (2.32ns)   --->   "%pool1_output_load_5 = load i4 %pool1_output_addr_7" [DNN.cpp:47]   --->   Operation 136 'load' 'pool1_output_load_5' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 137 [2/2] (2.32ns)   --->   "%pool1_output_load_6 = load i4 %pool1_output_addr_2" [DNN.cpp:47]   --->   Operation 137 'load' 'pool1_output_load_6' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 138 [2/2] (2.32ns)   --->   "%pool1_output_load_7 = load i4 %pool1_output_addr_6" [DNN.cpp:47]   --->   Operation 138 'load' 'pool1_output_load_7' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 139 [2/2] (2.32ns)   --->   "%pool1_output_load_8 = load i4 %pool1_output_addr_8" [DNN.cpp:47]   --->   Operation 139 'load' 'pool1_output_load_8' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 140 [1/1] (1.73ns)   --->   "%add_ln42 = add i4 %indvar_flatten38_load, i4 1" [DNN.cpp:42]   --->   Operation 140 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (1.02ns)   --->   "%select_ln42_4 = select i1 %icmp_ln42, i4 1, i4 %add_ln42" [DNN.cpp:42]   --->   Operation 141 'select' 'select_ln42_4' <Predicate = (!icmp_ln41)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (1.58ns)   --->   "%store_ln41 = store i7 %add_ln41_1, i7 %indvar_flatten69" [DNN.cpp:41]   --->   Operation 142 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln41 = store i5 %select_ln41_1, i5 %k" [DNN.cpp:41]   --->   Operation 143 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln42 = store i4 %select_ln42_4, i4 %indvar_flatten38" [DNN.cpp:42]   --->   Operation 144 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln42 = store i2 %select_ln42_1, i2 %i" [DNN.cpp:42]   --->   Operation 145 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_1 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln47 = store i2 %add_ln47, i2 %j" [DNN.cpp:47]   --->   Operation 146 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 147 [1/2] (2.32ns)   --->   "%conv2_kernel_0_0_load = load i4 %conv2_kernel_0_0_addr" [DNN.cpp:41]   --->   Operation 147 'load' 'conv2_kernel_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 148 [1/2] (2.32ns)   --->   "%conv2_kernel_0_1_load = load i4 %conv2_kernel_0_1_addr" [DNN.cpp:41]   --->   Operation 148 'load' 'conv2_kernel_0_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%conv2_kernel_0_2_load = load i4 %conv2_kernel_0_2_addr" [DNN.cpp:41]   --->   Operation 149 'load' 'conv2_kernel_0_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 150 [1/2] (2.32ns)   --->   "%conv2_kernel_1_0_load = load i4 %conv2_kernel_1_0_addr" [DNN.cpp:41]   --->   Operation 150 'load' 'conv2_kernel_1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%conv2_kernel_1_1_load = load i4 %conv2_kernel_1_1_addr" [DNN.cpp:41]   --->   Operation 151 'load' 'conv2_kernel_1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%conv2_kernel_1_2_load = load i4 %conv2_kernel_1_2_addr" [DNN.cpp:41]   --->   Operation 152 'load' 'conv2_kernel_1_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 153 [1/2] (2.32ns)   --->   "%conv2_kernel_2_0_load = load i4 %conv2_kernel_2_0_addr" [DNN.cpp:41]   --->   Operation 153 'load' 'conv2_kernel_2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 154 [1/2] (2.32ns)   --->   "%conv2_kernel_2_1_load = load i4 %conv2_kernel_2_1_addr" [DNN.cpp:41]   --->   Operation 154 'load' 'conv2_kernel_2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%conv2_kernel_2_2_load = load i4 %conv2_kernel_2_2_addr" [DNN.cpp:41]   --->   Operation 155 'load' 'conv2_kernel_2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 156 [1/2] (2.32ns)   --->   "%pool1_output_load = load i4 %pool1_output_addr" [DNN.cpp:47]   --->   Operation 156 'load' 'pool1_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 157 [2/2] (12.3ns)   --->   "%mul_i = fmul i32 %pool1_output_load, i32 %conv2_kernel_0_0_load" [DNN.cpp:47]   --->   Operation 157 'fmul' 'mul_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/2] (2.32ns)   --->   "%pool1_output_load_1 = load i4 %pool1_output_addr_3" [DNN.cpp:47]   --->   Operation 158 'load' 'pool1_output_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 159 [2/2] (12.3ns)   --->   "%mul_i_0_1 = fmul i32 %pool1_output_load_1, i32 %conv2_kernel_0_1_load" [DNN.cpp:47]   --->   Operation 159 'fmul' 'mul_i_0_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/2] (2.32ns)   --->   "%pool1_output_load_2 = load i4 %pool1_output_addr_5" [DNN.cpp:47]   --->   Operation 160 'load' 'pool1_output_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 161 [2/2] (12.3ns)   --->   "%mul_i_0_2 = fmul i32 %pool1_output_load_2, i32 %conv2_kernel_0_2_load" [DNN.cpp:47]   --->   Operation 161 'fmul' 'mul_i_0_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/2] (2.32ns)   --->   "%pool1_output_load_3 = load i4 %pool1_output_addr_1" [DNN.cpp:47]   --->   Operation 162 'load' 'pool1_output_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 163 [2/2] (12.3ns)   --->   "%mul_i_1 = fmul i32 %pool1_output_load_3, i32 %conv2_kernel_1_0_load" [DNN.cpp:47]   --->   Operation 163 'fmul' 'mul_i_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/2] (2.32ns)   --->   "%pool1_output_load_4 = load i4 %pool1_output_addr_4" [DNN.cpp:47]   --->   Operation 164 'load' 'pool1_output_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 165 [2/2] (12.3ns)   --->   "%mul_i_1_1 = fmul i32 %pool1_output_load_4, i32 %conv2_kernel_1_1_load" [DNN.cpp:47]   --->   Operation 165 'fmul' 'mul_i_1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/2] (2.32ns)   --->   "%pool1_output_load_5 = load i4 %pool1_output_addr_7" [DNN.cpp:47]   --->   Operation 166 'load' 'pool1_output_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 167 [2/2] (12.3ns)   --->   "%mul_i_1_2 = fmul i32 %pool1_output_load_5, i32 %conv2_kernel_1_2_load" [DNN.cpp:47]   --->   Operation 167 'fmul' 'mul_i_1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/2] (2.32ns)   --->   "%pool1_output_load_6 = load i4 %pool1_output_addr_2" [DNN.cpp:47]   --->   Operation 168 'load' 'pool1_output_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 169 [2/2] (12.3ns)   --->   "%mul_i_2 = fmul i32 %pool1_output_load_6, i32 %conv2_kernel_2_0_load" [DNN.cpp:47]   --->   Operation 169 'fmul' 'mul_i_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/2] (2.32ns)   --->   "%pool1_output_load_7 = load i4 %pool1_output_addr_6" [DNN.cpp:47]   --->   Operation 170 'load' 'pool1_output_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 171 [2/2] (12.3ns)   --->   "%mul_i_2_1 = fmul i32 %pool1_output_load_7, i32 %conv2_kernel_2_1_load" [DNN.cpp:47]   --->   Operation 171 'fmul' 'mul_i_2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/2] (2.32ns)   --->   "%pool1_output_load_8 = load i4 %pool1_output_addr_8" [DNN.cpp:47]   --->   Operation 172 'load' 'pool1_output_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 173 [2/2] (12.3ns)   --->   "%mul_i_2_2 = fmul i32 %pool1_output_load_8, i32 %conv2_kernel_2_2_load" [DNN.cpp:47]   --->   Operation 173 'fmul' 'mul_i_2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 174 [1/2] (12.3ns)   --->   "%mul_i = fmul i32 %pool1_output_load, i32 %conv2_kernel_0_0_load" [DNN.cpp:47]   --->   Operation 174 'fmul' 'mul_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/2] (12.3ns)   --->   "%mul_i_0_1 = fmul i32 %pool1_output_load_1, i32 %conv2_kernel_0_1_load" [DNN.cpp:47]   --->   Operation 175 'fmul' 'mul_i_0_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/2] (12.3ns)   --->   "%mul_i_0_2 = fmul i32 %pool1_output_load_2, i32 %conv2_kernel_0_2_load" [DNN.cpp:47]   --->   Operation 176 'fmul' 'mul_i_0_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/2] (12.3ns)   --->   "%mul_i_1 = fmul i32 %pool1_output_load_3, i32 %conv2_kernel_1_0_load" [DNN.cpp:47]   --->   Operation 177 'fmul' 'mul_i_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/2] (12.3ns)   --->   "%mul_i_1_1 = fmul i32 %pool1_output_load_4, i32 %conv2_kernel_1_1_load" [DNN.cpp:47]   --->   Operation 178 'fmul' 'mul_i_1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/2] (12.3ns)   --->   "%mul_i_1_2 = fmul i32 %pool1_output_load_5, i32 %conv2_kernel_1_2_load" [DNN.cpp:47]   --->   Operation 179 'fmul' 'mul_i_1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/2] (12.3ns)   --->   "%mul_i_2 = fmul i32 %pool1_output_load_6, i32 %conv2_kernel_2_0_load" [DNN.cpp:47]   --->   Operation 180 'fmul' 'mul_i_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/2] (12.3ns)   --->   "%mul_i_2_1 = fmul i32 %pool1_output_load_7, i32 %conv2_kernel_2_1_load" [DNN.cpp:47]   --->   Operation 181 'fmul' 'mul_i_2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/2] (12.3ns)   --->   "%mul_i_2_2 = fmul i32 %pool1_output_load_8, i32 %conv2_kernel_2_2_load" [DNN.cpp:47]   --->   Operation 182 'fmul' 'mul_i_2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.8>
ST_4 : Operation 183 [3/3] (18.8ns)   --->   "%sum_6 = fadd i32 %mul_i, i32 0" [DNN.cpp:47]   --->   Operation 183 'fadd' 'sum_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 18.8>
ST_5 : Operation 184 [2/3] (18.8ns)   --->   "%sum_6 = fadd i32 %mul_i, i32 0" [DNN.cpp:47]   --->   Operation 184 'fadd' 'sum_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 185 [1/3] (18.8ns)   --->   "%sum_6 = fadd i32 %mul_i, i32 0" [DNN.cpp:47]   --->   Operation 185 'fadd' 'sum_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 186 [3/3] (18.8ns)   --->   "%sum_6_0_1 = fadd i32 %sum_6, i32 %mul_i_0_1" [DNN.cpp:47]   --->   Operation 186 'fadd' 'sum_6_0_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 18.8>
ST_8 : Operation 187 [2/3] (18.8ns)   --->   "%sum_6_0_1 = fadd i32 %sum_6, i32 %mul_i_0_1" [DNN.cpp:47]   --->   Operation 187 'fadd' 'sum_6_0_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.8>
ST_9 : Operation 188 [1/3] (18.8ns)   --->   "%sum_6_0_1 = fadd i32 %sum_6, i32 %mul_i_0_1" [DNN.cpp:47]   --->   Operation 188 'fadd' 'sum_6_0_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.8>
ST_10 : Operation 189 [3/3] (18.8ns)   --->   "%sum_6_0_2 = fadd i32 %sum_6_0_1, i32 %mul_i_0_2" [DNN.cpp:47]   --->   Operation 189 'fadd' 'sum_6_0_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 18.8>
ST_11 : Operation 190 [2/3] (18.8ns)   --->   "%sum_6_0_2 = fadd i32 %sum_6_0_1, i32 %mul_i_0_2" [DNN.cpp:47]   --->   Operation 190 'fadd' 'sum_6_0_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.8>
ST_12 : Operation 191 [1/3] (18.8ns)   --->   "%sum_6_0_2 = fadd i32 %sum_6_0_1, i32 %mul_i_0_2" [DNN.cpp:47]   --->   Operation 191 'fadd' 'sum_6_0_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 18.8>
ST_13 : Operation 192 [3/3] (18.8ns)   --->   "%sum_6_1 = fadd i32 %sum_6_0_2, i32 %mul_i_1" [DNN.cpp:47]   --->   Operation 192 'fadd' 'sum_6_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 18.8>
ST_14 : Operation 193 [2/3] (18.8ns)   --->   "%sum_6_1 = fadd i32 %sum_6_0_2, i32 %mul_i_1" [DNN.cpp:47]   --->   Operation 193 'fadd' 'sum_6_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.8>
ST_15 : Operation 194 [1/3] (18.8ns)   --->   "%sum_6_1 = fadd i32 %sum_6_0_2, i32 %mul_i_1" [DNN.cpp:47]   --->   Operation 194 'fadd' 'sum_6_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.8>
ST_16 : Operation 195 [3/3] (18.8ns)   --->   "%sum_6_1_1 = fadd i32 %sum_6_1, i32 %mul_i_1_1" [DNN.cpp:47]   --->   Operation 195 'fadd' 'sum_6_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 18.8>
ST_17 : Operation 196 [2/3] (18.8ns)   --->   "%sum_6_1_1 = fadd i32 %sum_6_1, i32 %mul_i_1_1" [DNN.cpp:47]   --->   Operation 196 'fadd' 'sum_6_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 18.8>
ST_18 : Operation 197 [1/3] (18.8ns)   --->   "%sum_6_1_1 = fadd i32 %sum_6_1, i32 %mul_i_1_1" [DNN.cpp:47]   --->   Operation 197 'fadd' 'sum_6_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.8>
ST_19 : Operation 198 [3/3] (18.8ns)   --->   "%sum_6_1_2 = fadd i32 %sum_6_1_1, i32 %mul_i_1_2" [DNN.cpp:47]   --->   Operation 198 'fadd' 'sum_6_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 18.8>
ST_20 : Operation 199 [2/3] (18.8ns)   --->   "%sum_6_1_2 = fadd i32 %sum_6_1_1, i32 %mul_i_1_2" [DNN.cpp:47]   --->   Operation 199 'fadd' 'sum_6_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 18.8>
ST_21 : Operation 200 [1/3] (18.8ns)   --->   "%sum_6_1_2 = fadd i32 %sum_6_1_1, i32 %mul_i_1_2" [DNN.cpp:47]   --->   Operation 200 'fadd' 'sum_6_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 18.8>
ST_22 : Operation 201 [3/3] (18.8ns)   --->   "%sum_6_2 = fadd i32 %sum_6_1_2, i32 %mul_i_2" [DNN.cpp:47]   --->   Operation 201 'fadd' 'sum_6_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 18.8>
ST_23 : Operation 202 [2/3] (18.8ns)   --->   "%sum_6_2 = fadd i32 %sum_6_1_2, i32 %mul_i_2" [DNN.cpp:47]   --->   Operation 202 'fadd' 'sum_6_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 18.8>
ST_24 : Operation 203 [1/3] (18.8ns)   --->   "%sum_6_2 = fadd i32 %sum_6_1_2, i32 %mul_i_2" [DNN.cpp:47]   --->   Operation 203 'fadd' 'sum_6_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 18.8>
ST_25 : Operation 204 [3/3] (18.8ns)   --->   "%sum_6_2_1 = fadd i32 %sum_6_2, i32 %mul_i_2_1" [DNN.cpp:47]   --->   Operation 204 'fadd' 'sum_6_2_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 18.8>
ST_26 : Operation 205 [2/3] (18.8ns)   --->   "%sum_6_2_1 = fadd i32 %sum_6_2, i32 %mul_i_2_1" [DNN.cpp:47]   --->   Operation 205 'fadd' 'sum_6_2_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 18.8>
ST_27 : Operation 206 [1/3] (18.8ns)   --->   "%sum_6_2_1 = fadd i32 %sum_6_2, i32 %mul_i_2_1" [DNN.cpp:47]   --->   Operation 206 'fadd' 'sum_6_2_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 18.8>
ST_28 : Operation 207 [3/3] (18.8ns)   --->   "%sum_6_2_2 = fadd i32 %sum_6_2_1, i32 %mul_i_2_2" [DNN.cpp:47]   --->   Operation 207 'fadd' 'sum_6_2_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 18.8>
ST_29 : Operation 208 [2/3] (18.8ns)   --->   "%sum_6_2_2 = fadd i32 %sum_6_2_1, i32 %mul_i_2_2" [DNN.cpp:47]   --->   Operation 208 'fadd' 'sum_6_2_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 18.8>
ST_30 : Operation 209 [1/3] (18.8ns)   --->   "%sum_6_2_2 = fadd i32 %sum_6_2_1, i32 %mul_i_2_2" [DNN.cpp:47]   --->   Operation 209 'fadd' 'sum_6_2_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.43>
ST_31 : Operation 210 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %sum_6_2_2, i32 0" [DNN.cpp:7]   --->   Operation 210 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 230 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 9.66>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_str"   --->   Operation 211 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 212 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 213 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_43_3_str"   --->   Operation 214 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 215 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i6 %add_ln50_1" [DNN.cpp:50]   --->   Operation 216 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%conv2_output_addr_4 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln50_1" [DNN.cpp:50]   --->   Operation 217 'getelementptr' 'conv2_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [DNN.cpp:40]   --->   Operation 218 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %sum_6_2_2" [DNN.cpp:7]   --->   Operation 219 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [DNN.cpp:7]   --->   Operation 220 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [DNN.cpp:7]   --->   Operation 221 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_11, i8 255" [DNN.cpp:7]   --->   Operation 222 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [1/1] (2.44ns)   --->   "%icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0" [DNN.cpp:7]   --->   Operation 223 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7" [DNN.cpp:7]   --->   Operation 224 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_olt  i32 %sum_6_2_2, i32 0" [DNN.cpp:7]   --->   Operation 225 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_s" [DNN.cpp:7]   --->   Operation 226 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_6_2_2" [DNN.cpp:7]   --->   Operation 227 'select' 'select_ln7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %select_ln7, i6 %conv2_output_addr_4" [DNN.cpp:50]   --->   Operation 228 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11maxPooling1PA8_fPA4_f.exit.preheader"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 8.46ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten38') [14]  (0 ns)
	'load' operation ('indvar_flatten38_load', DNN.cpp:42) on local variable 'indvar_flatten38' [32]  (0 ns)
	'icmp' operation ('icmp_ln42', DNN.cpp:42) [37]  (1.3 ns)
	'select' operation ('select_ln41', DNN.cpp:41) [38]  (0.993 ns)
	'add' operation ('p_dup30', DNN.cpp:41) [67]  (1.56 ns)
	'select' operation ('select_ln42_1', DNN.cpp:42) [71]  (0.993 ns)
	'add' operation ('add_ln50', DNN.cpp:50) [73]  (1.78 ns)
	'add' operation ('add_ln50_1', DNN.cpp:50) [94]  (1.83 ns)

 <State 2>: 14.7ns
The critical path consists of the following:
	'load' operation ('conv2_kernel_0_0_load', DNN.cpp:41) on array 'conv2_kernel_0_0' [46]  (2.32 ns)
	'fmul' operation ('mul_i', DNN.cpp:47) [99]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_i', DNN.cpp:47) [99]  (12.4 ns)

 <State 4>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6', DNN.cpp:47) [100]  (18.8 ns)

 <State 5>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6', DNN.cpp:47) [100]  (18.8 ns)

 <State 6>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6', DNN.cpp:47) [100]  (18.8 ns)

 <State 7>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_0_1', DNN.cpp:47) [113]  (18.8 ns)

 <State 8>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_0_1', DNN.cpp:47) [113]  (18.8 ns)

 <State 9>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_0_1', DNN.cpp:47) [113]  (18.8 ns)

 <State 10>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_0_2', DNN.cpp:47) [126]  (18.8 ns)

 <State 11>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_0_2', DNN.cpp:47) [126]  (18.8 ns)

 <State 12>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_0_2', DNN.cpp:47) [126]  (18.8 ns)

 <State 13>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1', DNN.cpp:47) [129]  (18.8 ns)

 <State 14>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1', DNN.cpp:47) [129]  (18.8 ns)

 <State 15>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1', DNN.cpp:47) [129]  (18.8 ns)

 <State 16>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1_1', DNN.cpp:47) [132]  (18.8 ns)

 <State 17>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1_1', DNN.cpp:47) [132]  (18.8 ns)

 <State 18>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1_1', DNN.cpp:47) [132]  (18.8 ns)

 <State 19>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1_2', DNN.cpp:47) [135]  (18.8 ns)

 <State 20>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1_2', DNN.cpp:47) [135]  (18.8 ns)

 <State 21>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_1_2', DNN.cpp:47) [135]  (18.8 ns)

 <State 22>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2', DNN.cpp:47) [138]  (18.8 ns)

 <State 23>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2', DNN.cpp:47) [138]  (18.8 ns)

 <State 24>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2', DNN.cpp:47) [138]  (18.8 ns)

 <State 25>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2_1', DNN.cpp:47) [141]  (18.8 ns)

 <State 26>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2_1', DNN.cpp:47) [141]  (18.8 ns)

 <State 27>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2_1', DNN.cpp:47) [141]  (18.8 ns)

 <State 28>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2_2', DNN.cpp:47) [144]  (18.8 ns)

 <State 29>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2_2', DNN.cpp:47) [144]  (18.8 ns)

 <State 30>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_6_2_2', DNN.cpp:47) [144]  (18.8 ns)

 <State 31>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', DNN.cpp:7) [151]  (5.43 ns)

 <State 32>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', DNN.cpp:7) [151]  (5.43 ns)
	'and' operation ('and_ln7', DNN.cpp:7) [152]  (0 ns)
	'select' operation ('x', DNN.cpp:7) [153]  (0.978 ns)
	'store' operation ('store_ln50', DNN.cpp:50) of variable 'x', DNN.cpp:7 on array 'conv2_output' [154]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
