Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sergejs/projects/hsoc_cw/prj/soc_system.qsys --block-symbol-file --output-directory=/home/sergejs/projects/hsoc_cw/prj/soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading prj/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dma_read_master_0 [dma_read_master 22.1]
Progress: Parameterizing module dma_read_master_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding modular_sgdma_dispatcher_0 [modular_sgdma_dispatcher 22.1]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding pll_0 [altera_pll 22.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sergejs/projects/hsoc_cw/prj/soc_system.qsys --synthesis=VHDL --output-directory=/home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading prj/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dma_read_master_0 [dma_read_master 22.1]
Progress: Parameterizing module dma_read_master_0
Progress: Adding hps_0 [altera_hps 22.1]
Progress: Parameterizing module hps_0
Progress: Adding modular_sgdma_dispatcher_0 [modular_sgdma_dispatcher 22.1]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding pll_0 [altera_pll 22.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master dma_read_master_0.Data_Read_Master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 29 bit wide.
Info: Interconnect is inserted between master dma_read_master_0.Data_Read_Master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master dma_read_master_0.Data_Read_Master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 64 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: dma_read_master_0: "soc_system" instantiated dma_read_master "dma_read_master_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: modular_sgdma_dispatcher_0: "soc_system" instantiated modular_sgdma_dispatcher "modular_sgdma_dispatcher_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dma_read_master_0_Data_Read_Master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dma_read_master_0_Data_Read_Master_translator"
Info: hps_0_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_0_f2h_sdram0_data_translator"
Info: dma_read_master_0_Data_Read_Master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dma_read_master_0_Data_Read_Master_agent"
Info: hps_0_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_0_f2h_sdram0_data_agent"
Info: hps_0_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_0_f2h_sdram0_data_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_sdram0_data_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_f2h_sdram0_data_cmd_width_adapter"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: modular_sgdma_dispatcher_0_CSR_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "modular_sgdma_dispatcher_0_CSR_burst_adapter"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/sergejs/projects/hsoc_cw/prj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 39 modules, 108 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
