GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\gowin_prom\gowin_prom.v'
Analyzing Verilog file 'C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v'
Analyzing Verilog file 'C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v'
Analyzing Verilog file 'C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v'
Compiling module 'top'("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v":1)
WARN  (EX3780) : Using initial value of 'ce_i' since it is never assigned("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v":67)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v":26)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v":31)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v":35)
Compiling module 'ws2812b(NUM_LEDS=50)'("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v":1)
Extracting RAM for identifier 'led_reg'("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v":22)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 13("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v":61)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 13("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v":75)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v":79)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\ws2812b.v":82)
Compiling module 'hsv_to_rgb'("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":1)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":16)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":18)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":19)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":20)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 8("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\hsv_to_rgb.v":21)
Compiling module 'Gowin_pROM'("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\gowin_prom\gowin_prom.v":9)
WARN  (EX2565) : Input 'oce' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\src\top.v":74)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\impl\gwsynthesis\tangnano4k_ws2812b.vg" completed
[100%] Generate report file "C:\Users\amel\Projects\Gowin\tangnano4k_ws2812b\impl\gwsynthesis\tangnano4k_ws2812b_syn.rpt.html" completed
GowinSynthesis finish
