// Seed: 634353423
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_4 = id_4 & id_4;
  assign module_2.type_1 = 0;
  id_5 :
  assert property (@(posedge id_3) 1'b0) if (-1) id_4 = id_5;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_3 = -1 - -1'h0;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
