module wideexpr_00247(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u2;
  assign y1 = (2'sb01)>>(2'sb11);
  assign y2 = -(((({1{(+(-(2'sb00)))>>>({{2'sb00,s0,s3},3'sb011})}})<<<(s2))>>>((ctrl[0]?(s3)-(($signed(~^(u3)))+(s0)):$signed(s3))))<=(3'sb101));
  assign y3 = ^(6'sb010101);
  assign y4 = (((ctrl[5]?|(((4'sb1001)<<<(s0))+(6'sb110111)):{($unsigned(u0))>>(2'sb11)}))^~(u3))<<((u6)<=(s5));
  assign y5 = (((6'sb001101)<<<(+((ctrl[0]?s2:s7))))-((4'sb0011)&(3'sb010)))^(+((-($unsigned($unsigned((s6)>>>(u6)))))>>((ctrl[4]?{3{((s3)<<(s5))^($signed(3'sb110))}}:6'sb010010))));
  assign y6 = (ctrl[2]?($signed(+((3'b111)>>(2'sb00))))&((($signed(3'b011))>>((u2)&(s1)))+($signed((2'sb01)&(4'b1110)))):s5);
  assign y7 = (ctrl[0]?$unsigned($signed(~|({3'sb100,3'sb100,s6}))):~&(s4));
endmodule
