<!doctype html>
<head>
<meta charset="utf-8">
<title>i21554-scnd</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="rm-class-i21554-prim.html">i21554-prim</a>
<a href="rm-class-i21555-prim.html">i21555-prim</a>
</div>
<div class="path">
<a href="index.html">Simics Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">5 Classes</a>
&nbsp;/&nbsp;</div>
<h1 id="i21554-scnd"><a href="#i21554-scnd">i21554-scnd</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h3 id="description">
<a href="#description">Description</a>
</h3>
The i21554-scnd models the secondary interface on the PCI to PCI bridge
<h3 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h3>conf_object, log_object, bridge, pci_bridge, pci_device, io_memory
<h3 id="attributes">
<a href="#attributes">Attributes</a>
</h3>
<dl>
<dt id="dt:prim_interface">
<i>prim_interface</i>
</dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o</code>
<br>Primary interface object for the bridge</dd>
<dt id="dt:bridge_mappings">
<i>bridge_mappings</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[iiii]*]</code>
<br>List of all current PCI I/O and memory mappings.</dd>
<dt id="dt:pci_bus">
<i>pci_bus</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>o|n</code>
<br>The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.</dd>
<dt id="dt:interrupt_pin">
<i>interrupt_pin</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[iiii]</code>
<br>State of the interrupt pin.</dd>
<dt id="dt:config_registers">
<i>config_registers</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[i{64}]</code>
<br>The 64 PCI configuration registers, each 32 bits in size.</dd>
<dt id="dt:write_masks">
<i>write_masks</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[ii]*]</code>
<br>Write masks for all registered configuration registers. The format for each entry is (offset, mask).</dd>
<dt id="dt:mappings">
<i>mappings</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>[[i{5:8}]|[iiiiiiiio|nii]*]</code>
<br>List of all current PCI IO and memory mappings.</dd>
<dt id="dt:expansion_rom">
<i>expansion_rom</i>
</dt>
<dd>
<b>Optional</b> attribute; 
<b>read/write</b> access; type: 
<code>n|[oii]</code>
<br>ROM object, map size, and map function number for the Expansion ROM.</dd>
<dt id="dt:config_register_info">
<i>config_register_info</i>
</dt>
<dd>
<b>Pseudo</b> attribute; 
<b>read-only</b> access; type: 
<code>[[isii]*]</code>
<br>Register info for all registered configuration registers. The format for each entry is (offset, name, size, write-mask).</dd>
</dl>
<h3 id="provided-by">
<a href="#provided-by">Provided By</a>
</h3>
<a href="mod.i21554.html">i21554</a>
</section>
<div class="chain">
<a href="rm-class-i21554-prim.html">i21554-prim</a>
<a href="rm-class-i21555-prim.html">i21555-prim</a>
</div>