# ğŸŒUVM_ALU

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ UVMì„ í™œìš©í•´ ê°„ë‹¨í•œ ALU design ë™ì‘ì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 


## ğŸ” Overview
- Architecture
<img width="6128" height="3624" alt="image" src="https://github.com/user-attachments/assets/98d33e28-3ff5-436b-ab04-81a6646e9b6f" />



## ğŸ“Œ DUT Spec Analysis

## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## ğŸ›ï¸ Development Archive
### **Run#0**
> Run success, EPWaveform generation success
<img width="630" height="160" alt="image" src="https://github.com/user-attachments/assets/94e653f8-5368-4505-b796-d9d91800fffe" />

- [Trouble Shooting]
    - ë‹¨ìˆœ waveformë§Œì„ í™œìš©í•œ timing ê²€ì¦ë§Œ ê°€ëŠ¥í•¨
    - Edge case ë“±, ë” ë‹¤ì–‘í•œ caseì— ëŒ€í•œ ê²€ì¦ í•„ìš”(more test scenario)
- [ê°œì„  ë°©ì•ˆ]
     - assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€ë¥¼ í†µí•´ SVA, CDV ê²€ì¦ í™˜ê²½ êµ¬ì¶• 
### **Run#1**
> CDV, SVA ê²€ì¦ í™˜ê²½ êµ¬ì¶•

- [ì£¼ìš” ìˆ˜ì • ë‚´ìš©] : assertion, coverage ì»´í¬ë„ŒíŠ¸ ì¶”ê°€
 <img width="3000" height="1500" alt="image" src="https://github.com/user-attachments/assets/0105fa5e-1bad-480c-9c7c-33bd88d892e1" />


- [Trouble Shooting]
- [ê°œì„  ë°©ì•ˆ]

## âœ¨ Verification Results
