{"status": "active", "external_homepage": "http://fpgades.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/supunliyanage/", "username": "supunliyanage", "name": "dsmal"}], "screenshots": [], "name": "FPGADES", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2006-10-03", "url": "http://sourceforge.net/p/fpgades/", "socialnetworks": [], "short_description": "This is a simple DES algorithm implemented in FPGA platform. Mainly this system was written by C and interpreted into VHDL.", "moved_to_url": "", "shortname": "fpgades", "_id": "513f680327184634d5487189", "tools": [{"sourceforge_group_id": 178923, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "summary": "", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 4 - Beta", "shortname": "beta", "fullname": "4 - Beta", "id": 10}], "topic": [{"fullpath": "Topic :: Formats and Protocols :: Data Formats", "shortname": "data_formats", "fullname": "Data Formats", "id": 554}, {"fullpath": "Topic :: Communications :: Streaming", "shortname": "streaming_comms", "fullname": "Streaming", "id": 590}, {"fullpath": "Topic :: Security :: Cryptography", "shortname": "cryptography", "fullname": "Cryptography", "id": 44}, {"fullpath": "Topic :: Software Development :: Algorithms", "shortname": "algorithms", "fullname": "Algorithms", "id": 620}, {"fullpath": "Topic :: System :: Hardware :: Symmetric Multi-processing", "shortname": "smp", "fullname": "Symmetric Multi-processing", "id": 312}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: Academic Free License (AFL)", "shortname": "afl", "fullname": "Academic Free License (AFL)", "id": 324}, {"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "fullname": "GNU General Public License version 2.0 (GPLv2)", "id": 15}], "database": [], "environment": [{"fullpath": "User Interface :: Non-interactive (Daemon)", "shortname": "daemon", "fullname": "Non-interactive (Daemon)", "id": 238}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "shortname": "scienceresearch", "fullname": "Science/Research", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "shortname": "telecommunications", "fullname": "Telecommunications Industry", "id": 368}], "translation": [], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Independent (Written in an interpreted language)", "shortname": "independent", "fullname": "OS Independent (Written in an interpreted language)", "id": 235}]}}
