<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="four_bit_linear_feedback_shiftreg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_linear_feedback_shiftreg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_linear_feedback_shiftreg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="four_bit_linear_feedback_shiftreg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_linear_feedback_shiftreg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_linear_feedback_shiftreg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_linear_feedback_shiftreg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_linear_feedback_shiftreg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_linear_feedback_shiftreg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="four_bit_linear_feedback_shiftreg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="four_bit_linear_feedback_shiftreg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_linear_feedback_shiftreg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="four_bit_linear_feedback_shiftreg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_linear_feedback_shiftreg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="four_bit_linear_feedback_shiftreg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="four_bit_linear_feedback_shiftreg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_linear_feedback_shiftreg.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_linear_feedback_shiftreg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_linear_feedback_shiftreg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="four_bit_linear_feedback_shiftreg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_linear_feedback_shiftreg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_linear_feedback_shiftreg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_linear_feedback_shiftreg_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="four_bit_linear_feedback_shiftreg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="four_bit_linear_feedback_shiftreg_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_linear_feedback_shiftreg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_linear_feedback_shiftreg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_reg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_reg_load_hold_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_shiftreg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_shiftreg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_shiftreg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_shiftreg.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_shiftreg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_shiftreg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_shiftreg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_shiftreg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_shiftreg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_shiftreg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nbit_shiftreg_parallel_load.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nbit_shiftreg_parallel_load.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nbit_shiftreg_parallel_load.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_shiftreg_parallel_load.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nbit_shiftreg_parallel_load.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_shiftreg_parallel_load.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_shiftreg_parallel_load.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_shiftreg_parallel_load.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nbit_shiftreg_parallel_load.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_shiftreg_parallel_load.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="nbit_shiftreg_parallel_load.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="nbit_shiftreg_parallel_load.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_shiftreg_parallel_load.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_shiftreg_parallel_load.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_shiftreg_parallel_load.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="nbit_shiftreg_parallel_load.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="nbit_shiftreg_parallel_load.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="nbit_shiftreg_parallel_load.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nbit_shiftreg_parallel_load.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_shiftreg_parallel_load.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_shiftreg_parallel_load_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nbit_shiftreg_parallel_load_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nbit_shiftreg_parallel_load_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_shiftreg_parallel_load_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="nbit_shiftreg_parallel_load_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="nbit_shiftreg_parallel_load_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="nbit_shiftreg_parallel_load_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_shiftreg_parallel_load_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_shiftreg_parallel_load_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_shiftreg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_shiftreg_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nbit_twisted_ring_counter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nbit_twisted_ring_counter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nbit_twisted_ring_counter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_twisted_ring_counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nbit_twisted_ring_counter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_twisted_ring_counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_twisted_ring_counter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_twisted_ring_counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nbit_twisted_ring_counter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_twisted_ring_counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="nbit_twisted_ring_counter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="nbit_twisted_ring_counter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_twisted_ring_counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_twisted_ring_counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_twisted_ring_counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="nbit_twisted_ring_counter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="nbit_twisted_ring_counter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="nbit_twisted_ring_counter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nbit_twisted_ring_counter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_twisted_ring_counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_twisted_ring_counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_twisted_ring_counter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nbit_twisted_ring_counter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nbit_twisted_ring_counter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_twisted_ring_counter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="nbit_twisted_ring_counter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="nbit_twisted_ring_counter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="nbit_twisted_ring_counter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_twisted_ring_counter_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_twisted_ring_counter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="nbit_twisted_ring_counter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="nbit_twisted_ring_counter_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_twisted_ring_counter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_twisted_ring_counter_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nbit_universal_shiftreg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="nbit_universal_shiftreg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="nbit_universal_shiftreg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nbit_universal_shiftreg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="nbit_universal_shiftreg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nbit_universal_shiftreg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_universal_shiftreg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="nbit_universal_shiftreg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="nbit_universal_shiftreg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="nbit_universal_shiftreg.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="nbit_universal_shiftreg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="nbit_universal_shiftreg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_universal_shiftreg.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="nbit_universal_shiftreg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nbit_universal_shiftreg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="nbit_universal_shiftreg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="nbit_universal_shiftreg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="nbit_universal_shiftreg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="nbit_universal_shiftreg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nbit_universal_shiftreg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nbit_universal_shiftreg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_universal_shiftreg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nbit_universal_shiftreg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="nbit_universal_shiftreg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="nbit_universal_shiftreg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="nbit_universal_shiftreg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="nbit_universal_shiftreg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="nbit_universal_shiftreg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nbit_universal_shiftreg_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nbit_universal_shiftreg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1509621343" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621343" xil_pn:in_ck="2846549786517686494" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="T_flipflop.vhd"/>
      <outfile xil_pn:name="d_flipflop_tb.vhd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.vhd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="four_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_reg.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold_tb.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold_tri.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold_tri_tb.vhd"/>
      <outfile xil_pn:name="nbit_reg_tb.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_parallel_load.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_parallel_load_tb.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="nbit_tri_buff.vhd"/>
      <outfile xil_pn:name="nbit_tri_buff_tb.vhd"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter.vhd"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter_tb.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_universal_shiftreg.vhd"/>
      <outfile xil_pn:name="nbit_universal_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="shift_rotate.vhd"/>
      <outfile xil_pn:name="t_flipflop_tb.vhd"/>
      <outfile xil_pn:name="tri_buff.vhd"/>
      <outfile xil_pn:name="tri_buff_tb.vhd"/>
      <outfile xil_pn:name="two_input_xor.vhd"/>
      <outfile xil_pn:name="two_to_one_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509621343" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7496469512878494327" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621343" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6300232908530127819" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621343" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6876884666666190370" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1509621343" xil_pn:in_ck="2846549786517686494" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="D_flipflop.vhd"/>
      <outfile xil_pn:name="T_flipflop.vhd"/>
      <outfile xil_pn:name="d_flipflop_tb.vhd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.vhd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="four_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_reg.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold_tb.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold_tri.vhd"/>
      <outfile xil_pn:name="nbit_reg_load_hold_tri_tb.vhd"/>
      <outfile xil_pn:name="nbit_reg_tb.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_parallel_load.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_parallel_load_tb.vhd"/>
      <outfile xil_pn:name="nbit_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="nbit_tri_buff.vhd"/>
      <outfile xil_pn:name="nbit_tri_buff_tb.vhd"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter.vhd"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter_tb.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_universal_shiftreg.vhd"/>
      <outfile xil_pn:name="nbit_universal_shiftreg_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="shift_rotate.vhd"/>
      <outfile xil_pn:name="t_flipflop_tb.vhd"/>
      <outfile xil_pn:name="tri_buff.vhd"/>
      <outfile xil_pn:name="tri_buff_tb.vhd"/>
      <outfile xil_pn:name="two_input_xor.vhd"/>
      <outfile xil_pn:name="two_to_one_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509621347" xil_pn:in_ck="2846549786517686494" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7284775599033158804" xil_pn:start_ts="1509621343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter_tb_beh.prj"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1509621563" xil_pn:in_ck="-5582459526725030622" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2705139897456319394" xil_pn:start_ts="1509621563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="nbit_twisted_ring_counter_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1509621792" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7532140098901041528" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621792" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1623965937701716883" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621792" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621792" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="116318767290220662" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621792" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621792" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8120988370392188579" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621799" xil_pn:in_ck="1285349251159974020" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6829408743830563568" xil_pn:start_ts="1509621792">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.lso"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.ngc"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.ngr"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.prj"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.stx"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.syr"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.xst"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_vhdl.prj"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_xst.xrpt"/>
      <outfile xil_pn:name="nbit_shiftreg.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1509621914" xil_pn:in_ck="-925594619628748807" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3420674546836473877" xil_pn:start_ts="1509621914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621919" xil_pn:in_ck="-3230708618776558429" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-479700817562322432" xil_pn:start_ts="1509621914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.bld"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.ngd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1509621923" xil_pn:in_ck="-6192088284928330023" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5412401256540186144" xil_pn:start_ts="1509621919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.pcf"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_map.map"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_map.mrp"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_map.ncd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_map.ngm"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_map.xrpt"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_summary.xml"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1509621934" xil_pn:in_ck="-2232530580341884643" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1509621923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.ncd"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.pad"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.par"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.ptwx"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.unroutes"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.xpi"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_pad.csv"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_pad.txt"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1509621945" xil_pn:in_ck="-9205239266845288592" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1509621940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.bgn"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.bit"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.drc"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1509621949" xil_pn:in_ck="5469899220290491160" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1509621948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509621934" xil_pn:in_ck="-6262730546251046071" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1509621931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.twr"/>
      <outfile xil_pn:name="four_bit_linear_feedback_shiftreg.twx"/>
    </transform>
  </transforms>

</generated_project>
