<profile>

<section name = "Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4'" level="0">
<item name = "Date">Fri Nov  8 18:05:36 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Sobel_Edge_Detector_PL</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">142901, 142901, 1.429 ms, 1.429 ms, 142901, 142901, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_27_3_VITIS_LOOP_30_4">142899, 142899, 25, 9, 1, 15876, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 884, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 292, -</column>
<column name="Register">-, -, 771, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_1_1_U3">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_1_fu_326_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln27_fu_585_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln30_fu_573_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln40_1_fu_476_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln40_2_fu_482_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln40_3_fu_487_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln40_4_fu_493_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln40_5_fu_519_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln40_fu_457_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln42_1_fu_627_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln42_2_fu_633_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln42_3_fu_637_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln42_4_fu_642_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln42_5_fu_647_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln42_6_fu_652_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln42_fu_621_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_21_fu_404_p2">+, 0, 0, 71, 64, 64</column>
<column name="indvars_iv_next29_dup10_fu_372_p2">+, 0, 0, 14, 7, 1</column>
<column name="sum_fu_658_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp0_stage7_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_writereq_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln27_fu_320_p2">icmp, 0, 0, 21, 14, 10</column>
<column name="icmp_ln30_1_fu_579_p2">icmp, 0, 0, 14, 7, 2</column>
<column name="icmp_ln30_fu_344_p2">icmp, 0, 0, 14, 7, 2</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln14_fu_350_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp12_fu_394_p2">or, 0, 0, 16, 16, 3</column>
<column name="select_ln14_fu_356_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln27_1_fu_378_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln27_fu_364_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln40_fu_525_p3">select, 0, 0, 7, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_258_p4">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_266_p0">20, 4, 32, 128</column>
<column name="grp_fu_266_p1">54, 10, 32, 320</column>
<column name="i_fu_124">9, 2, 7, 14</column>
<column name="indvar23_fu_116">9, 2, 7, 14</column>
<column name="indvar_flatten7_fu_132">9, 2, 14, 28</column>
<column name="indvar_fu_128">9, 2, 7, 14</column>
<column name="j_fu_112">9, 2, 7, 14</column>
<column name="m_axi_gmem_ARADDR">20, 4, 64, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln271_fu_120">7, 0, 7, 0</column>
<column name="add_ln42_1_reg_802">32, 0, 32, 0</column>
<column name="add_ln42_reg_797">32, 0, 32, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="first_iter_0_reg_254">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_775">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_781">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_787">64, 0, 64, 0</column>
<column name="gmem_addr_reg_769">64, 0, 64, 0</column>
<column name="i_fu_124">7, 0, 7, 0</column>
<column name="icmp_ln27_reg_761">1, 0, 1, 0</column>
<column name="icmp_ln30_1_reg_793">1, 0, 1, 0</column>
<column name="indvar23_fu_116">7, 0, 7, 0</column>
<column name="indvar_flatten7_fu_132">14, 0, 14, 0</column>
<column name="indvar_fu_128">7, 0, 7, 0</column>
<column name="j_fu_112">7, 0, 7, 0</column>
<column name="mul_ln42_1_reg_807">32, 0, 32, 0</column>
<column name="mul_ln42_5_reg_812">32, 0, 32, 0</column>
<column name="mul_ln42_8_reg_817">32, 0, 32, 0</column>
<column name="or_ln14_reg_765">1, 0, 1, 0</column>
<column name="reg_270">32, 0, 32, 0</column>
<column name="reg_275">32, 0, 32, 0</column>
<column name="reg_279">32, 0, 32, 0</column>
<column name="reg_284">32, 0, 32, 0</column>
<column name="sum_reg_822">32, 0, 32, 0</column>
<column name="icmp_ln27_reg_761">64, 32, 1, 0</column>
<column name="icmp_ln30_1_reg_793">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="w_2">in, 32, ap_none, w_2, scalar</column>
<column name="w_5">in, 32, ap_none, w_5, scalar</column>
<column name="w_1">in, 32, ap_none, w_1, scalar</column>
<column name="w_8">in, 32, ap_none, w_8, scalar</column>
<column name="w">in, 32, ap_none, w, scalar</column>
<column name="w_6">in, 32, ap_none, w_6, scalar</column>
<column name="w_4">in, 32, ap_none, w_4, scalar</column>
<column name="w_3">in, 32, ap_none, w_3, scalar</column>
<column name="w_7">in, 32, ap_none, w_7, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
</table>
</item>
</section>
</profile>
