#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f82280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f7d380 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f49c00 .functor NOT 1, L_0x1fbafd0, C4<0>, C4<0>, C4<0>;
L_0x1fba190 .functor XOR 8, L_0x1fba760, L_0x1fbac40, C4<00000000>, C4<00000000>;
L_0x1fbaec0 .functor XOR 8, L_0x1fba190, L_0x1fbadd0, C4<00000000>, C4<00000000>;
v0x1fb6ed0_0 .net "B3_next_dut", 0 0, v0x1fb6120_0;  1 drivers
v0x1fb6f90_0 .net "B3_next_ref", 0 0, L_0x1fb85f0;  1 drivers
v0x1fb7030_0 .net "Count_next_dut", 0 0, v0x1fb6200_0;  1 drivers
v0x1fb70d0_0 .net "Count_next_ref", 0 0, L_0x1fb9820;  1 drivers
v0x1fb7170_0 .net "S1_next_dut", 0 0, v0x1fb62c0_0;  1 drivers
v0x1fb7260_0 .net "S1_next_ref", 0 0, L_0x1fb93a0;  1 drivers
v0x1fb7330_0 .net "S_next_dut", 0 0, v0x1fb6390_0;  1 drivers
v0x1fb7400_0 .net "S_next_ref", 0 0, L_0x1fb9150;  1 drivers
v0x1fb74d0_0 .net "Wait_next_dut", 0 0, v0x1fb6450_0;  1 drivers
v0x1fb7630_0 .net "Wait_next_ref", 0 0, L_0x1fb9db0;  1 drivers
v0x1fb7700_0 .net *"_ivl_10", 7 0, L_0x1fbadd0;  1 drivers
v0x1fb77a0_0 .net *"_ivl_12", 7 0, L_0x1fbaec0;  1 drivers
v0x1fb7840_0 .net *"_ivl_2", 7 0, L_0x1fba670;  1 drivers
v0x1fb78e0_0 .net *"_ivl_4", 7 0, L_0x1fba760;  1 drivers
v0x1fb7980_0 .net *"_ivl_6", 7 0, L_0x1fbac40;  1 drivers
v0x1fb7a20_0 .net *"_ivl_8", 7 0, L_0x1fba190;  1 drivers
v0x1fb7ae0_0 .net "ack", 0 0, v0x1fb5700_0;  1 drivers
v0x1fb7b80_0 .var "clk", 0 0;
v0x1fb7c50_0 .net "counting_dut", 0 0, v0x1fb6650_0;  1 drivers
v0x1fb7d20_0 .net "counting_ref", 0 0, L_0x1fba0a0;  1 drivers
v0x1fb7df0_0 .net "d", 0 0, v0x1fb5860_0;  1 drivers
v0x1fb7e90_0 .net "done_counting", 0 0, v0x1fb5900_0;  1 drivers
v0x1fb7f30_0 .net "done_dut", 0 0, v0x1fb6800_0;  1 drivers
v0x1fb8000_0 .net "done_ref", 0 0, L_0x1fb9fb0;  1 drivers
v0x1fb80d0_0 .net "shift_ena_dut", 0 0, v0x1fb6960_0;  1 drivers
v0x1fb81a0_0 .net "shift_ena_ref", 0 0, L_0x1fba4b0;  1 drivers
v0x1fb8270_0 .net "state", 9 0, v0x1fb5b60_0;  1 drivers
v0x1fb8310_0 .var/2u "stats1", 607 0;
v0x1fb83b0_0 .var/2u "strobe", 0 0;
v0x1fb8450_0 .net "tb_match", 0 0, L_0x1fbafd0;  1 drivers
v0x1fb8520_0 .net "tb_mismatch", 0 0, L_0x1f49c00;  1 drivers
LS_0x1fba670_0_0 .concat [ 1 1 1 1], L_0x1fba4b0, L_0x1fba0a0, L_0x1fb9fb0, L_0x1fb9db0;
LS_0x1fba670_0_4 .concat [ 1 1 1 1], L_0x1fb9820, L_0x1fb93a0, L_0x1fb9150, L_0x1fb85f0;
L_0x1fba670 .concat [ 4 4 0 0], LS_0x1fba670_0_0, LS_0x1fba670_0_4;
LS_0x1fba760_0_0 .concat [ 1 1 1 1], L_0x1fba4b0, L_0x1fba0a0, L_0x1fb9fb0, L_0x1fb9db0;
LS_0x1fba760_0_4 .concat [ 1 1 1 1], L_0x1fb9820, L_0x1fb93a0, L_0x1fb9150, L_0x1fb85f0;
L_0x1fba760 .concat [ 4 4 0 0], LS_0x1fba760_0_0, LS_0x1fba760_0_4;
LS_0x1fbac40_0_0 .concat [ 1 1 1 1], v0x1fb6960_0, v0x1fb6650_0, v0x1fb6800_0, v0x1fb6450_0;
LS_0x1fbac40_0_4 .concat [ 1 1 1 1], v0x1fb6200_0, v0x1fb62c0_0, v0x1fb6390_0, v0x1fb6120_0;
L_0x1fbac40 .concat [ 4 4 0 0], LS_0x1fbac40_0_0, LS_0x1fbac40_0_4;
LS_0x1fbadd0_0_0 .concat [ 1 1 1 1], L_0x1fba4b0, L_0x1fba0a0, L_0x1fb9fb0, L_0x1fb9db0;
LS_0x1fbadd0_0_4 .concat [ 1 1 1 1], L_0x1fb9820, L_0x1fb93a0, L_0x1fb9150, L_0x1fb85f0;
L_0x1fbadd0 .concat [ 4 4 0 0], LS_0x1fbadd0_0_0, LS_0x1fbadd0_0_4;
L_0x1fbafd0 .cmp/eeq 8, L_0x1fba670, L_0x1fbaec0;
S_0x1f5ae00 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f7d380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f5afe0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f5b020 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f5b060 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f5b0a0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f5b0e0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f5b120 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f5b160 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f5b1a0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f5b1e0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f5b220 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f61db0 .functor NOT 1, v0x1fb5860_0, C4<0>, C4<0>, C4<0>;
L_0x1f57850 .functor AND 1, L_0x1fb86e0, L_0x1f61db0, C4<1>, C4<1>;
L_0x1f83860 .functor NOT 1, v0x1fb5860_0, C4<0>, C4<0>, C4<0>;
L_0x1f838d0 .functor AND 1, L_0x1fb8840, L_0x1f83860, C4<1>, C4<1>;
L_0x1fb89e0 .functor OR 1, L_0x1f57850, L_0x1f838d0, C4<0>, C4<0>;
L_0x1fb8bc0 .functor NOT 1, v0x1fb5860_0, C4<0>, C4<0>, C4<0>;
L_0x1fb8c70 .functor AND 1, L_0x1fb8af0, L_0x1fb8bc0, C4<1>, C4<1>;
L_0x1fb8d80 .functor OR 1, L_0x1fb89e0, L_0x1fb8c70, C4<0>, C4<0>;
L_0x1fb9090 .functor AND 1, L_0x1fb8ee0, v0x1fb5700_0, C4<1>, C4<1>;
L_0x1fb9150 .functor OR 1, L_0x1fb8d80, L_0x1fb9090, C4<0>, C4<0>;
L_0x1fb93a0 .functor AND 1, L_0x1fb92c0, v0x1fb5860_0, C4<1>, C4<1>;
L_0x1fb95f0 .functor NOT 1, v0x1fb5900_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9760 .functor AND 1, L_0x1fb9500, L_0x1fb95f0, C4<1>, C4<1>;
L_0x1fb9820 .functor OR 1, L_0x1fb9460, L_0x1fb9760, C4<0>, C4<0>;
L_0x1fb96f0 .functor AND 1, L_0x1fb9a00, v0x1fb5900_0, C4<1>, C4<1>;
L_0x1fb9bf0 .functor NOT 1, v0x1fb5700_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9cf0 .functor AND 1, L_0x1fb9af0, L_0x1fb9bf0, C4<1>, C4<1>;
L_0x1fb9db0 .functor OR 1, L_0x1fb96f0, L_0x1fb9cf0, C4<0>, C4<0>;
v0x1f7edc0_0 .net "B3_next", 0 0, L_0x1fb85f0;  alias, 1 drivers
v0x1f484c0_0 .net "Count_next", 0 0, L_0x1fb9820;  alias, 1 drivers
v0x1f485c0_0 .net "S1_next", 0 0, L_0x1fb93a0;  alias, 1 drivers
v0x1f49d50_0 .net "S_next", 0 0, L_0x1fb9150;  alias, 1 drivers
v0x1f49df0_0 .net "Wait_next", 0 0, L_0x1fb9db0;  alias, 1 drivers
v0x1f4a0e0_0 .net *"_ivl_10", 0 0, L_0x1f83860;  1 drivers
v0x1f83a70_0 .net *"_ivl_12", 0 0, L_0x1f838d0;  1 drivers
v0x1fb38e0_0 .net *"_ivl_14", 0 0, L_0x1fb89e0;  1 drivers
v0x1fb39c0_0 .net *"_ivl_17", 0 0, L_0x1fb8af0;  1 drivers
v0x1fb3aa0_0 .net *"_ivl_18", 0 0, L_0x1fb8bc0;  1 drivers
v0x1fb3b80_0 .net *"_ivl_20", 0 0, L_0x1fb8c70;  1 drivers
v0x1fb3c60_0 .net *"_ivl_22", 0 0, L_0x1fb8d80;  1 drivers
v0x1fb3d40_0 .net *"_ivl_25", 0 0, L_0x1fb8ee0;  1 drivers
v0x1fb3e20_0 .net *"_ivl_26", 0 0, L_0x1fb9090;  1 drivers
v0x1fb3f00_0 .net *"_ivl_3", 0 0, L_0x1fb86e0;  1 drivers
v0x1fb3fe0_0 .net *"_ivl_31", 0 0, L_0x1fb92c0;  1 drivers
v0x1fb40c0_0 .net *"_ivl_35", 0 0, L_0x1fb9460;  1 drivers
v0x1fb41a0_0 .net *"_ivl_37", 0 0, L_0x1fb9500;  1 drivers
v0x1fb4280_0 .net *"_ivl_38", 0 0, L_0x1fb95f0;  1 drivers
v0x1fb4360_0 .net *"_ivl_4", 0 0, L_0x1f61db0;  1 drivers
v0x1fb4440_0 .net *"_ivl_40", 0 0, L_0x1fb9760;  1 drivers
v0x1fb4520_0 .net *"_ivl_45", 0 0, L_0x1fb9a00;  1 drivers
v0x1fb4600_0 .net *"_ivl_46", 0 0, L_0x1fb96f0;  1 drivers
v0x1fb46e0_0 .net *"_ivl_49", 0 0, L_0x1fb9af0;  1 drivers
v0x1fb47c0_0 .net *"_ivl_50", 0 0, L_0x1fb9bf0;  1 drivers
v0x1fb48a0_0 .net *"_ivl_52", 0 0, L_0x1fb9cf0;  1 drivers
v0x1fb4980_0 .net *"_ivl_6", 0 0, L_0x1f57850;  1 drivers
v0x1fb4a60_0 .net *"_ivl_61", 3 0, L_0x1fba200;  1 drivers
v0x1fb4b40_0 .net *"_ivl_9", 0 0, L_0x1fb8840;  1 drivers
v0x1fb4c20_0 .net "ack", 0 0, v0x1fb5700_0;  alias, 1 drivers
v0x1fb4ce0_0 .net "counting", 0 0, L_0x1fba0a0;  alias, 1 drivers
v0x1fb4da0_0 .net "d", 0 0, v0x1fb5860_0;  alias, 1 drivers
v0x1fb4e60_0 .net "done", 0 0, L_0x1fb9fb0;  alias, 1 drivers
v0x1fb5130_0 .net "done_counting", 0 0, v0x1fb5900_0;  alias, 1 drivers
v0x1fb51f0_0 .net "shift_ena", 0 0, L_0x1fba4b0;  alias, 1 drivers
v0x1fb52b0_0 .net "state", 9 0, v0x1fb5b60_0;  alias, 1 drivers
L_0x1fb85f0 .part v0x1fb5b60_0, 6, 1;
L_0x1fb86e0 .part v0x1fb5b60_0, 0, 1;
L_0x1fb8840 .part v0x1fb5b60_0, 1, 1;
L_0x1fb8af0 .part v0x1fb5b60_0, 3, 1;
L_0x1fb8ee0 .part v0x1fb5b60_0, 9, 1;
L_0x1fb92c0 .part v0x1fb5b60_0, 0, 1;
L_0x1fb9460 .part v0x1fb5b60_0, 7, 1;
L_0x1fb9500 .part v0x1fb5b60_0, 8, 1;
L_0x1fb9a00 .part v0x1fb5b60_0, 8, 1;
L_0x1fb9af0 .part v0x1fb5b60_0, 9, 1;
L_0x1fb9fb0 .part v0x1fb5b60_0, 9, 1;
L_0x1fba0a0 .part v0x1fb5b60_0, 8, 1;
L_0x1fba200 .part v0x1fb5b60_0, 4, 4;
L_0x1fba4b0 .reduce/or L_0x1fba200;
S_0x1fb5510 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f7d380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fb5700_0 .var "ack", 0 0;
v0x1fb57c0_0 .net "clk", 0 0, v0x1fb7b80_0;  1 drivers
v0x1fb5860_0 .var "d", 0 0;
v0x1fb5900_0 .var "done_counting", 0 0;
v0x1fb59d0_0 .var/2u "fail_onehot", 0 0;
v0x1fb5ac0_0 .var/2u "failed", 0 0;
v0x1fb5b60_0 .var "state", 9 0;
v0x1fb5c00_0 .net "tb_match", 0 0, L_0x1fbafd0;  alias, 1 drivers
E_0x1f57810 .event posedge, v0x1fb57c0_0;
E_0x1f56480/0 .event negedge, v0x1fb57c0_0;
E_0x1f56480/1 .event posedge, v0x1fb57c0_0;
E_0x1f56480 .event/or E_0x1f56480/0, E_0x1f56480/1;
S_0x1fb5d60 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f7d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1fb6120_0 .var "B3_next", 0 0;
v0x1fb6200_0 .var "Count_next", 0 0;
v0x1fb62c0_0 .var "S1_next", 0 0;
v0x1fb6390_0 .var "S_next", 0 0;
v0x1fb6450_0 .var "Wait_next", 0 0;
v0x1fb6560_0 .net "ack", 0 0, v0x1fb5700_0;  alias, 1 drivers
v0x1fb6650_0 .var "counting", 0 0;
v0x1fb6710_0 .net "d", 0 0, v0x1fb5860_0;  alias, 1 drivers
v0x1fb6800_0 .var "done", 0 0;
v0x1fb68c0_0 .net "done_counting", 0 0, v0x1fb5900_0;  alias, 1 drivers
v0x1fb6960_0 .var "shift_ena", 0 0;
v0x1fb6a20_0 .net "state", 9 0, v0x1fb5b60_0;  alias, 1 drivers
E_0x1f55e10 .event anyedge, v0x1fb52b0_0;
S_0x1fb6cb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f7d380;
 .timescale -12 -12;
E_0x1f96df0 .event anyedge, v0x1fb83b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb83b0_0;
    %nor/r;
    %assign/vec4 v0x1fb83b0_0, 0;
    %wait E_0x1f96df0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fb5510;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb5ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb59d0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fb5510;
T_2 ;
    %wait E_0x1f56480;
    %load/vec4 v0x1fb5c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb5ac0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fb5510;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fb5700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fb5900_0, 0;
    %assign/vec4 v0x1fb5860_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fb5b60_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f56480;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb5700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb5900_0, 0, 1;
    %store/vec4 v0x1fb5860_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fb5b60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f57810;
    %load/vec4 v0x1fb5ac0_0;
    %assign/vec4 v0x1fb59d0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f56480;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fb5700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fb5900_0, 0, 1;
    %store/vec4 v0x1fb5860_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fb5b60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f57810;
    %load/vec4 v0x1fb59d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fb5ac0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fb5d60;
T_4 ;
    %wait E_0x1f55e10;
    %load/vec4 v0x1fb6a20_0;
    %cmpi/e 511, 0, 10;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb6120_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6120_0, 0, 1;
T_4.1 ;
    %load/vec4 v0x1fb6710_0;
    %inv;
    %store/vec4 v0x1fb6390_0, 0, 1;
    %load/vec4 v0x1fb6a20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x1fb6710_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb62c0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb62c0_0, 0, 1;
T_4.3 ;
    %load/vec4 v0x1fb6a20_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %load/vec4 v0x1fb68c0_0;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb6200_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6200_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x1fb6a20_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v0x1fb68c0_0;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0x1fb6560_0;
    %inv;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb6450_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb6450_0, 0, 1;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1fb5d60;
T_5 ;
    %wait E_0x1f55e10;
    %load/vec4 v0x1fb6a20_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.1, 9;
    %load/vec4 v0x1fb68c0_0;
    %and;
T_5.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x1fb6560_0;
    %and;
T_5.0;
    %store/vec4 v0x1fb6800_0, 0, 1;
    %load/vec4 v0x1fb6a20_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x1fb68c0_0;
    %and;
T_5.2;
    %store/vec4 v0x1fb6650_0, 0, 1;
    %pushi/vec4 511, 0, 10;
    %load/vec4 v0x1fb6a20_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x1fb6960_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f7d380;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb83b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f7d380;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb7b80_0;
    %inv;
    %store/vec4 v0x1fb7b80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f7d380;
T_8 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fb57c0_0, v0x1fb8520_0, v0x1fb7df0_0, v0x1fb7e90_0, v0x1fb7ae0_0, v0x1fb8270_0, v0x1fb6f90_0, v0x1fb6ed0_0, v0x1fb7400_0, v0x1fb7330_0, v0x1fb7260_0, v0x1fb7170_0, v0x1fb70d0_0, v0x1fb7030_0, v0x1fb7630_0, v0x1fb74d0_0, v0x1fb8000_0, v0x1fb7f30_0, v0x1fb7d20_0, v0x1fb7c50_0, v0x1fb81a0_0, v0x1fb80d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f7d380;
T_9 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_9.5 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_9.7 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_9.9 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.11 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_9.13 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_9.15 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f7d380;
T_10 ;
    %wait E_0x1f56480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb8310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
    %load/vec4 v0x1fb8450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb8310_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fb6f90_0;
    %load/vec4 v0x1fb6f90_0;
    %load/vec4 v0x1fb6ed0_0;
    %xor;
    %load/vec4 v0x1fb6f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fb7400_0;
    %load/vec4 v0x1fb7400_0;
    %load/vec4 v0x1fb7330_0;
    %xor;
    %load/vec4 v0x1fb7400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.8 ;
    %load/vec4 v0x1fb7260_0;
    %load/vec4 v0x1fb7260_0;
    %load/vec4 v0x1fb7170_0;
    %xor;
    %load/vec4 v0x1fb7260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.14 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.12 ;
    %load/vec4 v0x1fb70d0_0;
    %load/vec4 v0x1fb70d0_0;
    %load/vec4 v0x1fb7030_0;
    %xor;
    %load/vec4 v0x1fb70d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.16, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.18 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.16 ;
    %load/vec4 v0x1fb7630_0;
    %load/vec4 v0x1fb7630_0;
    %load/vec4 v0x1fb74d0_0;
    %xor;
    %load/vec4 v0x1fb7630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.20, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.22 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.20 ;
    %load/vec4 v0x1fb8000_0;
    %load/vec4 v0x1fb8000_0;
    %load/vec4 v0x1fb7f30_0;
    %xor;
    %load/vec4 v0x1fb8000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.24, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.26 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.24 ;
    %load/vec4 v0x1fb7d20_0;
    %load/vec4 v0x1fb7d20_0;
    %load/vec4 v0x1fb7c50_0;
    %xor;
    %load/vec4 v0x1fb7d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.28, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.30 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.28 ;
    %load/vec4 v0x1fb81a0_0;
    %load/vec4 v0x1fb81a0_0;
    %load/vec4 v0x1fb80d0_0;
    %xor;
    %load/vec4 v0x1fb81a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.32, 6;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.34 ;
    %load/vec4 v0x1fb8310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb8310_0, 4, 32;
T_10.32 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/review2015_fsmonehot/iter2/response1/top_module.sv";
