<stg><name>latency_encoding_Pipeline_INIT_T_INIT_I</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %spikes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %spikes

]]></Node>
<StgValue><ssdm name="spikes_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln81 = store i5 0, i5 %t

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:7 %store_ln82 = store i10 0, i10 %i_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:2 %icmp_ln81 = icmp_eq  i15 %indvar_flatten_load, i15 19600

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:3 %add_ln81 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln81 = br i1 %icmp_ln81, void %for.inc7, void %for.end9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7:25 %store_ln81 = store i15 %add_ln81, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc7:0 %i_1_load = load i10 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc7:1 %t_load = load i5 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc7:4 %icmp_ln82 = icmp_eq  i10 %i_1_load, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc7:5 %select_ln81 = select i1 %icmp_ln82, i10 0, i10 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc7:6 %add_ln81_1 = add i5 %t_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc7:7 %select_ln81_1 = select i1 %icmp_ln82, i5 %add_ln81_1, i5 %t_load

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc7:24 %add_ln82 = add i10 %select_ln81, i10 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7:26 %store_ln81 = store i5 %select_ln81_1, i5 %t

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7:27 %store_ln82 = store i10 %add_ln82, i10 %i_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="5">
<![CDATA[
for.inc7:8 %zext_ln81 = zext i5 %select_ln81_1

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc7:9 %mul_ln82 = mul i15 %zext_ln81, i15 784

]]></Node>
<StgValue><ssdm name="mul_ln82"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="15">
<![CDATA[
for.inc7:10 %zext_ln82 = zext i15 %mul_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
for.inc7:11 %zext_ln82_1 = zext i10 %select_ln81

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc7:13 %add_ln84 = add i64 %zext_ln82_1, i64 %spikes_read

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc7:14 %add_ln84_1 = add i64 %add_ln84, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64">
<![CDATA[
for.inc7:15 %trunc_ln84 = trunc i64 %add_ln84_1

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc7:18 %trunc_ln84_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln84_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln84_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="62">
<![CDATA[
for.inc7:19 %sext_ln84 = sext i62 %trunc_ln84_1

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc7:20 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln84

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="2">
<![CDATA[
for.inc7:16 %zext_ln84 = zext i2 %trunc_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7:17 %shl_ln84 = shl i4 1, i4 %zext_ln84

]]></Node>
<StgValue><ssdm name="shl_ln84"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc7:21 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc7:22 %write_ln84 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 0, i4 %shl_ln84

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="52" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7:23 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="53" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7:23 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="54" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7:23 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="55" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7:23 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.end9.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_T_INIT_I_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19600, i64 19600, i64 19600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7:12 %specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln83"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc7:23 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc7:28 %br_ln82 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="90" name="spikes" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="spikes"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="i_1" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_91" to="t" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_91" to="indvar_flatten" fromId="91" toId="16">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="gmem" to="specinterface_ln0" fromId="89" toId="17">
</dataflow>
<dataflow id="99" from="empty" to="specinterface_ln0" fromId="98" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specinterface_ln0" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="empty_2" to="specinterface_ln0" fromId="110" toId="17">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="116" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_auto.i64" to="spikes_read" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="spikes" to="spikes_read" fromId="90" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln0" fromId="127" toId="19">
</dataflow>
<dataflow id="129" from="indvar_flatten" to="store_ln0" fromId="16" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln81" fromId="130" toId="20">
</dataflow>
<dataflow id="132" from="t" to="store_ln81" fromId="15" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="store_ln82" fromId="133" toId="21">
</dataflow>
<dataflow id="135" from="i_1" to="store_ln82" fromId="14" toId="21">
</dataflow>
<dataflow id="136" from="indvar_flatten" to="indvar_flatten_load" fromId="16" toId="23">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="137" toId="24">
</dataflow>
<dataflow id="139" from="gmem" to="specbitsmap_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="140" from="indvar_flatten_load" to="icmp_ln81" fromId="23" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln81" fromId="141" toId="25">
</dataflow>
<dataflow id="143" from="indvar_flatten_load" to="add_ln81" fromId="23" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln81" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="icmp_ln81" to="br_ln81" fromId="25" toId="27">
</dataflow>
<dataflow id="147" from="add_ln81" to="store_ln81" fromId="26" toId="28">
</dataflow>
<dataflow id="148" from="indvar_flatten" to="store_ln81" fromId="16" toId="28">
</dataflow>
<dataflow id="149" from="i_1" to="i_1_load" fromId="14" toId="29">
</dataflow>
<dataflow id="150" from="t" to="t_load" fromId="15" toId="30">
</dataflow>
<dataflow id="151" from="i_1_load" to="icmp_ln82" fromId="29" toId="31">
</dataflow>
<dataflow id="153" from="StgValue_152" to="icmp_ln82" fromId="152" toId="31">
</dataflow>
<dataflow id="154" from="icmp_ln82" to="select_ln81" fromId="31" toId="32">
</dataflow>
<dataflow id="155" from="StgValue_133" to="select_ln81" fromId="133" toId="32">
</dataflow>
<dataflow id="156" from="i_1_load" to="select_ln81" fromId="29" toId="32">
</dataflow>
<dataflow id="157" from="t_load" to="add_ln81_1" fromId="30" toId="33">
</dataflow>
<dataflow id="159" from="StgValue_158" to="add_ln81_1" fromId="158" toId="33">
</dataflow>
<dataflow id="160" from="icmp_ln82" to="select_ln81_1" fromId="31" toId="34">
</dataflow>
<dataflow id="161" from="add_ln81_1" to="select_ln81_1" fromId="33" toId="34">
</dataflow>
<dataflow id="162" from="t_load" to="select_ln81_1" fromId="30" toId="34">
</dataflow>
<dataflow id="163" from="select_ln81" to="add_ln82" fromId="32" toId="35">
</dataflow>
<dataflow id="165" from="StgValue_164" to="add_ln82" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="select_ln81_1" to="store_ln81" fromId="34" toId="36">
</dataflow>
<dataflow id="167" from="t" to="store_ln81" fromId="15" toId="36">
</dataflow>
<dataflow id="168" from="add_ln82" to="store_ln82" fromId="35" toId="37">
</dataflow>
<dataflow id="169" from="i_1" to="store_ln82" fromId="14" toId="37">
</dataflow>
<dataflow id="170" from="select_ln81_1" to="zext_ln81" fromId="34" toId="38">
</dataflow>
<dataflow id="171" from="zext_ln81" to="mul_ln82" fromId="38" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_172" to="mul_ln82" fromId="172" toId="39">
</dataflow>
<dataflow id="174" from="mul_ln82" to="zext_ln82" fromId="39" toId="40">
</dataflow>
<dataflow id="175" from="select_ln81" to="zext_ln82_1" fromId="32" toId="41">
</dataflow>
<dataflow id="176" from="zext_ln82_1" to="add_ln84" fromId="41" toId="42">
</dataflow>
<dataflow id="177" from="spikes_read" to="add_ln84" fromId="18" toId="42">
</dataflow>
<dataflow id="178" from="add_ln84" to="add_ln84_1" fromId="42" toId="43">
</dataflow>
<dataflow id="179" from="zext_ln82" to="add_ln84_1" fromId="40" toId="43">
</dataflow>
<dataflow id="180" from="add_ln84_1" to="trunc_ln84" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln84_1" fromId="181" toId="45">
</dataflow>
<dataflow id="183" from="add_ln84_1" to="trunc_ln84_1" fromId="43" toId="45">
</dataflow>
<dataflow id="185" from="StgValue_184" to="trunc_ln84_1" fromId="184" toId="45">
</dataflow>
<dataflow id="187" from="StgValue_186" to="trunc_ln84_1" fromId="186" toId="45">
</dataflow>
<dataflow id="188" from="trunc_ln84_1" to="sext_ln84" fromId="45" toId="46">
</dataflow>
<dataflow id="189" from="gmem" to="gmem_addr" fromId="89" toId="47">
</dataflow>
<dataflow id="190" from="sext_ln84" to="gmem_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="191" from="trunc_ln84" to="zext_ln84" fromId="44" toId="48">
</dataflow>
<dataflow id="193" from="StgValue_192" to="shl_ln84" fromId="192" toId="49">
</dataflow>
<dataflow id="194" from="zext_ln84" to="shl_ln84" fromId="48" toId="49">
</dataflow>
<dataflow id="196" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty" fromId="195" toId="50">
</dataflow>
<dataflow id="197" from="gmem_addr" to="empty" fromId="47" toId="50">
</dataflow>
<dataflow id="199" from="StgValue_198" to="empty" fromId="198" toId="50">
</dataflow>
<dataflow id="201" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln84" fromId="200" toId="51">
</dataflow>
<dataflow id="202" from="gmem_addr" to="write_ln84" fromId="47" toId="51">
</dataflow>
<dataflow id="203" from="StgValue_100" to="write_ln84" fromId="100" toId="51">
</dataflow>
<dataflow id="204" from="shl_ln84" to="write_ln84" fromId="49" toId="51">
</dataflow>
<dataflow id="206" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_40" fromId="205" toId="52">
</dataflow>
<dataflow id="207" from="gmem_addr" to="empty_40" fromId="47" toId="52">
</dataflow>
<dataflow id="208" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_40" fromId="205" toId="53">
</dataflow>
<dataflow id="209" from="gmem_addr" to="empty_40" fromId="47" toId="53">
</dataflow>
<dataflow id="210" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_40" fromId="205" toId="54">
</dataflow>
<dataflow id="211" from="gmem_addr" to="empty_40" fromId="47" toId="54">
</dataflow>
<dataflow id="212" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_40" fromId="205" toId="55">
</dataflow>
<dataflow id="213" from="gmem_addr" to="empty_40" fromId="47" toId="55">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="214" toId="56">
</dataflow>
<dataflow id="217" from="INIT_T_INIT_I_str" to="specloopname_ln0" fromId="216" toId="56">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="218" toId="57">
</dataflow>
<dataflow id="221" from="StgValue_220" to="speclooptripcount_ln0" fromId="220" toId="57">
</dataflow>
<dataflow id="222" from="StgValue_220" to="speclooptripcount_ln0" fromId="220" toId="57">
</dataflow>
<dataflow id="223" from="StgValue_220" to="speclooptripcount_ln0" fromId="220" toId="57">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecPipeline" to="specpipeline_ln83" fromId="224" toId="58">
</dataflow>
<dataflow id="226" from="StgValue_91" to="specpipeline_ln83" fromId="91" toId="58">
</dataflow>
<dataflow id="227" from="StgValue_100" to="specpipeline_ln83" fromId="100" toId="58">
</dataflow>
<dataflow id="228" from="StgValue_100" to="specpipeline_ln83" fromId="100" toId="58">
</dataflow>
<dataflow id="229" from="StgValue_100" to="specpipeline_ln83" fromId="100" toId="58">
</dataflow>
<dataflow id="230" from="empty_0" to="specpipeline_ln83" fromId="103" toId="58">
</dataflow>
<dataflow id="231" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_40" fromId="205" toId="59">
</dataflow>
<dataflow id="232" from="gmem_addr" to="empty_40" fromId="47" toId="59">
</dataflow>
<dataflow id="233" from="icmp_ln81" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="234" from="icmp_ln81" to="StgValue_11" fromId="25" toId="11">
</dataflow>
</dataflows>


</stg>
